{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1446190669115 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wm EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"wm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446190669131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446190669194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446190669196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446190669196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446190669325 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1446190669338 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446190669664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446190669664 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446190669664 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2471 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190669668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2473 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190669668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2475 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190669668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2477 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190669668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2479 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190669668 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446190669668 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446190669670 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1446190670651 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wm.sdc " "Synopsys Design Constraints File file not found: 'wm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1446190670652 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1446190670652 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1446190670664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1446190670665 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1446190670666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 33 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN 33 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190670731 ""}  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 23 0 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2465 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190670731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:t\|clk_reg  " "Automatically promoted node timer:t\|clk_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190670731 ""}  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 34 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|clk_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190670731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_time:d\|clk_50Hz  " "Automatically promoted node display_time:d\|clk_50Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190670731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_time:d\|number\[2\] " "Destination node display_time:d\|number\[2\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|number[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_time:d\|number\[3\] " "Destination node display_time:d\|number\[3\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|number[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_time:d\|clk_50Hz~0 " "Destination node display_time:d\|clk_50Hz~0" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 29 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|clk_50Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670731 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446190670731 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 29 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|clk_50Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190670731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_time:d\|Mux10~0  " "Automatically promoted node display_time:d\|Mux10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 82 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|Mux10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 1161 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190670732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 212 (CLK11, DIFFCLK_4p)) " "Automatically promoted node rst_n~input (placed in PIN 212 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[12\] " "Destination node timer:t\|temp_time\[12\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[11\] " "Destination node timer:t\|temp_time\[11\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[10\] " "Destination node timer:t\|temp_time\[10\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[9\] " "Destination node timer:t\|temp_time\[9\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[8\] " "Destination node timer:t\|temp_time\[8\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[7\] " "Destination node timer:t\|temp_time\[7\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[6\] " "Destination node timer:t\|temp_time\[6\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[5\] " "Destination node timer:t\|temp_time\[5\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[4\] " "Destination node timer:t\|temp_time\[4\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[3\] " "Destination node timer:t\|temp_time\[3\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190670732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446190670732 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446190670732 ""}  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 23 0 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2466 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190670732 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446190671128 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446190671129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446190671129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446190671132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446190671134 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446190671136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446190671136 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446190671137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446190671183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1446190671185 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446190671185 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190671235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446190672985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190673716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446190673731 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446190675973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190675973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446190676481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446190679640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446190679640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190682434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446190682437 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446190682437 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446190682470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446190682527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446190683133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446190683180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446190683536 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190684163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dt/FDU/eelab/wm/output_files/wm.fit.smsg " "Generated suppressed messages file C:/Users/dt/FDU/eelab/wm/output_files/wm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446190684872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446190685423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 15:38:05 2015 " "Processing ended: Fri Oct 30 15:38:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446190685423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446190685423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446190685423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446190685423 ""}
