
UD_INPUT_CAPTURE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000260  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003f8  080003f8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003f8  080003f8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080003f8  080003f8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003f8  080003f8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003f8  080003f8  000103f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003fc  080003fc  000103fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000400  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000404  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000404  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001978  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000640  00000000  00000000  000219ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000200  00000000  00000000  00021ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001a8  00000000  00000000  000221f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000980  00000000  00000000  00022398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002517  00000000  00000000  00022d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e885  00000000  00000000  0002522f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a3ab4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005d4  00000000  00000000  000a3b04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080003e0 	.word	0x080003e0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	080003e0 	.word	0x080003e0

080001d8 <main>:
//		return ch;
//	}


int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
  //tim2_1hz_init();

 // uint32_t sleep = 1000000;
 // uint32_t result;

  tim2_pa5_output_compare();
 80001dc:	f000 f83e 	bl	800025c <tim2_pa5_output_compare>
  while (1)
 80001e0:	e7fe      	b.n	80001e0 <main+0x8>

080001e2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80001e2:	b480      	push	{r7}
 80001e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80001e6:	e7fe      	b.n	80001e6 <NMI_Handler+0x4>

080001e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80001ec:	e7fe      	b.n	80001ec <HardFault_Handler+0x4>

080001ee <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80001ee:	b480      	push	{r7}
 80001f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80001f2:	e7fe      	b.n	80001f2 <MemManage_Handler+0x4>

080001f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80001f4:	b480      	push	{r7}
 80001f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80001f8:	e7fe      	b.n	80001f8 <BusFault_Handler+0x4>

080001fa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80001fa:	b480      	push	{r7}
 80001fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80001fe:	e7fe      	b.n	80001fe <UsageFault_Handler+0x4>

08000200 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020c:	4770      	bx	lr

0800020e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800020e:	b480      	push	{r7}
 8000210:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000212:	bf00      	nop
 8000214:	46bd      	mov	sp, r7
 8000216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021a:	4770      	bx	lr

0800021c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000220:	bf00      	nop
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr

0800022a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800022a:	b580      	push	{r7, lr}
 800022c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800022e:	f000 f89f 	bl	8000370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000232:	bf00      	nop
 8000234:	bd80      	pop	{r7, pc}
	...

08000238 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <SystemInit+0x20>)
 800023e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000242:	4a05      	ldr	r2, [pc, #20]	; (8000258 <SystemInit+0x20>)
 8000244:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000248:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800024c:	bf00      	nop
 800024e:	46bd      	mov	sp, r7
 8000250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	e000ed00 	.word	0xe000ed00

0800025c <tim2_pa5_output_compare>:
}



void tim2_pa5_output_compare(void)
{
 800025c:	b480      	push	{r7}
 800025e:	af00      	add	r7, sp, #0

	//Configuration PA5 pin

	//Enable clock acces to GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 8000260:	4b2c      	ldr	r3, [pc, #176]	; (8000314 <tim2_pa5_output_compare+0xb8>)
 8000262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000264:	4a2b      	ldr	r2, [pc, #172]	; (8000314 <tim2_pa5_output_compare+0xb8>)
 8000266:	f043 0301 	orr.w	r3, r3, #1
 800026a:	6313      	str	r3, [r2, #48]	; 0x30
	//Set pa5 mode to alternate function
	GPIOA->MODER |=(1U<<11);
 800026c:	4b2a      	ldr	r3, [pc, #168]	; (8000318 <tim2_pa5_output_compare+0xbc>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a29      	ldr	r2, [pc, #164]	; (8000318 <tim2_pa5_output_compare+0xbc>)
 8000272:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000276:	6013      	str	r3, [r2, #0]
 	GPIOA->MODER &=~(1U<<10);
 8000278:	4b27      	ldr	r3, [pc, #156]	; (8000318 <tim2_pa5_output_compare+0xbc>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a26      	ldr	r2, [pc, #152]	; (8000318 <tim2_pa5_output_compare+0xbc>)
 800027e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000282:	6013      	str	r3, [r2, #0]
			//Set PA5 alternate function type to TIM2_CH1
	GPIOA->AFR[0] |= AFR5_TIM;
 8000284:	4b24      	ldr	r3, [pc, #144]	; (8000318 <tim2_pa5_output_compare+0xbc>)
 8000286:	6a1b      	ldr	r3, [r3, #32]
 8000288:	4a23      	ldr	r2, [pc, #140]	; (8000318 <tim2_pa5_output_compare+0xbc>)
 800028a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800028e:	6213      	str	r3, [r2, #32]

	//Configuration TIMER 2
	//Enable clock access to tim2
	RCC->APB1ENR |= RCC_TIM2_EN;
 8000290:	4b20      	ldr	r3, [pc, #128]	; (8000314 <tim2_pa5_output_compare+0xb8>)
 8000292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000294:	4a1f      	ldr	r2, [pc, #124]	; (8000314 <tim2_pa5_output_compare+0xb8>)
 8000296:	f043 0301 	orr.w	r3, r3, #1
 800029a:	6413      	str	r3, [r2, #64]	; 0x40

	//Set prescaler value
	TIM2->PSC = 1600-1;		// 16 000 000 / 1 600  = 10 000
 800029c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002a0:	f240 623f 	movw	r2, #1599	; 0x63f
 80002a4:	629a      	str	r2, [r3, #40]	; 0x28

	//Set auto-reload value
	TIM2->ARR = 10000-1;	// 10 000 / 10 000 = 1;
 80002a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002aa:	f242 720f 	movw	r2, #9999	; 0x270f
 80002ae:	62da      	str	r2, [r3, #44]	; 0x2c

	//Set output compare toogle mode
	//Enable tim2 ch1 in compar mode 		001 -> toogle mode ch 1
	TIM2->CCMR1 |=  (1U<<4);
 80002b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002b4:	699b      	ldr	r3, [r3, #24]
 80002b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ba:	f043 0310 	orr.w	r3, r3, #16
 80002be:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |=  (1U<<5);
 80002c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002c4:	699b      	ldr	r3, [r3, #24]
 80002c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ca:	f043 0320 	orr.w	r3, r3, #32
 80002ce:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 &= ~(1U<<6);
 80002d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002d4:	699b      	ldr	r3, [r3, #24]
 80002d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80002de:	6193      	str	r3, [r2, #24]

	TIM2->CCER |= CCER_CC1E;
 80002e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002e4:	6a1b      	ldr	r3, [r3, #32]
 80002e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ea:	f043 0301 	orr.w	r3, r3, #1
 80002ee:	6213      	str	r3, [r2, #32]
	//Clear counter
	TIM2->CNT = 0;
 80002f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002f4:	2200      	movs	r2, #0
 80002f6:	625a      	str	r2, [r3, #36]	; 0x24

	//Enable timer
	TIM2->CR1 |= CR1_CEN;
 80002f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000302:	f043 0301 	orr.w	r3, r3, #1
 8000306:	6013      	str	r3, [r2, #0]

}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40023800 	.word	0x40023800
 8000318:	40020000 	.word	0x40020000

0800031c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800031c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000354 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000320:	480d      	ldr	r0, [pc, #52]	; (8000358 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000322:	490e      	ldr	r1, [pc, #56]	; (800035c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000324:	4a0e      	ldr	r2, [pc, #56]	; (8000360 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000326:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000328:	e002      	b.n	8000330 <LoopCopyDataInit>

0800032a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800032a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800032c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800032e:	3304      	adds	r3, #4

08000330 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000330:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000332:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000334:	d3f9      	bcc.n	800032a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000336:	4a0b      	ldr	r2, [pc, #44]	; (8000364 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000338:	4c0b      	ldr	r4, [pc, #44]	; (8000368 <LoopFillZerobss+0x26>)
  movs r3, #0
 800033a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800033c:	e001      	b.n	8000342 <LoopFillZerobss>

0800033e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800033e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000340:	3204      	adds	r2, #4

08000342 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000342:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000344:	d3fb      	bcc.n	800033e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000346:	f7ff ff77 	bl	8000238 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800034a:	f000 f825 	bl	8000398 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800034e:	f7ff ff43 	bl	80001d8 <main>
  bx  lr    
 8000352:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000354:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000358:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800035c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000360:	08000400 	.word	0x08000400
  ldr r2, =_sbss
 8000364:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000368:	20000024 	.word	0x20000024

0800036c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800036c:	e7fe      	b.n	800036c <ADC_IRQHandler>
	...

08000370 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <HAL_IncTick+0x20>)
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	461a      	mov	r2, r3
 800037a:	4b06      	ldr	r3, [pc, #24]	; (8000394 <HAL_IncTick+0x24>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4413      	add	r3, r2
 8000380:	4a04      	ldr	r2, [pc, #16]	; (8000394 <HAL_IncTick+0x24>)
 8000382:	6013      	str	r3, [r2, #0]
}
 8000384:	bf00      	nop
 8000386:	46bd      	mov	sp, r7
 8000388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	20000000 	.word	0x20000000
 8000394:	20000020 	.word	0x20000020

08000398 <__libc_init_array>:
 8000398:	b570      	push	{r4, r5, r6, lr}
 800039a:	4d0d      	ldr	r5, [pc, #52]	; (80003d0 <__libc_init_array+0x38>)
 800039c:	4c0d      	ldr	r4, [pc, #52]	; (80003d4 <__libc_init_array+0x3c>)
 800039e:	1b64      	subs	r4, r4, r5
 80003a0:	10a4      	asrs	r4, r4, #2
 80003a2:	2600      	movs	r6, #0
 80003a4:	42a6      	cmp	r6, r4
 80003a6:	d109      	bne.n	80003bc <__libc_init_array+0x24>
 80003a8:	4d0b      	ldr	r5, [pc, #44]	; (80003d8 <__libc_init_array+0x40>)
 80003aa:	4c0c      	ldr	r4, [pc, #48]	; (80003dc <__libc_init_array+0x44>)
 80003ac:	f000 f818 	bl	80003e0 <_init>
 80003b0:	1b64      	subs	r4, r4, r5
 80003b2:	10a4      	asrs	r4, r4, #2
 80003b4:	2600      	movs	r6, #0
 80003b6:	42a6      	cmp	r6, r4
 80003b8:	d105      	bne.n	80003c6 <__libc_init_array+0x2e>
 80003ba:	bd70      	pop	{r4, r5, r6, pc}
 80003bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80003c0:	4798      	blx	r3
 80003c2:	3601      	adds	r6, #1
 80003c4:	e7ee      	b.n	80003a4 <__libc_init_array+0xc>
 80003c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ca:	4798      	blx	r3
 80003cc:	3601      	adds	r6, #1
 80003ce:	e7f2      	b.n	80003b6 <__libc_init_array+0x1e>
 80003d0:	080003f8 	.word	0x080003f8
 80003d4:	080003f8 	.word	0x080003f8
 80003d8:	080003f8 	.word	0x080003f8
 80003dc:	080003fc 	.word	0x080003fc

080003e0 <_init>:
 80003e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003e2:	bf00      	nop
 80003e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003e6:	bc08      	pop	{r3}
 80003e8:	469e      	mov	lr, r3
 80003ea:	4770      	bx	lr

080003ec <_fini>:
 80003ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ee:	bf00      	nop
 80003f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003f2:	bc08      	pop	{r3}
 80003f4:	469e      	mov	lr, r3
 80003f6:	4770      	bx	lr
