$date
	Sun Oct 23 06:48:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#412607
b11010 !
1"
#412610
b11010 &
b11010 %
1$
#412611
0"
#412614
b1101 &
b1101 %
#412618
b101000 &
b101000 %
#412622
b10100 &
b10100 %
#412626
b1010 &
b1010 %
#412630
b101 &
b101 %
#412634
b10000 &
b10000 %
#412638
b1000 &
b1000 %
#412642
b100 &
b100 %
#412646
b10 &
b10 %
#412650
b1 &
b1 %
1#
#412654
b0 &
0#
b0 %
0$
#1416999
b101 !
1"
#1417002
b101 &
b101 %
1$
#1417003
0"
#1417006
b10000 &
b10000 %
#1417010
b1000 &
b1000 %
#1417014
b100 &
b100 %
#1417018
b10 &
b10 %
#1417022
b1 &
1#
b1 %
#1417026
b0 &
b0 %
0#
0$
#2365082
b10000 &
b10000 %
1$
b10000 !
1"
#2365083
0"
#2365086
b1000 &
b1000 %
#2365090
b100 &
b100 %
#2365094
b10 &
b10 %
#2365098
b1 &
b1 %
1#
#2365102
b0 &
0#
b0 %
0$
#4500012
