@W: MT529 :"c:\users\restic16\documents\fpga\aulapratica_02102025\blinknormalfull\arquivos\blinknormalfull.sv":93:4:93:12|Found inferred clock top|clk which controls 82 sequential elements including g3_cnt[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
