{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638500186738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638500186744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 20:56:26 2021 " "Processing started: Thu Dec 02 20:56:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638500186744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500186744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bonusLab -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off bonusLab -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500186744 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1638500187133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w_and-w_and_logic " "Found design unit 1: w_and-w_and_logic" {  } { { "w_and.vhd" "" { Text "C:/dev2/ECE380/bonusLab/w_and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194240 ""} { "Info" "ISGN_ENTITY_NAME" "1 w_and " "Found entity 1: w_and" {  } { { "w_and.vhd" "" { Text "C:/dev2/ECE380/bonusLab/w_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbadapter_vhd_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbadapter_vhd_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TBAdapter_vhd_tst-TBAdapter_arch " "Found design unit 1: TBAdapter_vhd_tst-TBAdapter_arch" {  } { { "TBAdapter_vhd_test.vhd" "" { Text "C:/dev2/ECE380/bonusLab/TBAdapter_vhd_test.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194242 ""} { "Info" "ISGN_ENTITY_NAME" "1 TBAdapter_vhd_tst " "Found entity 1: TBAdapter_vhd_tst" {  } { { "TBAdapter_vhd_test.vhd" "" { Text "C:/dev2/ECE380/bonusLab/TBAdapter_vhd_test.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-logic " "Found design unit 1: full_adder-logic" {  } { { "full_adder.vhd" "" { Text "C:/dev2/ECE380/bonusLab/full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194243 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/dev2/ECE380/bonusLab/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavior " "Found design unit 1: FSM-Behavior" {  } { { "fsm.vhd" "" { Text "C:/dev2/ECE380/bonusLab/fsm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194245 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "C:/dev2/ECE380/bonusLab/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_shiftreg-Vshftreg_arch " "Found design unit 1: four_shiftreg-Vshftreg_arch" {  } { { "four_shiftreg.vhd" "" { Text "C:/dev2/ECE380/bonusLab/four_shiftreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194246 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_shiftreg " "Found entity 1: four_shiftreg" {  } { { "four_shiftreg.vhd" "" { Text "C:/dev2/ECE380/bonusLab/four_shiftreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-logic " "Found design unit 1: dflipflop-logic" {  } { { "dflipflop.vhd" "" { Text "C:/dev2/ECE380/bonusLab/dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194247 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/dev2/ECE380/bonusLab/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bonuslab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bonuslab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder-four_bit_adder_arch " "Found design unit 1: four_bit_adder-four_bit_adder_arch" {  } { { "bonusLab.vhd" "" { Text "C:/dev2/ECE380/bonusLab/bonusLab.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194249 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "bonusLab.vhd" "" { Text "C:/dev2/ECE380/bonusLab/bonusLab.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638500194249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638500194270 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "fsm.vhd(18) " "VHDL Case Statement error at fsm.vhd(18): Case Statement choices must cover all possible values of expression" {  } { { "fsm.vhd" "" { Text "C:/dev2/ECE380/bonusLab/fsm.vhd" 18 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1638500194277 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638500194278 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638500194345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 02 20:56:34 2021 " "Processing ended: Thu Dec 02 20:56:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638500194345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638500194345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638500194345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194345 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638500194932 ""}
