{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1546759653674 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SystemLogic EPM240T100C5 " "Selected device EPM240T100C5 for design \"SystemLogic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546759653678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546759653748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546759653748 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546759653806 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546759653813 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546759654005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546759654005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546759654005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546759654005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546759654005 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546759654005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SystemLogic.sdc " "Synopsys Design Constraints File file not found: 'SystemLogic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546759654091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546759654091 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1546759654092 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1546759654092 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1546759654095 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1546759654095 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1546759654096 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1546759654096 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546759654098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546759654098 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1546759654101 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1546759654102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1546759654103 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1546759654111 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1546759654113 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1546759654114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1546759654114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546759654114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546759654155 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1546759654161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546759654259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546759654276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546759654278 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546759654302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546759654302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546759654312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546759654372 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546759654372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546759654399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546759654400 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1546759654400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546759654400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1546759654414 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546759654423 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "29 " "Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "n_busreq a permanently disabled " "Pin n_busreq has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { n_busreq } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_busreq" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 216 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "n_reset a permanently disabled " "Pin n_reset has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { n_reset } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 224 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ctrl\[0\] a permanently disabled " "Pin ctrl\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ctrl[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl\[0\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 183 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ctrl\[1\] a permanently disabled " "Pin ctrl\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ctrl[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl\[1\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 184 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[0\] a permanently disabled " "Pin io\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[0\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 185 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[1\] a permanently disabled " "Pin io\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[1\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 186 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[2\] a permanently disabled " "Pin io\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[2\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 187 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[3\] a permanently disabled " "Pin io\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[3\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 188 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[4\] a permanently disabled " "Pin io\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[4\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[5\] a permanently disabled " "Pin io\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[5\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 190 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[6\] a permanently disabled " "Pin io\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[6\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[7\] a permanently disabled " "Pin io\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[7\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 192 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[0\] a permanently disabled " "Pin io_ex\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[0\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[1\] a permanently disabled " "Pin io_ex\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[1\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 194 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[2\] a permanently disabled " "Pin io_ex\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[2\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[3\] a permanently disabled " "Pin io_ex\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[3\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 196 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[4\] a permanently disabled " "Pin io_ex\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[4\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[5\] a permanently disabled " "Pin io_ex\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[5\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 198 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[6\] a permanently disabled " "Pin io_ex\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[6\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 199 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[7\] a permanently disabled " "Pin io_ex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[7\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 200 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[8\] a permanently disabled " "Pin io_ex\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[8\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 201 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[9\] a permanently disabled " "Pin io_ex\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[9\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 202 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[10\] a permanently disabled " "Pin io_ex\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[10\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 203 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[11\] a permanently disabled " "Pin io_ex\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[11\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[12\] a permanently disabled " "Pin io_ex\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[12\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 205 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[13\] a permanently disabled " "Pin io_ex\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[13\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 206 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[14\] a permanently disabled " "Pin io_ex\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[14\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 207 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[15\] a permanently disabled " "Pin io_ex\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[15\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 208 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[16\] a permanently disabled " "Pin io_ex\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[16\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 209 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546759654475 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1546759654475 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1546759654478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/output_files/SystemLogic.fit.smsg " "Generated suppressed messages file C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/output_files/SystemLogic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546759654528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546759654602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 08:27:34 2019 " "Processing ended: Sun Jan 06 08:27:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546759654602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546759654602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546759654602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546759654602 ""}
