# vsim -c -lib work -do "run -all; quit" -l run.log testrunner 
# Start time: 13:06:02 on Nov 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.i3c_globals_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.i3c_slave_unit_test_pkg(fast)
# Loading work.junit_xml(fast)
# Loading work.svunit_pkg(fast)
# Loading work.testrunner(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# INFO:  [0][__ts]: Registering Unit Test Case i3c_slave_tx_ut
# INFO:  [0][testrunner]: Registering Test Suite __ts
# INFO:  [0][__ts]: RUNNING
# INFO:  [0][i3c_slave_tx_ut]: RUNNING
# INFO:  [0][i3c_slave_tx_ut]: set_WRITE_OP::RUNNING
# the value of enum type read_write_type:0
# INFO:  [0][i3c_slave_tx_ut]: set_WRITE_OP::PASSED
# INFO:  [0][i3c_slave_tx_ut]: set_READ_OP::RUNNING
# the value of enum type read_write_type:1
# INFO:  [0][i3c_slave_tx_ut]: set_READ_OP::PASSED
# INFO:  [0][i3c_slave_tx_ut]: size_of_slave_address::RUNNING
# The value of slave_address size of slave_address:7
# INFO:  [0][i3c_slave_tx_ut]: size_of_slave_address::PASSED
# INFO:  [0][i3c_slave_tx_ut]: Read_DATA::RUNNING
# [i3c_slave_tx_size] size = 1
# [i3c_slave_tx_rd_data] size of rd_data array = 1
# [i3c_slave_tx_rd_data] size of rd_data[0] = 8
# [i3c_slave_tx_size] size = 2
# [i3c_slave_tx_rd_data] size of rd_data array = 2
# [i3c_slave_tx_rd_data] size of rd_data[0] = 8
# [i3c_slave_tx_rd_data] size of rd_data[1] = 8
# [i3c_slave_tx_size] size = 3
# [i3c_slave_tx_rd_data] size of rd_data array = 3
# [i3c_slave_tx_rd_data] size of rd_data[0] = 8
# [i3c_slave_tx_rd_data] size of rd_data[1] = 8
# [i3c_slave_tx_rd_data] size of rd_data[2] = 8
# INFO:  [0][i3c_slave_tx_ut]: Read_DATA::PASSED
# INFO:  [0][i3c_slave_tx_ut]: PASSED (4 of 4 tests passing)
# 
# INFO:  [0][__ts]: PASSED (1 of 1 testcases passing)
# 
# INFO:  [0][testrunner]: PASSED (1 of 1 suites passing) [SVUnit Unreleased]
# ** Note: $finish    : .testrunner.sv(40)
#    Time: 0 ns  Iteration: 4  Instance: /testrunner
# End time: 13:06:06 on Nov 24,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
