// Seed: 1703587401
module module_0 (
    output id_0,
    output reg id_1
);
  initial begin
    if (id_2)
      if (id_2 || id_2) begin
        id_1 <= 1'b0;
      end
    while (id_2) #0;
  end
endmodule
