// Seed: 70074984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(posedge id_2) begin
    id_4 <= 1'b0;
  end
endmodule
