[VIC]
current_shift_inst.PI_CTRL.N_74_16_cascade_=ltout:in1
current_shift_inst.PI_CTRL.control_out_2_0_3_cascade_=ltout:in2
current_shift_inst.PI_CTRL.control_out_2_i_o3_1_0_cascade_=ltout:in0
current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_0_9_cascade_=ltout:in0
current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_11_9_cascade_=ltout:in0
current_shift_inst.PI_CTRL.control_out_2_iv_i_o2_0_4_cascade_=ltout:in0
current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_14_9_cascade_=ltout:in1
current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_15_9_cascade_=ltout:in2
current_shift_inst.PI_CTRL.integrator_4_iv_0_a3_0_20_10_31_cascade_=ltout:in2
current_shift_inst.PI_CTRL.un3_enable_0_a3_0_16_cascade_=ltout:in2
current_shift_inst.PI_CTRL.un3_enable_0_a3_0_20_cascade_=ltout:in2
current_shift_inst.PI_CTRL.un3_enable_0_a3_0_7_cascade_=ltout:in2
current_shift_inst.PI_CTRL.un3_enable_0_a3_1_cascade_=ltout:in3
current_shift_inst.PI_CTRL.un7_integrator_1_axb_15_cascade_=ltout:in0
current_shift_inst.PI_CTRL.un7_integrator_1_axb_29_cascade_=ltout:in0
current_shift_inst.PI_CTRL.un7_integrator_1_axb_30_cascade_=ltout:in0
current_shift_inst.elapsed_time_ns_s1_i_31_cascade_=ltout:in0
current_shift_inst.un4_control_input1_1_cascade_=ltout:in2
delay_measurement_inst.delay_hc_timer.N_382_i_cascade_=ltout:in0
delay_measurement_inst.delay_hc_timer.delay_hc_0_sqmuxa_0_a3_1_3_cascade_=ltout:in2
delay_measurement_inst.delay_hc_timer.delay_hc_0_sqmuxa_cascade_=ltout:in2
delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_16_cascade_=ltout:in1
delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_18_cascade_=ltout:in1
delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_1_cascade_=ltout:in1
delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_3_cascade_=ltout:in1
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI05719Z0Z_21_cascade_=ltout:in0
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICM642Z0Z_6_cascade_=ltout:in1
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIIDD01Z0Z_10_cascade_=ltout:in0
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJO4K6Z0Z_15_cascade_=ltout:in0
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIMKF91Z0Z_7_cascade_=ltout:in1
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIOG847Z0Z_31_cascade_=ltout:in0
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIPNKRZ0Z_2_cascade_=ltout:in0
delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRF58FZ0Z_31_cascade_=ltout:in3
delay_measurement_inst.delay_hc_timer.un1_elapsed_time_hc_i_0_a2_5_cascade_=ltout:in2
delay_measurement_inst.delay_tr_timer.N_348_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.N_358_cascade_=ltout:in0
delay_measurement_inst.delay_tr_timer.N_363_cascade_=ltout:in0
delay_measurement_inst.delay_tr_timer.N_381_cascade_=ltout:in2
delay_measurement_inst.delay_tr_timer.delay_tr9_cascade_=ltout:in2
delay_measurement_inst.delay_tr_timer.delay_tr9lto31_0_o2_0_8_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_14_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_16_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_18_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_19_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_1_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_3_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_6_cascade_=ltout:in1
delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJZ0Z_31_cascade_=ltout:in3
delay_measurement_inst.delay_tr_timer.un1_delay_tr_0_sqmuxa_i_a2_1_4_cascade_=ltout:in2
delay_measurement_inst.delay_tr_timer.un4_elapsed_time_tr_1_0_i_cascade_=ltout:in0
elapsed_time_ns_1_RNI1OL2M1_0_9_cascade_=ltout:in1
elapsed_time_ns_1_RNI3JIF91_0_29_cascade_=ltout:in0
elapsed_time_ns_1_RNI3VBED1_0_16_cascade_=ltout:in2
elapsed_time_ns_1_RNI40CED1_0_17_cascade_=ltout:in1
elapsed_time_ns_1_RNIB4DJ11_0_5_cascade_=ltout:in2
elapsed_time_ns_1_RNICG2591_0_4_cascade_=ltout:in0
elapsed_time_ns_1_RNIDE4DM1_0_14_cascade_=ltout:in1
elapsed_time_ns_1_RNIDP2KD1_0_1_cascade_=ltout:in2
elapsed_time_ns_1_RNIGH4DM1_0_17_cascade_=ltout:in1
elapsed_time_ns_1_RNIHI4DM1_0_18_cascade_=ltout:in1
elapsed_time_ns_1_RNIIJ4DM1_0_19_cascade_=ltout:in1
elapsed_time_ns_1_RNIIU2KD1_0_6_cascade_=ltout:in1
elapsed_time_ns_1_RNIP1MD11_0_12_cascade_=ltout:in2
elapsed_time_ns_1_RNIP2ND11_0_21_cascade_=ltout:in0
elapsed_time_ns_1_RNIPFL2M1_0_1_cascade_=ltout:in2
elapsed_time_ns_1_RNIQ4OD11_0_31_cascade_=ltout:in2
elapsed_time_ns_1_RNIQ8HF91_0_11_cascade_=ltout:in1
elapsed_time_ns_1_RNIQURR91_0_3_cascade_=ltout:in1
elapsed_time_ns_1_RNIR4ND11_0_23_cascade_=ltout:in0
elapsed_time_ns_1_RNISAHF91_0_13_cascade_=ltout:in2
elapsed_time_ns_1_RNISCJF91_0_31_cascade_=ltout:in2
elapsed_time_ns_1_RNITCIF91_0_23_cascade_=ltout:in2
elapsed_time_ns_1_RNIUCHF91_0_15_cascade_=ltout:in2
elapsed_time_ns_1_RNIUKL2M1_0_6_cascade_=ltout:in1
elapsed_time_ns_1_RNIVEIF91_0_25_cascade_=ltout:in0
phase_controller_inst1.stoper_hc.N_275_cascade_=ltout:in0
phase_controller_inst1.stoper_hc.N_325_cascade_=ltout:in0
phase_controller_inst1.stoper_hc.running_0_sqmuxa_i_cascade_=ltout:in1
phase_controller_inst1.stoper_hc.target_time_4_f0_0_0Z0Z_1_cascade_=ltout:in3
phase_controller_inst1.stoper_hc.target_time_4_i_a2_0Z0Z_2_cascade_=ltout:in0
phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_3Z0Z_2_cascade_=ltout:in2
phase_controller_inst1.stoper_hc.target_time_4_i_o5_7Z0Z_15_cascade_=ltout:in3
phase_controller_inst1.stoper_tr.N_211_cascade_=ltout:in0
phase_controller_inst1.stoper_tr.N_241_cascade_=ltout:in0
phase_controller_inst1.stoper_tr.running_0_sqmuxa_i_cascade_=ltout:in1
phase_controller_inst1.stoper_tr.target_time_4_f0_0_0Z0Z_1_cascade_=ltout:in3
phase_controller_inst1.stoper_tr.target_time_4_f0_i_1Z0Z_9_cascade_=ltout:in3
phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2Z0Z_6_cascade_=ltout:in1
phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2_0Z0Z_6_cascade_=ltout:in0
phase_controller_inst1.stoper_tr.target_time_4_i_a2_0_0_2_cascade_=ltout:in0
phase_controller_inst1.stoper_tr.target_time_4_i_o5_7Z0Z_15_cascade_=ltout:in3
phase_controller_inst1.stoper_tr.un2_start_0_cascade_=ltout:in0
phase_controller_inst2.stoper_hc.running_0_sqmuxa_i_cascade_=ltout:in1
phase_controller_inst2.stoper_tr.un2_start_0_cascade_=ltout:in0
phase_controller_inst2.time_passed_RNI9M3O_cascade_=ltout:in1
pwm_generator_inst.un15_threshold_acc_1_axb_10_cascade_=ltout:in0
pwm_generator_inst.un15_threshold_acc_1_axb_13_cascade_=ltout:in0
pwm_generator_inst.un15_threshold_acc_1_axb_16_cascade_=ltout:in0
pwm_generator_inst.un1_counterlt9_cascade_=ltout:in2
pwm_generator_inst.un1_counterlto2_0_cascade_=ltout:in3
pwm_generator_inst.un1_duty_inputlt3_cascade_=ltout:in2
pwm_generator_inst.un2_duty_input_0_o3Z0Z_0_cascade_=ltout:in3
pwm_generator_inst.un2_duty_input_0_o3_0Z0Z_3_cascade_=ltout:in3
