
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.04

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.44 source latency active_row[6][9]$_DFFE_PP_/CLK ^
  -0.43 target latency addr_reg[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: init_state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net223 (net)
                  0.06    0.00    0.72 ^ input35/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.05    0.16    0.22    0.94 ^ input35/X (sky130_fd_sc_hd__clkbuf_4)
                                         net36 (net)
                  0.16    0.00    0.94 ^ init_state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.94   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.07    0.20    0.44 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.44 ^ init_state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.44   clock reconvergence pessimism
                          0.15    0.59   library removal time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: cmd_burst_len[3] (input port clocked by core_clock)
Endpoint: burst_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v cmd_burst_len[3] (in)
                                         cmd_burst_len[3] (net)
                  0.00    0.00    0.20 v input30/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.27 v input30/X (sky130_fd_sc_hd__clkbuf_1)
                                         net31 (net)
                  0.03    0.00    0.27 v _1289_/B (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.05    0.06    0.33 ^ _1289_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _0574_ (net)
                  0.05    0.00    0.33 ^ _1294_/A2 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.05    0.08    0.41 v _1294_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _0046_ (net)
                  0.05    0.00    0.41 v burst_counter[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.41   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.05    0.07    0.20    0.44 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.44 ^ burst_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.44   clock reconvergence pessimism
                         -0.04    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bank_reg[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net223 (net)
                  0.06    0.00    0.72 ^ input35/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.05    0.16    0.22    0.94 ^ input35/X (sky130_fd_sc_hd__clkbuf_4)
                                         net36 (net)
                  0.16    0.00    0.94 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    74    0.39    0.40    0.37    1.32 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.40    0.02    1.34 ^ bank_reg[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.34   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.05    0.07    0.20    5.44 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    5.44 ^ bank_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.44   clock reconvergence pessimism
                          0.11    5.54   library recovery time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  4.21   slack (MET)


Startpoint: timer[7]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.05    0.07    0.20    0.43 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.44 ^ timer[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.10    0.43    0.86 v timer[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         timer[7] (net)
                  0.10    0.00    0.86 v _0675_/A (sky130_fd_sc_hd__or4_2)
     6    0.02    0.15    0.76    1.62 v _0675_/X (sky130_fd_sc_hd__or4_2)
                                         _0054_ (net)
                  0.15    0.00    1.62 v _0685_/A (sky130_fd_sc_hd__or3_2)
     3    0.02    0.12    0.58    2.20 v _0685_/X (sky130_fd_sc_hd__or3_2)
                                         _0064_ (net)
                  0.12    0.00    2.20 v _0686_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.15    0.16    2.36 ^ _0686_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0065_ (net)
                  0.15    0.00    2.36 ^ _0947_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.10    2.46 v _0947_/Y (sky130_fd_sc_hd__inv_1)
                                         _0305_ (net)
                  0.07    0.00    2.46 v _0949_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    2.65 v _0949_/X (sky130_fd_sc_hd__buf_2)
                                         _0307_ (net)
                  0.08    0.00    2.65 v _1039_/A (sky130_fd_sc_hd__clkbuf_4)
    11    0.05    0.11    0.22    2.87 v _1039_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0648_ (net)
                  0.11    0.00    2.88 v _1316_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.09    0.34    3.21 ^ _1316_/SUM (sky130_fd_sc_hd__ha_1)
                                         _0650_ (net)
                  0.09    0.00    3.21 ^ _1024_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.08    0.10    3.31 v _1024_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0362_ (net)
                  0.08    0.00    3.31 v _1025_/B2 (sky130_fd_sc_hd__a32oi_1)
     1    0.00    0.13    0.15    3.46 ^ _1025_/Y (sky130_fd_sc_hd__a32oi_1)
                                         _0363_ (net)
                  0.13    0.00    3.46 ^ _1028_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.07    0.09    3.56 v _1028_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0366_ (net)
                  0.07    0.00    3.56 v _1035_/A2 (sky130_fd_sc_hd__a221o_1)
     2    0.01    0.07    0.37    3.92 v _1035_/X (sky130_fd_sc_hd__a221o_1)
                                         _0373_ (net)
                  0.07    0.00    3.92 v _1036_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.17    4.09 v _1036_/X (sky130_fd_sc_hd__o21a_1)
                                         _0374_ (net)
                  0.04    0.00    4.09 v _1037_/B1 (sky130_fd_sc_hd__o22a_1)
     1    0.01    0.06    0.18    4.28 v _1037_/X (sky130_fd_sc_hd__o22a_1)
                                         _0602_ (net)
                  0.06    0.00    4.28 v timer[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  4.28   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.20    5.43 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    5.43 ^ timer[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.12    5.32   library setup time
                                  5.32   data required time
-----------------------------------------------------------------------------
                                  5.32   data required time
                                 -4.28   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bank_reg[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net223 (net)
                  0.06    0.00    0.72 ^ input35/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.05    0.16    0.22    0.94 ^ input35/X (sky130_fd_sc_hd__clkbuf_4)
                                         net36 (net)
                  0.16    0.00    0.94 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    74    0.39    0.40    0.37    1.32 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.40    0.02    1.34 ^ bank_reg[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.34   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.05    0.07    0.20    5.44 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    5.44 ^ bank_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.44   clock reconvergence pessimism
                          0.11    5.54   library recovery time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  4.21   slack (MET)


Startpoint: timer[7]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.05    0.07    0.20    0.43 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.44 ^ timer[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.10    0.43    0.86 v timer[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         timer[7] (net)
                  0.10    0.00    0.86 v _0675_/A (sky130_fd_sc_hd__or4_2)
     6    0.02    0.15    0.76    1.62 v _0675_/X (sky130_fd_sc_hd__or4_2)
                                         _0054_ (net)
                  0.15    0.00    1.62 v _0685_/A (sky130_fd_sc_hd__or3_2)
     3    0.02    0.12    0.58    2.20 v _0685_/X (sky130_fd_sc_hd__or3_2)
                                         _0064_ (net)
                  0.12    0.00    2.20 v _0686_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.15    0.16    2.36 ^ _0686_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0065_ (net)
                  0.15    0.00    2.36 ^ _0947_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.10    2.46 v _0947_/Y (sky130_fd_sc_hd__inv_1)
                                         _0305_ (net)
                  0.07    0.00    2.46 v _0949_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.08    0.19    2.65 v _0949_/X (sky130_fd_sc_hd__buf_2)
                                         _0307_ (net)
                  0.08    0.00    2.65 v _1039_/A (sky130_fd_sc_hd__clkbuf_4)
    11    0.05    0.11    0.22    2.87 v _1039_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0648_ (net)
                  0.11    0.00    2.88 v _1316_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.09    0.34    3.21 ^ _1316_/SUM (sky130_fd_sc_hd__ha_1)
                                         _0650_ (net)
                  0.09    0.00    3.21 ^ _1024_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.08    0.10    3.31 v _1024_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0362_ (net)
                  0.08    0.00    3.31 v _1025_/B2 (sky130_fd_sc_hd__a32oi_1)
     1    0.00    0.13    0.15    3.46 ^ _1025_/Y (sky130_fd_sc_hd__a32oi_1)
                                         _0363_ (net)
                  0.13    0.00    3.46 ^ _1028_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.07    0.09    3.56 v _1028_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0366_ (net)
                  0.07    0.00    3.56 v _1035_/A2 (sky130_fd_sc_hd__a221o_1)
     2    0.01    0.07    0.37    3.92 v _1035_/X (sky130_fd_sc_hd__a221o_1)
                                         _0373_ (net)
                  0.07    0.00    3.92 v _1036_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.17    4.09 v _1036_/X (sky130_fd_sc_hd__o21a_1)
                                         _0374_ (net)
                  0.04    0.00    4.09 v _1037_/B1 (sky130_fd_sc_hd__o22a_1)
     1    0.01    0.06    0.18    4.28 v _1037_/X (sky130_fd_sc_hd__o22a_1)
                                         _0602_ (net)
                  0.06    0.00    4.28 v timer[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  4.28   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.20    5.43 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    5.43 ^ timer[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.12    5.32   library setup time
                                  5.32   data required time
-----------------------------------------------------------------------------
                                  5.32   data required time
                                 -4.28   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.6329876780509949

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4220

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.021977534517645836

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6486

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[7]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.43 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.44 ^ timer[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.43    0.86 v timer[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.76    1.62 v _0675_/X (sky130_fd_sc_hd__or4_2)
   0.58    2.20 v _0685_/X (sky130_fd_sc_hd__or3_2)
   0.16    2.36 ^ _0686_/Y (sky130_fd_sc_hd__nor2_1)
   0.10    2.46 v _0947_/Y (sky130_fd_sc_hd__inv_1)
   0.19    2.65 v _0949_/X (sky130_fd_sc_hd__buf_2)
   0.23    2.87 v _1039_/X (sky130_fd_sc_hd__clkbuf_4)
   0.34    3.21 ^ _1316_/SUM (sky130_fd_sc_hd__ha_1)
   0.10    3.31 v _1024_/Y (sky130_fd_sc_hd__o21ai_0)
   0.15    3.46 ^ _1025_/Y (sky130_fd_sc_hd__a32oi_1)
   0.09    3.56 v _1028_/Y (sky130_fd_sc_hd__o21ai_0)
   0.37    3.92 v _1035_/X (sky130_fd_sc_hd__a221o_1)
   0.17    4.09 v _1036_/X (sky130_fd_sc_hd__o21a_1)
   0.18    4.28 v _1037_/X (sky130_fd_sc_hd__o22a_1)
   0.00    4.28 v timer[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           4.28   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    5.43 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.43 ^ timer[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.43   clock reconvergence pessimism
  -0.12    5.32   library setup time
           5.32   data required time
---------------------------------------------------------
           5.32   data required time
          -4.28   data arrival time
---------------------------------------------------------
           1.04   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: init_done_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: init_done_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.44 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.44 ^ init_done_reg$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.78 ^ init_done_reg$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.87 ^ _1300_/X (sky130_fd_sc_hd__a21o_1)
   0.00    0.87 ^ init_done_reg$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.87   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.44 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.44 ^ init_done_reg$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.44   clock reconvergence pessimism
  -0.03    0.41   library hold time
           0.41   data required time
---------------------------------------------------------
           0.41   data required time
          -0.87   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4353

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4377

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.2794

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
1.0364

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
24.218348

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.68e-03   0.00e+00   2.85e-09   1.68e-03  50.0%
Combinational          8.67e-05   1.26e-04   2.48e-09   2.13e-04   6.3%
Clock                  8.46e-04   6.25e-04   3.10e-10   1.47e-03  43.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.62e-03   7.51e-04   5.64e-09   3.37e-03 100.0%
                          77.7%      22.3%       0.0%
