==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.605 ; gain = 46.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.605 ; gain = 46.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<500, 500, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<500, 500, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::init' into 'hls::Mat<500, 500, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::write' into 'hls::Mat<500, 500, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator<<' into 'hls::Array2D2Mat<500, 500, 0, unsigned char>' (./type.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::read' into 'hls::Mat<500, 500, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator>>' into 'hls::Mat2Array2D<500, 500, 0, unsigned char>' (./type.h:209).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 217.746 ; gain = 160.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' (./imgproc.h:45) automatically.
WARNING: [SYNCHK 200-23] ./imgproc.h:55: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 257.441 ; gain = 200.516
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_dst.data_stream.V' (image_core.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src.data_stream.V' (image_core.cpp:19).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./imgproc.h:89) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./imgproc.h:36) in function 'hls::getGaussianKernel<5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (./imgproc.h:38) in function 'hls::getGaussianKernel<5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (./imgproc.h:51) in function 'hls::getGaussianKernel<5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (./imgproc.h:53) in function 'hls::getGaussianKernel<5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./imgproc.h:95) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./imgproc.h:127) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./imgproc.h:131) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./imgproc.h:132) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./imgproc.h:137) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./imgproc.h:144) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./imgproc.h:145) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src.data_stream.V' (image_core.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_dst.data_stream.V' (image_core.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'kval' (./imgproc.h:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val' (./imgproc.h:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val' (./imgproc.h:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src.data_stream.V' (image_core.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_dst.data_stream.V' (image_core.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kval' (./imgproc.h:26) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:164) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:78) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' (./imgproc.h:45) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'src.val' should be updated in process function 'hls::Mat2Array2D<500, 500, 0, unsigned char>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dst.val' should be updated in process function 'hls::GaussianBlur<5, 5, 500, 500, unsigned char, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter2D_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit45_proc93'
	 'hls::AXIvideo2Mat<8, 500, 500, 0>'
	 'hls::Mat2Array2D<500, 500, 0, unsigned char>'
	 'hls::GaussianBlur<5, 5, 500, 500, unsigned char, unsigned char>'
	 'hls::Array2D2Mat<500, 500, 0, unsigned char>'
	 'hls::Mat2AXIvideo<8, 500, 500, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:20:4) to (./imgproc.h:58:1) in function 'hls::getGaussianKernel<5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>'... converting 351 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:89:32) to (./imgproc.h:143:4) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:146:14) to (./imgproc.h:151:4) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:76:27)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 342.426 ; gain = 285.500
WARNING: [XFORM 203-631] Renaming function 'hls::getGaussianKernel<5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' to 'getGaussianKernel' (./imgproc.h:15:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<500, 500, 0, unsigned char>' to 'Mat2Array2D' (./type.h:200:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 500, 500, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<5, 5, 500, 500, unsigned char, unsigned char>' to 'GaussianBlur' (./imgproc.h:165:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 5, 5, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Filter2D' (./imgproc.h:76:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<500, 500, 0, unsigned char>' to 'Array2D2Mat' (./type.h:226:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 500, 500, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc93' to 'Block_Mat.exit45_pro' (image_core.cpp:19)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4]' (./imgproc.h:76).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 423.613 ; gain = 366.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter2D_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.264 seconds; current allocated memory: 365.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 365.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 365.503 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 365.863 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 366.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 366.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 368.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 369.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 370.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 371.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 371.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 372.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 372.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 372.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 372.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 373.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 373.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 374.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 374.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 375.697 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 376.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fadd_32ns_32ns_32_4_full_dsp_1' to 'Filter2D_Core_fadbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fmul_32ns_32ns_32_2_max_dsp_1' to 'Filter2D_Core_fmucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fdiv_32ns_32ns_32_7_1' to 'Filter2D_Core_fdidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fpext_32ns_64_1_1' to 'Filter2D_Core_fpeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fcmp_32ns_32ns_1_1_1' to 'Filter2D_Core_fcmfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'Filter2D_Core_fexg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fadbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fcmfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fdidEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fmucud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fpeeOg': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getGaussianKernel'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 380.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_1' to 'Filter2D_LineBuffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_2' to 'Filter2D_LineBuffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_3' to 'Filter2D_LineBuffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_4' to 'Filter2D_LineBuffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_mul_mul_10ns_19s_19_1_1' to 'Filter2D_Core_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_mullbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
INFO: [HLS 200-111]  Elapsed time: 1.834 seconds; current allocated memory: 383.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 384.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 385.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 386.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/sigma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter2D_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'sigma' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_src_val' to 'Filter2D_Core_srcmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_dst_val' to 'Filter2D_Core_dstncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2Arrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D_Core'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 387.518 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter2D_LineBuffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Filter2D_Core_srcmb6_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sigma_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_V_c19_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_V_c20_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arrocq_U(start_for_Mat2Arrocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIpcA_U(start_for_Mat2AXIpcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 468.023 ; gain = 411.098
INFO: [SYSC 207-301] Generating SystemC RTL for Filter2D_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter2D_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter2D_Core.
INFO: [HLS 200-112] Total elapsed time: 40.025 seconds; peak allocated memory: 387.518 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 103.668 ; gain = 46.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 103.668 ; gain = 46.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<500, 500, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<500, 500, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::init' into 'hls::Mat<500, 500, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::write' into 'hls::Mat<500, 500, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator<<' into 'hls::Array2D2Mat<500, 500, 0, unsigned char>' (./type.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::read' into 'hls::Mat<500, 500, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator>>' into 'hls::Mat2Array2D<500, 500, 0, unsigned char>' (./type.h:209).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 216.918 ; gain = 159.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' (./imgproc.h:45) automatically.
WARNING: [SYNCHK 200-23] ./imgproc.h:55: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 258.258 ; gain = 200.785
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_dst.data_stream.V' (image_core.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src.data_stream.V' (image_core.cpp:19).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./imgproc.h:89) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./imgproc.h:36) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (./imgproc.h:38) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (./imgproc.h:51) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (./imgproc.h:53) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./imgproc.h:95) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./imgproc.h:127) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./imgproc.h:131) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./imgproc.h:132) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./imgproc.h:137) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./imgproc.h:144) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./imgproc.h:145) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src.data_stream.V' (image_core.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_dst.data_stream.V' (image_core.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'kval' (./imgproc.h:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val' (./imgproc.h:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val' (./imgproc.h:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src.data_stream.V' (image_core.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_dst.data_stream.V' (image_core.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kval' (./imgproc.h:26) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:164) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:78) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' (./imgproc.h:45) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'src.val' should be updated in process function 'hls::Mat2Array2D<500, 500, 0, unsigned char>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dst.val' should be updated in process function 'hls::GaussianBlur<15, 15, 500, 500, unsigned char, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter2D_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit45_proc93'
	 'hls::AXIvideo2Mat<8, 500, 500, 0>'
	 'hls::Mat2Array2D<500, 500, 0, unsigned char>'
	 'hls::GaussianBlur<15, 15, 500, 500, unsigned char, unsigned char>'
	 'hls::Array2D2Mat<500, 500, 0, unsigned char>'
	 'hls::Mat2AXIvideo<8, 500, 500, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:20:4) to (./imgproc.h:58:1) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>'... converting 3151 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:89:32) to (./imgproc.h:143:4) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:146:14) to (./imgproc.h:151:4) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:76:27)...224 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 381.129 ; gain = 323.656
WARNING: [XFORM 203-631] Renaming function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' to 'getGaussianKernel' (./imgproc.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<500, 500, 0, unsigned char>' to 'Mat2Array2D' (./type.h:200:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 500, 500, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<15, 15, 500, 500, unsigned char, unsigned char>' to 'GaussianBlur' (./imgproc.h:165:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Filter2D' (./imgproc.h:76:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<500, 500, 0, unsigned char>' to 'Array2D2Mat' (./type.h:226:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 500, 500, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc93' to 'Block_Mat.exit45_pro' (image_core.cpp:19)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[6]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[7]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[5]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[10]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[13]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[14]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[8]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[9]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[11]' (./imgproc.h:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[12]' (./imgproc.h:76).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 474.117 ; gain = 416.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter2D_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.951 seconds; current allocated memory: 404.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 404.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 404.862 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 405.222 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 405.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 405.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.876 seconds; current allocated memory: 416.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.686 seconds; current allocated memory: 431.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.287 seconds; current allocated memory: 437.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 441.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.269 seconds; current allocated memory: 442.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.878 seconds; current allocated memory: 445.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.992 seconds; current allocated memory: 447.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 447.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 447.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 447.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 447.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.876 seconds; current allocated memory: 451.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 453.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 454.531 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 454.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fadd_32ns_32ns_32_4_full_dsp_1' to 'Filter2D_Core_fadbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fmul_32ns_32ns_32_2_max_dsp_1' to 'Filter2D_Core_fmucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fdiv_32ns_32ns_32_7_1' to 'Filter2D_Core_fdidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fpext_32ns_64_1_1' to 'Filter2D_Core_fpeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fcmp_32ns_32ns_1_1_1' to 'Filter2D_Core_fcmfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'Filter2D_Core_fexg8j' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'getGaussianKernel' is 7384 from HDL expression: (1'b1 == ap_CS_fsm_state932)
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fadbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fcmfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fdidEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fmucud': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fpeeOg': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getGaussianKernel'.
INFO: [HLS 200-111]  Elapsed time: 6.434 seconds; current allocated memory: 589.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_1' to 'Filter2D_LineBuffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_2' to 'Filter2D_LineBuffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_3' to 'Filter2D_LineBuffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_4' to 'Filter2D_LineBuffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_5' to 'Filter2D_LineBufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_6' to 'Filter2D_LineBuffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_7' to 'Filter2D_LineBuffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_8' to 'Filter2D_LineBuffocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_9' to 'Filter2D_LineBuffpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_10' to 'Filter2D_LineBuffqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_11' to 'Filter2D_LineBuffrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_12' to 'Filter2D_LineBuffsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_13' to 'Filter2D_LineBufftde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_14' to 'Filter2D_LineBuffudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_mul_mul_10ns_19s_19_1_1' to 'Filter2D_Core_mulvdy' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Filter2D' is 9000 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_mulvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
INFO: [HLS 200-111]  Elapsed time: 9.939 seconds; current allocated memory: 603.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'GaussianBlur' is 7200 from HDL expression: ((grp_getGaussianKernel_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 5.082 seconds; current allocated memory: 667.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 2.512 seconds; current allocated memory: 669.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 670.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/sigma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter2D_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'sigma' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_src_val' to 'Filter2D_Core_srcwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_dst_val' to 'Filter2D_Core_dstxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2Arryd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIzec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D_Core'.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 671.668 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter2D_LineBuffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Filter2D_Core_srcwdI_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sigma_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_V_c19_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_V_c20_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arryd2_U(start_for_Mat2Arryd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIzec_U(start_for_Mat2AXIzec)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:02:02 . Memory (MB): peak = 868.605 ; gain = 811.133
INFO: [SYSC 207-301] Generating SystemC RTL for Filter2D_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter2D_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter2D_Core.
INFO: [HLS 200-112] Total elapsed time: 121.912 seconds; peak allocated memory: 671.668 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: image_core.cpp:26:37
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.328 ; gain = 46.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.328 ; gain = 46.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<500, 500, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<500, 500, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::init' into 'hls::Mat<500, 500, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::write' into 'hls::Mat<500, 500, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator<<' into 'hls::Array2D2Mat<500, 500, 0, unsigned char>' (./type.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::read' into 'hls::Mat<500, 500, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<500, 500, 0>::operator>>' into 'hls::Mat2Array2D<500, 500, 0, unsigned char>' (./type.h:209).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<96, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<96, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:34).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:38).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:43).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 500, 500, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 221.801 ; gain = 164.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:38) automatically.
WARNING: [SYNCHK 200-23] ./imgproc.h:34: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 265.219 ; gain = 207.641
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_dst.data_stream.V' (image_core.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src.data_stream.V' (image_core.cpp:19).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./imgproc.h:30) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./imgproc.h:84) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./imgproc.h:34) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./imgproc.h:36) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./imgproc.h:90) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./imgproc.h:122) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./imgproc.h:126) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./imgproc.h:127) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./imgproc.h:132) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./imgproc.h:139) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./imgproc.h:140) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src.data_stream.V' (image_core.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_dst.data_stream.V' (image_core.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'kval.V' (./imgproc.h:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val' (./imgproc.h:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val' (./imgproc.h:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src.data_stream.V' (image_core.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_dst.data_stream.V' (image_core.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kval.V' (./imgproc.h:24) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:160) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:73) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:38) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'src.val' should be updated in process function 'hls::Mat2Array2D<500, 500, 0, unsigned char>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dst.val' should be updated in process function 'hls::GaussianBlur<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 500, 500, unsigned char, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter2D_Core', detected/extracted 8 process function(s): 
	 'Filter2D_Core.entry99'
	 'Block_Mat.exit147_proc'
	 'hls::AXIvideo2Mat<8, 500, 500, 0>'
	 'hls::Mat2Array2D<500, 500, 0, unsigned char>'
	 'Block_Mat.exit14714_proc'
	 'hls::GaussianBlur<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 500, 500, unsigned char, unsigned char>'
	 'hls::Array2D2Mat<500, 500, 0, unsigned char>'
	 'hls::Mat2AXIvideo<8, 500, 500, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:30:26) to (./imgproc.h:38:34) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:43:32) to (./imgproc.h:44:13) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:84:32) to (./imgproc.h:138:4) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:141:14) to (./imgproc.h:147:4) in function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Block_Mat.exit14714_proc'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 376.281 ; gain = 318.703
WARNING: [XFORM 203-631] Renaming function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'getGaussianKernel' (./imgproc.h:14:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<500, 500, 0, unsigned char>' to 'Mat2Array2D' (./type.h:200:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 500, 500, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 500, 500, unsigned char, unsigned char>' to 'GaussianBlur' (./imgproc.h:161:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<500, 500, unsigned char, unsigned char, 15, 15, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Filter2D' (./imgproc.h:71:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<500, 500, 0, unsigned char>' to 'Array2D2Mat' (./type.h:226:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 500, 500, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Filter2D_Core.entry99' to 'Filter2D_Core.entry9' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit147_proc' to 'Block_Mat.exit147_pr' (image_core.cpp:19)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit14714_proc' to 'Block_Mat.exit14714_' (image_core.cpp:16:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[5]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[7]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[8]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[13]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[11]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[9]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[12]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[10]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[6]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[14]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2]' (./imgproc.h:71).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:34 . Memory (MB): peak = 529.988 ; gain = 472.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter2D_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter2D_Core.entry9' to 'Filter2D_Core_entry9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit147_pr' to 'Block_Mat_exit147_pr'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit14714_' to 'Block_Mat_exit14714_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D_Core_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.854 seconds; current allocated memory: 454.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 454.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit147_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 454.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 454.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 455.014 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 455.337 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 455.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 455.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit14714_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 455.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 456.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.802 seconds; current allocated memory: 465.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.897 seconds; current allocated memory: 470.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 137.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.257 seconds; current allocated memory: 482.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.39 seconds; current allocated memory: 497.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.114 seconds; current allocated memory: 499.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 501.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.741 seconds; current allocated memory: 503.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 503.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 503.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 504.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 504.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.082 seconds; current allocated memory: 506.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D_Core_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D_Core_entry9'.
INFO: [HLS 200-111]  Elapsed time: 1.621 seconds; current allocated memory: 508.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit147_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit147_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 509.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 509.983 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 510.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit14714_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fpext_32ns_64_1_1' to 'Filter2D_Core_fpebkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fpebkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit14714_s'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 510.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fdiv_32ns_32ns_32_7_1' to 'Filter2D_Core_fdicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_uitofp_32ns_32_2_1' to 'Filter2D_Core_uitdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_sitofp_32s_32_2_1' to 'Filter2D_Core_siteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'Filter2D_Core_fexfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_mux_2258_32_1_1' to 'Filter2D_Core_muxg8j' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'getGaussianKernel' is 7201 from HDL expression: ((exitcond3_fu_5622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fdicud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fexfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fpebkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_muxg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_siteOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_uitdEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getGaussianKernel'.
INFO: [HLS 200-111]  Elapsed time: 5.219 seconds; current allocated memory: 630.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_1' to 'Filter2D_LineBuffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_2' to 'Filter2D_LineBuffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_3' to 'Filter2D_LineBuffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_4' to 'Filter2D_LineBuffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_5' to 'Filter2D_LineBufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_6' to 'Filter2D_LineBuffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_7' to 'Filter2D_LineBuffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_8' to 'Filter2D_LineBuffocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_9' to 'Filter2D_LineBuffpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_10' to 'Filter2D_LineBuffqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_11' to 'Filter2D_LineBuffrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_12' to 'Filter2D_LineBuffsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_13' to 'Filter2D_LineBufftde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_14' to 'Filter2D_LineBuffudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_mul_mul_10ns_19s_19_1_1' to 'Filter2D_Core_mulvdy' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Filter2D' is 113813 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_mulvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
INFO: [HLS 200-111]  Elapsed time: 8.477 seconds; current allocated memory: 677.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'GaussianBlur' is 7201 from HDL expression: ((grp_getGaussianKernel_fu_289_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 14.738 seconds; current allocated memory: 745.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 2.394 seconds; current allocated memory: 747.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 747.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/sigma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter2D_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'sigma' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_src_val' to 'Filter2D_Core_srcwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_dst_val' to 'Filter2D_Core_dstxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit147_pr_U0' to 'start_for_Block_Myd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit14714_U0' to 'start_for_Block_Mzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D_Core'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 749.203 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter2D_LineBuffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Filter2D_Core_srcwdI_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sigma_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c21_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_14_1_loc_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_15_loc_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_V_c24_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_Myd2_U(start_for_Block_Myd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_Mzec_U(start_for_Block_Mzec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrAem_U(start_for_Mat2ArrAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIBew_U(start_for_Mat2AXIBew)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:18 ; elapsed = 00:02:43 . Memory (MB): peak = 1014.734 ; gain = 957.156
INFO: [SYSC 207-301] Generating SystemC RTL for Filter2D_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter2D_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter2D_Core.
INFO: [HLS 200-112] Total elapsed time: 163.692 seconds; peak allocated memory: 749.203 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.688 ; gain = 45.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.688 ; gain = 45.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<256, 256, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<256, 256, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::init' into 'hls::Mat<256, 256, 0>::Mat.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::init' into 'hls::Mat<256, 256, 0>::Mat.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 256, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::write' into 'hls::Mat<256, 256, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator<<' into 'hls::Array2D2Mat<256, 256, unsigned char, 0>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 256, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::read' into 'hls::Mat<256, 256, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 256, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'hls::Mat2Array2D<256, 256, 0, unsigned char>' (./type.h:297).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 256, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 217.961 ; gain = 160.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' (./imgproc.h:45) automatically.
WARNING: [SYNCHK 200-23] ./imgproc.h:55: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 257.648 ; gain = 199.879
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_dst.data_stream.V' (image_core.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src.data_stream.V' (image_core.cpp:19).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./imgproc.h:91) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./imgproc.h:36) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (./imgproc.h:38) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (./imgproc.h:51) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (./imgproc.h:53) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./imgproc.h:97) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./imgproc.h:129) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./imgproc.h:133) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./imgproc.h:134) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./imgproc.h:139) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./imgproc.h:146) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./imgproc.h:147) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src.data_stream.V' (image_core.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_dst.data_stream.V' (image_core.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'kval' (./imgproc.h:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val' (./imgproc.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val' (./imgproc.h:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src.data_stream.V' (image_core.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_dst.data_stream.V' (image_core.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kval' (./imgproc.h:26) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:80) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' (./imgproc.h:45) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'src.val' should be updated in process function 'hls::Mat2Array2D<256, 256, 0, unsigned char>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dst.val' should be updated in process function 'hls::GaussianBlur<15, 15, 256, 256, unsigned char, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter2D_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit5_proc94'
	 'hls::AXIvideo2Mat<8, 256, 256, 0>'
	 'hls::Mat2Array2D<256, 256, 0, unsigned char>'
	 'hls::GaussianBlur<15, 15, 256, 256, unsigned char, unsigned char>'
	 'hls::Array2D2Mat<256, 256, unsigned char, 0>'
	 'hls::Mat2AXIvideo<8, 256, 256, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:20:4) to (./imgproc.h:58:1) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>'... converting 3151 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:91:32) to (./imgproc.h:145:4) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:148:14) to (./imgproc.h:153:4) in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:78:27)...224 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 383.230 ; gain = 325.461
WARNING: [XFORM 203-631] Renaming function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' to 'getGaussianKernel' (./imgproc.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<256, 256, 0, unsigned char>' to 'Mat2Array2D' (./type.h:286:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 256, 256, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<15, 15, 256, 256, unsigned char, unsigned char>' to 'GaussianBlur' (./imgproc.h:167:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<256, 256, unsigned char, unsigned char, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Filter2D' (./imgproc.h:78:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<256, 256, unsigned char, 0>' to 'Array2D2Mat' (./type.h:357:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 256, 256, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit5_proc94' to 'Block_Mat.exit5_proc' (image_core.cpp:19)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[7]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[10]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[11]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[8]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[9]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[5]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[6]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[14]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[13]' (./imgproc.h:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[12]' (./imgproc.h:78).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 475.066 ; gain = 417.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter2D_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit5_proc' to 'Block_Mat_exit5_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.067 seconds; current allocated memory: 404.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 404.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 404.856 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 405.216 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 405.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 405.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.288 seconds; current allocated memory: 416.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 431.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.065 seconds; current allocated memory: 437.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.173 seconds; current allocated memory: 441.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.646 seconds; current allocated memory: 442.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.711 seconds; current allocated memory: 445.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.774 seconds; current allocated memory: 447.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 447.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 447.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 447.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 447.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.791 seconds; current allocated memory: 451.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit5_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.538 seconds; current allocated memory: 453.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 454.532 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 454.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fadd_32ns_32ns_32_4_full_dsp_1' to 'Filter2D_Core_fadbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fmul_32ns_32ns_32_2_max_dsp_1' to 'Filter2D_Core_fmucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fdiv_32ns_32ns_32_7_1' to 'Filter2D_Core_fdidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fpext_32ns_64_1_1' to 'Filter2D_Core_fpeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fcmp_32ns_32ns_1_1_1' to 'Filter2D_Core_fcmfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'Filter2D_Core_fexg8j' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'getGaussianKernel' is 7384 from HDL expression: (1'b1 == ap_CS_fsm_state932)
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fadbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fcmfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fdidEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fexg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fmucud': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter2D_Core_fpeeOg': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getGaussianKernel'.
INFO: [HLS 200-111]  Elapsed time: 7.542 seconds; current allocated memory: 589.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_1' to 'Filter2D_LineBuffhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_2' to 'Filter2D_LineBuffibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_3' to 'Filter2D_LineBuffjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_4' to 'Filter2D_LineBuffkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_5' to 'Filter2D_LineBufflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_6' to 'Filter2D_LineBuffmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_7' to 'Filter2D_LineBuffncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_8' to 'Filter2D_LineBuffocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_9' to 'Filter2D_LineBuffpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_10' to 'Filter2D_LineBuffqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_11' to 'Filter2D_LineBuffrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_12' to 'Filter2D_LineBuffsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_13' to 'Filter2D_LineBufftde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_14' to 'Filter2D_LineBuffudo' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Filter2D' is 9000 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
INFO: [HLS 200-111]  Elapsed time: 13.783 seconds; current allocated memory: 603.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'GaussianBlur' is 7200 from HDL expression: ((grp_getGaussianKernel_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 6.459 seconds; current allocated memory: 667.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 669.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 670.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2D_Core/sigma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter2D_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'sigma' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_src_val' to 'Filter2D_Core_srcvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_Core_dst_val' to 'Filter2D_Core_dstwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D_Core'.
INFO: [HLS 200-111]  Elapsed time: 1.073 seconds; current allocated memory: 671.678 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter2D_LineBuffhbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Filter2D_Core_srcvdy_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sigma_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrxdS_U(start_for_Mat2ArrxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIyd2_U(start_for_Mat2AXIyd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:33 ; elapsed = 00:02:18 . Memory (MB): peak = 875.449 ; gain = 817.680
INFO: [SYSC 207-301] Generating SystemC RTL for Filter2D_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter2D_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter2D_Core.
INFO: [HLS 200-112] Total elapsed time: 138.746 seconds; peak allocated memory: 671.678 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
