<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
// Design: sdram_controller
// Package: CABGA332
// ncd File: sdram_controller_impl1.ncd
// Version: Diamond (64-bit) 3.14.0.75.2
// Written on Mon Apr 07 18:42:07 2025
// M: Minimum Performance Grade
// iotiming sdram_controller_impl1.ncd sdram_controller_impl1.prf -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 6, 5, 4):

// Input Setup and Hold Times

Port                         Clock Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
ram_side_chip0_data_port[0]  clk   R    -0.277      M       1.182     4
ram_side_chip0_data_port[10] clk   R    -0.296      M       1.235     4
ram_side_chip0_data_port[11] clk   R    -0.296      M       1.235     4
ram_side_chip0_data_port[12] clk   R    -0.277      M       1.182     4
ram_side_chip0_data_port[13] clk   R    -0.277      M       1.182     4
ram_side_chip0_data_port[14] clk   R    -0.297      M       1.224     4
ram_side_chip0_data_port[15] clk   R    -0.273      M       1.170     4
ram_side_chip0_data_port[1]  clk   R    -0.190      4       0.985     4
ram_side_chip0_data_port[2]  clk   R    -0.009      4       0.833     4
ram_side_chip0_data_port[3]  clk   R    -0.300      M       1.254     4
ram_side_chip0_data_port[4]  clk   R    -0.273      M       1.170     4
ram_side_chip0_data_port[5]  clk   R    -0.296      M       1.235     4
ram_side_chip0_data_port[6]  clk   R    -0.277      M       1.182     4
ram_side_chip0_data_port[7]  clk   R    -0.293      M       1.212     4
ram_side_chip0_data_port[8]  clk   R    -0.298      M       1.221     4
ram_side_chip0_data_port[9]  clk   R    -0.083      4       0.875     4
ram_side_chip1_data_port[0]  clk   R    -0.296      M       1.235     4
ram_side_chip1_data_port[10] clk   R    -0.300      M       1.254     4
ram_side_chip1_data_port[11] clk   R    -0.300      M       1.254     4
ram_side_chip1_data_port[12] clk   R    -0.296      M       1.235     4
ram_side_chip1_data_port[13] clk   R    -0.297      M       1.224     4
ram_side_chip1_data_port[14] clk   R    -0.296      M       1.235     4
ram_side_chip1_data_port[15] clk   R    -0.296      M       1.235     4
ram_side_chip1_data_port[1]  clk   R    -0.296      M       1.235     4
ram_side_chip1_data_port[2]  clk   R    -0.300      M       1.254     4
ram_side_chip1_data_port[3]  clk   R    -0.277      M       1.182     4
ram_side_chip1_data_port[4]  clk   R    -0.020      4       0.845     4
ram_side_chip1_data_port[5]  clk   R    -0.300      M       1.254     4
ram_side_chip1_data_port[6]  clk   R    -0.277      M       1.182     4
ram_side_chip1_data_port[7]  clk   R    -0.273      M       1.170     4
ram_side_chip1_data_port[8]  clk   R    -0.274      M       1.167     4
ram_side_chip1_data_port[9]  clk   R    -0.273      M       1.170     4
reset_n_port                 clk   R     7.471      4       0.229     6
soc_side_rd_en_port          clk   R     3.681      4       0.203     6
soc_side_wr_data_port[0]     clk   R    -0.185      M       2.314     4
soc_side_wr_data_port[10]    clk   R    -0.203      M       2.367     4
soc_side_wr_data_port[11]    clk   R    -0.203      M       2.367     4
soc_side_wr_data_port[12]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_port[13]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_port[14]    clk   R    -0.204      M       2.356     4
soc_side_wr_data_port[15]    clk   R    -0.181      M       2.302     4
soc_side_wr_data_port[16]    clk   R    -0.203      M       2.367     4
soc_side_wr_data_port[17]    clk   R    -0.203      M       2.367     4
soc_side_wr_data_port[18]    clk   R    -0.207      M       2.386     4
soc_side_wr_data_port[19]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_port[1]     clk   R    -0.207      M       2.386     4
soc_side_wr_data_port[20]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_port[21]    clk   R    -0.207      M       2.386     4
soc_side_wr_data_port[22]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_port[23]    clk   R    -0.181      M       2.302     4
soc_side_wr_data_port[24]    clk   R    -0.181      M       2.302     4
soc_side_wr_data_port[25]    clk   R    -0.181      M       2.302     4
soc_side_wr_data_port[26]    clk   R    -0.207      M       2.386     4
soc_side_wr_data_port[27]    clk   R    -0.207      M       2.386     4
soc_side_wr_data_port[28]    clk   R    -0.203      M       2.367     4
soc_side_wr_data_port[29]    clk   R    -0.204      M       2.356     4
soc_side_wr_data_port[2]     clk   R    -0.181      M       2.302     4
soc_side_wr_data_port[30]    clk   R    -0.203      M       2.367     4
soc_side_wr_data_port[31]    clk   R    -0.203      M       2.367     4
soc_side_wr_data_port[3]     clk   R    -0.207      M       2.386     4
soc_side_wr_data_port[4]     clk   R    -0.181      M       2.302     4
soc_side_wr_data_port[5]     clk   R    -0.203      M       2.367     4
soc_side_wr_data_port[6]     clk   R    -0.185      M       2.314     4
soc_side_wr_data_port[7]     clk   R    -0.201      M       2.344     4
soc_side_wr_data_port[8]     clk   R    -0.204      M       2.356     4
soc_side_wr_data_port[9]     clk   R    -0.201      M       2.344     4
soc_side_wr_en_port          clk   R     6.448      4       0.179     6


// Clock to Output Delay

Port                         Clock Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
ram_side_addr_port[0]        clk   R    13.295         4        3.591          M
ram_side_addr_port[10]       clk   R    14.207         4        3.017          M
ram_side_addr_port[11]       clk   R    10.872         4        3.062          M
ram_side_addr_port[1]        clk   R    14.135         4        3.598          M
ram_side_addr_port[2]        clk   R    12.018         4        3.264          M
ram_side_addr_port[3]        clk   R    12.928         4        3.512          M
ram_side_addr_port[4]        clk   R    12.382         4        3.073          M
ram_side_addr_port[5]        clk   R    13.775         4        3.172          M
ram_side_addr_port[6]        clk   R    14.532         4        3.709          M
ram_side_addr_port[7]        clk   R    13.571         4        3.677          M
ram_side_addr_port[8]        clk   R    13.273         4        3.590          M
ram_side_addr_port[9]        clk   R    11.207         4        3.255          M
ram_side_bank_addr_port[0]   clk   R    11.392         4        3.117          M
ram_side_bank_addr_port[1]   clk   R    12.083         4        3.211          M
ram_side_cas_n_port          clk   R     7.796         4        2.534          M
ram_side_chip0_data_port[0]  clk   R    14.203         4        2.787          M
ram_side_chip0_data_port[10] clk   R    13.644         4        2.794          M
ram_side_chip0_data_port[11] clk   R    13.644         4        2.794          M
ram_side_chip0_data_port[12] clk   R    15.510         4        2.788          M
ram_side_chip0_data_port[13] clk   R    15.510         4        2.707          M
ram_side_chip0_data_port[14] clk   R    16.817         4        2.796          M
ram_side_chip0_data_port[15] clk   R    11.895         4        2.792          M
ram_side_chip0_data_port[1]  clk   R    15.510         4        2.788          M
ram_side_chip0_data_port[2]  clk   R    11.901         4        2.792          M
ram_side_chip0_data_port[3]  clk   R    14.636         4        2.788          M
ram_side_chip0_data_port[4]  clk   R    11.901         4        2.792          M
ram_side_chip0_data_port[5]  clk   R    13.644         4        2.794          M
ram_side_chip0_data_port[6]  clk   R    15.173         4        2.707          M
ram_side_chip0_data_port[7]  clk   R    12.255         4        2.799          M
ram_side_chip0_data_port[8]  clk   R    14.672         4        2.796          M
ram_side_chip0_data_port[9]  clk   R    12.255         4        2.799          M
ram_side_chip0_ldqm_port     clk   R    14.415         4        3.255          M
ram_side_chip0_udqm_port     clk   R    14.834         4        3.367          M
ram_side_chip1_data_port[0]  clk   R    13.123         4        2.794          M
ram_side_chip1_data_port[10] clk   R    15.517         4        2.984          M
ram_side_chip1_data_port[11] clk   R    14.649         4        2.789          M
ram_side_chip1_data_port[12] clk   R    12.178         4        2.794          M
ram_side_chip1_data_port[13] clk   R    13.630         4        2.716          M
ram_side_chip1_data_port[14] clk   R    13.123         4        2.794          M
ram_side_chip1_data_port[15] clk   R    12.141         4        2.794          M
ram_side_chip1_data_port[1]  clk   R    13.644         4        2.794          M
ram_side_chip1_data_port[2]  clk   R    16.378         4        2.788          M
ram_side_chip1_data_port[3]  clk   R    15.083         4        2.788          M
ram_side_chip1_data_port[4]  clk   R    15.083         4        2.787          M
ram_side_chip1_data_port[5]  clk   R    15.076         4        2.901          M
ram_side_chip1_data_port[6]  clk   R    14.637         4        2.900          M
ram_side_chip1_data_port[7]  clk   R    11.895         4        2.906          M
ram_side_chip1_data_port[8]  clk   R    11.901         4        2.712          M
ram_side_chip1_data_port[9]  clk   R    11.931         4        2.792          M
ram_side_chip1_ldqm_port     clk   R    14.478         4        3.325          M
ram_side_chip1_udqm_port     clk   R    14.875         4        3.282          M
ram_side_ras_n_port          clk   R     7.796         4        2.534          M
ram_side_wr_en_port          clk   R     7.796         4        2.534          M
soc_side_busy_port           clk   R    16.134         4        3.125          M
soc_side_rd_data_port[0]     clk   R     7.871         4        2.527          M
soc_side_rd_data_port[10]    clk   R     7.796         4        2.534          M
soc_side_rd_data_port[11]    clk   R     7.796         4        2.534          M
soc_side_rd_data_port[12]    clk   R     7.871         4        2.527          M
soc_side_rd_data_port[13]    clk   R     7.871         4        2.527          M
soc_side_rd_data_port[14]    clk   R     7.797         4        2.536          M
soc_side_rd_data_port[15]    clk   R     7.881         4        2.532          M
soc_side_rd_data_port[16]    clk   R     7.796         4        2.534          M
soc_side_rd_data_port[17]    clk   R     7.796         4        2.534          M
soc_side_rd_data_port[18]    clk   R     7.785         4        2.528          M
soc_side_rd_data_port[19]    clk   R     7.871         4        2.527          M
soc_side_rd_data_port[1]     clk   R     7.785         4        2.528          M
soc_side_rd_data_port[20]    clk   R     7.871         4        2.527          M
soc_side_rd_data_port[21]    clk   R     7.785         4        2.528          M
soc_side_rd_data_port[22]    clk   R     7.871         4        2.527          M
soc_side_rd_data_port[23]    clk   R     7.881         4        2.532          M
soc_side_rd_data_port[24]    clk   R     7.881         4        2.532          M
soc_side_rd_data_port[25]    clk   R     7.881         4        2.532          M
soc_side_rd_data_port[26]    clk   R     7.785         4        2.528          M
soc_side_rd_data_port[27]    clk   R     7.785         4        2.528          M
soc_side_rd_data_port[28]    clk   R     7.796         4        2.534          M
soc_side_rd_data_port[29]    clk   R     7.797         4        2.536          M
soc_side_rd_data_port[2]     clk   R     7.881         4        2.532          M
soc_side_rd_data_port[30]    clk   R     7.796         4        2.534          M
soc_side_rd_data_port[31]    clk   R     7.796         4        2.534          M
soc_side_rd_data_port[3]     clk   R     7.785         4        2.528          M
soc_side_rd_data_port[4]     clk   R     7.881         4        2.532          M
soc_side_rd_data_port[5]     clk   R     7.796         4        2.534          M
soc_side_rd_data_port[6]     clk   R     7.871         4        2.527          M
soc_side_rd_data_port[7]     clk   R     7.807         4        2.539          M
soc_side_rd_data_port[8]     clk   R     7.797         4        2.536          M
soc_side_rd_data_port[9]     clk   R     7.807         4        2.539          M
soc_side_ready_port          clk   R    15.233         4        3.474          M
WARNING: you must also run trce with hold speed: 4
WARNING: you must also run trce with hold speed: 6
WARNING: you must also run trce with setup speed: M



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
