<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SysCtl Register SPIFICLKSEL</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Register SPIFICLKSEL<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html">System Control Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Defines for the bit fields in the SPIFICLKSEL register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga94a06859484adcf6a6e38c0572b3412a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga94a06859484adcf6a6e38c0572b3412a">SPIFICLKSEL_SPIFIDIV_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 4, 0)</td></tr>
<tr class="memdesc:ga94a06859484adcf6a6e38c0572b3412a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the divide value for creating the SPIFI clock from the selected clock source.  <a href="#ga94a06859484adcf6a6e38c0572b3412a">More...</a><br/></td></tr>
<tr class="separator:ga94a06859484adcf6a6e38c0572b3412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f8369f66312ee174495385966cdabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga78f8369f66312ee174495385966cdabe">SPIFICLKSEL_SPIFISEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td></tr>
<tr class="memdesc:ga78f8369f66312ee174495385966cdabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the input clock for the USB clock divider.  <a href="#ga78f8369f66312ee174495385966cdabe">More...</a><br/></td></tr>
<tr class="separator:ga78f8369f66312ee174495385966cdabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c541e15cd512eba378ae0bcbfb17a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga08c541e15cd512eba378ae0bcbfb17a4">SPIFICLKSEL_SPIFISEL_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga08c541e15cd512eba378ae0bcbfb17a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysClk is used as the input to the SPIFI clock divider.  <a href="#ga08c541e15cd512eba378ae0bcbfb17a4">More...</a><br/></td></tr>
<tr class="separator:ga08c541e15cd512eba378ae0bcbfb17a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72c1abd18b9434a6ff5bc17fcaa47d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#gac72c1abd18b9434a6ff5bc17fcaa47d2">SPIFICLKSEL_SPIFISEL_M_PLL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gac72c1abd18b9434a6ff5bc17fcaa47d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The output of the main PLL is used as the input to the SPIFI clock divider.  <a href="#gac72c1abd18b9434a6ff5bc17fcaa47d2">More...</a><br/></td></tr>
<tr class="separator:gac72c1abd18b9434a6ff5bc17fcaa47d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922d21d2f83fb8568135e08d910fa35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___s_p_i_f_i_c_l_k_s_e_l.html#ga922d21d2f83fb8568135e08d910fa35f">SPIFICLKSEL_SPIFISEL_A_PLL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga922d21d2f83fb8568135e08d910fa35f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The output of the Alt PLL is used as the input to the SPIFI clock divider.  <a href="#ga922d21d2f83fb8568135e08d910fa35f">More...</a><br/></td></tr>
<tr class="separator:ga922d21d2f83fb8568135e08d910fa35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Defines for the bit fields in the SPIFICLKSEL register. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga94a06859484adcf6a6e38c0572b3412a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIFICLKSEL_SPIFIDIV_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 4, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the divide value for creating the SPIFI clock from the selected clock source. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01140">1140</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga922d21d2f83fb8568135e08d910fa35f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIFICLKSEL_SPIFISEL_A_PLL&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The output of the Alt PLL is used as the input to the SPIFI clock divider. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01152">1152</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78f8369f66312ee174495385966cdabe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIFICLKSEL_SPIFISEL_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the input clock for the USB clock divider. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01143">1143</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac72c1abd18b9434a6ff5bc17fcaa47d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIFICLKSEL_SPIFISEL_M_PLL&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The output of the main PLL is used as the input to the SPIFI clock divider. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01149">1149</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08c541e15cd512eba378ae0bcbfb17a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIFICLKSEL_SPIFISEL_SYSCLK&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SysClk is used as the input to the SPIFI clock divider. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01146">1146</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
