本文档基于方睿丽和张蔚的文档以及源代码整理，希望完善ucore on RISC-V 实验的所有必备内容和文档

以下为方睿丽的ucore实验迁移记录，文档主要记录ucore在RISC-V上的运行过程与相关RISC-V特性。
[实验源码](https://github.com/ring00/ucore_os_lab/tree/riscv32)

（有任何错误指正/讨论请联系 645197597@qq.com ）

# Docs

## [About RISC-V](https://github.com/rllly/ucore_on_riscv_recordings/blob/master/docs/About%20RISC-V.md)

## [lab0 Environment Setup](https://github.com/rllly/ucore_on_riscv_recordings/blob/master/docs/lab0.md#lab0-%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE)

## [lab1 系统启动与初始化](https://github.com/rllly/ucore_on_riscv_recordings/blob/master/docs/Lab1_instructions.md#lab1)

## [lab2 物理内存初始化](https://github.com/rllly/ucore_on_riscv_recordings/blob/master/docs/Lab2_instructions.md#lab2-%E7%89%A9%E7%90%86%E5%86%85%E5%AD%98%E7%AE%A1%E7%90%86)

## [lab3 虚拟内存管理初始化](https://github.com/rllly/ucore_on_riscv_recordings/blob/master/docs/Lab3_instructions.md#lab3)

## [lab4 ](https://github.com/rllly/ucore_on_riscv_recordings/blob/master/docs/Lab4_instructions.md#lab4-%E5%86%85%E6%A0%B8%E7%BA%BF%E7%A8%8B%E7%9A%84%E7%AE%A1%E7%90%86)

