18. Printing statistics.

=== $paramod$7fd0f9ea695b4e8d0be35d406a0e73aac2986df2\simple_dual_port_bram ===

   Number of wires:                 15
   Number of wire bits:            136
   Number of public wires:          10
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     $_DFFE_PP_                     72
     $lut                           39

=== $paramod$dd578f4a9ae34e91f2cf83754ae9e269f3e3b4e7\simple_dual_port_bram ===

   Number of wires:                136
   Number of wire bits:            831
   Number of public wires:          16
   Number of public wire bits:     605
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                766
     $_DFFE_PP_                    540
     $lut                          226

=== bitnet_bram_inference ===

   Number of wires:                 66
   Number of wire bits:            345
   Number of public wires:          27
   Number of public wire bits:     266
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     $_DFFE_PN0N_                    3
     $_DFFE_PN0P_                   38
     $_DFF_PN0_                      1
     $lut                           72
     trit27_dot_product_v2           1
     trit3_dot_product               1
     trit9_dot_product               1
     weight_controller               1

=== layer1_weight_bram ===

   Number of wires:                  7
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$dd578f4a9ae34e91f2cf83754ae9e269f3e3b4e7\simple_dual_port_bram      1

=== layer2_weight_bram ===

   Number of wires:                  7
   Number of wire bits:             43
   Number of public wires:           7
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$7fd0f9ea695b4e8d0be35d406a0e73aac2986df2\simple_dual_port_bram      1

=== layer3_weight_reg ===

   Number of wires:                  5
   Number of wire bits:             15
   Number of public wires:           5
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_DFFE_PN0P_                    6

=== trit27_dot_product_v2 ===

   Number of wires:                177
   Number of wire bits:            342
   Number of public wires:          57
   Number of public wire bits:     222
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                126
     $lut                          126

=== trit3_dot_product ===

   Number of wires:                 15
   Number of wire bits:             33
   Number of public wires:           9
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $lut                            9

=== trit9_dot_product ===

   Number of wires:                 53
   Number of wire bits:            109
   Number of public wires:          21
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $lut                           37

=== weight_controller ===

   Number of wires:                 26
   Number of wire bits:            166
   Number of public wires:          18
   Number of public wire bits:     155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_DFFE_PN0P_                    3
     $_DFF_PN0_                      4
     $lut                            9
     layer1_weight_bram              1
     layer2_weight_bram              1
     layer3_weight_reg               1

=== design hierarchy ===

   bitnet_bram_inference             1
     trit27_dot_product_v2           1
     trit3_dot_product               1
     trit9_dot_product               1
     weight_controller               1
       layer1_weight_bram            1
         $paramod$dd578f4a9ae34e91f2cf83754ae9e269f3e3b4e7\simple_dual_port_bram      1
       layer2_weight_bram            1
         $paramod$7fd0f9ea695b4e8d0be35d406a0e73aac2986df2\simple_dual_port_bram      1
       layer3_weight_reg             1

   Number of wires:                507
   Number of wire bits:           2139
   Number of public wires:         177
   Number of public wire bits:    1626
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1185
     $_DFFE_PN0N_                    3
     $_DFFE_PN0P_                   47
     $_DFFE_PP_                    612
     $_DFF_PN0_                      5
     $lut                          518

