###################################################################

# Created by write_script -format dctcl on Fri Aug  5 17:18:08 2016

###################################################################

# Set the current_design #
current_design Plasticine

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_wire_load_mode top
set_wire_load_model -name ZeroWireload -library tcbn45gsbwpml
set_local_link_library {tcbn45gsbwpml.db}
set_register_merging [current_design] 17
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
clk]
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
reset]
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
io_config_enable]
set_driving_cell -lib_cell INVD0BWP -library tcbn45gsbwpml -pin ZN [get_ports  \
io_command]
set_load -pin_load 0.19856 [get_ports io_status]
set_max_transition 0.1 [get_ports io_status]
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_4_ff_reg_7_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_0_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_1_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_2_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_3_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_4_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_5_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_6_] 17
set_register_merging [get_cells cu0_RegisterBlock_1_FF_5_ff_reg_7_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_6_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_4_ff_reg_7_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_0_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_2_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_3_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_4_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_5_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_6_] 17
set_register_merging [get_cells cu1_RegisterBlock_1_FF_5_ff_reg_7_] 17
set_register_merging [get_cells controlBox_pulser_commandReg_reg] 17
set_register_merging [get_cells cu1_config__pipeStage_1_result_reg_1_] 17
set_register_merging [get_cells cu1_RegisterBlock_FF_5_ff_reg_0_] 17
set_register_merging [get_cells cu0_config__pipeStage_1_opB_value_reg_0_] 17
set_register_merging [get_cells cu1_config__pipeStage_1_opB_value_reg_0_] 17
set_register_merging [get_cells cu0_config__pipeStage_1_opA_value_reg_0_] 17
set_register_merging [get_cells cu1_config__pipeStage_1_opA_value_reg_0_] 17
set_register_merging [get_cells cu0_config__pipeStage_1_result_reg_1_] 17
set_register_merging [get_cells cu0_config__pipeStage_0_opcode_reg_1_] 17
set_register_merging [get_cells cu1_config__pipeStage_0_opcode_reg_1_] 17
set_register_merging [get_cells controlBox_commandReg_reg] 17
set_register_merging [get_cells                                                \
cu0_controlBlock_incXbar_config__outSelect_3_reg_1_] 17
set_register_merging [get_cells                                                \
cu0_controlBlock_incXbar_config__outSelect_1_reg_0_] 17
set_register_merging [get_cells                                                \
cu0_controlBlock_incXbar_config__outSelect_0_reg_1_] 17
set_register_merging [get_cells                                                \
cu0_controlBlock_incXbar_config__outSelect_0_reg_0_] 17
set_register_merging [get_cells                                                \
cu1_controlBlock_incXbar_config__outSelect_3_reg_1_] 17
set_register_merging [get_cells                                                \
cu1_controlBlock_incXbar_config__outSelect_1_reg_0_] 17
set_register_merging [get_cells                                                \
cu1_controlBlock_incXbar_config__outSelect_0_reg_1_] 17
set_register_merging [get_cells                                                \
cu1_controlBlock_incXbar_config__outSelect_0_reg_0_] 17
set_register_merging [get_cells                                                \
cu0_controlBlock_decXbar_config__outSelect_1_reg_0_] 17
set_register_merging [get_cells                                                \
cu0_controlBlock_decXbar_config__outSelect_0_reg_0_] 17
set_register_merging [get_cells                                                \
cu1_controlBlock_decXbar_config__outSelect_1_reg_0_] 17
set_register_merging [get_cells                                                \
cu1_controlBlock_decXbar_config__outSelect_0_reg_0_] 17
set_register_merging [get_cells cu0_controlBlock_config__udcInit_0_reg_1_] 17
set_register_merging [get_cells cu0_controlBlock_config__udcInit_0_reg_0_] 17
set_register_merging [get_cells cu1_controlBlock_config__udcInit_0_reg_1_] 17
set_register_merging [get_cells cu1_controlBlock_config__udcInit_0_reg_0_] 17
set_register_merging [get_cells cu0_config__pipeStage_1_opA_dataSrc_reg_0_] 17
set_register_merging [get_cells cu0_config__pipeStage_0_opB_dataSrc_reg_0_] 17
set_register_merging [get_cells cu0_config__pipeStage_0_opB_value_reg_0_] 17
set_register_merging [get_cells cu0_config__pipeStage_0_opA_dataSrc_reg_0_] 17
set_register_merging [get_cells cu0_config__pipeStage_0_result_reg_3_] 17
set_register_merging [get_cells cu0_config__remoteMux1_reg_0_] 17
set_register_merging [get_cells cu1_config__pipeStage_1_opA_dataSrc_reg_0_] 17
set_register_merging [get_cells cu1_config__pipeStage_0_opB_dataSrc_reg_0_] 17
set_register_merging [get_cells cu1_config__pipeStage_0_opB_value_reg_0_] 17
set_register_merging [get_cells cu1_config__pipeStage_0_opA_dataSrc_reg_0_] 17
set_register_merging [get_cells cu1_config__pipeStage_0_result_reg_3_] 17
set_register_merging [get_cells cu1_config__remoteMux1_reg_0_] 17
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_4_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_4_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_4_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_4_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_4_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_4_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_4_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_4_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_5_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_5_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_5_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_5_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_5_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_5_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_5_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu0_RegisterBlock_1_FF_5_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_4_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_4_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_4_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_4_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_4_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_4_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_4_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_4_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_5_ff_reg_0_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_5_ff_reg_1_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_5_ff_reg_2_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_5_ff_reg_3_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_5_ff_reg_4_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_5_ff_reg_5_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_5_ff_reg_6_/Q]
set_switching_activity -period 1 -toggle_rate 0.0863647 -static_probability    \
0.454811 [get_pins cu1_RegisterBlock_1_FF_5_ff_reg_7_/Q]
set_switching_activity -period 1 -toggle_rate 0.084671 -static_probability     \
0.232941 [get_pins controlBox_pulser_commandReg_reg/Q]
set_switching_activity -period 1 -toggle_rate 0.071228 -static_probability     \
0.627563 [get_pins cu1_config__pipeStage_1_result_reg_1_/Q]
create_clock [get_ports clk]  -name ideal_clock1  -period 1  -waveform {0 0.5}
set_max_delay 0.2  -from [list [get_ports clk] [get_ports reset] [get_ports    \
io_config_enable] [get_ports io_command]]  -to [get_ports io_status]
