INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'aranz' on host 'desktop-i10cskb' (Windows NT_amd64 version 6.2) on Fri Aug 07 04:10:04 +0900 2020
INFO: [HLS 200-10] In directory 'C:/Users/aranz/FPGA/Matmul_2'
Sourcing Tcl script 'C:/Users/aranz/FPGA/Matmul_2/Matmul_2/solution1/export.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/aranz/FPGA/Matmul_2/Matmul_2'.
INFO: [HLS 200-10] Opening solution 'C:/Users/aranz/FPGA/Matmul_2/Matmul_2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Fri Aug  7 04:11:14 2020...
