Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 20:10:19 2023
| Host         : DESKTOP-6LT5KNJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: R1/transmitting_reg/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: anne1/clk1000Hz/slow_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: anne1/clk10Hz/slow_clock_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: anne1/h/clk_5Hz/slow_clock_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: anne1/l/clk625MHz/slow_clock_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: anne1/l/clk_10Hz/slow_clock_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: anne1/state_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_10Hz/slow_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25MHz/slow_clock_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: enable_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line165/audio0/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line165/clk20khz/slow_clock_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: nolabel_line165/levels/clk20khz/slow_clock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line165/levels/clk2hz/slow_clock_reg/Q (HIGH)

 There are 1184 register/latch pins with no clock driven by root clock pin: nolabel_line165/nolabel_line46/clk20khz/slow_clock_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: nolabel_line165/nolabel_line49/clk20khz/slow_clock_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line169/display/clk_200Hz/slow_clock_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/clk_6p25MHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/ascii_char_reg[0]_rep/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/ascii_char_reg[1]_rep/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/ascii_char_reg[2]_rep/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/ascii_char_reg[3]_rep/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/ascii_char_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/ascii_char_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/ascii_char_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/ascii_char_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/oled/display/d1/clk_10Hz/slow_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/oled/display/d2/clk_10Hz/slow_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/oled/display/d3/clk_10Hz/slow_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/oled/display/d4/clk_10Hz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line169/oled/display/nolabel_line84/clk_10Hz/slow_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/oled/display/nolabel_line84/size_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/oled/display/nolabel_line84/size_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/oled/display/nolabel_line84/size_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/oled/display/nolabel_line84/size_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line174/clk_100ms/SLOW_CLOCK_reg/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: nolabel_line174/encrypt/nolabel_line64/SLOW_CLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: selectedItem_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: selectedItem_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: selectedItem_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3993 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.765       -2.765                      1                 3862        0.097        0.000                      0                 3862        4.500        0.000                       0                  2099  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.765       -2.765                      1                 3862        0.097        0.000                      0                 3862        4.500        0.000                       0                  2099  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -2.765ns,  Total Violation       -2.765ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.765ns  (required time - arrival time)
  Source:                 nolabel_line165/nolabel_line49/x1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line165/nolabel_line49/oled_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 9.214ns (72.496%)  route 3.496ns (27.504%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.571     5.092    nolabel_line165/nolabel_line49/basys_clock_IBUF_BUFG
    SLICE_X56Y45         FDRE                                         r  nolabel_line165/nolabel_line49/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  nolabel_line165/nolabel_line49/x1_reg[6]/Q
                         net (fo=8, routed)           0.796     6.407    nolabel_line165/nolabel_line49/x1[6]
    SLICE_X56Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.531 r  nolabel_line165/nolabel_line49/oled_data3__2_i_1/O
                         net (fo=10, routed)          0.637     7.168    nolabel_line165/nolabel_line49/oled_data3__2_i_1_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    11.019 r  nolabel_line165/nolabel_line49/oled_data3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.021    nolabel_line165/nolabel_line49/oled_data3__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.539 r  nolabel_line165/nolabel_line49/oled_data3__4/P[0]
                         net (fo=2, routed)           0.766    13.305    nolabel_line165/nolabel_line49/oled_data3__4_n_105
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124    13.429 r  nolabel_line165/nolabel_line49/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.429    nolabel_line165/nolabel_line49/i__carry_i_3_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.962 r  nolabel_line165/nolabel_line49/oled_data3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    nolabel_line165/nolabel_line49/oled_data3_inferred__0/i__carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  nolabel_line165/nolabel_line49/oled_data3_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.718    15.004    nolabel_line165/nolabel_line49/oled_data3_inferred__0/i__carry__0_n_6
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.306    15.310 r  nolabel_line165/nolabel_line49/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.310    nolabel_line165/nolabel_line49/i__carry__4_i_3_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.860 r  nolabel_line165/nolabel_line49/oled_data2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.860    nolabel_line165/nolabel_line49/oled_data2_inferred__0/i__carry__4_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.974 r  nolabel_line165/nolabel_line49/oled_data2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001    15.974    nolabel_line165/nolabel_line49/oled_data2_inferred__0/i__carry__5_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.196 r  nolabel_line165/nolabel_line49/oled_data2_inferred__0/i__carry__6/O[0]
                         net (fo=2, routed)           0.575    16.771    nolabel_line165/nolabel_line49/C[28]
    SLICE_X52Y50         LUT2 (Prop_lut2_I0_O)        0.299    17.070 r  nolabel_line165/nolabel_line49/oled_data[13]_i_8__0/O
                         net (fo=1, routed)           0.000    17.070    nolabel_line165/nolabel_line49/oled_data[13]_i_8__0_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.583 r  nolabel_line165/nolabel_line49/oled_data_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.583    nolabel_line165/nolabel_line49/oled_data_reg[13]_i_2_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.802 r  nolabel_line165/nolabel_line49/oled_data_reg[13]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    17.802    nolabel_line165/nolabel_line49/p_1_out[32]
    SLICE_X52Y51         FDRE                                         r  nolabel_line165/nolabel_line49/oled_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.443    14.784    nolabel_line165/nolabel_line49/basys_clock_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  nolabel_line165/nolabel_line49/oled_data_reg[13]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)        0.109    15.037    nolabel_line165/nolabel_line49/oled_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -17.802    
  -------------------------------------------------------------------
                         slack                                 -2.765    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/inputmessage/char11/charData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.090ns (13.878%)  route 6.764ns (86.122%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.551     5.072    nolabel_line174/nolabel_line70/basys_clock_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/Q
                         net (fo=100, routed)         4.108     9.599    nolabel_line174/inputmessage/char11/selectedFunc_reg[2]
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.299     9.898 r  nolabel_line174/inputmessage/char11/charData[15]_i_20__9/O
                         net (fo=11, routed)          1.356    11.254    nolabel_line174/inputmessage/char11/letter[10]_12[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I4_O)        0.124    11.378 r  nolabel_line174/inputmessage/char11/charData[15]_i_11__9/O
                         net (fo=1, routed)           1.006    12.384    nolabel_line174/inputmessage/char11/charData[15]_i_11__9_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.508 r  nolabel_line174/inputmessage/char11/charData[15]_i_2__9/O
                         net (fo=1, routed)           0.295    12.803    nolabel_line174/inputmessage/char11/charData[15]_i_2__9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  nolabel_line174/inputmessage/char11/charData[15]_i_1__9/O
                         net (fo=1, routed)           0.000    12.927    nolabel_line174/inputmessage/char11/charData[15]_i_1__9_n_0
    SLICE_X11Y5          FDRE                                         r  nolabel_line174/inputmessage/char11/charData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.451    14.792    nolabel_line174/inputmessage/char11/basys_clock_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  nolabel_line174/inputmessage/char11/charData_reg[15]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y5          FDRE (Setup_fdre_C_D)        0.029    15.046    nolabel_line174/inputmessage/char11/charData_reg[15]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/inputmessage/char6/charData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 1.090ns (14.015%)  route 6.687ns (85.985%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.551     5.072    nolabel_line174/nolabel_line70/basys_clock_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/Q
                         net (fo=100, routed)         3.720     9.211    nolabel_line174/inputmessage/char6/selectedFunc_reg[2]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.299     9.510 r  nolabel_line174/inputmessage/char6/charData[15]_i_20__4/O
                         net (fo=11, routed)          1.075    10.586    nolabel_line174/inputmessage/char6/letter[5]_7[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I3_O)        0.124    10.710 r  nolabel_line174/inputmessage/char6/charData[15]_i_12__4/O
                         net (fo=1, routed)           0.807    11.516    nolabel_line174/inputmessage/char6/charData[15]_i_12__4_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.124    11.640 r  nolabel_line174/inputmessage/char6/charData[15]_i_4__4/O
                         net (fo=1, routed)           1.085    12.726    nolabel_line174/inputmessage/char6/charData[15]_i_4__4_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    12.850 r  nolabel_line174/inputmessage/char6/charData[15]_i_1__4/O
                         net (fo=1, routed)           0.000    12.850    nolabel_line174/inputmessage/char6/charData[15]_i_1__4_n_0
    SLICE_X12Y8          FDRE                                         r  nolabel_line174/inputmessage/char6/charData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.449    14.790    nolabel_line174/inputmessage/char6/basys_clock_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  nolabel_line174/inputmessage/char6/charData_reg[15]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.081    15.096    nolabel_line174/inputmessage/char6/charData_reg[15]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/inputmessage/char7/charData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.090ns (14.171%)  route 6.602ns (85.829%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.551     5.072    nolabel_line174/nolabel_line70/basys_clock_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/Q
                         net (fo=100, routed)         3.452     8.943    nolabel_line174/inputmessage/char7/selectedFunc_reg[2]
    SLICE_X5Y6           LUT3 (Prop_lut3_I1_O)        0.299     9.242 r  nolabel_line174/inputmessage/char7/charData[15]_i_16__5/O
                         net (fo=7, routed)           1.329    10.571    nolabel_line174/inputmessage/char7/letter[6]_8[1]
    SLICE_X3Y7           LUT5 (Prop_lut5_I1_O)        0.124    10.695 r  nolabel_line174/inputmessage/char7/charData[15]_i_12__5/O
                         net (fo=1, routed)           0.808    11.503    nolabel_line174/inputmessage/char7/charData[15]_i_12__5_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.124    11.627 r  nolabel_line174/inputmessage/char7/charData[15]_i_4__5/O
                         net (fo=1, routed)           1.013    12.640    nolabel_line174/inputmessage/char7/charData[15]_i_4__5_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.124    12.764 r  nolabel_line174/inputmessage/char7/charData[15]_i_1__5/O
                         net (fo=1, routed)           0.000    12.764    nolabel_line174/inputmessage/char7/charData[15]_i_1__5_n_0
    SLICE_X12Y8          FDRE                                         r  nolabel_line174/inputmessage/char7/charData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.449    14.790    nolabel_line174/inputmessage/char7/basys_clock_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  nolabel_line174/inputmessage/char7/charData_reg[15]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.079    15.094    nolabel_line174/inputmessage/char7/charData_reg[15]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/inputmessage/char5/charData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 1.528ns (20.039%)  route 6.097ns (79.961%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.551     5.072    nolabel_line174/nolabel_line70/basys_clock_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/Q
                         net (fo=100, routed)         2.155     7.647    nolabel_line174/inputmessage/char5/selectedFunc_reg[2]
    SLICE_X15Y13         LUT3 (Prop_lut3_I1_O)        0.299     7.946 r  nolabel_line174/inputmessage/char5/charData[15]_i_20__3/O
                         net (fo=11, routed)          1.822     9.768    nolabel_line174/inputmessage/char5/letter[4]_6[0]
    SLICE_X13Y23         MUXF7 (Prop_muxf7_S_O)       0.276    10.044 r  nolabel_line174/inputmessage/char5/charData_reg[15]_i_18__3/O
                         net (fo=1, routed)           0.000    10.044    nolabel_line174/inputmessage/char5/charData_reg[15]_i_18__3_n_0
    SLICE_X13Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    10.138 r  nolabel_line174/inputmessage/char5/charData_reg[15]_i_6__3/O
                         net (fo=1, routed)           1.125    11.263    nolabel_line174/inputmessage/char5/charData_reg[15]_i_6__3_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.316    11.579 r  nolabel_line174/inputmessage/char5/charData[15]_i_2__3/O
                         net (fo=1, routed)           0.995    12.573    nolabel_line174/inputmessage/char5/charData[15]_i_2__3_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.697 r  nolabel_line174/inputmessage/char5/charData[15]_i_1__3/O
                         net (fo=1, routed)           0.000    12.697    nolabel_line174/inputmessage/char5/charData[15]_i_1__3_n_0
    SLICE_X14Y15         FDRE                                         r  nolabel_line174/inputmessage/char5/charData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.444    14.785    nolabel_line174/inputmessage/char5/basys_clock_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  nolabel_line174/inputmessage/char5/charData_reg[15]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X14Y15         FDRE (Setup_fdre_C_D)        0.077    15.087    nolabel_line174/inputmessage/char5/charData_reg[15]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -12.697    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/inputmessage/char3/charData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 1.528ns (20.334%)  route 5.986ns (79.666%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.551     5.072    nolabel_line174/nolabel_line70/basys_clock_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/Q
                         net (fo=100, routed)         2.941     8.432    nolabel_line174/inputmessage/char3/selectedFunc_reg[2]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.299     8.731 r  nolabel_line174/inputmessage/char3/charData[15]_i_20__1/O
                         net (fo=11, routed)          1.257     9.988    nolabel_line174/inputmessage/char3/letter[2]_4[0]
    SLICE_X5Y17          MUXF7 (Prop_muxf7_S_O)       0.276    10.264 r  nolabel_line174/inputmessage/char3/charData_reg[15]_i_26__1/O
                         net (fo=1, routed)           0.000    10.264    nolabel_line174/inputmessage/char3/charData_reg[15]_i_26__1_n_0
    SLICE_X5Y17          MUXF8 (Prop_muxf8_I1_O)      0.094    10.358 r  nolabel_line174/inputmessage/char3/charData_reg[15]_i_14__1/O
                         net (fo=1, routed)           0.978    11.335    nolabel_line174/inputmessage/char3/charData_reg[15]_i_14__1_n_0
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.316    11.651 r  nolabel_line174/inputmessage/char3/charData[15]_i_4__1/O
                         net (fo=1, routed)           0.811    12.463    nolabel_line174/inputmessage/char3/charData[15]_i_4__1_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  nolabel_line174/inputmessage/char3/charData[15]_i_1__1/O
                         net (fo=1, routed)           0.000    12.587    nolabel_line174/inputmessage/char3/charData[15]_i_1__1_n_0
    SLICE_X11Y13         FDRE                                         r  nolabel_line174/inputmessage/char3/charData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.446    14.787    nolabel_line174/inputmessage/char3/basys_clock_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  nolabel_line174/inputmessage/char3/charData_reg[15]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.029    15.041    nolabel_line174/inputmessage/char3/charData_reg[15]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/inputmessage/char2/charData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 1.573ns (21.142%)  route 5.867ns (78.858%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.551     5.072    nolabel_line174/nolabel_line70/basys_clock_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/Q
                         net (fo=100, routed)         3.831     9.322    nolabel_line174/inputmessage/char2/selectedFunc_reg[2]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.299     9.621 r  nolabel_line174/inputmessage/char2/charData[15]_i_20__0/O
                         net (fo=11, routed)          0.925    10.546    nolabel_line174/inputmessage/char2/letter[1]_3[0]
    SLICE_X12Y9          MUXF7 (Prop_muxf7_S_O)       0.314    10.860 r  nolabel_line174/inputmessage/char2/charData_reg[15]_i_21__0/O
                         net (fo=1, routed)           0.000    10.860    nolabel_line174/inputmessage/char2/charData_reg[15]_i_21__0_n_0
    SLICE_X12Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    10.958 r  nolabel_line174/inputmessage/char2/charData_reg[15]_i_9__0/O
                         net (fo=1, routed)           0.431    11.390    nolabel_line174/inputmessage/char2/charData_reg[15]_i_9__0_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.319    11.709 r  nolabel_line174/inputmessage/char2/charData[15]_i_2__0/O
                         net (fo=1, routed)           0.680    12.389    nolabel_line174/inputmessage/char2/charData[15]_i_2__0_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.513 r  nolabel_line174/inputmessage/char2/charData[15]_i_1__0/O
                         net (fo=1, routed)           0.000    12.513    nolabel_line174/inputmessage/char2/charData[15]_i_1__0_n_0
    SLICE_X12Y8          FDRE                                         r  nolabel_line174/inputmessage/char2/charData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.449    14.790    nolabel_line174/inputmessage/char2/basys_clock_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  nolabel_line174/inputmessage/char2/charData_reg[15]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.077    15.092    nolabel_line174/inputmessage/char2/charData_reg[15]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -12.513    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 nolabel_line174/inputmessage/request_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/encrypt/image/reg_array_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.475ns (23.198%)  route 4.883ns (76.802%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.554     5.075    nolabel_line174/inputmessage/basys_clock_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  nolabel_line174/inputmessage/request_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line174/inputmessage/request_reg[1]/Q
                         net (fo=34, routed)          1.915     7.446    nolabel_line174/encrypt/image/request[1]
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.570 r  nolabel_line174/encrypt/image/reg_array_reg_1_0_i_23/O
                         net (fo=2, routed)           0.726     8.297    nolabel_line174/inputmessage/request_reg[0]_1
    SLICE_X32Y8          LUT3 (Prop_lut3_I1_O)        0.124     8.421 r  nolabel_line174/inputmessage/p_0_in_carry_i_6/O
                         net (fo=1, routed)           0.000     8.421    nolabel_line174/encrypt/image/S[0]
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.953 r  nolabel_line174/encrypt/image/p_0_in_carry/CO[3]
                         net (fo=1, routed)           0.000     8.953    nolabel_line174/encrypt/image/p_0_in_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.192 r  nolabel_line174/encrypt/image/p_0_in_carry__0/O[2]
                         net (fo=8, routed)           2.242    11.434    nolabel_line174/encrypt/image/p_0_in[6]
    RAMB36_X1Y4          RAMB36E1                                     r  nolabel_line174/encrypt/image/reg_array_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.479    14.820    nolabel_line174/encrypt/image/basys_clock_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  nolabel_line174/encrypt/image/reg_array_reg_2_0/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.744    14.228    nolabel_line174/encrypt/image/reg_array_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/inputmessage/char8/charData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 1.431ns (20.043%)  route 5.709ns (79.957%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.551     5.072    nolabel_line174/nolabel_line70/basys_clock_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  nolabel_line174/nolabel_line70/selectedFunc_reg[2]/Q
                         net (fo=100, routed)         3.001     8.492    nolabel_line174/inputmessage/char8/selectedFunc_reg[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.299     8.791 r  nolabel_line174/inputmessage/char8/charData[15]_i_16__6/O
                         net (fo=7, routed)           0.935     9.726    nolabel_line174/inputmessage/char8/letter[7]_9[1]
    SLICE_X0Y13          MUXF8 (Prop_muxf8_S_O)       0.273     9.999 r  nolabel_line174/inputmessage/char8/charData_reg[15]_i_13__6/O
                         net (fo=1, routed)           0.736    10.735    nolabel_line174/inputmessage/char8/charData_reg[15]_i_13__6_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I2_O)        0.316    11.051 r  nolabel_line174/inputmessage/char8/charData[15]_i_4__6/O
                         net (fo=1, routed)           1.037    12.088    nolabel_line174/inputmessage/char8/charData[15]_i_4__6_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.212 r  nolabel_line174/inputmessage/char8/charData[15]_i_1__6/O
                         net (fo=1, routed)           0.000    12.212    nolabel_line174/inputmessage/char8/charData[15]_i_1__6_n_0
    SLICE_X11Y12         FDRE                                         r  nolabel_line174/inputmessage/char8/charData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.447    14.788    nolabel_line174/inputmessage/char8/basys_clock_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  nolabel_line174/inputmessage/char8/charData_reg[15]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)        0.029    15.042    nolabel_line174/inputmessage/char8/charData_reg[15]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 nolabel_line174/inputmessage/request_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line174/encrypt/image/reg_array_reg_2_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.570ns (24.941%)  route 4.725ns (75.059%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.554     5.075    nolabel_line174/inputmessage/basys_clock_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  nolabel_line174/inputmessage/request_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line174/inputmessage/request_reg[1]/Q
                         net (fo=34, routed)          1.915     7.446    nolabel_line174/encrypt/image/request[1]
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.570 r  nolabel_line174/encrypt/image/reg_array_reg_1_0_i_23/O
                         net (fo=2, routed)           0.726     8.297    nolabel_line174/inputmessage/request_reg[0]_1
    SLICE_X32Y8          LUT3 (Prop_lut3_I1_O)        0.124     8.421 r  nolabel_line174/inputmessage/p_0_in_carry_i_6/O
                         net (fo=1, routed)           0.000     8.421    nolabel_line174/encrypt/image/S[0]
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.953 r  nolabel_line174/encrypt/image/p_0_in_carry/CO[3]
                         net (fo=1, routed)           0.000     8.953    nolabel_line174/encrypt/image/p_0_in_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.287 r  nolabel_line174/encrypt/image/p_0_in_carry__0/O[1]
                         net (fo=8, routed)           2.083    11.370    nolabel_line174/encrypt/image/p_0_in[5]
    RAMB36_X1Y4          RAMB36E1                                     r  nolabel_line174/encrypt/image/reg_array_reg_2_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        1.479    14.820    nolabel_line174/encrypt/image/basys_clock_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  nolabel_line174/encrypt/image/reg_array_reg_2_0/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.745    14.227    nolabel_line174/encrypt/image/reg_array_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  2.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 anne1/l/f0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/f0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.564     1.447    anne1/l/f0/basys_clock_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  anne1/l/f0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  anne1/l/f0/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    anne1/l/f0/counter_reg__0[22]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  anne1/l/f0/counter_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.893    anne1/l/f0/counter_reg[20]_i_1__3_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  anne1/l/f0/counter_reg[24]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.946    anne1/l/f0/counter_reg[24]_i_1__3_n_7
    SLICE_X42Y50         FDRE                                         r  anne1/l/f0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.832     1.959    anne1/l/f0/basys_clock_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  anne1/l/f0/counter_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    anne1/l/f0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 anne1/l/c0/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/c0/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.596     1.479    anne1/l/c0/basys_clock_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  anne1/l/c0/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  anne1/l/c0/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.127     1.770    anne1/l/c0/COUNT[23]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  anne1/l/c0/COUNT1_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.926    anne1/l/c0/COUNT1_carry__4_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.979 r  anne1/l/c0/COUNT1_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.979    anne1/l/c0/data0[25]
    SLICE_X64Y50         FDRE                                         r  anne1/l/c0/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.864     1.992    anne1/l/c0/basys_clock_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  anne1/l/c0/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    anne1/l/c0/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 anne1/l/l0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/l0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.565     1.448    anne1/l/l0/basys_clock_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  anne1/l/l0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  anne1/l/l0/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.739    anne1/l/l0/counter_reg[22]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  anne1/l/l0/counter_reg[20]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.895    anne1/l/l0/counter_reg[20]_i_1__9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.948 r  anne1/l/l0/counter_reg[24]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.948    anne1/l/l0/counter_reg[24]_i_1__9_n_7
    SLICE_X46Y50         FDRE                                         r  anne1/l/l0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.833     1.960    anne1/l/l0/basys_clock_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  anne1/l/l0/counter_reg[24]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.850    anne1/l/l0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 anne1/l/d0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/d0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.564     1.447    anne1/l/d0/basys_clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  anne1/l/d0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  anne1/l/d0/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.738    anne1/l/d0/counter_reg[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  anne1/l/d0/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.894    anne1/l/d0/counter_reg[12]_i_1__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  anne1/l/d0/counter_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.947    anne1/l/d0/counter_reg[16]_i_1__2_n_7
    SLICE_X38Y50         FDRE                                         r  anne1/l/d0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.830     1.958    anne1/l/d0/basys_clock_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  anne1/l/d0/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    anne1/l/d0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 anne1/l/j0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/j0/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.565     1.448    anne1/l/j0/basys_clock_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  anne1/l/j0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  anne1/l/j0/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.707    anne1/l/j0/counter_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  anne1/l/j0/counter_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.868    anne1/l/j0/counter_reg[24]_i_1__7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  anne1/l/j0/counter_reg[28]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.922    anne1/l/j0/counter_reg[28]_i_1__7_n_7
    SLICE_X47Y50         FDRE                                         r  anne1/l/j0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.833     1.960    anne1/l/j0/basys_clock_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  anne1/l/j0/counter_reg[28]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    anne1/l/j0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 anne1/l/a0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/a0/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.595     1.478    anne1/l/a0/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  anne1/l/a0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  anne1/l/a0/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.737    anne1/l/a0/counter_reg[27]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  anne1/l/a0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    anne1/l/a0/counter_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  anne1/l/a0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    anne1/l/a0/counter_reg[28]_i_1_n_7
    SLICE_X61Y50         FDRE                                         r  anne1/l/a0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.863     1.990    anne1/l/a0/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  anne1/l/a0/counter_reg[28]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    anne1/l/a0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 anne1/l/k0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/k0/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.569     1.452    anne1/l/k0/basys_clock_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  anne1/l/k0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  anne1/l/k0/counter_reg[27]/Q
                         net (fo=3, routed)           0.119     1.712    anne1/l/k0/counter_reg[27]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.872 r  anne1/l/k0/counter_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.873    anne1/l/k0/counter_reg[24]_i_1__8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.927 r  anne1/l/k0/counter_reg[28]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.927    anne1/l/k0/counter_reg[28]_i_1__8_n_7
    SLICE_X57Y50         FDRE                                         r  anne1/l/k0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.835     1.963    anne1/l/k0/basys_clock_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  anne1/l/k0/counter_reg[28]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    anne1/l/k0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 anne1/l/a0/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/a0/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.595     1.478    anne1/l/a0/basys_clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  anne1/l/a0/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  anne1/l/a0/COUNT_reg[8]/Q
                         net (fo=3, routed)           0.120     1.739    anne1/l/a0/COUNT[8]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  anne1/l/a0/COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.900    anne1/l/a0/COUNT1_carry__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  anne1/l/a0/COUNT1_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.954    anne1/l/a0/COUNT1_carry__1_n_7
    SLICE_X59Y50         FDRE                                         r  anne1/l/a0/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.863     1.990    anne1/l/a0/basys_clock_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  anne1/l/a0/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    anne1/l/a0/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 anne1/l/m0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/l/m0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.567     1.450    anne1/l/m0/basys_clock_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  anne1/l/m0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  anne1/l/m0/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.711    anne1/l/m0/counter_reg[19]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  anne1/l/m0/counter_reg[16]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.872    anne1/l/m0/counter_reg[16]_i_1__10_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  anne1/l/m0/counter_reg[20]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.926    anne1/l/m0/counter_reg[20]_i_1__10_n_7
    SLICE_X49Y50         FDRE                                         r  anne1/l/m0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.834     1.962    anne1/l/m0/basys_clock_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  anne1/l/m0/counter_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    anne1/l/m0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 anne1/clk1000Hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anne1/clk1000Hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.564     1.447    anne1/clk1000Hz/basys_clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  anne1/clk1000Hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  anne1/clk1000Hz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    anne1/clk1000Hz/count_reg[27]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  anne1/clk1000Hz/count_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.869    anne1/clk1000Hz/count_reg[24]_i_1__3_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  anne1/clk1000Hz/count_reg[28]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.923    anne1/clk1000Hz/count_reg[28]_i_1__3_n_7
    SLICE_X29Y50         FDRE                                         r  anne1/clk1000Hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=2098, routed)        0.832     1.959    anne1/clk1000Hz/basys_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  anne1/clk1000Hz/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    anne1/clk1000Hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   nolabel_line174/encrypt/image/reg_array_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   nolabel_line174/encrypt/image/reg_array_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   nolabel_line174/encrypt/image/reg_array_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   nolabel_line174/encrypt/image/reg_array_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   nolabel_line174/encrypt/image/reg_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   nolabel_line174/encrypt/image/reg_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   nolabel_line174/encrypt/image/reg_array_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   nolabel_line174/encrypt/image/reg_array_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   easter/screenData/reg_array_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   nolabel_line174/encrypt/image/reg_array_reg_2_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y43  R1/baudrate_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y43  R1/baudrate_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y43  anne1/clk1000Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45  anne1/clk1000Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45  anne1/clk1000Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y46  anne1/clk1000Hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y46  anne1/clk1000Hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y46  anne1/clk1000Hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y46  anne1/clk1000Hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y43  anne1/clk1000Hz/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y13  nolabel_line174/segmentDisplay/nolabel_line33/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y13  nolabel_line174/segmentDisplay/nolabel_line33/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y13  nolabel_line174/segmentDisplay/nolabel_line33/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y14  nolabel_line174/segmentDisplay/nolabel_line33/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y14  nolabel_line174/segmentDisplay/nolabel_line33/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y16  nolabel_line174/segmentDisplay/nolabel_line33/SLOW_CLOCK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y17  nolabel_line174/segmentDisplay/seg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y17  nolabel_line174/segmentDisplay/seg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y16  nolabel_line174/segmentDisplay/seg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y16  nolabel_line174/segmentDisplay/seg_reg[6]/C



