// Seed: 2759761962
`timescale 1 ps / 1ps
module module_0;
  assign id_0 = 1;
  logic id_1;
  logic id_2 = 1 && 1'b0 ? id_0 : id_2;
  logic id_3;
  logic id_4;
  logic id_5 = 1;
  logic id_6, id_7;
  assign id_4 = 1 - (1'b0);
  type_13(
      id_4, 1, id_2
  );
  logic id_8;
  assign id_8 = id_1;
endmodule
