(module "MC74VHC1G01DFT2G" (layer F.Cu) (tedit 620D2A9B)
  (descr "MC74VHC1G01DFT2G, TSSOP-5 Gates ROHS")
  (tags "TSSOP-5 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -3.066802) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value MC74VHC1G01DFT2G (at 0 3.066802) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -1.270003 0.990602) (end -1.143002 0.990602) (layer F.SilkS) (width 0.254001))
  (fp_circle (center -1.524003 1.466853) (end -1.494006 1.466853) (layer F.SilkS) (width 0.059995))
  (fp_line (start 0.990602 -0.635001) (end 0.990602 0.635001) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.990602 0.635001) (end -0.990602 0.635001) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.990602 -0.635001) (end 0.990602 -0.635001) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.990602 0.635001) (end -0.990602 -0.635001) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at -0.660401 1.066802 90) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0 1.066802 90) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.660401 1.066802 90) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.660401 -1.066802 90) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -0.659131 -1.065532 90) (size 0.8 0.398781) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.066802) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/MC74VHC1G01DFT2G.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
)