Timing Analyzer report for lcd_12864b_top
Tue Nov 16 18:15:24 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_osc'
 14. Slow 1200mV 85C Model Setup: 'virt_clk_out'
 15. Slow 1200mV 85C Model Setup: 'counter_clk'
 16. Slow 1200mV 85C Model Hold: 'counter_clk'
 17. Slow 1200mV 85C Model Hold: 'pll_osc'
 18. Slow 1200mV 85C Model Hold: 'virt_clk_out'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'pll_osc'
 27. Slow 1200mV 0C Model Setup: 'virt_clk_out'
 28. Slow 1200mV 0C Model Setup: 'counter_clk'
 29. Slow 1200mV 0C Model Hold: 'counter_clk'
 30. Slow 1200mV 0C Model Hold: 'pll_osc'
 31. Slow 1200mV 0C Model Hold: 'virt_clk_out'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'pll_osc'
 39. Fast 1200mV 0C Model Setup: 'virt_clk_out'
 40. Fast 1200mV 0C Model Setup: 'counter_clk'
 41. Fast 1200mV 0C Model Hold: 'counter_clk'
 42. Fast 1200mV 0C Model Hold: 'pll_osc'
 43. Fast 1200mV 0C Model Hold: 'virt_clk_out'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lcd_12864b_top                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.3%      ;
;     Processors 3-4         ;   1.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; lcd_12864b_top.sdc    ; OK     ; Tue Nov 16 18:15:23 2021 ;
; lcd_12864b_top_io.sdc ; OK     ; Tue Nov 16 18:15:23 2021 ;
+-----------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                       ;
+--------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name   ; Type      ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                               ; Targets                                                                    ;
+--------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------+----------------------------------------------------------------------------+
; counter_clk  ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000  ;            ; 50        ; 1           ;       ;        ;           ;            ; false    ; pll_osc ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; { counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q } ;
; osc          ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                      ; { osc }                                                                    ;
; pll_osc      ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                      ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }                   ;
; virt_clk_out ; Virtual   ; 8000.000 ; 0.13 MHz  ; 0.000 ; 4000.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                      ; { }                                                                        ;
+--------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; 87.37 MHz  ; 87.37 MHz       ; counter_clk ;                                                ;
; 495.29 MHz ; 402.09 MHz      ; pll_osc     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------+
; Slow 1200mV 85C Model Setup Summary    ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; pll_osc      ; 17.981  ; 0.000         ;
; virt_clk_out ; 985.576 ; 0.000         ;
; counter_clk  ; 988.555 ; 0.000         ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Hold Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; counter_clk  ; 0.452  ; 0.000         ;
; pll_osc      ; 0.737  ; 0.000         ;
; virt_clk_out ; 10.593 ; 0.000         ;
+--------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+---------+---------------------------+
; Clock       ; Slack   ; End Point TNS             ;
+-------------+---------+---------------------------+
; pll_osc     ; 9.720   ; 0.000                     ;
; osc         ; 9.934   ; 0.000                     ;
; counter_clk ; 499.785 ; 0.000                     ;
+-------------+---------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_osc'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.981 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.939      ;
; 18.077 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.843      ;
; 18.093 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.827      ;
; 18.176 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.342     ; 1.483      ;
; 18.229 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.342     ; 1.430      ;
; 18.662 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.258      ;
; 18.679 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.241      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_clk_out'                                                                                                         ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 985.576 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.652     ; 6.762      ;
; 986.903 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.675     ; 5.412      ;
; 986.976 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.652     ; 5.362      ;
; 987.077 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.652     ; 5.261      ;
; 987.112 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.652     ; 5.226      ;
; 987.178 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.652     ; 5.160      ;
; 987.438 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.683     ; 4.869      ;
; 987.517 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.683     ; 4.790      ;
; 987.518 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.670     ; 4.802      ;
; 987.707 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.670     ; 4.613      ;
; 987.830 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.670     ; 4.490      ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter_clk'                                                                                                                                                    ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 988.555 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 11.353     ;
; 988.701 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 11.207     ;
; 988.731 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 11.177     ;
; 988.847 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 11.061     ;
; 988.877 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 11.031     ;
; 988.884 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 11.024     ;
; 988.993 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.915     ;
; 989.023 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.885     ;
; 989.030 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.878     ;
; 989.060 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.848     ;
; 989.176 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.732     ;
; 989.206 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.702     ;
; 989.299 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.609     ;
; 989.322 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.586     ;
; 989.352 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.556     ;
; 989.445 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.463     ;
; 989.463 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.415     ;
; 989.463 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.415     ;
; 989.463 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.415     ;
; 989.463 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.415     ;
; 989.463 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.415     ;
; 989.463 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.415     ;
; 989.463 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.415     ;
; 989.475 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.433     ;
; 989.591 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.317     ;
; 989.621 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.287     ;
; 989.673 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.235     ;
; 989.737 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.171     ;
; 989.739 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.095     ; 10.157     ;
; 989.767 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 10.141     ;
; 989.792 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.086     ;
; 989.792 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.086     ;
; 989.792 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.086     ;
; 989.792 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.086     ;
; 989.792 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.086     ;
; 989.792 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.086     ;
; 989.792 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 10.086     ;
; 989.826 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 10.083     ;
; 989.878 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.090     ; 10.023     ;
; 989.972 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.937      ;
; 990.002 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.907      ;
; 990.002 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 9.906      ;
; 990.068 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.095     ; 9.828      ;
; 990.118 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.791      ;
; 990.148 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.761      ;
; 990.165 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.744      ;
; 990.207 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 9.671      ;
; 990.207 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 9.671      ;
; 990.207 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 9.671      ;
; 990.207 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 9.671      ;
; 990.207 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 9.671      ;
; 990.207 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 9.671      ;
; 990.207 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.113     ; 9.671      ;
; 990.207 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.090     ; 9.694      ;
; 990.264 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.645      ;
; 990.294 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.615      ;
; 990.311 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.598      ;
; 990.341 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.568      ;
; 990.417 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 9.491      ;
; 990.445 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 9.463      ;
; 990.445 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 9.463      ;
; 990.445 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.083     ; 9.463      ;
; 990.457 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.452      ;
; 990.483 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.095     ; 9.413      ;
; 990.487 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.422      ;
; 990.510 ; delay[5]                                           ; delay[0]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[1]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[2]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[3]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[4]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[5]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[6]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[7]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[8]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[9]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[10]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[11]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[12]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[13]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[14]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.510 ; delay[5]                                           ; delay[15]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.400      ;
; 990.525 ; j[3]                                               ; j[31]                                                    ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.398      ;
; 990.560 ; delay[5]                                           ; delay[25]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[16]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[17]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[18]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[19]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[20]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[21]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[22]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[23]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[24]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[26]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[30]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[27]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[28]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[29]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.560 ; delay[5]                                           ; delay[31]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.068     ; 9.363      ;
; 990.603 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.082     ; 9.306      ;
; 990.622 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.090     ; 9.279      ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter_clk'                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; lcd_12864b:lcd_12864b_inst|rw                      ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|query                   ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[17]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[16]               ; lcd_12864b:lcd_12864b_inst|delay[16]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[18]               ; lcd_12864b:lcd_12864b_inst|delay[18]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[22]               ; lcd_12864b:lcd_12864b_inst|delay[22]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[19]               ; lcd_12864b:lcd_12864b_inst|delay[19]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[20]               ; lcd_12864b:lcd_12864b_inst|delay[20]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[21]               ; lcd_12864b:lcd_12864b_inst|delay[21]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[29]               ; lcd_12864b:lcd_12864b_inst|delay[29]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[30]               ; lcd_12864b:lcd_12864b_inst|delay[30]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[27]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[28]               ; lcd_12864b:lcd_12864b_inst|delay[28]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|delay[31]               ; lcd_12864b:lcd_12864b_inst|delay[31]               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|e                       ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; p[2]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; p[1]                                               ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; state_lcd[0]                                       ; state_lcd[0]                                       ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ascii[6]                                           ; ascii[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_data[0][4]                                     ; lcd_data[0][4]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_data[0][3]                                     ; lcd_data[0][3]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[8]                ; lcd_12864b:lcd_12864b_inst|delay[8]                ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[10]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[7]                ; lcd_12864b:lcd_12864b_inst|delay[7]                ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[9]                ; lcd_12864b:lcd_12864b_inst|delay[9]                ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[15]               ; lcd_12864b:lcd_12864b_inst|delay[15]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state_data[1]                                      ; state_data[1]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state_data[0]                                      ; state_data[0]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; n[2]                                               ; n[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; n[0]                                               ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; lcd_data[0][5]                                     ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ascii[5]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; pWR[0]                                             ; pWR[0]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; unlock                                             ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; ascii[4]                                           ; ascii[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.758      ;
; 0.502 ; p[2]                                               ; pWR[2]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.796      ;
; 0.508 ; p[1]                                               ; pWR[1]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.802      ;
; 0.518 ; pWR[0]                                             ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.812      ;
; 0.519 ; ascii[5]                                           ; lcd_data[15][5]                                    ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.811      ;
; 0.519 ; ascii[5]                                           ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.811      ;
; 0.549 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.843      ;
; 0.562 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.856      ;
; 0.562 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.856      ;
; 0.564 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.858      ;
; 0.581 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.875      ;
; 0.702 ; buff[2]                                            ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|buff~2 ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.996      ;
; 0.729 ; i[2]                                               ; i[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.023      ;
; 0.729 ; i[15]                                              ; i[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.023      ;
; 0.730 ; i[4]                                               ; i[4]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[31]                                              ; i[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[7]                                               ; i[7]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[11]                                              ; i[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[13]                                              ; i[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[18]                                              ; i[18]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[20]                                              ; i[20]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[23]                                              ; i[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[27]                                              ; i[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; i[29]                                              ; i[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.024      ;
; 0.735 ; delay[3]                                           ; delay[3]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; delay[1]                                           ; delay[1]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.029      ;
; 0.738 ; delay[2]                                           ; delay[2]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; delay[4]                                           ; delay[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.032      ;
; 0.746 ; buff[7]                                            ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|buff~7 ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; p[1]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.041      ;
; 0.760 ; delay[15]                                          ; delay[15]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; delay[19]                                          ; delay[19]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; j[19]                                              ; j[19]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; j[15]                                              ; j[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; delay[0]                                           ; delay[0]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; delay[5]                                           ; delay[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; delay[11]                                          ; delay[11]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; delay[13]                                          ; delay[13]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; delay[17]                                          ; delay[17]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; delay[21]                                          ; delay[21]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; delay[27]                                          ; delay[27]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; delay[29]                                          ; delay[29]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; j[29]                                              ; j[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; j[27]                                              ; j[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; j[21]                                              ; j[21]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; j[17]                                              ; j[17]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; j[13]                                              ; j[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; j[11]                                              ; j[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; j[5]                                               ; j[5]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; j[1]                                               ; j[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; delay[16]                                          ; delay[16]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; delay[31]                                          ; delay[31]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; j[31]                                              ; j[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; j[16]                                              ; j[16]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; delay[25]                                          ; delay[25]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; delay[6]                                           ; delay[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; delay[7]                                           ; delay[7]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; delay[9]                                           ; delay[9]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; delay[18]                                          ; delay[18]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; delay[22]                                          ; delay[22]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; delay[23]                                          ; delay[23]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 1.057      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_osc'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.737 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.030      ;
; 0.763 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.056      ;
; 1.092 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.385      ;
; 1.101 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.394      ;
; 1.110 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.403      ;
; 1.184 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.180     ; 1.236      ;
; 1.237 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.180     ; 1.289      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_clk_out'                                                                                                         ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 10.593 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 0.000        ; -6.368     ; 4.235      ;
; 10.693 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 0.000        ; -6.368     ; 4.335      ;
; 10.835 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 0.000        ; -6.368     ; 4.477      ;
; 10.875 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.381     ; 4.504      ;
; 10.982 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.381     ; 4.611      ;
; 11.189 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.351     ; 4.848      ;
; 11.252 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.351     ; 4.911      ;
; 11.275 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.351     ; 4.934      ;
; 11.312 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.351     ; 4.971      ;
; 11.417 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.374     ; 5.053      ;
; 12.821 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.351     ; 6.480      ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; 93.72 MHz  ; 93.72 MHz       ; counter_clk ;                                                ;
; 550.96 MHz ; 402.09 MHz      ; pll_osc     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; pll_osc      ; 18.185  ; 0.000         ;
; virt_clk_out ; 986.863 ; 0.000         ;
; counter_clk  ; 989.330 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; counter_clk  ; 0.401 ; 0.000         ;
; pll_osc      ; 0.685 ; 0.000         ;
; virt_clk_out ; 9.457 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+---------+--------------------------+
; Clock       ; Slack   ; End Point TNS            ;
+-------------+---------+--------------------------+
; pll_osc     ; 9.717   ; 0.000                    ;
; osc         ; 9.943   ; 0.000                    ;
; counter_clk ; 499.768 ; 0.000                    ;
+-------------+---------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_osc'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.185 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.073     ; 1.744      ;
; 18.260 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.073     ; 1.669      ;
; 18.271 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.073     ; 1.658      ;
; 18.281 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.313     ; 1.408      ;
; 18.416 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.313     ; 1.273      ;
; 18.791 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 20.000       ; -0.073     ; 1.138      ;
; 18.806 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.073     ; 1.123      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_clk_out'                                                                                                          ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 986.863 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.954     ; 6.173      ;
; 988.001 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.977     ; 5.012      ;
; 988.086 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.954     ; 4.950      ;
; 988.200 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.954     ; 4.836      ;
; 988.232 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.954     ; 4.804      ;
; 988.287 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.954     ; 4.749      ;
; 988.530 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.984     ; 4.476      ;
; 988.616 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.984     ; 4.390      ;
; 988.625 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.973     ; 4.392      ;
; 988.823 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.973     ; 4.194      ;
; 988.932 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.973     ; 4.085      ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter_clk'                                                                                                                                                     ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 989.330 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.588     ;
; 989.456 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.462     ;
; 989.495 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.423     ;
; 989.577 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.341     ;
; 989.582 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.336     ;
; 989.621 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.297     ;
; 989.703 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.215     ;
; 989.708 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.210     ;
; 989.742 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.176     ;
; 989.747 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.171     ;
; 989.829 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.089     ;
; 989.868 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 10.050     ;
; 989.955 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.963      ;
; 989.989 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.929      ;
; 989.994 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.924      ;
; 990.115 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.803      ;
; 990.134 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.755      ;
; 990.134 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.755      ;
; 990.134 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.755      ;
; 990.134 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.755      ;
; 990.134 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.755      ;
; 990.134 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.755      ;
; 990.134 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.755      ;
; 990.154 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.764      ;
; 990.241 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.677      ;
; 990.280 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.638      ;
; 990.315 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.603      ;
; 990.367 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.551      ;
; 990.381 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.508      ;
; 990.381 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.508      ;
; 990.381 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.508      ;
; 990.381 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.508      ;
; 990.381 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.508      ;
; 990.381 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.508      ;
; 990.381 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.508      ;
; 990.384 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.084     ; 9.524      ;
; 990.406 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.512      ;
; 990.510 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 9.409      ;
; 990.533 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.379      ;
; 990.562 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 9.356      ;
; 990.631 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.084     ; 9.277      ;
; 990.636 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 9.283      ;
; 990.675 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 9.244      ;
; 990.762 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 9.157      ;
; 990.780 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.132      ;
; 990.793 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.096      ;
; 990.793 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.096      ;
; 990.793 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.096      ;
; 990.793 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.096      ;
; 990.793 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.096      ;
; 990.793 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.096      ;
; 990.793 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.103     ; 9.096      ;
; 990.801 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 9.118      ;
; 990.888 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 9.031      ;
; 990.888 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 9.031      ;
; 990.927 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 8.992      ;
; 990.974 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 8.944      ;
; 991.014 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 8.905      ;
; 991.043 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.084     ; 8.865      ;
; 991.053 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 8.866      ;
; 991.058 ; delay[5]                                           ; delay[0]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[1]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[2]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[3]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[4]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[5]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[6]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[7]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[8]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[9]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[10]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[11]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[12]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[13]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[14]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.058 ; delay[5]                                           ; delay[15]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.863      ;
; 991.083 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 8.835      ;
; 991.083 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 8.835      ;
; 991.083 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.074     ; 8.835      ;
; 991.108 ; delay[5]                                           ; delay[25]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[16]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[17]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[18]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[19]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[20]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[21]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[22]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[23]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[24]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[26]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[30]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[27]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[28]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[29]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.108 ; delay[5]                                           ; delay[31]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.059     ; 8.825      ;
; 991.140 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 8.779      ;
; 991.179 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 8.740      ;
; 991.192 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 8.720      ;
; 991.266 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.073     ; 8.653      ;
; 991.277 ; delay[8]                                           ; delay[0]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.071     ; 8.644      ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter_clk'                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; lcd_12864b:lcd_12864b_inst|rw                      ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|query                   ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[17]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[16]               ; lcd_12864b:lcd_12864b_inst|delay[16]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[22]               ; lcd_12864b:lcd_12864b_inst|delay[22]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[19]               ; lcd_12864b:lcd_12864b_inst|delay[19]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[20]               ; lcd_12864b:lcd_12864b_inst|delay[20]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[21]               ; lcd_12864b:lcd_12864b_inst|delay[21]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[29]               ; lcd_12864b:lcd_12864b_inst|delay[29]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[30]               ; lcd_12864b:lcd_12864b_inst|delay[30]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[27]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[28]               ; lcd_12864b:lcd_12864b_inst|delay[28]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[31]               ; lcd_12864b:lcd_12864b_inst|delay[31]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|e                       ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; p[2]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; p[1]                                               ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; lcd_data[0][5]                                     ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[8]                ; lcd_12864b:lcd_12864b_inst|delay[8]                ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[10]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[7]                ; lcd_12864b:lcd_12864b_inst|delay[7]                ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[9]                ; lcd_12864b:lcd_12864b_inst|delay[9]                ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[15]               ; lcd_12864b:lcd_12864b_inst|delay[15]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[18]               ; lcd_12864b:lcd_12864b_inst|delay[18]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ascii[5]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state_lcd[0]                                       ; state_lcd[0]                                       ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ascii[6]                                           ; ascii[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_data[0][4]                                     ; lcd_data[0][4]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_data[0][3]                                     ; lcd_data[0][3]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; state_data[1]                                      ; state_data[1]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; state_data[0]                                      ; state_data[0]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; n[2]                                               ; n[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; n[0]                                               ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; pWR[0]                                             ; pWR[0]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; ascii[4]                                           ; ascii[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; unlock                                             ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; p[2]                                               ; pWR[2]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.739      ;
; 0.477 ; ascii[5]                                           ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; ascii[5]                                           ; lcd_data[15][5]                                    ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; p[1]                                               ; pWR[1]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; pWR[0]                                             ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.747      ;
; 0.515 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.783      ;
; 0.515 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.783      ;
; 0.518 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.786      ;
; 0.526 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.794      ;
; 0.539 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.807      ;
; 0.621 ; buff[2]                                            ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|buff~2 ; counter_clk  ; counter_clk ; 0.000        ; 0.074      ; 0.890      ;
; 0.659 ; buff[7]                                            ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|buff~7 ; counter_clk  ; counter_clk ; 0.000        ; 0.074      ; 0.928      ;
; 0.674 ; i[2]                                               ; i[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.941      ;
; 0.675 ; i[4]                                               ; i[4]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[31]                                              ; i[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[7]                                               ; i[7]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[13]                                              ; i[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[15]                                              ; i[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[18]                                              ; i[18]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[20]                                              ; i[20]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[23]                                              ; i[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.676 ; i[11]                                              ; i[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; i[27]                                              ; i[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; i[29]                                              ; i[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.943      ;
; 0.685 ; delay[3]                                           ; delay[3]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; delay[1]                                           ; delay[1]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.952      ;
; 0.690 ; delay[2]                                           ; delay[2]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; delay[4]                                           ; delay[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.957      ;
; 0.694 ; p[1]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.962      ;
; 0.706 ; j[29]                                              ; j[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; j[21]                                              ; j[21]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; j[19]                                              ; j[19]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; j[15]                                              ; j[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; j[13]                                              ; j[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; j[5]                                               ; j[5]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; delay[5]                                           ; delay[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; delay[13]                                          ; delay[13]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; delay[15]                                          ; delay[15]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; delay[19]                                          ; delay[19]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; delay[21]                                          ; delay[21]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; delay[29]                                          ; delay[29]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; j[27]                                              ; j[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; j[17]                                              ; j[17]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; j[11]                                              ; j[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; delay[11]                                          ; delay[11]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; delay[17]                                          ; delay[17]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; delay[27]                                          ; delay[27]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; j[31]                                              ; j[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; j[22]                                              ; j[22]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; j[1]                                               ; j[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; delay[22]                                          ; delay[22]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; delay[31]                                          ; delay[31]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; j[25]                                              ; j[25]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; j[23]                                              ; j[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; j[9]                                               ; j[9]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; j[6]                                               ; j[6]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; delay[25]                                          ; delay[25]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; delay[6]                                           ; delay[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; delay[9]                                           ; delay[9]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; delay[23]                                          ; delay[23]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.976      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_osc'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.685 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.073      ; 0.953      ;
; 0.714 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 0.000        ; 0.073      ; 0.982      ;
; 1.007 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.073      ; 1.275      ;
; 1.024 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.073      ; 1.292      ;
; 1.049 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.167     ; 1.097      ;
; 1.183 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.167     ; 1.231      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_clk_out'                                                                                                          ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 9.457  ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 0.000        ; -5.704     ; 3.763      ;
; 9.551  ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 0.000        ; -5.704     ; 3.857      ;
; 9.669  ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 0.000        ; -5.704     ; 3.975      ;
; 9.702  ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.715     ; 3.997      ;
; 9.790  ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.715     ; 4.085      ;
; 9.987  ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.686     ; 4.311      ;
; 10.043 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.686     ; 4.367      ;
; 10.063 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.686     ; 4.387      ;
; 10.090 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.686     ; 4.414      ;
; 10.177 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.709     ; 4.478      ;
; 11.372 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.686     ; 5.696      ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------+
; Fast 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; pll_osc      ; 19.129  ; 0.000         ;
; virt_clk_out ; 992.354 ; 0.000         ;
; counter_clk  ; 994.969 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; counter_clk  ; 0.186 ; 0.000         ;
; pll_osc      ; 0.293 ; 0.000         ;
; virt_clk_out ; 5.017 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+---------+--------------------------+
; Clock       ; Slack   ; End Point TNS            ;
+-------------+---------+--------------------------+
; osc         ; 9.594   ; 0.000                    ;
; pll_osc     ; 9.798   ; 0.000                    ;
; counter_clk ; 499.760 ; 0.000                    ;
+-------------+---------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_osc'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.129 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.821      ;
; 19.174 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.776      ;
; 19.204 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.746      ;
; 19.204 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.142     ; 0.641      ;
; 19.267 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.142     ; 0.578      ;
; 19.410 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.540      ;
; 19.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.529      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_clk_out'                                                                                                          ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 992.354 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.076     ; 3.560      ;
; 993.246 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.089     ; 2.655      ;
; 993.316 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.076     ; 2.598      ;
; 993.335 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.076     ; 2.579      ;
; 993.349 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.076     ; 2.565      ;
; 993.393 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.076     ; 2.521      ;
; 993.484 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.097     ; 2.409      ;
; 993.559 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.097     ; 2.334      ;
; 993.568 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.091     ; 2.331      ;
; 993.643 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.091     ; 2.256      ;
; 993.696 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.091     ; 2.203      ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter_clk'                                                                                                                                                     ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 994.969 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.970      ;
; 994.973 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.966      ;
; 995.037 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.902      ;
; 995.041 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.898      ;
; 995.090 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.849      ;
; 995.094 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.845      ;
; 995.105 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.834      ;
; 995.109 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.830      ;
; 995.158 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.781      ;
; 995.162 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.777      ;
; 995.221 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.718      ;
; 995.226 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.713      ;
; 995.230 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.709      ;
; 995.269 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.670      ;
; 995.273 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.666      ;
; 995.337 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.602      ;
; 995.341 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.598      ;
; 995.342 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.597      ;
; 995.358 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.563      ;
; 995.358 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.563      ;
; 995.358 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.563      ;
; 995.358 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.563      ;
; 995.358 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.563      ;
; 995.358 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.563      ;
; 995.358 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.563      ;
; 995.393 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.546      ;
; 995.405 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.534      ;
; 995.409 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.530      ;
; 995.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.442      ;
; 995.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.442      ;
; 995.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.442      ;
; 995.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.442      ;
; 995.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.442      ;
; 995.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.442      ;
; 995.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.442      ;
; 995.492 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.041     ; 4.444      ;
; 995.514 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.425      ;
; 995.521 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.418      ;
; 995.546 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.392      ;
; 995.550 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.388      ;
; 995.558 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 4.375      ;
; 995.613 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.041     ; 4.323      ;
; 995.614 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.324      ;
; 995.618 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.320      ;
; 995.658 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.263      ;
; 995.658 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.263      ;
; 995.658 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.263      ;
; 995.658 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.263      ;
; 995.658 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.263      ;
; 995.658 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.263      ;
; 995.658 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 4.263      ;
; 995.679 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 4.254      ;
; 995.682 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.256      ;
; 995.686 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.252      ;
; 995.693 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.245      ;
; 995.693 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.038     ; 4.246      ;
; 995.697 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.241      ;
; 995.761 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.177      ;
; 995.765 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.173      ;
; 995.782 ; delay[5]                                           ; delay[0]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[1]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[2]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[3]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[4]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[5]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[6]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[7]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[8]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[9]                                                 ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[10]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[11]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[12]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[13]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[14]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.782 ; delay[5]                                           ; delay[15]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.159      ;
; 995.792 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.041     ; 4.144      ;
; 995.798 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.140      ;
; 995.813 ; delay[5]                                           ; delay[25]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[16]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[17]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[18]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[19]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[20]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[21]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[22]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[23]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[24]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[26]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[30]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[27]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[28]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[29]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.813 ; delay[5]                                           ; delay[31]                                                ; counter_clk  ; counter_clk ; 1000.000     ; -0.029     ; 4.135      ;
; 995.814 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.127      ;
; 995.814 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.127      ;
; 995.814 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.127      ;
; 995.829 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.109      ;
; 995.833 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.105      ;
; 995.840 ; j[3]                                               ; j[31]                                                    ; counter_clk  ; counter_clk ; 1000.000     ; -0.030     ; 4.107      ;
; 995.858 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 4.075      ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter_clk'                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; lcd_12864b:lcd_12864b_inst|rw                      ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_data[0][3]                                     ; lcd_data[0][3]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|query                   ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[8]                ; lcd_12864b:lcd_12864b_inst|delay[8]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[10]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[7]                ; lcd_12864b:lcd_12864b_inst|delay[7]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[9]                ; lcd_12864b:lcd_12864b_inst|delay[9]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[17]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[15]               ; lcd_12864b:lcd_12864b_inst|delay[15]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[16]               ; lcd_12864b:lcd_12864b_inst|delay[16]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[18]               ; lcd_12864b:lcd_12864b_inst|delay[18]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[22]               ; lcd_12864b:lcd_12864b_inst|delay[22]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[19]               ; lcd_12864b:lcd_12864b_inst|delay[19]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[20]               ; lcd_12864b:lcd_12864b_inst|delay[20]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[21]               ; lcd_12864b:lcd_12864b_inst|delay[21]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[29]               ; lcd_12864b:lcd_12864b_inst|delay[29]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[30]               ; lcd_12864b:lcd_12864b_inst|delay[30]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[27]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[28]               ; lcd_12864b:lcd_12864b_inst|delay[28]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[31]               ; lcd_12864b:lcd_12864b_inst|delay[31]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|e                       ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; p[2]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; p[1]                                               ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ascii[6]                                           ; ascii[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_data[0][5]                                     ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_data[0][4]                                     ; lcd_data[0][4]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state_data[1]                                      ; state_data[1]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state_data[0]                                      ; state_data[0]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; n[2]                                               ; n[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; n[0]                                               ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ascii[5]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state_lcd[0]                                       ; state_lcd[0]                                       ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; pWR[0]                                             ; pWR[0]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ascii[4]                                           ; ascii[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unlock                                             ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; p[2]                                               ; pWR[2]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; p[1]                                               ; pWR[1]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.319      ;
; 0.211 ; pWR[0]                                             ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; ascii[5]                                           ; lcd_data[15][5]                                    ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; ascii[5]                                           ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.333      ;
; 0.224 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.345      ;
; 0.229 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.350      ;
; 0.231 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.352      ;
; 0.233 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.354      ;
; 0.235 ; lcd_12864b:lcd_12864b_inst|state[2]                ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.356      ;
; 0.265 ; buff[2]                                            ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|buff~2 ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.386      ;
; 0.281 ; i[2]                                               ; i[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; i[7]                                               ; i[7]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; i[15]                                              ; i[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; i[4]                                               ; i[4]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; i[31]                                              ; i[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; i[11]                                              ; i[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; i[13]                                              ; i[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; i[18]                                              ; i[18]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; i[23]                                              ; i[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; buff[7]                                            ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|buff~7 ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; i[20]                                              ; i[20]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; i[27]                                              ; i[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; i[29]                                              ; i[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.403      ;
; 0.293 ; delay[1]                                           ; delay[1]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; delay[3]                                           ; delay[3]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; delay[2]                                           ; delay[2]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; delay[4]                                           ; delay[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; p[1]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.418      ;
; 0.303 ; j[31]                                              ; j[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; j[15]                                              ; j[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; delay[15]                                          ; delay[15]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; j[29]                                              ; j[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; j[27]                                              ; j[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; j[21]                                              ; j[21]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; j[19]                                              ; j[19]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; j[17]                                              ; j[17]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; j[13]                                              ; j[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; j[5]                                               ; j[5]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; delay[5]                                           ; delay[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; delay[13]                                          ; delay[13]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; delay[31]                                          ; delay[31]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; j[25]                                              ; j[25]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; j[23]                                              ; j[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; j[22]                                              ; j[22]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; j[16]                                              ; j[16]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; j[11]                                              ; j[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[7]                                               ; j[7]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[6]                                               ; j[6]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[1]                                               ; j[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[0]                                           ; delay[0]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[6]                                           ; delay[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[7]                                           ; delay[7]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[11]                                          ; delay[11]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[17]                                          ; delay[17]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[19]                                          ; delay[19]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[21]                                          ; delay[21]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[27]                                          ; delay[27]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[29]                                          ; delay[29]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; j[30]                                              ; j[30]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.427      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_osc'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.293 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.414      ;
; 0.306 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.427      ;
; 0.442 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.563      ;
; 0.453 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.574      ;
; 0.456 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.068     ; 0.492      ;
; 0.520 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.068     ; 0.556      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_clk_out'                                                                                                         ;
+-------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 5.017 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 0.000        ; -2.951     ; 2.076      ;
; 5.062 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 0.000        ; -2.951     ; 2.121      ;
; 5.123 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.957     ; 2.176      ;
; 5.127 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 0.000        ; -2.951     ; 2.186      ;
; 5.184 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.957     ; 2.237      ;
; 5.263 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 2.336      ;
; 5.299 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 2.372      ;
; 5.319 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 2.392      ;
; 5.347 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 2.420      ;
; 5.386 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.949     ; 2.447      ;
; 6.250 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 3.323      ;
+-------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; 17.981  ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  counter_clk     ; 988.555 ; 0.186 ; N/A      ; N/A     ; 499.760             ;
;  osc             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll_osc         ; 17.981  ; 0.293 ; N/A      ; N/A     ; 9.717               ;
;  virt_clk_out    ; 985.576 ; 5.017 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  counter_clk     ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  osc             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_osc         ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_clk_out    ; 0.000   ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rs            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rw            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; osc                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------+
; Setup Transfers                                                        ;
+-------------+--------------+----------+----------+----------+----------+
; From Clock  ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+--------------+----------+----------+----------+----------+
; counter_clk ; counter_clk  ; 16532    ; 0        ; 0        ; 0        ;
; counter_clk ; pll_osc      ; 1        ; 1        ; 0        ; 0        ;
; pll_osc     ; pll_osc      ; 5        ; 0        ; 0        ; 0        ;
; counter_clk ; virt_clk_out ; 11       ; 0        ; 0        ; 0        ;
+-------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------+
; Hold Transfers                                                         ;
+-------------+--------------+----------+----------+----------+----------+
; From Clock  ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+--------------+----------+----------+----------+----------+
; counter_clk ; counter_clk  ; 16532    ; 0        ; 0        ; 0        ;
; counter_clk ; pll_osc      ; 1        ; 1        ; 0        ; 0        ;
; pll_osc     ; pll_osc      ; 5        ; 0        ; 0        ; 0        ;
; counter_clk ; virt_clk_out ; 11       ; 0        ; 0        ; 0        ;
+-------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                            ;
+------------------------------------------------------------------------+--------------+-----------+-------------+
; Target                                                                 ; Clock        ; Type      ; Status      ;
+------------------------------------------------------------------------+--------------+-----------+-------------+
;                                                                        ; virt_clk_out ; Virtual   ; Constrained ;
; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q ; counter_clk  ; Generated ; Constrained ;
; osc                                                                    ; osc          ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]                   ; pll_osc      ; Base      ; Constrained ;
+------------------------------------------------------------------------+--------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 16 18:15:20 2021
Info: Command: quartus_sta lcd_12864b_top -c lcd_12864b_top
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'lcd_12864b_top.sdc'
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: pll_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'lcd_12864b_top_io.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.981               0.000 pll_osc 
    Info (332119):   985.576               0.000 virt_clk_out 
    Info (332119):   988.555               0.000 counter_clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 counter_clk 
    Info (332119):     0.737               0.000 pll_osc 
    Info (332119):    10.593               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.720               0.000 pll_osc 
    Info (332119):     9.934               0.000 osc 
    Info (332119):   499.785               0.000 counter_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.185               0.000 pll_osc 
    Info (332119):   986.863               0.000 virt_clk_out 
    Info (332119):   989.330               0.000 counter_clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 counter_clk 
    Info (332119):     0.685               0.000 pll_osc 
    Info (332119):     9.457               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.717               0.000 pll_osc 
    Info (332119):     9.943               0.000 osc 
    Info (332119):   499.768               0.000 counter_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 19.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.129               0.000 pll_osc 
    Info (332119):   992.354               0.000 virt_clk_out 
    Info (332119):   994.969               0.000 counter_clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 counter_clk 
    Info (332119):     0.293               0.000 pll_osc 
    Info (332119):     5.017               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 osc 
    Info (332119):     9.798               0.000 pll_osc 
    Info (332119):   499.760               0.000 counter_clk 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Tue Nov 16 18:15:24 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


