// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1 (
        ap_clk,
        ap_rst,
        x_0_V,
        x_1_V,
        x_2_V,
        x_3_V,
        x_4_V,
        x_5_V,
        x_6_V,
        x_7_V,
        x_8_V,
        x_9_V,
        x_V_offset,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [16:0] x_0_V;
input  [16:0] x_1_V;
input  [16:0] x_2_V;
input  [16:0] x_3_V;
input  [16:0] x_4_V;
input  [16:0] x_5_V;
input  [16:0] x_6_V;
input  [16:0] x_7_V;
input  [16:0] x_8_V;
input  [16:0] x_9_V;
input  [4:0] x_V_offset;
output  [17:0] ap_return;
input   ap_ce;

reg[17:0] ap_return;

wire  signed [17:0] p_Val2_66_fu_306_p3;
reg  signed [17:0] p_Val2_66_reg_562;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [17:0] p_Val2_67_fu_468_p3;
reg  signed [17:0] p_Val2_67_reg_568;
wire    ap_block_pp0_stage0;
wire   [17:0] zext_ln43_fu_122_p1;
wire   [17:0] zext_ln43_11_fu_126_p1;
wire   [17:0] zext_ln43_12_fu_130_p1;
wire   [17:0] zext_ln43_13_fu_134_p1;
wire   [17:0] zext_ln43_14_fu_138_p1;
wire   [17:0] zext_ln43_15_fu_142_p1;
wire   [17:0] zext_ln43_16_fu_146_p1;
wire   [17:0] zext_ln43_17_fu_150_p1;
wire   [17:0] zext_ln43_18_fu_154_p1;
wire   [17:0] zext_ln43_19_fu_158_p1;
wire   [3:0] p_Val2_s_fu_162_p11;
wire   [2:0] empty_fu_114_p1;
wire   [2:0] add_ln43_fu_188_p2;
wire   [3:0] p_Val2_60_fu_198_p11;
wire  signed [17:0] p_Val2_s_fu_162_p12;
wire  signed [17:0] p_Val2_60_fu_198_p12;
wire  signed [18:0] rhs_V_4_fu_228_p1;
wire  signed [18:0] lhs_V_4_fu_224_p1;
wire   [18:0] ret_V_fu_232_p2;
wire   [17:0] p_Val2_62_fu_246_p2;
wire   [0:0] p_Result_51_fu_252_p3;
wire   [0:0] p_Result_s_fu_238_p3;
wire   [0:0] xor_ln786_14_fu_260_p2;
wire   [0:0] xor_ln340_43_fu_278_p2;
wire   [0:0] xor_ln340_42_fu_272_p2;
wire   [0:0] underflow_fu_266_p2;
wire   [0:0] or_ln340_26_fu_284_p2;
wire   [17:0] select_ln340_57_fu_290_p3;
wire   [17:0] select_ln388_26_fu_298_p3;
wire   [2:0] add_ln45_fu_314_p2;
wire   [3:0] p_Val2_63_fu_324_p11;
wire   [2:0] add_ln43_2_fu_350_p2;
wire   [3:0] p_Val2_3_fu_360_p11;
wire  signed [17:0] p_Val2_63_fu_324_p12;
wire  signed [17:0] p_Val2_3_fu_360_p12;
wire  signed [18:0] rhs_V_5_fu_390_p1;
wire  signed [18:0] lhs_V_5_fu_386_p1;
wire   [18:0] ret_V_4_fu_394_p2;
wire   [17:0] p_Val2_65_fu_408_p2;
wire   [0:0] p_Result_53_fu_414_p3;
wire   [0:0] p_Result_52_fu_400_p3;
wire   [0:0] xor_ln786_15_fu_422_p2;
wire   [0:0] xor_ln340_45_fu_440_p2;
wire   [0:0] xor_ln340_44_fu_434_p2;
wire   [0:0] underflow_4_fu_428_p2;
wire   [0:0] or_ln340_27_fu_446_p2;
wire   [17:0] select_ln340_59_fu_452_p3;
wire   [17:0] select_ln388_27_fu_460_p3;
wire  signed [18:0] lhs_V_fu_476_p1;
wire  signed [18:0] rhs_V_fu_479_p1;
wire   [18:0] ret_V_5_fu_482_p2;
wire   [17:0] p_Val2_69_fu_496_p2;
wire   [0:0] p_Result_55_fu_500_p3;
wire   [0:0] p_Result_54_fu_488_p3;
wire   [0:0] xor_ln786_fu_508_p2;
wire   [0:0] xor_ln340_fu_526_p2;
wire   [0:0] xor_ln340_46_fu_520_p2;
wire   [0:0] underflow_5_fu_514_p2;
wire   [0:0] or_ln340_fu_532_p2;
wire   [17:0] select_ln340_fu_538_p3;
wire   [17:0] select_ln388_fu_546_p3;
wire   [17:0] select_ln340_61_fu_554_p3;
reg    ap_ce_reg;
reg   [17:0] ap_return_int_reg;

myproject_mux_104_18_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .din3_WIDTH( 18 ),
    .din4_WIDTH( 18 ),
    .din5_WIDTH( 18 ),
    .din6_WIDTH( 18 ),
    .din7_WIDTH( 18 ),
    .din8_WIDTH( 18 ),
    .din9_WIDTH( 18 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 18 ))
myproject_mux_104_18_1_0_U456(
    .din0(zext_ln43_fu_122_p1),
    .din1(zext_ln43_11_fu_126_p1),
    .din2(zext_ln43_12_fu_130_p1),
    .din3(zext_ln43_13_fu_134_p1),
    .din4(zext_ln43_14_fu_138_p1),
    .din5(zext_ln43_15_fu_142_p1),
    .din6(zext_ln43_16_fu_146_p1),
    .din7(zext_ln43_17_fu_150_p1),
    .din8(zext_ln43_18_fu_154_p1),
    .din9(zext_ln43_19_fu_158_p1),
    .din10(p_Val2_s_fu_162_p11),
    .dout(p_Val2_s_fu_162_p12)
);

myproject_mux_104_18_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .din3_WIDTH( 18 ),
    .din4_WIDTH( 18 ),
    .din5_WIDTH( 18 ),
    .din6_WIDTH( 18 ),
    .din7_WIDTH( 18 ),
    .din8_WIDTH( 18 ),
    .din9_WIDTH( 18 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 18 ))
myproject_mux_104_18_1_0_U457(
    .din0(zext_ln43_fu_122_p1),
    .din1(zext_ln43_11_fu_126_p1),
    .din2(zext_ln43_12_fu_130_p1),
    .din3(zext_ln43_13_fu_134_p1),
    .din4(zext_ln43_14_fu_138_p1),
    .din5(zext_ln43_15_fu_142_p1),
    .din6(zext_ln43_16_fu_146_p1),
    .din7(zext_ln43_17_fu_150_p1),
    .din8(zext_ln43_18_fu_154_p1),
    .din9(zext_ln43_19_fu_158_p1),
    .din10(p_Val2_60_fu_198_p11),
    .dout(p_Val2_60_fu_198_p12)
);

myproject_mux_104_18_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .din3_WIDTH( 18 ),
    .din4_WIDTH( 18 ),
    .din5_WIDTH( 18 ),
    .din6_WIDTH( 18 ),
    .din7_WIDTH( 18 ),
    .din8_WIDTH( 18 ),
    .din9_WIDTH( 18 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 18 ))
myproject_mux_104_18_1_0_U458(
    .din0(zext_ln43_fu_122_p1),
    .din1(zext_ln43_11_fu_126_p1),
    .din2(zext_ln43_12_fu_130_p1),
    .din3(zext_ln43_13_fu_134_p1),
    .din4(zext_ln43_14_fu_138_p1),
    .din5(zext_ln43_15_fu_142_p1),
    .din6(zext_ln43_16_fu_146_p1),
    .din7(zext_ln43_17_fu_150_p1),
    .din8(zext_ln43_18_fu_154_p1),
    .din9(zext_ln43_19_fu_158_p1),
    .din10(p_Val2_63_fu_324_p11),
    .dout(p_Val2_63_fu_324_p12)
);

myproject_mux_104_18_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .din3_WIDTH( 18 ),
    .din4_WIDTH( 18 ),
    .din5_WIDTH( 18 ),
    .din6_WIDTH( 18 ),
    .din7_WIDTH( 18 ),
    .din8_WIDTH( 18 ),
    .din9_WIDTH( 18 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 18 ))
myproject_mux_104_18_1_0_U459(
    .din0(zext_ln43_fu_122_p1),
    .din1(zext_ln43_11_fu_126_p1),
    .din2(zext_ln43_12_fu_130_p1),
    .din3(zext_ln43_13_fu_134_p1),
    .din4(zext_ln43_14_fu_138_p1),
    .din5(zext_ln43_15_fu_142_p1),
    .din6(zext_ln43_16_fu_146_p1),
    .din7(zext_ln43_17_fu_150_p1),
    .din8(zext_ln43_18_fu_154_p1),
    .din9(zext_ln43_19_fu_158_p1),
    .din10(p_Val2_3_fu_360_p11),
    .dout(p_Val2_3_fu_360_p12)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln340_61_fu_554_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_66_reg_562 <= p_Val2_66_fu_306_p3;
        p_Val2_67_reg_568 <= p_Val2_67_fu_468_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln340_61_fu_554_p3;
    end
end

assign add_ln43_2_fu_350_p2 = (3'd3 + empty_fu_114_p1);

assign add_ln43_fu_188_p2 = (3'd1 + empty_fu_114_p1);

assign add_ln45_fu_314_p2 = (3'd2 + empty_fu_114_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign empty_fu_114_p1 = x_V_offset[2:0];

assign lhs_V_4_fu_224_p1 = p_Val2_s_fu_162_p12;

assign lhs_V_5_fu_386_p1 = p_Val2_63_fu_324_p12;

assign lhs_V_fu_476_p1 = p_Val2_66_reg_562;

assign or_ln340_26_fu_284_p2 = (xor_ln340_43_fu_278_p2 | p_Result_51_fu_252_p3);

assign or_ln340_27_fu_446_p2 = (xor_ln340_45_fu_440_p2 | p_Result_53_fu_414_p3);

assign or_ln340_fu_532_p2 = (xor_ln340_fu_526_p2 | p_Result_55_fu_500_p3);

assign p_Result_51_fu_252_p3 = p_Val2_62_fu_246_p2[32'd17];

assign p_Result_52_fu_400_p3 = ret_V_4_fu_394_p2[32'd18];

assign p_Result_53_fu_414_p3 = p_Val2_65_fu_408_p2[32'd17];

assign p_Result_54_fu_488_p3 = ret_V_5_fu_482_p2[32'd18];

assign p_Result_55_fu_500_p3 = p_Val2_69_fu_496_p2[32'd17];

assign p_Result_s_fu_238_p3 = ret_V_fu_232_p2[32'd18];

assign p_Val2_3_fu_360_p11 = add_ln43_2_fu_350_p2;

assign p_Val2_60_fu_198_p11 = add_ln43_fu_188_p2;

assign p_Val2_62_fu_246_p2 = ($signed(p_Val2_s_fu_162_p12) + $signed(p_Val2_60_fu_198_p12));

assign p_Val2_63_fu_324_p11 = add_ln45_fu_314_p2;

assign p_Val2_65_fu_408_p2 = ($signed(p_Val2_63_fu_324_p12) + $signed(p_Val2_3_fu_360_p12));

assign p_Val2_66_fu_306_p3 = ((or_ln340_26_fu_284_p2[0:0] === 1'b1) ? select_ln340_57_fu_290_p3 : select_ln388_26_fu_298_p3);

assign p_Val2_67_fu_468_p3 = ((or_ln340_27_fu_446_p2[0:0] === 1'b1) ? select_ln340_59_fu_452_p3 : select_ln388_27_fu_460_p3);

assign p_Val2_69_fu_496_p2 = ($signed(p_Val2_67_reg_568) + $signed(p_Val2_66_reg_562));

assign p_Val2_s_fu_162_p11 = x_V_offset[3:0];

assign ret_V_4_fu_394_p2 = ($signed(rhs_V_5_fu_390_p1) + $signed(lhs_V_5_fu_386_p1));

assign ret_V_5_fu_482_p2 = ($signed(lhs_V_fu_476_p1) + $signed(rhs_V_fu_479_p1));

assign ret_V_fu_232_p2 = ($signed(rhs_V_4_fu_228_p1) + $signed(lhs_V_4_fu_224_p1));

assign rhs_V_4_fu_228_p1 = p_Val2_60_fu_198_p12;

assign rhs_V_5_fu_390_p1 = p_Val2_3_fu_360_p12;

assign rhs_V_fu_479_p1 = p_Val2_67_reg_568;

assign select_ln340_57_fu_290_p3 = ((xor_ln340_42_fu_272_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_62_fu_246_p2);

assign select_ln340_59_fu_452_p3 = ((xor_ln340_44_fu_434_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_65_fu_408_p2);

assign select_ln340_61_fu_554_p3 = ((or_ln340_fu_532_p2[0:0] === 1'b1) ? select_ln340_fu_538_p3 : select_ln388_fu_546_p3);

assign select_ln340_fu_538_p3 = ((xor_ln340_46_fu_520_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_69_fu_496_p2);

assign select_ln388_26_fu_298_p3 = ((underflow_fu_266_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_62_fu_246_p2);

assign select_ln388_27_fu_460_p3 = ((underflow_4_fu_428_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_65_fu_408_p2);

assign select_ln388_fu_546_p3 = ((underflow_5_fu_514_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_69_fu_496_p2);

assign underflow_4_fu_428_p2 = (xor_ln786_15_fu_422_p2 & p_Result_52_fu_400_p3);

assign underflow_5_fu_514_p2 = (xor_ln786_fu_508_p2 & p_Result_54_fu_488_p3);

assign underflow_fu_266_p2 = (xor_ln786_14_fu_260_p2 & p_Result_s_fu_238_p3);

assign xor_ln340_42_fu_272_p2 = (p_Result_s_fu_238_p3 ^ p_Result_51_fu_252_p3);

assign xor_ln340_43_fu_278_p2 = (p_Result_s_fu_238_p3 ^ 1'd1);

assign xor_ln340_44_fu_434_p2 = (p_Result_53_fu_414_p3 ^ p_Result_52_fu_400_p3);

assign xor_ln340_45_fu_440_p2 = (p_Result_52_fu_400_p3 ^ 1'd1);

assign xor_ln340_46_fu_520_p2 = (p_Result_55_fu_500_p3 ^ p_Result_54_fu_488_p3);

assign xor_ln340_fu_526_p2 = (p_Result_54_fu_488_p3 ^ 1'd1);

assign xor_ln786_14_fu_260_p2 = (p_Result_51_fu_252_p3 ^ 1'd1);

assign xor_ln786_15_fu_422_p2 = (p_Result_53_fu_414_p3 ^ 1'd1);

assign xor_ln786_fu_508_p2 = (p_Result_55_fu_500_p3 ^ 1'd1);

assign zext_ln43_11_fu_126_p1 = x_1_V;

assign zext_ln43_12_fu_130_p1 = x_2_V;

assign zext_ln43_13_fu_134_p1 = x_3_V;

assign zext_ln43_14_fu_138_p1 = x_4_V;

assign zext_ln43_15_fu_142_p1 = x_5_V;

assign zext_ln43_16_fu_146_p1 = x_6_V;

assign zext_ln43_17_fu_150_p1 = x_7_V;

assign zext_ln43_18_fu_154_p1 = x_8_V;

assign zext_ln43_19_fu_158_p1 = x_9_V;

assign zext_ln43_fu_122_p1 = x_0_V;

endmodule //reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1
