// Seed: 3301590071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd72,
    parameter id_5 = 32'd8,
    parameter id_9 = 32'd58
) (
    id_1,
    id_2[id_3 : 1-1'b0-1],
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  output wire id_10;
  output wire _id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  input wire _id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  xor primCall (id_4, id_2, id_7, id_6);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1
  );
  localparam id_11 = 1;
  wire id_12, id_13[id_9 : -1 'b0 &&  id_5];
  logic id_14;
  assign id_8 = 1'b0;
endmodule
