#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 10:26:59 2025
# Process ID: 29058
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.246 ; gain = 115.992 ; free physical = 208388 ; free virtual = 390923
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29070
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.734 ; gain = 399.559 ; free physical = 207477 ; free virtual = 389882
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3762.586 ; gain = 1330.410 ; free physical = 207280 ; free virtual = 389279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3762.586 ; gain = 1330.410 ; free physical = 207135 ; free virtual = 389267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3782.512 ; gain = 1350.336 ; free physical = 207131 ; free virtual = 389266
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 4117.062 ; gain = 1684.887 ; free physical = 199842 ; free virtual = 381669
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               12 Bit    Registers := 251   
	               10 Bit    Registers := 2271  
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3757  
	   2 Input   10 Bit        Muxes := 2266  
	   2 Input    9 Bit        Muxes := 3506  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i1093_i_i_i_reg_119624_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i_i_reg_119644_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[8]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[9]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[9]' (FDE) to 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_1_reg_121609_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_1_reg_121619_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i228_i_i_i_reg_121614_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_i_reg_121604_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_reg_121584_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[9]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_reg_121434_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_reg_121424_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[8]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_1_reg_121109_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_121119_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i302_i_reg_121114_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i300_i_reg_121104_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_1_reg_120619_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i_i2296_i_reg_120614_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_120379_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_120309_reg[10]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_120329_reg[10]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_120349_reg[10]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_120369_reg[10]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_120304_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_reg_120294_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42346_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42376_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i861_i861_i_i_1_reg_120339_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i320_i_i_i_i_reg_121764_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42466_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i2522_i_reg_120544_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i1019_i1019_i_i_reg_120284_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i145_i_i146_i_i_reg_121464_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42208_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_24056_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_24052_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_24048_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_24044_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_24040_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42516_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i388_i_i_reg_121414_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42356_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i228_i_i_reg_121454_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i461_i_i_i_reg_119794_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42416_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i707_i_i_i_reg_119734_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i_i_i2133_i_i_reg_120004_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42296_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42326_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i933_i_i934_i_reg_120944_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42306_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i_i2055_i_i_reg_120034_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i_i1734_i_reg_120744_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i_i1176_i_i_reg_121214_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42396_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i_i1022_i_i_1_reg_121259_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i1175_i1175_i_i_reg_120254_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 4217.570 ; gain = 1785.395 ; free physical = 196066 ; free virtual = 375577
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 4217.570 ; gain = 1785.395 ; free physical = 195867 ; free virtual = 375547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 4244.559 ; gain = 1812.383 ; free physical = 195824 ; free virtual = 375055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:17 . Memory (MB): peak = 4259.832 ; gain = 1827.656 ; free physical = 195617 ; free virtual = 375028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 4259.832 ; gain = 1827.656 ; free physical = 195600 ; free virtual = 375020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 4259.832 ; gain = 1827.656 ; free physical = 195579 ; free virtual = 375031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 4259.832 ; gain = 1827.656 ; free physical = 195575 ; free virtual = 375031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:25 . Memory (MB): peak = 4259.832 ; gain = 1827.656 ; free physical = 195513 ; free virtual = 375021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:25 . Memory (MB): peak = 4259.832 ; gain = 1827.656 ; free physical = 195514 ; free virtual = 375022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |   313|
|4     |LUT3  |  2514|
|5     |LUT4  | 11755|
|6     |LUT5  |  3393|
|7     |LUT6  | 37659|
|8     |MUXF7 |   126|
|9     |FDRE  | 23637|
|10    |FDSE  |    16|
|11    |IBUF  | 20004|
|12    |OBUF  |    58|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                   |Cells |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                         | 99482|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |    45|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S                                                  |    45|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_7                                       |    37|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_0                                                |    45|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_6                                       |    37|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_1                                                |    51|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_5                                       |    37|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_2                                                |    50|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_4                                       |    37|
|11    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_3                                                |    46|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                         |    37|
|13    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_5_4 | 79132|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:25 . Memory (MB): peak = 4259.832 ; gain = 1827.656 ; free physical = 195509 ; free virtual = 375021
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 4263.742 ; gain = 1831.566 ; free physical = 209257 ; free virtual = 388789
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 4263.742 ; gain = 1831.566 ; free physical = 209269 ; free virtual = 388786
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4263.742 ; gain = 0.000 ; free physical = 209220 ; free virtual = 388782
INFO: [Netlist 29-17] Analyzing 20131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4474.262 ; gain = 0.000 ; free physical = 208854 ; free virtual = 388621
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: 695a55a1
INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:51 . Memory (MB): peak = 4474.262 ; gain = 2066.016 ; free physical = 208834 ; free virtual = 388610
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17193.482; main = 3517.346; forked = 13858.354
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22381.770; main = 4474.266; forked = 18121.934
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4538.293 ; gain = 64.031 ; free physical = 208800 ; free virtual = 388592

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c1be2de0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4635.684 ; gain = 97.391 ; free physical = 208731 ; free virtual = 388640

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c1be2de0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208509 ; free virtual = 388482
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c1be2de0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208422 ; free virtual = 388404
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e9cb809e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208481 ; free virtual = 388486
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: a111fb32

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208471 ; free virtual = 388493
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 9cfcc647

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208460 ; free virtual = 388489
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d4bcc332

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208456 ; free virtual = 388489

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d4bcc332

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208440 ; free virtual = 388486

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d4bcc332

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208440 ; free virtual = 388486

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208423 ; free virtual = 388469
Ending Netlist Obfuscation Task | Checksum: d4bcc332

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4799.637 ; gain = 0.000 ; free physical = 208379 ; free virtual = 388425
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 4799.637 ; gain = 325.375 ; free physical = 208362 ; free virtual = 388408
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 10:30:25 2025...
