EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# TPS63001DRCR
#
DEF TPS63001DRCR U 0 40 Y Y 1 L N
F0 "U" -201 791 50 H V L BNN
F1 "TPS63001DRCR" -167 -1063 50 H V L BNN
F2 "SON50P300X300X100-11N" 0 0 50 H I L BNN
F3 "Converter DC-DC Single Non-Inverting/Inverting/Step Up/Step Down 1.8V to 5.5V 10-Pin VSON EP T/R" 0 0 50 H I L BNN
F4 "None" 0 0 50 H I L BNN
F5 "Unavailable" 0 0 50 H I L BNN
F6 "TPS63001DRCR" 0 0 50 H I L BNN
F7 "Texas Instruments" 0 0 50 H I L BNN
F8 "VSON-10 Texas Instruments" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 700 -500 -900 N
P 2 0 0 16 -500 -900 500 -900 N
P 2 0 0 16 500 -900 500 700 N
P 2 0 0 16 500 700 -500 700 N
X VIN 5 -700 500 200 R 40 40 0 0 W 
X VINA 8 -700 400 200 R 40 40 0 0 W 
X EN 6 -700 200 200 R 40 40 0 0 I 
X FB 10 -700 100 200 R 40 40 0 0 I 
X PS/SYNC 7 -700 0 200 R 40 40 0 0 I 
X L1 4 -700 -200 200 R 40 40 0 0 P 
X L2 2 -700 -300 200 R 40 40 0 0 P 
X GND 9 -700 -500 200 R 40 40 0 0 P 
X PGND 3 -700 -600 200 R 40 40 0 0 P 
X POWER_PAD 11 -700 -700 200 R 40 40 0 0 P 
X VOUT 1 700 500 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library