#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec  1 00:43:57 2022
# Process ID: 15436
# Current directory: C:/SSTU Dosyalar/project_experiment_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23980 C:\SSTU Dosyalar\project_experiment_6\project_experiment_6.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_6/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_6/project_experiment_6.xpr}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
synth_design -rtl -name rtl_1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
close_design
synth_design -rtl -name rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force {C:/SSTU Dosyalar/project_experiment_6/project_experiment_6.runs/impl_1/FSM1.bit} {C:/SSTU Dosyalar/project_experiment_6/fsm_1_bit_stream.bit}
close_hw
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
launch_simulation
source FSM1_tb.tcl
current_design rtl_1
refresh_design
reset_run synth_1
current_design synth_1
close_design
refresh_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
current_design rtl_1
current_design synth_1
current_design rtl_1
refresh_design
current_design synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
source FSM3_tb.tcl
run all
restart
run 10 us
close_sim
launch_simulation
source FSM3_tb.tcl
restart
run 10 us
restart
run 10 ns
run 10 ns
run 10 us
current_design rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_design synth_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
current_design impl_1
close_design
report_utilization -name utilization_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force {C:/SSTU Dosyalar/project_experiment_6/project_experiment_6.runs/impl_1/FSM3.bit} {C:/SSTU Dosyalar/project_experiment_6/fsm_3_bit_stream.bit}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
source FSM1_tb.tcl
restart
run 10 us
close_sim
launch_simulation
source FSM1_tb.tcl
restart
run 1 us
close_sim
launch_simulation
source FSM1_tb.tcl
restart
run 1 us
close_sim
launch_simulation
source FSM1_tb.tcl
restart
run 1 us
close_sim
launch_simulation
source FSM1_tb.tcl
restart
run 1 us
close_sim
launch_simulation
source FSM1_tb.tcl
restart
run 1 us
close_sim
launch_simulation
source FSM1_tb.tcl
restart
run 1 us
close_sim
launch_simulation
source FSM1_tb.tcl
restart
run 1 us
close_sim
launch_simulation
source FSM1_tb.tcl
current_design rtl_1
refresh_design
close_sim
launch_simulation
source FSM1_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_design synth_1
refresh_design
current_design impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_design synth_1
refresh_design
reset_run synth_1
close_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-4-DDR-Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
import_files -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.2 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation
launch_simulation
current_design rtl_1
refresh_design
open_hw
connect_hw_server
