// Seed: 3561733729
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4[-1  -  1 : 1 'b0],
    output supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    input supply1 id_8,
    input tri0 id_9
    , id_11
);
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    output wor id_7,
    input uwire id_8,
    output tri1 id_9[-1 'b0 : -1],
    output tri id_10,
    output uwire id_11,
    input uwire id_12,
    input tri id_13
);
  struct {
    logic id_15;
    logic id_16;
  } id_17;
  wire id_18;
  always id_17.id_15 <= id_17;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_12,
      id_4,
      id_1,
      id_6,
      id_4,
      id_9,
      id_2,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
