
atstart_timers_4_FDPLL_96M.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000a28  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000028  20000000  00000a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000054  20000028  00000a50  00020028  2**2
                  ALLOC
  3 .stack        00002004  2000007c  00000aa4  00020028  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
  6 .debug_info   00013e2e  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e2c  00000000  00000000  00033ed7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00001d4e  00000000  00000000  00035d03  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000388  00000000  00000000  00037a51  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000002c8  00000000  00000000  00037dd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00015d02  00000000  00000000  000380a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009579  00000000  00000000  0004dda3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00078c6a  00000000  00000000  0005731c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000006b4  00000000  00000000  000cff88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	80 20 00 20 25 01 00 00 21 01 00 00 21 01 00 00     . . %...!...!...
	...
  2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
  3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  4c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  6c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
  7c:	fd 07 00 00 21 01 00 00 21 01 00 00 21 01 00 00     ....!...!...!...
  8c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
  9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  ac:	21 01 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000028 	.word	0x20000028
  d4:	00000000 	.word	0x00000000
  d8:	00000a28 	.word	0x00000a28

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	2000002c 	.word	0x2000002c
 108:	00000a28 	.word	0x00000a28
 10c:	00000a28 	.word	0x00000a28
 110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
 114:	b510      	push	{r4, lr}
	system_init();
 116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
 118:	4798      	blx	r3
}
 11a:	bd10      	pop	{r4, pc}
 11c:	00000235 	.word	0x00000235

00000120 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
{
 124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 126:	4a23      	ldr	r2, [pc, #140]	; (1b4 <Reset_Handler+0x90>)
 128:	4b23      	ldr	r3, [pc, #140]	; (1b8 <Reset_Handler+0x94>)
 12a:	429a      	cmp	r2, r3
 12c:	d009      	beq.n	142 <Reset_Handler+0x1e>
 12e:	4b22      	ldr	r3, [pc, #136]	; (1b8 <Reset_Handler+0x94>)
 130:	4a20      	ldr	r2, [pc, #128]	; (1b4 <Reset_Handler+0x90>)
 132:	e003      	b.n	13c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
 134:	6811      	ldr	r1, [r2, #0]
 136:	6019      	str	r1, [r3, #0]
 138:	3304      	adds	r3, #4
 13a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 13c:	491f      	ldr	r1, [pc, #124]	; (1bc <Reset_Handler+0x98>)
 13e:	428b      	cmp	r3, r1
 140:	d3f8      	bcc.n	134 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
 142:	4b1f      	ldr	r3, [pc, #124]	; (1c0 <Reset_Handler+0x9c>)
 144:	e002      	b.n	14c <Reset_Handler+0x28>
                *pDest++ = 0;
 146:	2200      	movs	r2, #0
 148:	601a      	str	r2, [r3, #0]
 14a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
 14c:	4a1d      	ldr	r2, [pc, #116]	; (1c4 <Reset_Handler+0xa0>)
 14e:	4293      	cmp	r3, r2
 150:	d3f9      	bcc.n	146 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 152:	4a1d      	ldr	r2, [pc, #116]	; (1c8 <Reset_Handler+0xa4>)
 154:	21ff      	movs	r1, #255	; 0xff
 156:	4b1d      	ldr	r3, [pc, #116]	; (1cc <Reset_Handler+0xa8>)
 158:	438b      	bics	r3, r1
 15a:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 15c:	39fd      	subs	r1, #253	; 0xfd
 15e:	2390      	movs	r3, #144	; 0x90
 160:	005b      	lsls	r3, r3, #1
 162:	4a1b      	ldr	r2, [pc, #108]	; (1d0 <Reset_Handler+0xac>)
 164:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 166:	4a1b      	ldr	r2, [pc, #108]	; (1d4 <Reset_Handler+0xb0>)
 168:	78d3      	ldrb	r3, [r2, #3]
 16a:	2503      	movs	r5, #3
 16c:	43ab      	bics	r3, r5
 16e:	2402      	movs	r4, #2
 170:	4323      	orrs	r3, r4
 172:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 174:	78d3      	ldrb	r3, [r2, #3]
 176:	270c      	movs	r7, #12
 178:	43bb      	bics	r3, r7
 17a:	2608      	movs	r6, #8
 17c:	4333      	orrs	r3, r6
 17e:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 180:	4b15      	ldr	r3, [pc, #84]	; (1d8 <Reset_Handler+0xb4>)
 182:	7b98      	ldrb	r0, [r3, #14]
 184:	2230      	movs	r2, #48	; 0x30
 186:	4390      	bics	r0, r2
 188:	2220      	movs	r2, #32
 18a:	4310      	orrs	r0, r2
 18c:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 18e:	7b99      	ldrb	r1, [r3, #14]
 190:	43b9      	bics	r1, r7
 192:	4331      	orrs	r1, r6
 194:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 196:	7b9a      	ldrb	r2, [r3, #14]
 198:	43aa      	bics	r2, r5
 19a:	4322      	orrs	r2, r4
 19c:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 19e:	4a0f      	ldr	r2, [pc, #60]	; (1dc <Reset_Handler+0xb8>)
 1a0:	6851      	ldr	r1, [r2, #4]
 1a2:	2380      	movs	r3, #128	; 0x80
 1a4:	430b      	orrs	r3, r1
 1a6:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 1a8:	4b0d      	ldr	r3, [pc, #52]	; (1e0 <Reset_Handler+0xbc>)
 1aa:	4798      	blx	r3
        main();
 1ac:	4b0d      	ldr	r3, [pc, #52]	; (1e4 <Reset_Handler+0xc0>)
 1ae:	4798      	blx	r3
 1b0:	e7fe      	b.n	1b0 <Reset_Handler+0x8c>
 1b2:	46c0      	nop			; (mov r8, r8)
 1b4:	00000a28 	.word	0x00000a28
 1b8:	20000000 	.word	0x20000000
 1bc:	20000028 	.word	0x20000028
 1c0:	20000028 	.word	0x20000028
 1c4:	2000007c 	.word	0x2000007c
 1c8:	e000ed00 	.word	0xe000ed00
 1cc:	00000000 	.word	0x00000000
 1d0:	41007000 	.word	0x41007000
 1d4:	41005000 	.word	0x41005000
 1d8:	41004800 	.word	0x41004800
 1dc:	41004000 	.word	0x41004000
 1e0:	00000989 	.word	0x00000989
 1e4:	0000081d 	.word	0x0000081d

000001e8 <TIMER_0_CLOCK_init>:
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
 1e8:	4a04      	ldr	r2, [pc, #16]	; (1fc <TIMER_0_CLOCK_init+0x14>)
 1ea:	6a11      	ldr	r1, [r2, #32]
 1ec:	2380      	movs	r3, #128	; 0x80
 1ee:	005b      	lsls	r3, r3, #1
 1f0:	430b      	orrs	r3, r1
 1f2:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
 1f4:	4a02      	ldr	r2, [pc, #8]	; (200 <TIMER_0_CLOCK_init+0x18>)
 1f6:	4b03      	ldr	r3, [pc, #12]	; (204 <TIMER_0_CLOCK_init+0x1c>)
 1f8:	805a      	strh	r2, [r3, #2]

void TIMER_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, TCC0);
	_gclk_enable_channel(TCC0_GCLK_ID, CONF_GCLK_TCC0_SRC);
}
 1fa:	4770      	bx	lr
 1fc:	40000400 	.word	0x40000400
 200:	0000411a 	.word	0x0000411a
 204:	40000c00 	.word	0x40000c00

00000208 <TIMER_0_init>:

void TIMER_0_init(void)
{
 208:	b510      	push	{r4, lr}
	TIMER_0_CLOCK_init();
 20a:	4b05      	ldr	r3, [pc, #20]	; (220 <TIMER_0_init+0x18>)
 20c:	4798      	blx	r3
	timer_init(&TIMER_0, TCC0, _tcc_get_timer());
 20e:	4b05      	ldr	r3, [pc, #20]	; (224 <TIMER_0_init+0x1c>)
 210:	4798      	blx	r3
 212:	0002      	movs	r2, r0
 214:	4904      	ldr	r1, [pc, #16]	; (228 <TIMER_0_init+0x20>)
 216:	4805      	ldr	r0, [pc, #20]	; (22c <TIMER_0_init+0x24>)
 218:	4b05      	ldr	r3, [pc, #20]	; (230 <TIMER_0_init+0x28>)
 21a:	4798      	blx	r3
}
 21c:	bd10      	pop	{r4, pc}
 21e:	46c0      	nop			; (mov r8, r8)
 220:	000001e9 	.word	0x000001e9
 224:	000007dd 	.word	0x000007dd
 228:	42002000 	.word	0x42002000
 22c:	2000004c 	.word	0x2000004c
 230:	0000036d 	.word	0x0000036d

00000234 <system_init>:

void system_init(void)
{
 234:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
 236:	4b0b      	ldr	r3, [pc, #44]	; (264 <system_init+0x30>)
 238:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
 23a:	23c0      	movs	r3, #192	; 0xc0
 23c:	05db      	lsls	r3, r3, #23
 23e:	2280      	movs	r2, #128	; 0x80
 240:	0312      	lsls	r2, r2, #12
 242:	619a      	str	r2, [r3, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 244:	609a      	str	r2, [r3, #8]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 246:	4b08      	ldr	r3, [pc, #32]	; (268 <system_init+0x34>)
 248:	2280      	movs	r2, #128	; 0x80
 24a:	05d2      	lsls	r2, r2, #23
 24c:	629a      	str	r2, [r3, #40]	; 0x28
 24e:	4a07      	ldr	r2, [pc, #28]	; (26c <system_init+0x38>)
 250:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 252:	2153      	movs	r1, #83	; 0x53
 254:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
 256:	2001      	movs	r0, #1
 258:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 25a:	545a      	strb	r2, [r3, r1]
	// Set pin direction to output
	gpio_set_pin_direction(LC1_SCK, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(LC1_SCK, GPIO_PIN_FUNCTION_OFF);

	TIMER_0_init();
 25c:	4b04      	ldr	r3, [pc, #16]	; (270 <system_init+0x3c>)
 25e:	4798      	blx	r3
}
 260:	bd10      	pop	{r4, pc}
 262:	46c0      	nop			; (mov r8, r8)
 264:	00000541 	.word	0x00000541
 268:	41004400 	.word	0x41004400
 26c:	c0000008 	.word	0xc0000008
 270:	00000209 	.word	0x00000209

00000274 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 274:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
 278:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 27a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 27c:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
 280:	4770      	bx	lr

00000282 <atomic_leave_critical>:
 282:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
 286:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 288:	f383 8810 	msr	PRIMASK, r3
}
 28c:	4770      	bx	lr
	...

00000290 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
 290:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
 292:	4b04      	ldr	r3, [pc, #16]	; (2a4 <delay_us+0x14>)
 294:	681c      	ldr	r4, [r3, #0]
 296:	4b04      	ldr	r3, [pc, #16]	; (2a8 <delay_us+0x18>)
 298:	4798      	blx	r3
 29a:	0001      	movs	r1, r0
 29c:	0020      	movs	r0, r4
 29e:	4b03      	ldr	r3, [pc, #12]	; (2ac <delay_us+0x1c>)
 2a0:	4798      	blx	r3
}
 2a2:	bd10      	pop	{r4, pc}
 2a4:	20000044 	.word	0x20000044
 2a8:	00000521 	.word	0x00000521
 2ac:	00000539 	.word	0x00000539

000002b0 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
 2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
 2b2:	6806      	ldr	r6, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
 2b4:	2e00      	cmp	r6, #0
 2b6:	d002      	beq.n	2be <timer_add_timer_task+0xe>
 2b8:	0033      	movs	r3, r6
 2ba:	2500      	movs	r5, #0
 2bc:	e00c      	b.n	2d8 <timer_add_timer_task+0x28>
		list_insert_as_head(list, new_task);
 2be:	4b10      	ldr	r3, [pc, #64]	; (300 <timer_add_timer_task+0x50>)
 2c0:	4798      	blx	r3
		return;
 2c2:	e018      	b.n	2f6 <timer_add_timer_task+0x46>
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
 2c4:	689f      	ldr	r7, [r3, #8]
 2c6:	46bc      	mov	ip, r7
 2c8:	4464      	add	r4, ip
 2ca:	1aa4      	subs	r4, r4, r2
 2cc:	3401      	adds	r4, #1
		}
		if (time_left >= new_task->interval)
 2ce:	688f      	ldr	r7, [r1, #8]
 2d0:	42bc      	cmp	r4, r7
 2d2:	d20b      	bcs.n	2ec <timer_add_timer_task+0x3c>
			break;
		prev = it;
 2d4:	001d      	movs	r5, r3
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
 2d6:	681b      	ldr	r3, [r3, #0]
 2d8:	2b00      	cmp	r3, #0
 2da:	d007      	beq.n	2ec <timer_add_timer_task+0x3c>
		if (it->time_label <= time) {
 2dc:	685c      	ldr	r4, [r3, #4]
 2de:	4294      	cmp	r4, r2
 2e0:	d8f0      	bhi.n	2c4 <timer_add_timer_task+0x14>
			time_left = it->interval - (time - it->time_label);
 2e2:	1aa4      	subs	r4, r4, r2
 2e4:	689f      	ldr	r7, [r3, #8]
 2e6:	46bc      	mov	ip, r7
 2e8:	4464      	add	r4, ip
 2ea:	e7f0      	b.n	2ce <timer_add_timer_task+0x1e>
	}

	if (it == head) {
 2ec:	42b3      	cmp	r3, r6
 2ee:	d003      	beq.n	2f8 <timer_add_timer_task+0x48>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
 2f0:	0028      	movs	r0, r5
 2f2:	4b04      	ldr	r3, [pc, #16]	; (304 <timer_add_timer_task+0x54>)
 2f4:	4798      	blx	r3
	}
}
 2f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
 2f8:	4b01      	ldr	r3, [pc, #4]	; (300 <timer_add_timer_task+0x50>)
 2fa:	4798      	blx	r3
 2fc:	e7fb      	b.n	2f6 <timer_add_timer_task+0x46>
 2fe:	46c0      	nop			; (mov r8, r8)
 300:	000004bd 	.word	0x000004bd
 304:	000004e9 	.word	0x000004e9

00000308 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
 308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 30a:	0005      	movs	r5, r0
 30c:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
 30e:	6903      	ldr	r3, [r0, #16]
 310:	1c5e      	adds	r6, r3, #1
 312:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
 314:	7e03      	ldrb	r3, [r0, #24]
 316:	07db      	lsls	r3, r3, #31
 318:	d402      	bmi.n	320 <timer_process_counted+0x18>
 31a:	7e03      	ldrb	r3, [r0, #24]
 31c:	079b      	lsls	r3, r3, #30
 31e:	d50a      	bpl.n	336 <timer_process_counted+0x2e>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
 320:	7e2b      	ldrb	r3, [r5, #24]
 322:	2202      	movs	r2, #2
 324:	4313      	orrs	r3, r2
 326:	b2db      	uxtb	r3, r3
 328:	762b      	strb	r3, [r5, #24]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
	}
}
 32a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 32c:	696f      	ldr	r7, [r5, #20]
		tmp->cb(tmp);
 32e:	68e3      	ldr	r3, [r4, #12]
 330:	0020      	movs	r0, r4
 332:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
 334:	003c      	movs	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
 336:	2c00      	cmp	r4, #0
 338:	d0f7      	beq.n	32a <timer_process_counted+0x22>
 33a:	6863      	ldr	r3, [r4, #4]
 33c:	1af3      	subs	r3, r6, r3
 33e:	68a2      	ldr	r2, [r4, #8]
 340:	4293      	cmp	r3, r2
 342:	d3f2      	bcc.n	32a <timer_process_counted+0x22>
		list_remove_head(&timer->tasks);
 344:	002f      	movs	r7, r5
 346:	3714      	adds	r7, #20
 348:	0038      	movs	r0, r7
 34a:	4b06      	ldr	r3, [pc, #24]	; (364 <timer_process_counted+0x5c>)
 34c:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
 34e:	7c23      	ldrb	r3, [r4, #16]
 350:	2b01      	cmp	r3, #1
 352:	d1eb      	bne.n	32c <timer_process_counted+0x24>
			tmp->time_label = time;
 354:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
 356:	0032      	movs	r2, r6
 358:	0021      	movs	r1, r4
 35a:	0038      	movs	r0, r7
 35c:	4b02      	ldr	r3, [pc, #8]	; (368 <timer_process_counted+0x60>)
 35e:	4798      	blx	r3
 360:	e7e4      	b.n	32c <timer_process_counted+0x24>
 362:	46c0      	nop			; (mov r8, r8)
 364:	000004f1 	.word	0x000004f1
 368:	000002b1 	.word	0x000002b1

0000036c <timer_init>:
{
 36c:	b570      	push	{r4, r5, r6, lr}
 36e:	0004      	movs	r4, r0
 370:	000d      	movs	r5, r1
	ASSERT(descr && hw);
 372:	2800      	cmp	r0, #0
 374:	d012      	beq.n	39c <timer_init+0x30>
 376:	2900      	cmp	r1, #0
 378:	d00e      	beq.n	398 <timer_init+0x2c>
 37a:	2001      	movs	r0, #1
 37c:	223b      	movs	r2, #59	; 0x3b
 37e:	4908      	ldr	r1, [pc, #32]	; (3a0 <timer_init+0x34>)
 380:	4b08      	ldr	r3, [pc, #32]	; (3a4 <timer_init+0x38>)
 382:	4798      	blx	r3
	_timer_init(&descr->device, hw);
 384:	0029      	movs	r1, r5
 386:	0020      	movs	r0, r4
 388:	4b07      	ldr	r3, [pc, #28]	; (3a8 <timer_init+0x3c>)
 38a:	4798      	blx	r3
	descr->time                           = 0;
 38c:	2300      	movs	r3, #0
 38e:	6123      	str	r3, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
 390:	4b06      	ldr	r3, [pc, #24]	; (3ac <timer_init+0x40>)
 392:	6023      	str	r3, [r4, #0]
}
 394:	2000      	movs	r0, #0
 396:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw);
 398:	2000      	movs	r0, #0
 39a:	e7ef      	b.n	37c <timer_init+0x10>
 39c:	2000      	movs	r0, #0
 39e:	e7ed      	b.n	37c <timer_init+0x10>
 3a0:	000009d0 	.word	0x000009d0
 3a4:	0000049d 	.word	0x0000049d
 3a8:	000006d9 	.word	0x000006d9
 3ac:	00000309 	.word	0x00000309

000003b0 <timer_start>:
{
 3b0:	b510      	push	{r4, lr}
 3b2:	0004      	movs	r4, r0
	ASSERT(descr);
 3b4:	1e43      	subs	r3, r0, #1
 3b6:	4198      	sbcs	r0, r3
 3b8:	b2c0      	uxtb	r0, r0
 3ba:	2253      	movs	r2, #83	; 0x53
 3bc:	4907      	ldr	r1, [pc, #28]	; (3dc <timer_start+0x2c>)
 3be:	4b08      	ldr	r3, [pc, #32]	; (3e0 <timer_start+0x30>)
 3c0:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
 3c2:	0020      	movs	r0, r4
 3c4:	4b07      	ldr	r3, [pc, #28]	; (3e4 <timer_start+0x34>)
 3c6:	4798      	blx	r3
 3c8:	2800      	cmp	r0, #0
 3ca:	d104      	bne.n	3d6 <timer_start+0x26>
	_timer_start(&descr->device);
 3cc:	0020      	movs	r0, r4
 3ce:	4b06      	ldr	r3, [pc, #24]	; (3e8 <timer_start+0x38>)
 3d0:	4798      	blx	r3
	return ERR_NONE;
 3d2:	2000      	movs	r0, #0
}
 3d4:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
 3d6:	2011      	movs	r0, #17
 3d8:	4240      	negs	r0, r0
 3da:	e7fb      	b.n	3d4 <timer_start+0x24>
 3dc:	000009d0 	.word	0x000009d0
 3e0:	0000049d 	.word	0x0000049d
 3e4:	000007cb 	.word	0x000007cb
 3e8:	000007b9 	.word	0x000007b9

000003ec <timer_add_task>:
{
 3ec:	b570      	push	{r4, r5, r6, lr}
 3ee:	b082      	sub	sp, #8
 3f0:	0004      	movs	r4, r0
 3f2:	000d      	movs	r5, r1
	ASSERT(descr && task);
 3f4:	2800      	cmp	r0, #0
 3f6:	d026      	beq.n	446 <timer_add_task+0x5a>
 3f8:	2900      	cmp	r1, #0
 3fa:	d022      	beq.n	442 <timer_add_task+0x56>
 3fc:	2001      	movs	r0, #1
 3fe:	227a      	movs	r2, #122	; 0x7a
 400:	491f      	ldr	r1, [pc, #124]	; (480 <timer_add_task+0x94>)
 402:	4b20      	ldr	r3, [pc, #128]	; (484 <timer_add_task+0x98>)
 404:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
 406:	7e23      	ldrb	r3, [r4, #24]
 408:	2201      	movs	r2, #1
 40a:	4313      	orrs	r3, r2
 40c:	b2db      	uxtb	r3, r3
 40e:	7623      	strb	r3, [r4, #24]
	if (is_list_element(&descr->tasks, task)) {
 410:	0026      	movs	r6, r4
 412:	3614      	adds	r6, #20
 414:	0029      	movs	r1, r5
 416:	0030      	movs	r0, r6
 418:	4b1b      	ldr	r3, [pc, #108]	; (488 <timer_add_task+0x9c>)
 41a:	4798      	blx	r3
 41c:	2800      	cmp	r0, #0
 41e:	d114      	bne.n	44a <timer_add_task+0x5e>
	task->time_label = descr->time;
 420:	6923      	ldr	r3, [r4, #16]
 422:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
 424:	6922      	ldr	r2, [r4, #16]
 426:	0029      	movs	r1, r5
 428:	0030      	movs	r0, r6
 42a:	4b18      	ldr	r3, [pc, #96]	; (48c <timer_add_task+0xa0>)
 42c:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
 42e:	7e23      	ldrb	r3, [r4, #24]
 430:	2201      	movs	r2, #1
 432:	4393      	bics	r3, r2
 434:	7623      	strb	r3, [r4, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
 436:	7e23      	ldrb	r3, [r4, #24]
 438:	079b      	lsls	r3, r3, #30
 43a:	d412      	bmi.n	462 <timer_add_task+0x76>
	return ERR_NONE;
 43c:	2000      	movs	r0, #0
}
 43e:	b002      	add	sp, #8
 440:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task);
 442:	2000      	movs	r0, #0
 444:	e7db      	b.n	3fe <timer_add_task+0x12>
 446:	2000      	movs	r0, #0
 448:	e7d9      	b.n	3fe <timer_add_task+0x12>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
 44a:	7e23      	ldrb	r3, [r4, #24]
 44c:	2201      	movs	r2, #1
 44e:	4393      	bics	r3, r2
 450:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
 452:	327e      	adds	r2, #126	; 0x7e
 454:	490a      	ldr	r1, [pc, #40]	; (480 <timer_add_task+0x94>)
 456:	2000      	movs	r0, #0
 458:	4b0a      	ldr	r3, [pc, #40]	; (484 <timer_add_task+0x98>)
 45a:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
 45c:	2012      	movs	r0, #18
 45e:	4240      	negs	r0, r0
 460:	e7ed      	b.n	43e <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
 462:	a801      	add	r0, sp, #4
 464:	4b0a      	ldr	r3, [pc, #40]	; (490 <timer_add_task+0xa4>)
 466:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
 468:	7e23      	ldrb	r3, [r4, #24]
 46a:	2202      	movs	r2, #2
 46c:	4393      	bics	r3, r2
 46e:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
 470:	0020      	movs	r0, r4
 472:	4b08      	ldr	r3, [pc, #32]	; (494 <timer_add_task+0xa8>)
 474:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
 476:	a801      	add	r0, sp, #4
 478:	4b07      	ldr	r3, [pc, #28]	; (498 <timer_add_task+0xac>)
 47a:	4798      	blx	r3
	return ERR_NONE;
 47c:	2000      	movs	r0, #0
 47e:	e7de      	b.n	43e <timer_add_task+0x52>
 480:	000009d0 	.word	0x000009d0
 484:	0000049d 	.word	0x0000049d
 488:	000004a5 	.word	0x000004a5
 48c:	000002b1 	.word	0x000002b1
 490:	00000275 	.word	0x00000275
 494:	000007e1 	.word	0x000007e1
 498:	00000283 	.word	0x00000283

0000049c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
 49c:	2800      	cmp	r0, #0
 49e:	d100      	bne.n	4a2 <assert+0x6>
		__asm("BKPT #0");
 4a0:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
 4a2:	4770      	bx	lr

000004a4 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
 4a4:	6803      	ldr	r3, [r0, #0]
 4a6:	2b00      	cmp	r3, #0
 4a8:	d003      	beq.n	4b2 <is_list_element+0xe>
		if (it == element) {
 4aa:	428b      	cmp	r3, r1
 4ac:	d003      	beq.n	4b6 <is_list_element+0x12>
	for (it = list->head; it; it = it->next) {
 4ae:	681b      	ldr	r3, [r3, #0]
 4b0:	e7f9      	b.n	4a6 <is_list_element+0x2>
			return true;
		}
	}

	return false;
 4b2:	2000      	movs	r0, #0
}
 4b4:	4770      	bx	lr
			return true;
 4b6:	2001      	movs	r0, #1
 4b8:	e7fc      	b.n	4b4 <is_list_element+0x10>
	...

000004bc <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
 4bc:	b570      	push	{r4, r5, r6, lr}
 4be:	0004      	movs	r4, r0
 4c0:	000d      	movs	r5, r1
	ASSERT(!is_list_element(list, element));
 4c2:	4b06      	ldr	r3, [pc, #24]	; (4dc <list_insert_as_head+0x20>)
 4c4:	4798      	blx	r3
 4c6:	2301      	movs	r3, #1
 4c8:	4058      	eors	r0, r3
 4ca:	b2c0      	uxtb	r0, r0
 4cc:	2239      	movs	r2, #57	; 0x39
 4ce:	4904      	ldr	r1, [pc, #16]	; (4e0 <list_insert_as_head+0x24>)
 4d0:	4b04      	ldr	r3, [pc, #16]	; (4e4 <list_insert_as_head+0x28>)
 4d2:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
 4d4:	6823      	ldr	r3, [r4, #0]
 4d6:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
 4d8:	6025      	str	r5, [r4, #0]
}
 4da:	bd70      	pop	{r4, r5, r6, pc}
 4dc:	000004a5 	.word	0x000004a5
 4e0:	000009e8 	.word	0x000009e8
 4e4:	0000049d 	.word	0x0000049d

000004e8 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
 4e8:	6803      	ldr	r3, [r0, #0]
 4ea:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
 4ec:	6001      	str	r1, [r0, #0]
}
 4ee:	4770      	bx	lr

000004f0 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
 4f0:	6803      	ldr	r3, [r0, #0]
 4f2:	2b00      	cmp	r3, #0
 4f4:	d003      	beq.n	4fe <list_remove_head+0xe>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
 4f6:	681a      	ldr	r2, [r3, #0]
 4f8:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
 4fa:	0018      	movs	r0, r3
	}

	return NULL;
}
 4fc:	4770      	bx	lr
	return NULL;
 4fe:	2000      	movs	r0, #0
 500:	e7fc      	b.n	4fc <list_remove_head+0xc>
	...

00000504 <_irq_set>:
/**
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
 504:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 506:	2b00      	cmp	r3, #0
 508:	db07      	blt.n	51a <_irq_set+0x16>
  {
    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 50a:	231f      	movs	r3, #31
 50c:	4018      	ands	r0, r3
 50e:	3b1e      	subs	r3, #30
 510:	4083      	lsls	r3, r0
 512:	2280      	movs	r2, #128	; 0x80
 514:	0052      	lsls	r2, r2, #1
 516:	4901      	ldr	r1, [pc, #4]	; (51c <_irq_set+0x18>)
 518:	508b      	str	r3, [r1, r2]
}
 51a:	4770      	bx	lr
 51c:	e000e100 	.word	0xe000e100

00000520 <_get_cycles_for_us>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
 520:	b510      	push	{r4, lr}
		return (us * (freq / 100000) + 29) / 30;
 522:	0103      	lsls	r3, r0, #4
 524:	1a1b      	subs	r3, r3, r0
 526:	0158      	lsls	r0, r3, #5
 528:	301d      	adds	r0, #29
 52a:	211e      	movs	r1, #30
 52c:	4b01      	ldr	r3, [pc, #4]	; (534 <_get_cycles_for_us+0x14>)
 52e:	4798      	blx	r3
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
 530:	bd10      	pop	{r4, pc}
 532:	46c0      	nop			; (mov r8, r8)
 534:	00000871 	.word	0x00000871

00000538 <_delay_cycles>:
{
#ifndef _UNIT_TEST_
	(void)hw;
	(void)cycles;
#if defined __GNUC__
	__asm(".syntax unified\n"
 538:	3901      	subs	r1, #1
 53a:	d8fd      	bhi.n	538 <_delay_cycles>
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#endif
#endif
}
 53c:	4770      	bx	lr
	...

00000540 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
 540:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
 542:	4a08      	ldr	r2, [pc, #32]	; (564 <_init_chip+0x24>)
 544:	6853      	ldr	r3, [r2, #4]
 546:	2102      	movs	r1, #2
 548:	430b      	orrs	r3, r1
 54a:	6053      	str	r3, [r2, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
 54c:	4b06      	ldr	r3, [pc, #24]	; (568 <_init_chip+0x28>)
 54e:	4798      	blx	r3
	_sysctrl_init_sources();
 550:	4b06      	ldr	r3, [pc, #24]	; (56c <_init_chip+0x2c>)
 552:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
 554:	2008      	movs	r0, #8
 556:	4c06      	ldr	r4, [pc, #24]	; (570 <_init_chip+0x30>)
 558:	47a0      	blx	r4
#endif
	_sysctrl_init_referenced_generators();
 55a:	4b06      	ldr	r3, [pc, #24]	; (574 <_init_chip+0x34>)
 55c:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
 55e:	20f7      	movs	r0, #247	; 0xf7
 560:	47a0      	blx	r4
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
 562:	bd10      	pop	{r4, pc}
 564:	41004000 	.word	0x41004000
 568:	000005d5 	.word	0x000005d5
 56c:	000005f5 	.word	0x000005f5
 570:	00000579 	.word	0x00000579
 574:	00000629 	.word	0x00000629

00000578 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
 578:	07c3      	lsls	r3, r0, #31
 57a:	d509      	bpl.n	590 <_gclk_init_generators_by_fref+0x18>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
 57c:	4b11      	ldr	r3, [pc, #68]	; (5c4 <_gclk_init_generators_by_fref+0x4c>)
 57e:	2280      	movs	r2, #128	; 0x80
 580:	0092      	lsls	r2, r2, #2
 582:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
 584:	4a10      	ldr	r2, [pc, #64]	; (5c8 <_gclk_init_generators_by_fref+0x50>)
 586:	605a      	str	r2, [r3, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
 588:	4b0e      	ldr	r3, [pc, #56]	; (5c4 <_gclk_init_generators_by_fref+0x4c>)
 58a:	785b      	ldrb	r3, [r3, #1]
 58c:	09db      	lsrs	r3, r3, #7
 58e:	d1fb      	bne.n	588 <_gclk_init_generators_by_fref+0x10>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SRC | GCLK_GENCTRL_ID(0));
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
 590:	0783      	lsls	r3, r0, #30
 592:	d509      	bpl.n	5a8 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENDIV.reg = data;
 594:	4b0b      	ldr	r3, [pc, #44]	; (5c4 <_gclk_init_generators_by_fref+0x4c>)
 596:	2202      	movs	r2, #2
 598:	32ff      	adds	r2, #255	; 0xff
 59a:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
 59c:	4a0b      	ldr	r2, [pc, #44]	; (5cc <_gclk_init_generators_by_fref+0x54>)
 59e:	605a      	str	r2, [r3, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
 5a0:	4b08      	ldr	r3, [pc, #32]	; (5c4 <_gclk_init_generators_by_fref+0x4c>)
 5a2:	785b      	ldrb	r3, [r3, #1]
 5a4:	09db      	lsrs	r3, r3, #7
 5a6:	d1fb      	bne.n	5a0 <_gclk_init_generators_by_fref+0x28>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SRC | GCLK_GENCTRL_ID(2));
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
 5a8:	0703      	lsls	r3, r0, #28
 5aa:	d509      	bpl.n	5c0 <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENDIV.reg = data;
 5ac:	4b05      	ldr	r3, [pc, #20]	; (5c4 <_gclk_init_generators_by_fref+0x4c>)
 5ae:	2204      	movs	r2, #4
 5b0:	32ff      	adds	r2, #255	; 0xff
 5b2:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
 5b4:	4a06      	ldr	r2, [pc, #24]	; (5d0 <_gclk_init_generators_by_fref+0x58>)
 5b6:	605a      	str	r2, [r3, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
 5b8:	4b02      	ldr	r3, [pc, #8]	; (5c4 <_gclk_init_generators_by_fref+0x4c>)
 5ba:	785b      	ldrb	r3, [r3, #1]
 5bc:	09db      	lsrs	r3, r3, #7
 5be:	d1fb      	bne.n	5b8 <_gclk_init_generators_by_fref+0x40>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
 5c0:	4770      	bx	lr
 5c2:	46c0      	nop			; (mov r8, r8)
 5c4:	40000c00 	.word	0x40000c00
 5c8:	00090800 	.word	0x00090800
 5cc:	00010801 	.word	0x00010801
 5d0:	00090403 	.word	0x00090403

000005d4 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
 5d4:	4b06      	ldr	r3, [pc, #24]	; (5f0 <_pm_init+0x1c>)
 5d6:	7a1a      	ldrb	r2, [r3, #8]
 5d8:	b2d2      	uxtb	r2, r2
 5da:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
 5dc:	7a5a      	ldrb	r2, [r3, #9]
 5de:	b2d2      	uxtb	r2, r2
 5e0:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
 5e2:	7a9a      	ldrb	r2, [r3, #10]
 5e4:	b2d2      	uxtb	r2, r2
 5e6:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
 5e8:	7ada      	ldrb	r2, [r3, #11]
 5ea:	b2d2      	uxtb	r2, r2
 5ec:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
 5ee:	4770      	bx	lr
 5f0:	40000400 	.word	0x40000400

000005f4 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc32k_reg_t hri_sysctrl_read_OSC32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC32K.reg;
 5f4:	4a0b      	ldr	r2, [pc, #44]	; (624 <_sysctrl_init_sources+0x30>)
 5f6:	6993      	ldr	r3, [r2, #24]
	tmp = (tmp & SYSCTRL_OSC32K_CALIB_Msk) >> SYSCTRL_OSC32K_CALIB_Pos;
 5f8:	0c1b      	lsrs	r3, r3, #16
	hri_sysctrl_write_OSC32K_reg(
	    hw,
#if CONF_OSC32K_OVERWRITE_CALIBRATION == 1
	    SYSCTRL_OSC32K_CALIB(CONF_OSC32K_CALIB) |
#else
	    SYSCTRL_OSC32K_CALIB(calib) |
 5fa:	041b      	lsls	r3, r3, #16
 5fc:	21fe      	movs	r1, #254	; 0xfe
 5fe:	03c9      	lsls	r1, r1, #15
 600:	400b      	ands	r3, r1
#endif
	        (CONF_OSC32K_WRTLOCK << SYSCTRL_OSC32K_WRTLOCK_Pos) | SYSCTRL_OSC32K_STARTUP(CONF_OSC32K_STARTUP)
	        | (CONF_OSC32K_RUNSTDBY << SYSCTRL_OSC32K_RUNSTDBY_Pos) | (CONF_OSC32K_EN1K << SYSCTRL_OSC32K_EN1K_Pos)
	        | (CONF_OSC32K_EN32K << SYSCTRL_OSC32K_EN32K_Pos) | (1 << SYSCTRL_OSC32K_ENABLE_Pos));
 602:	2106      	movs	r1, #6
 604:	430b      	orrs	r3, r1
}

static inline void hri_sysctrl_write_OSC32K_reg(const void *const hw, hri_sysctrl_osc32k_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC32K.reg = data;
 606:	6193      	str	r3, [r2, #24]
}

static inline hri_sysctrl_osculp32k_reg_t hri_sysctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
 608:	7f13      	ldrb	r3, [r2, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
 60a:	3119      	adds	r1, #25
 60c:	400b      	ands	r3, r1
}

static inline void hri_sysctrl_write_OSCULP32K_reg(const void *const hw, hri_sysctrl_osculp32k_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSCULP32K.reg = data;
 60e:	7713      	strb	r3, [r2, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
 610:	4b04      	ldr	r3, [pc, #16]	; (624 <_sysctrl_init_sources+0x30>)
 612:	68db      	ldr	r3, [r3, #12]
#endif
#endif

#if CONF_OSC32K_CONFIG == 1
#if CONF_OSC32K_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC32KRDY_bit(hw))
 614:	075b      	lsls	r3, r3, #29
 616:	d5fb      	bpl.n	610 <_sysctrl_init_sources+0x1c>
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ONDEMAND;
 618:	4a02      	ldr	r2, [pc, #8]	; (624 <_sysctrl_init_sources+0x30>)
 61a:	6993      	ldr	r3, [r2, #24]
 61c:	2180      	movs	r1, #128	; 0x80
 61e:	430b      	orrs	r3, r1
 620:	6193      	str	r3, [r2, #24]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
 622:	4770      	bx	lr
 624:	40000800 	.word	0x40000800

00000628 <_sysctrl_init_referenced_generators>:
	((Gclk *)hw)->CLKCTRL.reg = data;
 628:	4a10      	ldr	r2, [pc, #64]	; (66c <_sysctrl_init_referenced_generators+0x44>)
 62a:	4b11      	ldr	r3, [pc, #68]	; (670 <_sysctrl_init_referenced_generators+0x48>)
 62c:	805a      	strh	r2, [r3, #2]
}

static inline void hri_sysctrl_write_DPLLCTRLA_reg(const void *const hw, hri_sysctrl_dpllctrla_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->DPLLCTRLA.reg = data;
 62e:	4b11      	ldr	r3, [pc, #68]	; (674 <_sysctrl_init_referenced_generators+0x4c>)
 630:	2102      	movs	r1, #2
 632:	2244      	movs	r2, #68	; 0x44
 634:	5499      	strb	r1, [r3, r2]
}

static inline void hri_sysctrl_write_DPLLRATIO_reg(const void *const hw, hri_sysctrl_dpllratio_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->DPLLRATIO.reg = data;
 636:	4a10      	ldr	r2, [pc, #64]	; (678 <_sysctrl_init_referenced_generators+0x50>)
 638:	649a      	str	r2, [r3, #72]	; 0x48
}

static inline void hri_sysctrl_write_DPLLCTRLB_reg(const void *const hw, hri_sysctrl_dpllctrlb_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->DPLLCTRLB.reg = data;
 63a:	2220      	movs	r2, #32
 63c:	64da      	str	r2, [r3, #76]	; 0x4c
	return (((Sysctrl *)hw)->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE) >> SYSCTRL_DPLLSTATUS_ENABLE_Pos;
 63e:	2350      	movs	r3, #80	; 0x50
 640:	4a0c      	ldr	r2, [pc, #48]	; (674 <_sysctrl_init_referenced_generators+0x4c>)
 642:	5cd3      	ldrb	r3, [r2, r3]
#endif
#endif

#if CONF_DPLL_CONFIG == 1
#if CONF_DPLL_ENABLE == 1
	while (!(hri_sysctrl_get_DPLLSTATUS_ENABLE_bit(hw) || hri_sysctrl_get_DPLLSTATUS_LOCK_bit(hw)
 644:	075b      	lsls	r3, r3, #29
 646:	d407      	bmi.n	658 <_sysctrl_init_referenced_generators+0x30>
	return (((Sysctrl *)hw)->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_LOCK) >> SYSCTRL_DPLLSTATUS_LOCK_Pos;
 648:	2350      	movs	r3, #80	; 0x50
 64a:	5cd3      	ldrb	r3, [r2, r3]
 64c:	07db      	lsls	r3, r3, #31
 64e:	d403      	bmi.n	658 <_sysctrl_init_referenced_generators+0x30>
	return (((Sysctrl *)hw)->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_CLKRDY) >> SYSCTRL_DPLLSTATUS_CLKRDY_Pos;
 650:	2350      	movs	r3, #80	; 0x50
 652:	5cd3      	ldrb	r3, [r2, r3]
 654:	079b      	lsls	r3, r3, #30
 656:	d5f2      	bpl.n	63e <_sysctrl_init_referenced_generators+0x16>
	((Sysctrl *)hw)->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ONDEMAND;
 658:	4906      	ldr	r1, [pc, #24]	; (674 <_sysctrl_init_referenced_generators+0x4c>)
 65a:	2244      	movs	r2, #68	; 0x44
 65c:	5c8b      	ldrb	r3, [r1, r2]
 65e:	2080      	movs	r0, #128	; 0x80
 660:	4240      	negs	r0, r0
 662:	4303      	orrs	r3, r0
 664:	b2db      	uxtb	r3, r3
 666:	548b      	strb	r3, [r1, r2]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
 668:	4770      	bx	lr
 66a:	46c0      	nop			; (mov r8, r8)
 66c:	00004301 	.word	0x00004301
 670:	40000c00 	.word	0x40000c00
 674:	40000800 	.word	0x40000800
 678:	000b0b70 	.word	0x000b0b70

0000067c <_tcc_init_irq_param>:
/**
 * \brief Init irq param with the given tcc hardware instance
 */
static void _tcc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TCC0) {
 67c:	4b03      	ldr	r3, [pc, #12]	; (68c <_tcc_init_irq_param+0x10>)
 67e:	4298      	cmp	r0, r3
 680:	d000      	beq.n	684 <_tcc_init_irq_param+0x8>
		_tcc0_dev = (struct _timer_device *)dev;
	}
}
 682:	4770      	bx	lr
		_tcc0_dev = (struct _timer_device *)dev;
 684:	4b02      	ldr	r3, [pc, #8]	; (690 <_tcc_init_irq_param+0x14>)
 686:	6019      	str	r1, [r3, #0]
}
 688:	e7fb      	b.n	682 <_tcc_init_irq_param+0x6>
 68a:	46c0      	nop			; (mov r8, r8)
 68c:	42002000 	.word	0x42002000
 690:	20000048 	.word	0x20000048

00000694 <tcc_interrupt_handler>:
 * \internal TCC interrupt handler
 *
 * \param[in] instance TCC instance number
 */
static void tcc_interrupt_handler(struct _timer_device *device)
{
 694:	b510      	push	{r4, lr}
	void *const hw = device->hw;
 696:	68c3      	ldr	r3, [r0, #12]
	((Tcc *)hw)->INTFLAG.reg = TCC_INTFLAG_MC3;
}

static inline bool hri_tcc_get_interrupt_OVF_bit(const void *const hw)
{
	return (((Tcc *)hw)->INTFLAG.reg & TCC_INTFLAG_OVF) >> TCC_INTFLAG_OVF_Pos;
 698:	6ada      	ldr	r2, [r3, #44]	; 0x2c

	if (hri_tcc_get_interrupt_OVF_bit(hw)) {
 69a:	07d2      	lsls	r2, r2, #31
 69c:	d400      	bmi.n	6a0 <tcc_interrupt_handler+0xc>
		hri_tcc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
	}
}
 69e:	bd10      	pop	{r4, pc}
}

static inline void hri_tcc_clear_interrupt_OVF_bit(const void *const hw)
{
	((Tcc *)hw)->INTFLAG.reg = TCC_INTFLAG_OVF;
 6a0:	2201      	movs	r2, #1
 6a2:	62da      	str	r2, [r3, #44]	; 0x2c
		device->timer_cb.period_expired(device);
 6a4:	6803      	ldr	r3, [r0, #0]
 6a6:	4798      	blx	r3
}
 6a8:	e7f9      	b.n	69e <tcc_interrupt_handler+0xa>
	...

000006ac <_get_tcc_cfg>:
{
	tcc_interrupt_handler(_tcc0_dev);
}

static struct tcc_cfg *_get_tcc_cfg(void *hw)
{
 6ac:	b510      	push	{r4, lr}
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_cfgs); i++) {
 6ae:	2300      	movs	r3, #0
 6b0:	2b00      	cmp	r3, #0
 6b2:	d001      	beq.n	6b8 <_get_tcc_cfg+0xc>
		if (_cfgs[i].hw == hw) {
			return &(_cfgs[i]);
		}
	}
	return NULL;
 6b4:	2000      	movs	r0, #0
}
 6b6:	bd10      	pop	{r4, pc}
		if (_cfgs[i].hw == hw) {
 6b8:	009a      	lsls	r2, r3, #2
 6ba:	18d2      	adds	r2, r2, r3
 6bc:	00d1      	lsls	r1, r2, #3
 6be:	4a05      	ldr	r2, [pc, #20]	; (6d4 <_get_tcc_cfg+0x28>)
 6c0:	588a      	ldr	r2, [r1, r2]
 6c2:	4282      	cmp	r2, r0
 6c4:	d002      	beq.n	6cc <_get_tcc_cfg+0x20>
	for (i = 0; i < ARRAY_SIZE(_cfgs); i++) {
 6c6:	3301      	adds	r3, #1
 6c8:	b2db      	uxtb	r3, r3
 6ca:	e7f1      	b.n	6b0 <_get_tcc_cfg+0x4>
			return &(_cfgs[i]);
 6cc:	4801      	ldr	r0, [pc, #4]	; (6d4 <_get_tcc_cfg+0x28>)
 6ce:	1840      	adds	r0, r0, r1
 6d0:	e7f1      	b.n	6b6 <_get_tcc_cfg+0xa>
 6d2:	46c0      	nop			; (mov r8, r8)
 6d4:	20000000 	.word	0x20000000

000006d8 <_timer_init>:
{
 6d8:	b570      	push	{r4, r5, r6, lr}
 6da:	0006      	movs	r6, r0
 6dc:	000c      	movs	r4, r1
	struct tcc_cfg *cfg = _get_tcc_cfg(hw);
 6de:	0008      	movs	r0, r1
 6e0:	4b32      	ldr	r3, [pc, #200]	; (7ac <_timer_init+0xd4>)
 6e2:	4798      	blx	r3
 6e4:	1e05      	subs	r5, r0, #0
	if (cfg == NULL) {
 6e6:	d05b      	beq.n	7a0 <_timer_init+0xc8>
	device->hw = hw;
 6e8:	60f4      	str	r4, [r6, #12]
	return ((Tcc *)hw)->SYNCBUSY.reg & reg;
 6ea:	68a3      	ldr	r3, [r4, #8]
	if (!hri_tcc_is_syncing(hw, TCC_SYNCBUSY_SWRST)) {
 6ec:	07db      	lsls	r3, r3, #31
 6ee:	d414      	bmi.n	71a <_timer_init+0x42>
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
 6f0:	68a3      	ldr	r3, [r4, #8]
 6f2:	079b      	lsls	r3, r3, #30
 6f4:	d1fc      	bne.n	6f0 <_timer_init+0x18>

static inline hri_tcc_ctrla_reg_t hri_tcc_get_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
	tmp = ((Tcc *)hw)->CTRLA.reg;
 6f6:	6823      	ldr	r3, [r4, #0]
		if (hri_tcc_get_CTRLA_reg(hw, TCC_CTRLA_ENABLE)) {
 6f8:	079b      	lsls	r3, r3, #30
 6fa:	d509      	bpl.n	710 <_timer_init+0x38>
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
 6fc:	6823      	ldr	r3, [r4, #0]
 6fe:	2202      	movs	r2, #2
 700:	4393      	bics	r3, r2
 702:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
 704:	68a3      	ldr	r3, [r4, #8]
 706:	079b      	lsls	r3, r3, #30
 708:	d1fc      	bne.n	704 <_timer_init+0x2c>
 70a:	68a3      	ldr	r3, [r4, #8]
 70c:	079b      	lsls	r3, r3, #30
 70e:	d4fc      	bmi.n	70a <_timer_init+0x32>
}

static inline void hri_tcc_write_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg = data;
 710:	2301      	movs	r3, #1
 712:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
 714:	68a3      	ldr	r3, [r4, #8]
 716:	079b      	lsls	r3, r3, #30
 718:	d1fc      	bne.n	714 <_timer_init+0x3c>
 71a:	68a3      	ldr	r3, [r4, #8]
 71c:	07db      	lsls	r3, r3, #31
 71e:	d4fc      	bmi.n	71a <_timer_init+0x42>
	((Tcc *)hw)->CTRLA.reg = data;
 720:	68ab      	ldr	r3, [r5, #8]
 722:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
 724:	68a3      	ldr	r3, [r4, #8]
 726:	079b      	lsls	r3, r3, #30
 728:	d1fc      	bne.n	724 <_timer_init+0x4c>
	hri_tcc_set_CTRLB_reg(hw, cfg->ctrl_b);
 72a:	7b2b      	ldrb	r3, [r5, #12]
	((Tcc *)hw)->CTRLBSET.reg = mask;
 72c:	7163      	strb	r3, [r4, #5]
	hri_tcc_write_DBGCTRL_reg(hw, cfg->dbg_ctrl);
 72e:	7b6b      	ldrb	r3, [r5, #13]
}

static inline void hri_tcc_write_DBGCTRL_reg(const void *const hw, hri_tcc_dbgctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->DBGCTRL.reg = data;
 730:	77a3      	strb	r3, [r4, #30]
}

static inline void hri_tcc_write_EVCTRL_reg(const void *const hw, hri_tcc_evctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->EVCTRL.reg = data;
 732:	692b      	ldr	r3, [r5, #16]
 734:	6223      	str	r3, [r4, #32]
}

static inline void hri_tcc_write_PER_reg(const void *const hw, hri_tcc_per_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->PER.reg = data;
 736:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 738:	6423      	str	r3, [r4, #64]	; 0x40
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
 73a:	68a3      	ldr	r3, [r4, #8]
 73c:	061b      	lsls	r3, r3, #24
 73e:	d4fc      	bmi.n	73a <_timer_init+0x62>
	((Tcc *)hw)->INTENSET.reg = TCC_INTENSET_OVF;
 740:	2301      	movs	r3, #1
 742:	62a3      	str	r3, [r4, #40]	; 0x28
	_tcc_init_irq_param(hw, (void *)device);
 744:	0031      	movs	r1, r6
 746:	0020      	movs	r0, r4
 748:	4b19      	ldr	r3, [pc, #100]	; (7b0 <_timer_init+0xd8>)
 74a:	4798      	blx	r3
	NVIC_DisableIRQ((IRQn_Type)cfg->irq);
 74c:	2304      	movs	r3, #4
 74e:	56eb      	ldrsb	r3, [r5, r3]
  if ((int32_t)(IRQn) >= 0)
 750:	2b00      	cmp	r3, #0
 752:	db0b      	blt.n	76c <_timer_init+0x94>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 754:	221f      	movs	r2, #31
 756:	4013      	ands	r3, r2
 758:	3a1e      	subs	r2, #30
 75a:	409a      	lsls	r2, r3
 75c:	0013      	movs	r3, r2
 75e:	2280      	movs	r2, #128	; 0x80
 760:	4914      	ldr	r1, [pc, #80]	; (7b4 <_timer_init+0xdc>)
 762:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 764:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 768:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ((IRQn_Type)cfg->irq);
 76c:	2304      	movs	r3, #4
 76e:	56eb      	ldrsb	r3, [r5, r3]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 770:	2b00      	cmp	r3, #0
 772:	db08      	blt.n	786 <_timer_init+0xae>
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 774:	221f      	movs	r2, #31
 776:	4013      	ands	r3, r2
 778:	3a1e      	subs	r2, #30
 77a:	409a      	lsls	r2, r3
 77c:	0013      	movs	r3, r2
 77e:	22c0      	movs	r2, #192	; 0xc0
 780:	0052      	lsls	r2, r2, #1
 782:	490c      	ldr	r1, [pc, #48]	; (7b4 <_timer_init+0xdc>)
 784:	508b      	str	r3, [r1, r2]
	NVIC_EnableIRQ((IRQn_Type)cfg->irq);
 786:	2304      	movs	r3, #4
 788:	56eb      	ldrsb	r3, [r5, r3]
  if ((int32_t)(IRQn) >= 0)
 78a:	2b00      	cmp	r3, #0
 78c:	db0b      	blt.n	7a6 <_timer_init+0xce>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 78e:	221f      	movs	r2, #31
 790:	4013      	ands	r3, r2
 792:	3a1e      	subs	r2, #30
 794:	409a      	lsls	r2, r3
 796:	0013      	movs	r3, r2
 798:	4a06      	ldr	r2, [pc, #24]	; (7b4 <_timer_init+0xdc>)
 79a:	6013      	str	r3, [r2, #0]
	return ERR_NONE;
 79c:	2000      	movs	r0, #0
}
 79e:	bd70      	pop	{r4, r5, r6, pc}
		return ERR_NOT_FOUND;
 7a0:	200a      	movs	r0, #10
 7a2:	4240      	negs	r0, r0
 7a4:	e7fb      	b.n	79e <_timer_init+0xc6>
	return ERR_NONE;
 7a6:	2000      	movs	r0, #0
 7a8:	e7f9      	b.n	79e <_timer_init+0xc6>
 7aa:	46c0      	nop			; (mov r8, r8)
 7ac:	000006ad 	.word	0x000006ad
 7b0:	0000067d 	.word	0x0000067d
 7b4:	e000e100 	.word	0xe000e100

000007b8 <_timer_start>:
	hri_tcc_set_CTRLA_ENABLE_bit(device->hw);
 7b8:	68c2      	ldr	r2, [r0, #12]
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_ENABLE;
 7ba:	6813      	ldr	r3, [r2, #0]
 7bc:	2102      	movs	r1, #2
 7be:	430b      	orrs	r3, r1
 7c0:	6013      	str	r3, [r2, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
 7c2:	6893      	ldr	r3, [r2, #8]
 7c4:	079b      	lsls	r3, r3, #30
 7c6:	d1fc      	bne.n	7c2 <_timer_start+0xa>
}
 7c8:	4770      	bx	lr

000007ca <_timer_is_started>:
	return hri_tcc_get_CTRLA_ENABLE_bit(device->hw);
 7ca:	68c2      	ldr	r2, [r0, #12]
 7cc:	6893      	ldr	r3, [r2, #8]
 7ce:	079b      	lsls	r3, r3, #30
 7d0:	d1fc      	bne.n	7cc <_timer_is_started+0x2>
	tmp = ((Tcc *)hw)->CTRLA.reg;
 7d2:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TCC_CTRLA_ENABLE) >> TCC_CTRLA_ENABLE_Pos;
 7d4:	085b      	lsrs	r3, r3, #1
	return (bool)tmp;
 7d6:	2001      	movs	r0, #1
 7d8:	4018      	ands	r0, r3
}
 7da:	4770      	bx	lr

000007dc <_tcc_get_timer>:
}
 7dc:	2000      	movs	r0, #0
 7de:	4770      	bx	lr

000007e0 <_timer_set_irq>:
{
 7e0:	b510      	push	{r4, lr}
	void *const     hw  = device->hw;
 7e2:	68c0      	ldr	r0, [r0, #12]
	struct tcc_cfg *cfg = _get_tcc_cfg(hw);
 7e4:	4b03      	ldr	r3, [pc, #12]	; (7f4 <_timer_set_irq+0x14>)
 7e6:	4798      	blx	r3
	if (cfg != NULL) {
 7e8:	2800      	cmp	r0, #0
 7ea:	d002      	beq.n	7f2 <_timer_set_irq+0x12>
		_irq_set((IRQn_Type)cfg->irq);
 7ec:	7900      	ldrb	r0, [r0, #4]
 7ee:	4b02      	ldr	r3, [pc, #8]	; (7f8 <_timer_set_irq+0x18>)
 7f0:	4798      	blx	r3
}
 7f2:	bd10      	pop	{r4, pc}
 7f4:	000006ad 	.word	0x000006ad
 7f8:	00000505 	.word	0x00000505

000007fc <TCC0_Handler>:
{
 7fc:	b510      	push	{r4, lr}
	tcc_interrupt_handler(_tcc0_dev);
 7fe:	4b02      	ldr	r3, [pc, #8]	; (808 <TCC0_Handler+0xc>)
 800:	6818      	ldr	r0, [r3, #0]
 802:	4b02      	ldr	r3, [pc, #8]	; (80c <TCC0_Handler+0x10>)
 804:	4798      	blx	r3
}
 806:	bd10      	pop	{r4, pc}
 808:	20000048 	.word	0x20000048
 80c:	00000695 	.word	0x00000695

00000810 <cbf>:
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = mask;
 810:	2280      	movs	r2, #128	; 0x80
 812:	0312      	lsls	r2, r2, #12
 814:	23c0      	movs	r3, #192	; 0xc0
 816:	05db      	lsls	r3, r3, #23
 818:	61da      	str	r2, [r3, #28]
struct timer_task task;

static void cbf ( const struct timer_task *const timer_task )
{
	gpio_toggle_pin_level( LC1_SCK );
}
 81a:	4770      	bx	lr

0000081c <main>:



int main(void)
{
 81c:	b570      	push	{r4, r5, r6, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
 81e:	4b0d      	ldr	r3, [pc, #52]	; (854 <main+0x38>)
 820:	4798      	blx	r3
 822:	24c0      	movs	r4, #192	; 0xc0
 824:	05e4      	lsls	r4, r4, #23
 826:	2580      	movs	r5, #128	; 0x80
 828:	032d      	lsls	r5, r5, #12
 82a:	61e5      	str	r5, [r4, #28]
	
	gpio_toggle_pin_level( LC1_SCK );
	delay_us(1000);
 82c:	20fa      	movs	r0, #250	; 0xfa
 82e:	0080      	lsls	r0, r0, #2
 830:	4b09      	ldr	r3, [pc, #36]	; (858 <main+0x3c>)
 832:	4798      	blx	r3
 834:	61e5      	str	r5, [r4, #28]
	gpio_toggle_pin_level( LC1_SCK );
	
	task.interval	= 1;
 836:	4909      	ldr	r1, [pc, #36]	; (85c <main+0x40>)
 838:	2301      	movs	r3, #1
 83a:	608b      	str	r3, [r1, #8]
	task.cb			= cbf;
 83c:	4a08      	ldr	r2, [pc, #32]	; (860 <main+0x44>)
 83e:	60ca      	str	r2, [r1, #12]
	task.mode		= TIMER_TASK_REPEAT;
 840:	740b      	strb	r3, [r1, #16]
	
	timer_add_task( &TIMER_0, &task );
 842:	4c08      	ldr	r4, [pc, #32]	; (864 <main+0x48>)
 844:	0020      	movs	r0, r4
 846:	4b08      	ldr	r3, [pc, #32]	; (868 <main+0x4c>)
 848:	4798      	blx	r3
	
	timer_start( &TIMER_0 );
 84a:	0020      	movs	r0, r4
 84c:	4b07      	ldr	r3, [pc, #28]	; (86c <main+0x50>)
 84e:	4798      	blx	r3
 850:	e7fe      	b.n	850 <main+0x34>
 852:	46c0      	nop			; (mov r8, r8)
 854:	00000115 	.word	0x00000115
 858:	00000291 	.word	0x00000291
 85c:	20000068 	.word	0x20000068
 860:	00000811 	.word	0x00000811
 864:	2000004c 	.word	0x2000004c
 868:	000003ed 	.word	0x000003ed
 86c:	000003b1 	.word	0x000003b1

00000870 <__udivsi3>:
 870:	2200      	movs	r2, #0
 872:	0843      	lsrs	r3, r0, #1
 874:	428b      	cmp	r3, r1
 876:	d374      	bcc.n	962 <__udivsi3+0xf2>
 878:	0903      	lsrs	r3, r0, #4
 87a:	428b      	cmp	r3, r1
 87c:	d35f      	bcc.n	93e <__udivsi3+0xce>
 87e:	0a03      	lsrs	r3, r0, #8
 880:	428b      	cmp	r3, r1
 882:	d344      	bcc.n	90e <__udivsi3+0x9e>
 884:	0b03      	lsrs	r3, r0, #12
 886:	428b      	cmp	r3, r1
 888:	d328      	bcc.n	8dc <__udivsi3+0x6c>
 88a:	0c03      	lsrs	r3, r0, #16
 88c:	428b      	cmp	r3, r1
 88e:	d30d      	bcc.n	8ac <__udivsi3+0x3c>
 890:	22ff      	movs	r2, #255	; 0xff
 892:	0209      	lsls	r1, r1, #8
 894:	ba12      	rev	r2, r2
 896:	0c03      	lsrs	r3, r0, #16
 898:	428b      	cmp	r3, r1
 89a:	d302      	bcc.n	8a2 <__udivsi3+0x32>
 89c:	1212      	asrs	r2, r2, #8
 89e:	0209      	lsls	r1, r1, #8
 8a0:	d065      	beq.n	96e <__udivsi3+0xfe>
 8a2:	0b03      	lsrs	r3, r0, #12
 8a4:	428b      	cmp	r3, r1
 8a6:	d319      	bcc.n	8dc <__udivsi3+0x6c>
 8a8:	e000      	b.n	8ac <__udivsi3+0x3c>
 8aa:	0a09      	lsrs	r1, r1, #8
 8ac:	0bc3      	lsrs	r3, r0, #15
 8ae:	428b      	cmp	r3, r1
 8b0:	d301      	bcc.n	8b6 <__udivsi3+0x46>
 8b2:	03cb      	lsls	r3, r1, #15
 8b4:	1ac0      	subs	r0, r0, r3
 8b6:	4152      	adcs	r2, r2
 8b8:	0b83      	lsrs	r3, r0, #14
 8ba:	428b      	cmp	r3, r1
 8bc:	d301      	bcc.n	8c2 <__udivsi3+0x52>
 8be:	038b      	lsls	r3, r1, #14
 8c0:	1ac0      	subs	r0, r0, r3
 8c2:	4152      	adcs	r2, r2
 8c4:	0b43      	lsrs	r3, r0, #13
 8c6:	428b      	cmp	r3, r1
 8c8:	d301      	bcc.n	8ce <__udivsi3+0x5e>
 8ca:	034b      	lsls	r3, r1, #13
 8cc:	1ac0      	subs	r0, r0, r3
 8ce:	4152      	adcs	r2, r2
 8d0:	0b03      	lsrs	r3, r0, #12
 8d2:	428b      	cmp	r3, r1
 8d4:	d301      	bcc.n	8da <__udivsi3+0x6a>
 8d6:	030b      	lsls	r3, r1, #12
 8d8:	1ac0      	subs	r0, r0, r3
 8da:	4152      	adcs	r2, r2
 8dc:	0ac3      	lsrs	r3, r0, #11
 8de:	428b      	cmp	r3, r1
 8e0:	d301      	bcc.n	8e6 <__udivsi3+0x76>
 8e2:	02cb      	lsls	r3, r1, #11
 8e4:	1ac0      	subs	r0, r0, r3
 8e6:	4152      	adcs	r2, r2
 8e8:	0a83      	lsrs	r3, r0, #10
 8ea:	428b      	cmp	r3, r1
 8ec:	d301      	bcc.n	8f2 <__udivsi3+0x82>
 8ee:	028b      	lsls	r3, r1, #10
 8f0:	1ac0      	subs	r0, r0, r3
 8f2:	4152      	adcs	r2, r2
 8f4:	0a43      	lsrs	r3, r0, #9
 8f6:	428b      	cmp	r3, r1
 8f8:	d301      	bcc.n	8fe <__udivsi3+0x8e>
 8fa:	024b      	lsls	r3, r1, #9
 8fc:	1ac0      	subs	r0, r0, r3
 8fe:	4152      	adcs	r2, r2
 900:	0a03      	lsrs	r3, r0, #8
 902:	428b      	cmp	r3, r1
 904:	d301      	bcc.n	90a <__udivsi3+0x9a>
 906:	020b      	lsls	r3, r1, #8
 908:	1ac0      	subs	r0, r0, r3
 90a:	4152      	adcs	r2, r2
 90c:	d2cd      	bcs.n	8aa <__udivsi3+0x3a>
 90e:	09c3      	lsrs	r3, r0, #7
 910:	428b      	cmp	r3, r1
 912:	d301      	bcc.n	918 <__udivsi3+0xa8>
 914:	01cb      	lsls	r3, r1, #7
 916:	1ac0      	subs	r0, r0, r3
 918:	4152      	adcs	r2, r2
 91a:	0983      	lsrs	r3, r0, #6
 91c:	428b      	cmp	r3, r1
 91e:	d301      	bcc.n	924 <__udivsi3+0xb4>
 920:	018b      	lsls	r3, r1, #6
 922:	1ac0      	subs	r0, r0, r3
 924:	4152      	adcs	r2, r2
 926:	0943      	lsrs	r3, r0, #5
 928:	428b      	cmp	r3, r1
 92a:	d301      	bcc.n	930 <__udivsi3+0xc0>
 92c:	014b      	lsls	r3, r1, #5
 92e:	1ac0      	subs	r0, r0, r3
 930:	4152      	adcs	r2, r2
 932:	0903      	lsrs	r3, r0, #4
 934:	428b      	cmp	r3, r1
 936:	d301      	bcc.n	93c <__udivsi3+0xcc>
 938:	010b      	lsls	r3, r1, #4
 93a:	1ac0      	subs	r0, r0, r3
 93c:	4152      	adcs	r2, r2
 93e:	08c3      	lsrs	r3, r0, #3
 940:	428b      	cmp	r3, r1
 942:	d301      	bcc.n	948 <__udivsi3+0xd8>
 944:	00cb      	lsls	r3, r1, #3
 946:	1ac0      	subs	r0, r0, r3
 948:	4152      	adcs	r2, r2
 94a:	0883      	lsrs	r3, r0, #2
 94c:	428b      	cmp	r3, r1
 94e:	d301      	bcc.n	954 <__udivsi3+0xe4>
 950:	008b      	lsls	r3, r1, #2
 952:	1ac0      	subs	r0, r0, r3
 954:	4152      	adcs	r2, r2
 956:	0843      	lsrs	r3, r0, #1
 958:	428b      	cmp	r3, r1
 95a:	d301      	bcc.n	960 <__udivsi3+0xf0>
 95c:	004b      	lsls	r3, r1, #1
 95e:	1ac0      	subs	r0, r0, r3
 960:	4152      	adcs	r2, r2
 962:	1a41      	subs	r1, r0, r1
 964:	d200      	bcs.n	968 <__udivsi3+0xf8>
 966:	4601      	mov	r1, r0
 968:	4152      	adcs	r2, r2
 96a:	4610      	mov	r0, r2
 96c:	4770      	bx	lr
 96e:	e7ff      	b.n	970 <__udivsi3+0x100>
 970:	b501      	push	{r0, lr}
 972:	2000      	movs	r0, #0
 974:	f000 f806 	bl	984 <__aeabi_idiv0>
 978:	bd02      	pop	{r1, pc}
 97a:	46c0      	nop			; (mov r8, r8)

0000097c <__aeabi_uidivmod>:
 97c:	2900      	cmp	r1, #0
 97e:	d0f7      	beq.n	970 <__udivsi3+0x100>
 980:	e776      	b.n	870 <__udivsi3>
 982:	4770      	bx	lr

00000984 <__aeabi_idiv0>:
 984:	4770      	bx	lr
 986:	46c0      	nop			; (mov r8, r8)

00000988 <__libc_init_array>:
 988:	b570      	push	{r4, r5, r6, lr}
 98a:	2600      	movs	r6, #0
 98c:	4d0c      	ldr	r5, [pc, #48]	; (9c0 <__libc_init_array+0x38>)
 98e:	4c0d      	ldr	r4, [pc, #52]	; (9c4 <__libc_init_array+0x3c>)
 990:	1b64      	subs	r4, r4, r5
 992:	10a4      	asrs	r4, r4, #2
 994:	42a6      	cmp	r6, r4
 996:	d109      	bne.n	9ac <__libc_init_array+0x24>
 998:	2600      	movs	r6, #0
 99a:	f000 f835 	bl	a08 <_init>
 99e:	4d0a      	ldr	r5, [pc, #40]	; (9c8 <__libc_init_array+0x40>)
 9a0:	4c0a      	ldr	r4, [pc, #40]	; (9cc <__libc_init_array+0x44>)
 9a2:	1b64      	subs	r4, r4, r5
 9a4:	10a4      	asrs	r4, r4, #2
 9a6:	42a6      	cmp	r6, r4
 9a8:	d105      	bne.n	9b6 <__libc_init_array+0x2e>
 9aa:	bd70      	pop	{r4, r5, r6, pc}
 9ac:	00b3      	lsls	r3, r6, #2
 9ae:	58eb      	ldr	r3, [r5, r3]
 9b0:	4798      	blx	r3
 9b2:	3601      	adds	r6, #1
 9b4:	e7ee      	b.n	994 <__libc_init_array+0xc>
 9b6:	00b3      	lsls	r3, r6, #2
 9b8:	58eb      	ldr	r3, [r5, r3]
 9ba:	4798      	blx	r3
 9bc:	3601      	adds	r6, #1
 9be:	e7f2      	b.n	9a6 <__libc_init_array+0x1e>
 9c0:	00000a14 	.word	0x00000a14
 9c4:	00000a14 	.word	0x00000a14
 9c8:	00000a14 	.word	0x00000a14
 9cc:	00000a18 	.word	0x00000a18
 9d0:	682f2e2e 	.word	0x682f2e2e
 9d4:	732f6c61 	.word	0x732f6c61
 9d8:	682f6372 	.word	0x682f6372
 9dc:	745f6c61 	.word	0x745f6c61
 9e0:	72656d69 	.word	0x72656d69
 9e4:	0000632e 	.word	0x0000632e
 9e8:	682f2e2e 	.word	0x682f2e2e
 9ec:	752f6c61 	.word	0x752f6c61
 9f0:	736c6974 	.word	0x736c6974
 9f4:	6372732f 	.word	0x6372732f
 9f8:	6974752f 	.word	0x6974752f
 9fc:	6c5f736c 	.word	0x6c5f736c
 a00:	2e747369 	.word	0x2e747369
 a04:	00000063 	.word	0x00000063

00000a08 <_init>:
 a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 a0a:	46c0      	nop			; (mov r8, r8)
 a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 a0e:	bc08      	pop	{r3}
 a10:	469e      	mov	lr, r3
 a12:	4770      	bx	lr

00000a14 <__init_array_start>:
 a14:	000000dd 	.word	0x000000dd

00000a18 <_fini>:
 a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 a1a:	46c0      	nop			; (mov r8, r8)
 a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 a1e:	bc08      	pop	{r3}
 a20:	469e      	mov	lr, r3
 a22:	4770      	bx	lr

00000a24 <__fini_array_start>:
 a24:	000000b5 	.word	0x000000b5
