
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2542.379 ; gain = 0.000 ; free physical = 108764 ; free virtual = 117528
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: vio_0 UUID: 3e848536-4072-5514-988e-f94a9a327d34 
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/constrs_1/new/constr.xdc]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1761-2' part. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/constrs_1/new/constr.xdc:1]
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.906 ; gain = 0.000 ; free physical = 108683 ; free virtual = 117451
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2703.906 ; gain = 661.590 ; free physical = 108683 ; free virtual = 117451
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2802.691 ; gain = 90.781 ; free physical = 108654 ; free virtual = 117429

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b547495a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3361.371 ; gain = 558.680 ; free physical = 108211 ; free virtual = 116972

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 651b6642007e22d1.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3656.137 ; gain = 0.000 ; free physical = 107885 ; free virtual = 116649
Phase 1 Generate And Synthesize Debug Cores | Checksum: d707ecd1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3656.137 ; gain = 19.844 ; free physical = 107885 ; free virtual = 116649

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 19481e2db

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3656.137 ; gain = 19.844 ; free physical = 107885 ; free virtual = 116648
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 19481e2db

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3656.137 ; gain = 19.844 ; free physical = 107885 ; free virtual = 116648
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1a9308dee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3656.137 ; gain = 19.844 ; free physical = 107885 ; free virtual = 116648
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Sweep, 1034 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1a9308dee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3688.152 ; gain = 51.859 ; free physical = 107885 ; free virtual = 116648
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1a9308dee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3688.152 ; gain = 51.859 ; free physical = 107884 ; free virtual = 116648
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a9308dee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3688.152 ; gain = 51.859 ; free physical = 107884 ; free virtual = 116647
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               8  |                                             79  |
|  Constant propagation         |               0  |               0  |                                             79  |
|  Sweep                        |               0  |               2  |                                           1034  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             87  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.152 ; gain = 0.000 ; free physical = 107884 ; free virtual = 116648
Ending Logic Optimization Task | Checksum: 21daab428

Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3688.152 ; gain = 51.859 ; free physical = 107884 ; free virtual = 116648

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21daab428

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.152 ; gain = 0.000 ; free physical = 107880 ; free virtual = 116644

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21daab428

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3688.152 ; gain = 0.000 ; free physical = 107880 ; free virtual = 116644

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3688.152 ; gain = 0.000 ; free physical = 107880 ; free virtual = 116644
Ending Netlist Obfuscation Task | Checksum: 21daab428

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3688.152 ; gain = 0.000 ; free physical = 107880 ; free virtual = 116644
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 3688.152 ; gain = 984.246 ; free physical = 107880 ; free virtual = 116644
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3736.176 ; gain = 40.020 ; free physical = 107872 ; free virtual = 116637
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107874 ; free virtual = 116636
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11f10d615

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107874 ; free virtual = 116636
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107874 ; free virtual = 116636

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fdb85dfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107820 ; free virtual = 116598

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19cb9f4ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107824 ; free virtual = 116599

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19cb9f4ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107824 ; free virtual = 116599
Phase 1 Placer Initialization | Checksum: 19cb9f4ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107824 ; free virtual = 116599

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b45f0233

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107776 ; free virtual = 116551

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a924cf4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107781 ; free virtual = 116555

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a924cf4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3760.188 ; gain = 0.000 ; free physical = 107781 ; free virtual = 116555

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13d5af9d4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3782.453 ; gain = 22.266 ; free physical = 107665 ; free virtual = 116438

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 97 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 0 LUT, combined 45 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3782.453 ; gain = 0.000 ; free physical = 107665 ; free virtual = 116438

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             45  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             45  |                    45  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d99d4357

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107663 ; free virtual = 116437
Phase 2.4 Global Placement Core | Checksum: 1d969ed08

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107660 ; free virtual = 116433
Phase 2 Global Placement | Checksum: 1d969ed08

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107660 ; free virtual = 116433

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11240c710

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107659 ; free virtual = 116432

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1952d830a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107655 ; free virtual = 116428

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14c128a46

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107651 ; free virtual = 116425

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12af8d8a8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107652 ; free virtual = 116425

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 205bd2d00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107638 ; free virtual = 116411

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1af6d7390

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107638 ; free virtual = 116411

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ce47b9f2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107638 ; free virtual = 116411
Phase 3 Detail Placement | Checksum: 1ce47b9f2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3785.422 ; gain = 25.234 ; free physical = 107638 ; free virtual = 116411

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 120933076

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.795 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c22faff3

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3831.297 ; gain = 0.000 ; free physical = 107668 ; free virtual = 116436
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16b8589d6

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3831.297 ; gain = 0.000 ; free physical = 107668 ; free virtual = 116436
Phase 4.1.1.1 BUFG Insertion | Checksum: 120933076

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107668 ; free virtual = 116436

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.795. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 7b49ad09

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107668 ; free virtual = 116436

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107668 ; free virtual = 116436
Phase 4.1 Post Commit Optimization | Checksum: 7b49ad09

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107668 ; free virtual = 116436

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7b49ad09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107677 ; free virtual = 116445

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 7b49ad09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107677 ; free virtual = 116445
Phase 4.3 Placer Reporting | Checksum: 7b49ad09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107677 ; free virtual = 116445

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3831.297 ; gain = 0.000 ; free physical = 107677 ; free virtual = 116445

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107677 ; free virtual = 116445
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7192a2cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107677 ; free virtual = 116445
Ending Placer Task | Checksum: 6334a186

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107677 ; free virtual = 116445
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3831.297 ; gain = 71.109 ; free physical = 107796 ; free virtual = 116564
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3847.305 ; gain = 8.004 ; free physical = 107788 ; free virtual = 116560
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3855.309 ; gain = 0.000 ; free physical = 107747 ; free virtual = 116516
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3855.309 ; gain = 0.000 ; free physical = 107794 ; free virtual = 116569
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3855.309 ; gain = 0.000 ; free physical = 107741 ; free virtual = 116525
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3855.309 ; gain = 0.000 ; free physical = 107715 ; free virtual = 116511
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5cfd5e96 ConstDB: 0 ShapeSum: 63742f0 RouteDB: 0
Post Restoration Checksum: NetGraph: 1a4b1c5 NumContArr: b399597e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b53e0b43

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 4125.270 ; gain = 261.957 ; free physical = 107098 ; free virtual = 115910

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b53e0b43

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 4172.348 ; gain = 309.035 ; free physical = 107042 ; free virtual = 115854

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b53e0b43

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 4172.348 ; gain = 309.035 ; free physical = 107042 ; free virtual = 115854
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22db6e5eb

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 4246.105 ; gain = 382.793 ; free physical = 107021 ; free virtual = 115833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.823  | TNS=0.000  | WHS=-0.223 | THS=-126.482|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2bcd203a4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 4246.105 ; gain = 382.793 ; free physical = 107016 ; free virtual = 115828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.823  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 23acdf7ad

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 4246.105 ; gain = 382.793 ; free physical = 107014 ; free virtual = 115826

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1785
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1785
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2da06410d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 107008 ; free virtual = 115820

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2da06410d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 107008 ; free virtual = 115820
Phase 3 Initial Routing | Checksum: 16b56c6e2

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106998 ; free virtual = 115810

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.049  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b5c54a25

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106998 ; free virtual = 115810
Phase 4 Rip-up And Reroute | Checksum: 1b5c54a25

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106998 ; free virtual = 115810

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b5c54a25

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106998 ; free virtual = 115810

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5c54a25

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106998 ; free virtual = 115810
Phase 5 Delay and Skew Optimization | Checksum: 1b5c54a25

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106998 ; free virtual = 115810

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aef58814

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106996 ; free virtual = 115808
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.139  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1aef58814

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106996 ; free virtual = 115808
Phase 6 Post Hold Fix | Checksum: 1aef58814

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106996 ; free virtual = 115808

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0309971 %
  Global Horizontal Routing Utilization  = 0.037014 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aef58814

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106993 ; free virtual = 115805

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aef58814

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 4259.887 ; gain = 396.574 ; free physical = 106992 ; free virtual = 115804

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b27e4038

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 4275.895 ; gain = 412.582 ; free physical = 106992 ; free virtual = 115804

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.139  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b27e4038

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 4275.895 ; gain = 412.582 ; free physical = 106992 ; free virtual = 115804
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 4275.895 ; gain = 412.582 ; free physical = 107075 ; free virtual = 115887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 4275.895 ; gain = 420.586 ; free physical = 107075 ; free virtual = 115887
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4275.895 ; gain = 0.000 ; free physical = 107075 ; free virtual = 115891
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 15:02:22 2023...
