[PE Spatial Array]
nPEs = [14, 28, 42, 56, 70, 84, 98, 112, 126, 140, 154, 168, 182, 196, 210, 224, 238, 252, 266, 280, 294, 308, 322, 336]

[MAC]
meshX = [2, 7, 14]

[IFMap]
class = ["regfile", "smartbuffer_SRAM", "smartbuffer_RF", "SRAM"]
memory_depth = [2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536]
block-size = [1, 2, 4]
read_bandwidth = [2, 4, 8, 16]
write_bandwidth = [2, 4, 8, 16]

[PSum]
class = ["regfile", "smartbuffer_SRAM", "smartbuffer_RF", "SRAM"]
memory_depth = [2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536]
block-size = [1, 2, 4]
read_bandwidth = [2, 4, 8, 16]
write_bandwidth = [2, 4, 8, 16]

[Weights]
class = ["regfile", "smartbuffer_SRAM", "smartbuffer_RF", "SRAM"]
memory_depth = [2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536]
block-size = [1, 2, 4]
read_bandwidth = [2, 4, 8, 16]
write_bandwidth = [2, 4, 8, 16]

[DB]
class = ["regfile", "smartbuffer_SRAM", "smartbuffer_RF", "SRAM"]
memory_depth = [2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536]
block-size = [1, 2, 4]

[SGB]
class = ["regfile", "smartbuffer_SRAM", "smartbuffer_RF", "SRAM"]
memory_depth = [1024, 2048, 4096, 8192, 16384, 32768, 65536]
n_banks = [16, 32, 64, 128]
block-size = [1, 2, 4]
read_bandwidth = [2, 4, 8, 16]
write_bandwidth = [2, 4, 8, 16]

[BaseDir]
BASE_DIR = /n/janapa_reddi_lab/Lab/susobhan/arch-gym/sims/Timeloop/