-sverilog  -Xmonet  -skip_translate_body ../design/rtl1cg_bad.v  +define+SYNTHESIS -q  -error=noMPD   -timescale=1ns/1ns -XVSILangChk=/home/ecelrc/students/jkhare/verif_labs/lab4/run/vcst_rtdb/.internal/design/.read_log/readlog_0.log 