`timescale 1ns/1ps

module counter_(
    input  logic clk, reset,enable
  output logic [3:0] count
);
  
  always_ff@(posedge clk or posedge reset)begin
    if(reset)
      count <= 4'b0;
    else(enable) 
    count <= count + 1;
  end 
  
endmodule 

    
