<html><body><samp><pre>
<!@TC:1653061930>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: UNKNOWN

# Fri May 20 10:52:10 2022

#Implementation: key0


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: UNKNOWN

Implementation : key0
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1653061932> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: UNKNOWN

Implementation : key0
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1653061932> | Running in 64-bit mode 
@N: : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key02.vhdl:7:7:7:12:@N::@XP_MSG">key02.vhdl(7)</a><!@TM:1653061932> | Top entity is set to key02.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key02.vhdl:7:7:7:12:@N:CD630:@XP_MSG">key02.vhdl(7)</a><!@TM:1653061932> | Synthesizing work.key02.key2.
<font color=#A52A2A>@W:<a href="@W:CD277:@XP_HELP">CD277</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\packagekey0200.vhdl:30:2:30:10:@W:CD277:@XP_MSG">packagekey0200.vhdl(30)</a><!@TM:1653061932> | Port direction mismatch between component and entity</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder7seg00.vhdl:6:7:6:18:@N:CD630:@XP_MSG">coder7seg00.vhdl(6)</a><!@TM:1653061932> | Synthesizing work.coder7seg00.coder7seg0.
Post processing for work.coder7seg00.coder7seg0
Running optimization stage 1 on coder7seg00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\contring7seg00.vhdl:6:7:6:21:@N:CD630:@XP_MSG">contring7seg00.vhdl(6)</a><!@TM:1653061932> | Synthesizing work.contring7seg00.contring7seg0.
Post processing for work.contring7seg00.contring7seg0
Running optimization stage 1 on contring7seg00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\lect00.vhdl:7:7:7:13:@N:CD630:@XP_MSG">lect00.vhdl(7)</a><!@TM:1653061932> | Synthesizing work.lect00.lect0.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\lect00.vhdl:22:7:22:14:@W:CG296:@XP_MSG">lect00.vhdl(22)</a><!@TM:1653061932> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\lect00.vhdl:25:7:25:18:@W:CG290:@XP_MSG">lect00.vhdl(25)</a><!@TM:1653061932> | Referenced variable scountrollc is not in sensitivity list.</font>
Post processing for work.lect00.lect0
Running optimization stage 1 on lect00 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\lect00.vhdl:25:2:25:6:@W:CL113:@XP_MSG">lect00.vhdl(25)</a><!@TM:1653061932> | Feedback mux created for signal out32lc[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder00.vhdl:9:7:9:14:@N:CD630:@XP_MSG">coder00.vhdl(9)</a><!@TM:1653061932> | Synthesizing work.coder00.coder0.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder00.vhdl:22:9:22:16:@W:CG296:@XP_MSG">coder00.vhdl(22)</a><!@TM:1653061932> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder00.vhdl:29:7:29:10:@W:CG290:@XP_MSG">coder00.vhdl(29)</a><!@TM:1653061932> | Referenced variable enc is not in sensitivity list.</font>
Post processing for work.coder00.coder0
Running optimization stage 1 on coder00 .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder00.vhdl:29:2:29:6:@A:CL282:@XP_MSG">coder00.vhdl(29)</a><!@TM:1653061932> | Feedback mux created for signal var4. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder00.vhdl:29:2:29:6:@A:CL282:@XP_MSG">coder00.vhdl(29)</a><!@TM:1653061932> | Feedback mux created for signal var3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder00.vhdl:29:2:29:6:@A:CL282:@XP_MSG">coder00.vhdl(29)</a><!@TM:1653061932> | Feedback mux created for signal var2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder00.vhdl:29:2:29:6:@A:CL282:@XP_MSG">coder00.vhdl(29)</a><!@TM:1653061932> | Feedback mux created for signal var1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder00.vhdl:29:2:29:6:@A:CL282:@XP_MSG">coder00.vhdl(29)</a><!@TM:1653061932> | Feedback mux created for signal var0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\contring00.vhdl:6:7:6:17:@N:CD630:@XP_MSG">contring00.vhdl(6)</a><!@TM:1653061932> | Synthesizing work.contring00.contring0.
Post processing for work.contring00.contring0
Running optimization stage 1 on contring00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\osc00.vhdl:7:7:7:12:@N:CD630:@XP_MSG">osc00.vhdl(7)</a><!@TM:1653061932> | Synthesizing work.osc00.osc0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:8:7:8:12:@N:CD630:@XP_MSG">div00.vhdl(8)</a><!@TM:1653061932> | Synthesizing work.div00.div0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:29:6:29:12:@N:CD364:@XP_MSG">div00.vhdl(29)</a><!@TM:1653061932> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:37:6:37:12:@N:CD364:@XP_MSG">div00.vhdl(37)</a><!@TM:1653061932> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:45:6:45:12:@N:CD364:@XP_MSG">div00.vhdl(45)</a><!@TM:1653061932> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:53:6:53:12:@N:CD364:@XP_MSG">div00.vhdl(53)</a><!@TM:1653061932> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:61:6:61:12:@N:CD364:@XP_MSG">div00.vhdl(61)</a><!@TM:1653061932> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:69:6:69:12:@N:CD364:@XP_MSG">div00.vhdl(69)</a><!@TM:1653061932> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:77:6:77:12:@N:CD364:@XP_MSG">div00.vhdl(77)</a><!@TM:1653061932> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\div00.vhdl:85:6:85:12:@N:CD364:@XP_MSG">div00.vhdl(85)</a><!@TM:1653061932> | Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\oscint00.vhdl:6:7:6:15:@N:CD630:@XP_MSG">oscint00.vhdl(6)</a><!@TM:1653061932> | Synthesizing work.oscint00.oscint0.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\00-osc00-vhdl\oscint00.vhdl:24:0:24:8:@W:CD326:@XP_MSG">oscint00.vhdl(24)</a><!@TM:1653061932> | Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1653061932> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.key02.key2
Running optimization stage 1 on key02 .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on contring00 .......
Running optimization stage 2 on coder00 .......
Running optimization stage 2 on lect00 .......
Running optimization stage 2 on contring7seg00 .......
Running optimization stage 2 on coder7seg00 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\coder7seg00.vhdl:9:2:9:9:@W:CL246:@XP_MSG">coder7seg00.vhdl(9)</a><!@TM:1653061932> | Input port bits 31 to 16 of in32cr7(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on key02 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 99MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 20 10:52:12 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: UNKNOWN

Implementation : key0
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1653061932> | Running in 64-bit mode 
File C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 20 10:52:12 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\synwork\key02_key0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri May 20 10:52:12 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653061930>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: UNKNOWN

Implementation : key0
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1653061934> | Running in 64-bit mode 
File C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\synwork\key02_key0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 20 10:52:14 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653061930>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653061930>
# Fri May 20 10:52:14 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: UNKNOWN

Implementation : key0
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1653061936> | No constraint file specified. 
@L: C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\key02_key0_scck.rpt 
See clock summary report "C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\key02_key0_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1653061936> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1653061936> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1653061936> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1653061936> | Applying initial value "0" on instance var1. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1653061936> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1653061936> | Applying initial value "0" on instance var2. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1653061936> | Applying initial value "0" on instance var3. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1653061936> | Applying initial value "0" on instance var4. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1653061936> | Applying initial value "0" on instance var0. 

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1653061936> | Applying syn_allowed_resources blockrams=26 on top level netlist key02  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_0     22   
1 .         div00|outdiv_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0     50   
==========================================================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                           Clock Pin              Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                              Seq Example            Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     22        K0200.D00.OSCInst0.OSC(OSCH)     K0200.D01.outdiv.C     -                 -            
div00|outdiv_derived_clock          50        K0200.D01.outdiv.Q[0](dffe)      K0204.outr7[3:0].C     -                 -            
=====================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\00-osc00-vhdl\div00.vhdl:21:2:21:4:@W:MT529:@XP_MSG">div00.vhdl(21)</a><!@TM:1653061936> | Found inferred clock oscint00|osc_int_inferred_clock which controls 22 sequential elements including K0200.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 instances converted, 50 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance     
---------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\synwork\key02_key0_prem.srm@|S:K0200.D00.OSCInst0.OSC@|E:K0200.D01.sdiv[20:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       K0200.D00.OSCInst0.OSC     OSCH                   22         K0200.D01.sdiv[20:0]
===================================================================================================
================================================================ Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance      Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\synwork\key02_key0_prem.srm@|S:K0200.D01.outdiv.Q[0]@|E:K0204.outr7[3:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       K0200.D01.outdiv.Q[0]     dffe                   50                     K0204.outr7[3:0]     Derived clock on input (not legal for GCC)
=========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1653061936> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 91MB peak: 173MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 10:52:16 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653061930>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1653061930>
# Fri May 20 10:52:16 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: UNKNOWN

Implementation : key0
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1653061940> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1653061940> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1653061940> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:104:5:104:14:@W:FA239:@XP_MSG">coder7seg00.vhdl(104)</a><!@TM:1653061940> | ROM sout7seg3[6:0] (in view: work.coder7seg00(coder7seg0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:85:5:85:14:@W:FA239:@XP_MSG">coder7seg00.vhdl(85)</a><!@TM:1653061940> | ROM sout7seg2[6:0] (in view: work.coder7seg00(coder7seg0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:66:5:66:14:@W:FA239:@XP_MSG">coder7seg00.vhdl(66)</a><!@TM:1653061940> | ROM sout7seg1[6:0] (in view: work.coder7seg00(coder7seg0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:47:5:47:14:@W:FA239:@XP_MSG">coder7seg00.vhdl(47)</a><!@TM:1653061940> | ROM sout7seg0[6:0] (in view: work.coder7seg00(coder7seg0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:104:5:104:14:@W:FA239:@XP_MSG">coder7seg00.vhdl(104)</a><!@TM:1653061940> | ROM sout7seg3[6:0] (in view: work.coder7seg00(coder7seg0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:104:5:104:14:@N:MO106:@XP_MSG">coder7seg00.vhdl(104)</a><!@TM:1653061940> | Found ROM sout7seg3[6:0] (in view: work.coder7seg00(coder7seg0)) with 16 words by 7 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:85:5:85:14:@W:FA239:@XP_MSG">coder7seg00.vhdl(85)</a><!@TM:1653061940> | ROM sout7seg2[6:0] (in view: work.coder7seg00(coder7seg0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:85:5:85:14:@N:MO106:@XP_MSG">coder7seg00.vhdl(85)</a><!@TM:1653061940> | Found ROM sout7seg2[6:0] (in view: work.coder7seg00(coder7seg0)) with 16 words by 7 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:66:5:66:14:@W:FA239:@XP_MSG">coder7seg00.vhdl(66)</a><!@TM:1653061940> | ROM sout7seg1[6:0] (in view: work.coder7seg00(coder7seg0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:66:5:66:14:@N:MO106:@XP_MSG">coder7seg00.vhdl(66)</a><!@TM:1653061940> | Found ROM sout7seg1[6:0] (in view: work.coder7seg00(coder7seg0)) with 16 words by 7 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:47:5:47:14:@W:FA239:@XP_MSG">coder7seg00.vhdl(47)</a><!@TM:1653061940> | ROM sout7seg0[6:0] (in view: work.coder7seg00(coder7seg0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\coder7seg00.vhdl:47:5:47:14:@N:MO106:@XP_MSG">coder7seg00.vhdl(47)</a><!@TM:1653061940> | Found ROM sout7seg0[6:0] (in view: work.coder7seg00(coder7seg0)) with 16 words by 7 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\contring7seg00.vhdl:18:2:18:4:@W:BN132:@XP_MSG">contring7seg00.vhdl(18)</a><!@TM:1653061940> | Removing sequential instance K0204.outr7[3:0] because it is equivalent to instance K0201.outr[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\mau\documents\arqui\practicas\segundo parcial\02-key02\contring7seg00.vhdl:18:2:18:4:@A:BN291:@XP_MSG">contring7seg00.vhdl(18)</a><!@TM:1653061940> | Boundary register K0204.outr7[3:0] (in view: work.key02(key2)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 189MB peak: 189MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   468.35ns		 134 /        68

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 189MB peak: 190MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1653061940> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 190MB peak: 190MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 190MB)

Writing Analyst data base C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\synwork\key02_key0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 190MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1653061940> | Writing EDF file: C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\key02_key0.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1653061940> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 191MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 191MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1653061940> | Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net K0200.D00.sclk.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1653061940> | Found clock div00|outdiv_derived_clock with period 480.77ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri May 20 10:52:20 2022
#


Top view:               key02
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1653061940> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1653061940> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 466.579

                                    Requested     Estimated     Requested     Estimated                 Clock                                              Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type                                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock          2.1 MHz       368.3 MHz     480.769       2.715         956.108     derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0
oscint00|osc_int_inferred_clock     2.1 MHz       70.5 MHz      480.769       14.191        466.579     inferred                                           Inferred_clkgroup_0
==============================================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     466.579  |  No paths    -      |  No paths    -      |  No paths    -    
div00|outdiv_derived_clock       div00|outdiv_derived_clock       |  480.769     956.108  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: div00|outdiv_derived_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                                          Arrival            
Instance           Reference                      Type        Pin     Net            Time        Slack  
                   Clock                                                                                
--------------------------------------------------------------------------------------------------------
K0202.var1         div00|outdiv_derived_clock     FD1P3AX     Q       var1           0.972       956.108
K0202.var2         div00|outdiv_derived_clock     FD1P3AX     Q       var2           0.972       956.108
K0202.var3         div00|outdiv_derived_clock     FD1P3AX     Q       var3           0.972       956.108
K0202.var4         div00|outdiv_derived_clock     FD1P3AX     Q       var4           0.972       956.108
K0201.outr[3]      div00|outdiv_derived_clock     FD1S3IX     Q       outr0_c[3]     1.280       956.313
K0201.outr[1]      div00|outdiv_derived_clock     FD1S3IX     Q       outr0_c[1]     1.244       956.349
K0201.outr[0]      div00|outdiv_derived_clock     FD1S3JX     Q       outr0_c[0]     1.272       956.616
K0201.outr[2]      div00|outdiv_derived_clock     FD1S3IX     Q       outr0_c[2]     1.256       956.632
K0202.var0         div00|outdiv_derived_clock     FD1P3AX     Q       var0           1.148       957.125
K0202.outpushc     div00|outdiv_derived_clock     FD1P3DX     Q       spushlc        1.044       958.659
========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required            
Instance              Reference                      Type        Pin     Net                   Time         Slack  
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
K0202.var1            div00|outdiv_derived_clock     FD1P3AX     SP      un1_enc_inv_i_0       961.067      956.108
K0202.var2            div00|outdiv_derived_clock     FD1P3AX     SP      un1_enc_inv_2_i_0     961.067      956.108
K0202.var3            div00|outdiv_derived_clock     FD1P3AX     SP      un1_var0214_2_i_0     961.067      956.108
K0202.var4            div00|outdiv_derived_clock     FD1P3AX     SP      un1_var0215_2_i_0     961.067      956.108
K0202.outcoder[0]     div00|outdiv_derived_clock     FD1P3DX     SP      N_41_i                961.067      956.313
K0202.outcoder[1]     div00|outdiv_derived_clock     FD1P3DX     SP      N_41_i                961.067      956.313
K0202.outcoder[2]     div00|outdiv_derived_clock     FD1P3DX     SP      N_41_i                961.067      956.313
K0202.outcoder[3]     div00|outdiv_derived_clock     FD1P3DX     SP      N_41_i                961.067      956.313
K0202.var0            div00|outdiv_derived_clock     FD1P3AX     D       N_40_i                961.627      956.616
K0202.outpushc        div00|outdiv_derived_clock     FD1P3DX     SP      un1_var0216_i         961.067      957.977
===================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\key02_key0.srr:srsfC:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\key02_key0.srs:fp:36033:37458:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.067

    - Propagation time:                      4.959
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 956.108

    Number of logic level(s):                4
    Starting point:                          K0202.var1 / Q
    Ending point:                            K0202.var2 / SP
    The start point is clocked by            div00|outdiv_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            div00|outdiv_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|outdiv_derived_clock to c:div00|outdiv_derived_clock)

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
K0202.var1                     FD1P3AX      Q        Out     0.972     0.972 r     -         
var1                           Net          -        -       -         -           1         
K0202.var1_RNI2R3B             ORCALUT4     A        In      0.000     0.972 r     -         
K0202.var1_RNI2R3B             ORCALUT4     Z        Out     1.193     2.165 r     -         
var1_RNI2R3B                   Net          -        -       -         -           4         
K0202.un1_enc_inv_2_i_a3       ORCALUT4     C        In      0.000     2.165 r     -         
K0202.un1_enc_inv_2_i_a3       ORCALUT4     Z        Out     1.089     3.253 f     -         
N_86                           Net          -        -       -         -           2         
K0202.un1_enc_inv_2_i_0_tz     ORCALUT4     C        In      0.000     3.253 f     -         
K0202.un1_enc_inv_2_i_0_tz     ORCALUT4     Z        Out     1.089     4.342 f     -         
N_38_tz                        Net          -        -       -         -           2         
K0202.un1_enc_inv_2_i_0        ORCALUT4     A        In      0.000     4.342 f     -         
K0202.un1_enc_inv_2_i_0        ORCALUT4     Z        Out     0.617     4.959 f     -         
un1_enc_inv_2_i_0              Net          -        -       -         -           1         
K0202.var2                     FD1P3AX      SP       In      0.000     4.959 f     -         
=============================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: oscint00|osc_int_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                             Arrival            
Instance               Reference                           Type        Pin     Net          Time        Slack  
                       Clock                                                                                   
---------------------------------------------------------------------------------------------------------------
K0200.D01.sdiv[0]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       466.579
K0200.D01.sdiv[1]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       466.579
K0200.D01.sdiv[2]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       466.579
K0200.D01.sdiv[3]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       466.579
K0200.D01.sdiv[6]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]      1.044       466.579
K0200.D01.sdiv[7]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]      1.044       466.579
K0200.D01.sdiv[8]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]      1.108       467.563
K0200.D01.sdiv[9]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]      1.108       467.563
K0200.D01.sdiv[10]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[10]     1.108       467.563
K0200.D01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[11]     1.108       467.563
===============================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                       Starting                                                                Required            
Instance               Reference                           Type        Pin     Net             Time         Slack  
                       Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------
K0200.D01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[19]     480.664      466.579
K0200.D01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[20]     480.664      466.579
K0200.D01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[17]     480.664      466.721
K0200.D01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[18]     480.664      466.721
K0200.D01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[15]     480.664      466.864
K0200.D01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[16]     480.664      466.864
K0200.D01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[13]     480.664      467.007
K0200.D01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[14]     480.664      467.007
K0200.D01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[11]     480.664      467.150
K0200.D01.sdiv[12]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[12]     480.664      467.150
===================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\key02_key0.srr:srsfC:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-key02\key0\key02_key0.srs:fp:42566:48986:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      14.085
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     466.579

    Number of logic level(s):                19
    Starting point:                          K0200.D01.sdiv[0] / Q
    Ending point:                            K0200.D01.sdiv[20] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                         Pin      Pin               Arrival      No. of    
Name                                      Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------
K0200.D01.sdiv[0]                         FD1S3IX      Q        Out     1.044     1.044 r      -         
sdiv[0]                                   Net          -        -       -         -            2         
K0200.D01.pdiv\.sdiv15lto18_i_a2_15_4     ORCALUT4     A        In      0.000     1.044 r      -         
K0200.D01.pdiv\.sdiv15lto18_i_a2_15_4     ORCALUT4     Z        Out     1.017     2.061 f      -         
sdiv15lto18_i_a2_15_4                     Net          -        -       -         -            1         
K0200.D01.pdiv\.sdiv15lto18_i_a2_15       ORCALUT4     B        In      0.000     2.061 f      -         
K0200.D01.pdiv\.sdiv15lto18_i_a2_15       ORCALUT4     Z        Out     1.225     3.285 f      -         
N_24_8                                    Net          -        -       -         -            5         
K0200.D01.pdiv\.sdiv15lto18_i_a2_17       ORCALUT4     B        In      0.000     3.285 f      -         
K0200.D01.pdiv\.sdiv15lto18_i_a2_17       ORCALUT4     Z        Out     1.193     4.478 f      -         
N_3_18                                    Net          -        -       -         -            4         
K0200.D01.pdiv\.sdiv15lto19               ORCALUT4     A        In      0.000     4.478 f      -         
K0200.D01.pdiv\.sdiv15lto19               ORCALUT4     Z        Out     1.017     5.495 r      -         
sdiv15lt20                                Net          -        -       -         -            1         
K0200.D01.outdiv_0_sqmuxa_1               ORCALUT4     A        In      0.000     5.495 r      -         
K0200.D01.outdiv_0_sqmuxa_1               ORCALUT4     Z        Out     1.089     6.584 r      -         
outdiv_0_sqmuxa_1                         Net          -        -       -         -            2         
K0200.D01.un1_sdiv69_3                    ORCALUT4     A        In      0.000     6.584 r      -         
K0200.D01.un1_sdiv69_3                    ORCALUT4     Z        Out     1.017     7.601 r      -         
un1_sdiv69_3                              Net          -        -       -         -            1         
K0200.D01.un1_sdiv69_5                    ORCALUT4     D        In      0.000     7.601 r      -         
K0200.D01.un1_sdiv69_5                    ORCALUT4     Z        Out     1.089     8.689 r      -         
un1_sdiv69_5                              Net          -        -       -         -            2         
K0200.D01.un1_sdiv69_i                    ORCALUT4     B        In      0.000     8.689 r      -         
K0200.D01.un1_sdiv69_i                    ORCALUT4     Z        Out     1.017     9.706 f      -         
un1_sdiv69_i                              Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_0_0                CCU2D        B0       In      0.000     9.706 f      -         
K0200.D01.un1_sdiv_cry_0_0                CCU2D        COUT     Out     1.544     11.251 r     -         
un1_sdiv_cry_0                            Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_1_0                CCU2D        CIN      In      0.000     11.251 r     -         
K0200.D01.un1_sdiv_cry_1_0                CCU2D        COUT     Out     0.143     11.393 r     -         
un1_sdiv_cry_2                            Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_3_0                CCU2D        CIN      In      0.000     11.393 r     -         
K0200.D01.un1_sdiv_cry_3_0                CCU2D        COUT     Out     0.143     11.536 r     -         
un1_sdiv_cry_4                            Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_5_0                CCU2D        CIN      In      0.000     11.536 r     -         
K0200.D01.un1_sdiv_cry_5_0                CCU2D        COUT     Out     0.143     11.679 r     -         
un1_sdiv_cry_6                            Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_7_0                CCU2D        CIN      In      0.000     11.679 r     -         
K0200.D01.un1_sdiv_cry_7_0                CCU2D        COUT     Out     0.143     11.822 r     -         
un1_sdiv_cry_8                            Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_9_0                CCU2D        CIN      In      0.000     11.822 r     -         
K0200.D01.un1_sdiv_cry_9_0                CCU2D        COUT     Out     0.143     11.965 r     -         
un1_sdiv_cry_10                           Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_11_0               CCU2D        CIN      In      0.000     11.965 r     -         
K0200.D01.un1_sdiv_cry_11_0               CCU2D        COUT     Out     0.143     12.107 r     -         
un1_sdiv_cry_12                           Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_13_0               CCU2D        CIN      In      0.000     12.107 r     -         
K0200.D01.un1_sdiv_cry_13_0               CCU2D        COUT     Out     0.143     12.250 r     -         
un1_sdiv_cry_14                           Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_15_0               CCU2D        CIN      In      0.000     12.250 r     -         
K0200.D01.un1_sdiv_cry_15_0               CCU2D        COUT     Out     0.143     12.393 r     -         
un1_sdiv_cry_16                           Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_17_0               CCU2D        CIN      In      0.000     12.393 r     -         
K0200.D01.un1_sdiv_cry_17_0               CCU2D        COUT     Out     0.143     12.536 r     -         
un1_sdiv_cry_18                           Net          -        -       -         -            1         
K0200.D01.un1_sdiv_cry_19_0               CCU2D        CIN      In      0.000     12.536 r     -         
K0200.D01.un1_sdiv_cry_19_0               CCU2D        S1       Out     1.549     14.085 r     -         
sdiv_11[20]                               Net          -        -       -         -            1         
K0200.D01.sdiv[20]                        FD1S3IX      D        In      0.000     14.085 r     -         
=========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 191MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 191MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 68 of 6864 (1%)
PIC Latch:       0
I/O cells:       58


Details:
CCU2D:          11
FD1P3AX:        5
FD1P3DX:        33
FD1S3AX:        1
FD1S3IX:        24
FD1S3JX:        1
GSR:            1
IB:             10
INV:            1
L6MUX21:        1
OB:             48
OFS1P3DX:       4
ORCALUT4:       132
OSCH:           1
PFUMX:          11
PUR:            1
VHI:            5
VLO:            6
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 64MB peak: 191MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri May 20 10:52:20 2022

###########################################################]

</pre></samp></body></html>
