parent_name	,	V_34
PLL_FBDIV_REG	,	V_17
ENOMEM	,	V_41
of_clk_add_provider	,	F_21
writel_relaxed	,	F_2
i2s_pll_get_cfg	,	F_8
clk_init_data	,	V_36
hw	,	V_7
prate	,	V_9
pdev	,	V_28
dev	,	V_22
reg	,	V_3
of_clk_src_simple_get	,	V_48
i2s_pll_cfg	,	V_8
i2s_pll_clk_remove	,	F_22
fbdiv	,	V_14
val	,	V_4
init	,	V_37
clk	,	V_2
resource	,	V_38
i2s_pll_write	,	F_1
i2s_pll_clk	,	V_1
to_i2s_pll_clk	,	F_5
PTR_ERR	,	F_18
i2s_pll_read	,	F_3
node	,	V_31
clk_name	,	V_33
of_clk_get_parent_name	,	F_19
readl_relaxed	,	F_4
ops	,	V_44
i2s_pll_round_rate	,	F_10
pll_cfg	,	V_20
name	,	V_43
idiv	,	V_13
of_node	,	V_32
GFP_KERNEL	,	V_40
platform_get_resource	,	F_15
PLL_ODIV1_REG	,	V_25
device	,	V_29
devm_clk_register	,	F_20
PLL_IDIV_REG	,	V_16
"invalid rate=%ld, parent_rate=%ld\n"	,	L_2
devm_kzalloc	,	F_14
device_node	,	V_30
PLL_ODIV0_REG	,	V_18
dev_err	,	F_11
parent_rate	,	V_12
mem	,	V_39
rate	,	V_19
i2s_pll_cfg_28m	,	V_11
i2s_pll_ops	,	V_45
i2s_pll_clk_probe	,	F_13
IORESOURCE_MEM	,	V_42
clk_hw	,	V_6
i2s_pll_get_value	,	F_7
i2s_pll_set_rate	,	F_12
devm_ioremap_resource	,	F_16
odiv1	,	V_26
odiv0	,	V_24
i	,	V_21
"failed to register %s clock (%ld)\n"	,	L_3
num_parents	,	V_47
EINVAL	,	V_23
pll_clk	,	V_35
of_clk_del_provider	,	F_23
odiv	,	V_15
container_of	,	F_6
parent_names	,	V_46
"invalid parent rate=%ld\n"	,	L_1
i2s_pll_cfg_27m	,	V_10
platform_device	,	V_27
i2s_pll_recalc_rate	,	F_9
base	,	V_5
IS_ERR	,	F_17
