{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544075231577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544075231593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 23:47:11 2018 " "Processing started: Wed Dec 05 23:47:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544075231593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075231593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TGCo_Test -c TGCo_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off TGCo_Test -c TGCo_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075231593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544075232703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544075232703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tgco_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tgco_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TGCo_Test " "Found entity 1: TGCo_Test" {  } { { "TGCo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/TGCo_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075240354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075240354 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Priority_Encoder_4to2_4bRL.v " "Can't analyze file -- file Priority_Encoder_4to2_4bRL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544075240354 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Priority_Encoder_4to2_TLCF.v " "Can't analyze file -- file Priority_Encoder_4to2_TLCF.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544075240354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_tlcf.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder_tlcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_TLCF " "Found entity 1: Priority_Encoder_TLCF" {  } { { "Priority_Encoder_TLCF.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_TLCF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075240432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075240432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_4brl.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder_4brl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4bRL " "Found entity 1: Priority_Encoder_4bRL" {  } { { "Priority_Encoder_4bRL.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_4bRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075240494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075240494 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder_2to4_4bRL.v " "Can't analyze file -- file decoder_2to4_4bRL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544075240510 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decoder_2to4_TLCF.v " "Can't analyze file -- file Decoder_2to4_TLCF.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544075240510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_line_4brl.v 1 1 " "Found 1 design units, including 1 entities, in source file select_line_4brl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_Line_4bRL " "Found entity 1: Select_Line_4bRL" {  } { { "Select_Line_4bRL.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Select_Line_4bRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075240572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075240572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tlcf.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tlcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_TLCF " "Found entity 1: Decoder_TLCF" {  } { { "Decoder_TLCF.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Decoder_TLCF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075240635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075240635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4brl.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4brl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4bRL " "Found entity 1: Decoder_4bRL" {  } { { "decoder_4bRL.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/decoder_4bRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075240729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075240729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_tgco.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder_tgco.v" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_TGCo " "Found entity 1: Priority_Encoder_TGCo" {  } { { "Priority_Encoder_TGCo.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_TGCo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075240791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075240791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tgco.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tgco.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_TGCo " "Found entity 1: Decoder_TGCo" {  } { { "Decoder_TGCo.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Decoder_TGCo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075240854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075240854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TGCo_Test " "Elaborating entity \"TGCo_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544075242104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tgco.bdf 1 1 " "Using design file tgco.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TGCo " "Found entity 1: TGCo" {  } { { "tgco.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075242245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075242245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TGCo TGCo:inst " "Elaborating entity \"TGCo\" for hierarchy \"TGCo:inst\"" {  } { { "TGCo_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/TGCo_Test.bdf" { { 176 472 792 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075242260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_machine.bdf 1 1 " "Using design file irl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Machine " "Found entity 1: IRL_Machine" {  } { { "irl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/irl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075242479 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075242479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_Machine TGCo:inst\|IRL_Machine:inst3 " "Elaborating entity \"IRL_Machine\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\"" {  } { { "tgco.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 104 936 1200 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075242479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_irl.v 1 1 " "Using design file output_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_IRL " "Found entity 1: Output_Logic_IRL" {  } { { "output_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075242729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075242729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_IRL TGCo:inst\|IRL_Machine:inst3\|Output_Logic_IRL:sadfsdaf " "Elaborating entity \"Output_Logic_IRL\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\|Output_Logic_IRL:sadfsdaf\"" {  } { { "irl_machine.bdf" "sadfsdaf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/irl_machine.bdf" { { 312 656 824 392 "sadfsdaf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075242729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_irl.v 1 1 " "Using design file input_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_IRL " "Found entity 1: Input_Logic_IRL" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075242948 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075242948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_IRL TGCo:inst\|IRL_Machine:inst3\|Input_Logic_IRL:inst " "Elaborating entity \"Input_Logic_IRL\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\|Input_Logic_IRL:inst\"" {  } { { "irl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/irl_machine.bdf" { { 272 368 528 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075242948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lr_machine.bdf 1 1 " "Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LR_Machine " "Found entity 1: LR_Machine" {  } { { "lr_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/lr_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075243182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075243182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LR_Machine TGCo:inst\|IRL_Machine:inst3\|LR_Machine:klasdjf " "Elaborating entity \"LR_Machine\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\|LR_Machine:klasdjf\"" {  } { { "irl_machine.bdf" "klasdjf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/irl_machine.bdf" { { 288 136 328 384 "klasdjf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075243182 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic_lr.v 1 1 " "Using design file logic_lr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_LR " "Found entity 1: Logic_LR" {  } { { "logic_lr.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/logic_lr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075243307 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075243307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_LR TGCo:inst\|IRL_Machine:inst3\|LR_Machine:klasdjf\|Logic_LR:inst " "Elaborating entity \"Logic_LR\" for hierarchy \"TGCo:inst\|IRL_Machine:inst3\|LR_Machine:klasdjf\|Logic_LR:inst\"" {  } { { "lr_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/lr_machine.bdf" { { 216 472 624 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075243323 ""}
{ "Warning" "WSGN_SEARCH_FILE" "msm.v 1 1 " "Using design file msm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MSM " "Found entity 1: MSM" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075243526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075243526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSM TGCo:inst\|MSM:inst " "Elaborating entity \"MSM\" for hierarchy \"TGCo:inst\|MSM:inst\"" {  } { { "tgco.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 192 360 624 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075243526 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "msm.v(16) " "Verilog HDL Case Statement warning at msm.v(16): incomplete case statement has no default case item" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1544075243573 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Capacity msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Capacity\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Control msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Control\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Enable msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Enable msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_In msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_In\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACL_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"ACL_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACL_Clock msm.v(13) " "Inferred latch for \"ACL_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[0\] msm.v(13) " "Inferred latch for \"RF_In\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[1\] msm.v(13) " "Inferred latch for \"RF_In\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[2\] msm.v(13) " "Inferred latch for \"RF_In\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[3\] msm.v(13) " "Inferred latch for \"RF_In\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[0\] msm.v(13) " "Inferred latch for \"RF_Select\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[1\] msm.v(13) " "Inferred latch for \"RF_Select\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[2\] msm.v(13) " "Inferred latch for \"RF_Select\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[3\] msm.v(13) " "Inferred latch for \"RF_Select\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Clock msm.v(13) " "Inferred latch for \"RF_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Enable msm.v(13) " "Inferred latch for \"RF_Enable\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Enable msm.v(13) " "Inferred latch for \"TLCF_Enable\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[0\] msm.v(13) " "Inferred latch for \"TLCF_Select\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[1\] msm.v(13) " "Inferred latch for \"TLCF_Select\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[2\] msm.v(13) " "Inferred latch for \"TLCF_Select\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[3\] msm.v(13) " "Inferred latch for \"TLCF_Select\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Control msm.v(13) " "Inferred latch for \"TLCF_Control\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Clock msm.v(13) " "Inferred latch for \"TLCF_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Clock msm.v(13) " "Inferred latch for \"IRL_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Select msm.v(13) " "Inferred latch for \"IRL_Select\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[0\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[1\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[2\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[3\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075243589 "|TGCo_Test|TGCo:inst|MSM:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075243682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075243682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator TGCo:inst\|clock_generator:inst9 " "Elaborating entity \"clock_generator\" for hierarchy \"TGCo:inst\|clock_generator:inst9\"" {  } { { "tgco.bdf" "inst9" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 296 0 152 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075243698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075243964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075243964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075243964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_debouncer.bdf 1 1 " "Using design file switch_debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch_debouncer " "Found entity 1: switch_debouncer" {  } { { "switch_debouncer.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/switch_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075244057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075244057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debouncer TGCo:inst\|switch_debouncer:inst13 " "Elaborating entity \"switch_debouncer\" for hierarchy \"TGCo:inst\|switch_debouncer:inst13\"" {  } { { "tgco.bdf" "inst13" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 208 -184 -24 304 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075244073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_combiner_tgco.v 1 1 " "Using design file switch_combiner_tgco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch_combiner_TGCo " "Found entity 1: switch_combiner_TGCo" {  } { { "switch_combiner_tgco.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/switch_combiner_tgco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075244250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075244250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_combiner_TGCo TGCo:inst\|switch_combiner_TGCo:inst12 " "Elaborating entity \"switch_combiner_TGCo\" for hierarchy \"TGCo:inst\|switch_combiner_TGCo:inst12\"" {  } { { "tgco.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 456 336 528 568 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075244250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tgc_machine.bdf 1 1 " "Using design file tgc_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TGC_Machine " "Found entity 1: TGC_Machine" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075244406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075244406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TGC_Machine TGCo:inst\|TGC_Machine:inst6 " "Elaborating entity \"TGC_Machine\" for hierarchy \"TGCo:inst\|TGC_Machine:inst6\"" {  } { { "tgco.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 176 48 296 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075244406 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tgc.v 1 1 " "Using design file output_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TGC " "Found entity 1: Output_Logic_TGC" {  } { { "output_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075244531 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075244531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TGC TGCo:inst\|TGC_Machine:inst6\|Output_Logic_TGC:inst7 " "Elaborating entity \"Output_Logic_TGC\" for hierarchy \"TGCo:inst\|TGC_Machine:inst6\|Output_Logic_TGC:inst7\"" {  } { { "tgc_machine.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 280 624 776 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075244531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tgc.v 1 1 " "Using design file input_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TGC " "Found entity 1: Input_Logic_TGC" {  } { { "input_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075244672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075244672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TGC TGCo:inst\|TGC_Machine:inst6\|Input_Logic_TGC:inst " "Elaborating entity \"Input_Logic_TGC\" for hierarchy \"TGCo:inst\|TGC_Machine:inst6\|Input_Logic_TGC:inst\"" {  } { { "tgc_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 240 360 512 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075244672 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine_mk2.bdf 1 1 " "Using design file acl_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine_Mk2 " "Found entity 1: ACL_Machine_Mk2" {  } { { "acl_machine_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075244797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075244797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine_Mk2 TGCo:inst\|ACL_Machine_Mk2:inst16 " "Elaborating entity \"ACL_Machine_Mk2\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\"" {  } { { "tgco.bdf" "inst16" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 416 640 880 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075244797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine.bdf 1 1 " "Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075244922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075244922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1 " "Elaborating entity \"ACL_Machine\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\"" {  } { { "acl_machine_mk2.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine_mk2.bdf" { { 288 1144 1384 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075244922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_acl_mk2.v 1 1 " "Using design file output_logic_acl_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_ACL_Mk2 " "Found entity 1: Output_Logic_ACL_Mk2" {  } { { "output_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_acl_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075245047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075245047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_ACL_Mk2 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Output_Logic_ACL_Mk2:ints9 " "Elaborating entity \"Output_Logic_ACL_Mk2\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Output_Logic_ACL_Mk2:ints9\"" {  } { { "acl_machine.bdf" "ints9" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine.bdf" { { 360 1128 1280 440 "ints9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075245063 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_acl_mk2.v 1 1 " "Using design file input_logic_acl_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_ACL_Mk2 " "Found entity 1: Input_Logic_ACL_Mk2" {  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075245188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075245188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_ACL_Mk2 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst " "Elaborating entity \"Input_Logic_ACL_Mk2\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst\"" {  } { { "acl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine.bdf" { { 328 784 1008 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075245203 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count_Clear input_logic_acl_mk2.v(11) " "Verilog HDL Always Construct warning at input_logic_acl_mk2.v(11): inferring latch(es) for variable \"Count_Clear\", which holds its previous value in one or more paths through the always construct" {  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544075245203 "|TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_Clear input_logic_acl_mk2.v(126) " "Inferred latch for \"Count_Clear\" at input_logic_acl_mk2.v(126)" {  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075245203 "|TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075245453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075245453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1 " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\"" {  } { { "acl_machine.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine.bdf" { { 392 504 712 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075245469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075245625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075245625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|Output_Logic_Mod5_Counter_ACL:inst4 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|Output_Logic_Mod5_Counter_ACL:inst4\"" {  } { { "mod5_counter_acl.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/mod5_counter_acl.bdf" { { 400 776 928 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075245641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075245766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075245766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075245766 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lane_has_1_car_acl_machine_mk2.v 1 1 " "Using design file lane_has_1_car_acl_machine_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lane_Has_1_Car_ACL_Machine_Mk2 " "Found entity 1: Lane_Has_1_Car_ACL_Machine_Mk2" {  } { { "lane_has_1_car_acl_machine_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/lane_has_1_car_acl_machine_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075245891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075245891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lane_Has_1_Car_ACL_Machine_Mk2 TGCo:inst\|ACL_Machine_Mk2:inst16\|Lane_Has_1_Car_ACL_Machine_Mk2:inst " "Elaborating entity \"Lane_Has_1_Car_ACL_Machine_Mk2\" for hierarchy \"TGCo:inst\|ACL_Machine_Mk2:inst16\|Lane_Has_1_Car_ACL_Machine_Mk2:inst\"" {  } { { "acl_machine_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine_mk2.bdf" { { 264 912 1104 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075245891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlcf.bdf 1 1 " "Using design file tlcf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLCF " "Found entity 1: TLCF" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlcf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075246031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075246031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLCF TGCo:inst\|TLCF:inst22 " "Elaborating entity \"TLCF\" for hierarchy \"TGCo:inst\|TLCF:inst22\"" {  } { { "tgco.bdf" "inst22" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 416 936 1216 576 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075246047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk3.bdf 1 1 " "Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlc_mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075246188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075246188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk3 TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31 " "Elaborating entity \"TLC_Mk3\" for hierarchy \"TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\"" {  } { { "tlcf.bdf" "inst31" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlcf.bdf" { { 1048 608 848 1176 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075246188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tlc_mk3.v 1 1 " "Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "output_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075246500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075246500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Output_Logic_TLC_Mk3:inst\"" {  } { { "tlc_mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlc_mk3.bdf" { { 552 776 928 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075246500 ""}
{ "Warning" "WSGN_SEARCH_FILE" "capacity_check_tlc_mk3.v 1 1 " "Using design file capacity_check_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Capacity_Check_TLC_Mk3 " "Found entity 1: Capacity_Check_TLC_Mk3" {  } { { "capacity_check_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/capacity_check_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075246672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075246672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capacity_Check_TLC_Mk3 TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Capacity_Check_TLC_Mk3:inst2 " "Elaborating entity \"Capacity_Check_TLC_Mk3\" for hierarchy \"TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Capacity_Check_TLC_Mk3:inst2\"" {  } { { "tlc_mk3.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlc_mk3.bdf" { { 472 440 664 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075246688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tlc_mk3.v 1 1 " "Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075246938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075246938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Input_Logic_TLC_Mk3:inst1 " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"TGCo:inst\|TLCF:inst22\|TLC_Mk3:inst31\|Input_Logic_TLC_Mk3:inst1\"" {  } { { "tlc_mk3.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlc_mk3.bdf" { { 520 272 424 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075246953 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_logic_tlc_mk3.v(16) " "Verilog HDL Case Statement information at input_logic_tlc_mk3.v(16): all case item expressions in this case statement are onehot" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tlc_mk3.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1544075247016 "|TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Input_Logic_TLC_Mk3:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acl_en input_logic_tlc_mk3.v(70) " "Verilog HDL Always Construct warning at input_logic_tlc_mk3.v(70): variable \"acl_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tlc_mk3.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544075247016 "|TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Input_Logic_TLC_Mk3:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_TLCF TGCo:inst\|TLCF:inst22\|Decoder_TLCF:inst15 " "Elaborating entity \"Decoder_TLCF\" for hierarchy \"TGCo:inst\|TLCF:inst22\|Decoder_TLCF:inst15\"" {  } { { "tlcf.bdf" "inst15" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlcf.bdf" { { 1096 112 264 1176 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075247032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_TLCF TGCo:inst\|TLCF:inst22\|Priority_Encoder_TLCF:inst " "Elaborating entity \"Priority_Encoder_TLCF\" for hierarchy \"TGCo:inst\|TLCF:inst22\|Priority_Encoder_TLCF:inst\"" {  } { { "tlcf.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlcf.bdf" { { 1120 -56 96 1200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075247125 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control_maker_tlcf.v 1 1 " "Using design file counter_control_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control_Maker_TLCF " "Found entity 1: Counter_Control_Maker_TLCF" {  } { { "counter_control_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/counter_control_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075247282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075247282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control_Maker_TLCF TGCo:inst\|TLCF:inst22\|Counter_Control_Maker_TLCF:inst8 " "Elaborating entity \"Counter_Control_Maker_TLCF\" for hierarchy \"TGCo:inst\|TLCF:inst22\|Counter_Control_Maker_TLCF:inst8\"" {  } { { "tlcf.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlcf.bdf" { { 1120 352 560 1232 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075247297 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acl_select counter_control_maker_tlcf.v(14) " "Verilog HDL Always Construct warning at counter_control_maker_tlcf.v(14): variable \"acl_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter_control_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/counter_control_maker_tlcf.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544075247329 "|TGCo_Test|TGCo:inst|TLCF:inst22|Counter_Control_Maker_TLCF:inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "4_4bit_register_file.bdf 1 1 " "Using design file 4_4bit_register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_register_file.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4_4bit_register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075247469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075247469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_4bit_Register_File TGCo:inst\|4_4bit_Register_File:inst5 " "Elaborating entity \"4_4bit_Register_File\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\"" {  } { { "tgco.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 256 936 1264 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075247485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.v 1 1 " "Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075247657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075247657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 TGCo:inst\|4_4bit_Register_File:inst5\|Mux_4to1:inst1 " "Elaborating entity \"Mux_4to1\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|Mux_4to1:inst1\"" {  } { { "4_4bit_register_file.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4_4bit_register_file.bdf" { { 592 864 1024 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075247657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_Line_4bRL TGCo:inst\|4_4bit_Register_File:inst5\|Select_Line_4bRL:inst5 " "Elaborating entity \"Select_Line_4bRL\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|Select_Line_4bRL:inst5\"" {  } { { "4_4bit_register_file.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4_4bit_register_file.bdf" { { 744 480 632 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075247735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4bRL TGCo:inst\|4_4bit_Register_File:inst5\|Priority_Encoder_4bRL:inst3 " "Elaborating entity \"Priority_Encoder_4bRL\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|Priority_Encoder_4bRL:inst3\"" {  } { { "4_4bit_register_file.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4_4bit_register_file.bdf" { { 696 240 392 776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075247844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_register.bdf 1 1 " "Using design file 4bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075248063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075248063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Register TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3 " "Elaborating entity \"4bit_Register\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\"" {  } { { "4_4bit_register_file.bdf" "Register3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4_4bit_register_file.bdf" { { 256 664 808 384 "Register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075248063 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1bit_register.bdf 1 1 " "Using design file 1bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/1bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075248190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075248190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit_Register TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3 " "Elaborating entity \"1bit_Register\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\"" {  } { { "4bit_register.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4bit_register.bdf" { { 344 944 1040 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075248190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075248331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075248409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Instantiated megafunction \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544075248409 ""}  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544075248409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075248458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075248473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075248567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075248567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075248583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4bRL TGCo:inst\|4_4bit_Register_File:inst5\|Decoder_4bRL:inst " "Elaborating entity \"Decoder_4bRL\" for hierarchy \"TGCo:inst\|4_4bit_Register_File:inst5\|Decoder_4bRL:inst\"" {  } { { "4_4bit_register_file.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4_4bit_register_file.bdf" { { 656 416 568 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075248755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_TGCo TGCo:inst\|Decoder_TGCo:inst24 " "Elaborating entity \"Decoder_TGCo\" for hierarchy \"TGCo:inst\|Decoder_TGCo:inst24\"" {  } { { "tgco.bdf" "inst24" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 224 1288 1440 304 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075249225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_TGCo TGCo:inst\|Priority_Encoder_TGCo:inst23 " "Elaborating entity \"Priority_Encoder_TGCo\" for hierarchy \"TGCo:inst\|Priority_Encoder_TGCo:inst23\"" {  } { { "tgco.bdf" "inst23" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf" { { 320 1288 1440 400 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075249288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075249413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075249413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst5 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst5\"" {  } { { "TGCo_Test.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/TGCo_Test.bdf" { { 432 864 1016 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075249413 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TGCo:inst\|MSM:inst\|RF_Clock TGCo:inst\|MSM:inst\|IRL_Clock " "Duplicate LATCH primitive \"TGCo:inst\|MSM:inst\|RF_Clock\" merged with LATCH primitive \"TGCo:inst\|MSM:inst\|IRL_Clock\"" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1544075251063 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Select\[2\] " "Latch TGCo:inst\|MSM:inst\|RF_Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Select\[3\] " "Latch TGCo:inst\|MSM:inst\|RF_Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Select\[1\] " "Latch TGCo:inst\|MSM:inst\|RF_Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Select\[0\] " "Latch TGCo:inst\|MSM:inst\|RF_Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Clock " "Latch TGCo:inst\|MSM:inst\|IRL_Clock has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|ACL_Clock " "Latch TGCo:inst\|MSM:inst\|ACL_Clock has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Enable " "Latch TGCo:inst\|MSM:inst\|TLCF_Enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Select\[3\] " "Latch TGCo:inst\|MSM:inst\|TLCF_Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Select\[1\] " "Latch TGCo:inst\|MSM:inst\|TLCF_Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Select\[2\] " "Latch TGCo:inst\|MSM:inst\|TLCF_Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Select\[0\] " "Latch TGCo:inst\|MSM:inst\|TLCF_Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Control " "Latch TGCo:inst\|MSM:inst\|TLCF_Control has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|TLCF_Clock " "Latch TGCo:inst\|MSM:inst\|TLCF_Clock has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_In\[0\] " "Latch TGCo:inst\|MSM:inst\|RF_In\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_Enable " "Latch TGCo:inst\|MSM:inst\|RF_Enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_In\[1\] " "Latch TGCo:inst\|MSM:inst\|RF_In\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251063 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_In\[2\] " "Latch TGCo:inst\|MSM:inst\|RF_In\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251079 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|RF_In\[3\] " "Latch TGCo:inst\|MSM:inst\|RF_In\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251079 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Capacity\[0\] " "Latch TGCo:inst\|MSM:inst\|IRL_Capacity\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251079 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Capacity\[1\] " "Latch TGCo:inst\|MSM:inst\|IRL_Capacity\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251079 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Capacity\[2\] " "Latch TGCo:inst\|MSM:inst\|IRL_Capacity\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251079 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Capacity\[3\] " "Latch TGCo:inst\|MSM:inst\|IRL_Capacity\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251079 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|MSM:inst\|IRL_Select " "Latch TGCo:inst\|MSM:inst\|IRL_Select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|TGC_Machine:inst6\|inst3 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|TGC_Machine:inst6\|inst3" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf" { { 120 536 600 200 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251079 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst\|Count_Clear " "Latch TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst\|Count_Clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " "Ports D and ENA on the latch are fed by the same signal TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/mod5_counter_acl.bdf" { { 72 672 736 152 "inst6" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544075251079 ""}  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544075251079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544075251282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544075253239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075253239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "399 " "Implemented 399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544075254052 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544075254052 ""} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Implemented 345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544075254052 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544075254052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544075254325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 23:47:34 2018 " "Processing ended: Wed Dec 05 23:47:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544075254325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544075254325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544075254325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075254325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544075256471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544075256487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 23:47:35 2018 " "Processing started: Wed Dec 05 23:47:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544075256487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544075256487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TGCo_Test -c TGCo_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TGCo_Test -c TGCo_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544075256487 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544075256581 ""}
{ "Info" "0" "" "Project  = TGCo_Test" {  } {  } 0 0 "Project  = TGCo_Test" 0 0 "Fitter" 0 0 1544075256581 ""}
{ "Info" "0" "" "Revision = TGCo_Test" {  } {  } 0 0 "Revision = TGCo_Test" 0 0 "Fitter" 0 0 1544075256581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544075256893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544075256893 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TGCo_Test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TGCo_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544075256987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544075257034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544075257034 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544075257403 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544075257597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544075257597 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544075257600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544075257600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544075257600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544075257600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544075257600 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544075257600 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544075257613 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1544075258909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TGCo_Test.sdc " "Synopsys Design Constraints File file not found: 'TGCo_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544075258910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544075258923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst\|X\[2\]~3\|combout " "Node \"inst\|inst3\|inst\|X\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544075258928 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst\|X\[2\]~2\|datad " "Node \"inst\|inst3\|inst\|X\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544075258928 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst\|X\[2\]~2\|combout " "Node \"inst\|inst3\|inst\|X\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544075258928 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst\|X\[2\]~3\|datad " "Node \"inst\|inst3\|inst\|X\[2\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544075258928 ""}  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_irl.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1544075258928 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544075258931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544075258932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544075258933 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258957 ""}  } { { "TGCo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/TGCo_Test.bdf" { { 232 304 472 248 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|MSM:inst\|Mux16~0  " "Automatically promoted node TGCo:inst\|MSM:inst\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258957 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|MSM:inst\|IRL_Clock  " "Automatically promoted node TGCo:inst\|MSM:inst\|IRL_Clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|MSM:inst\|IRL_Clock " "Destination node TGCo:inst\|MSM:inst\|IRL_Clock" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258957 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "Automatically promoted node TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10~0 " "Destination node TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258959 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "Automatically promoted node TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10~0 " "Destination node TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258959 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "Automatically promoted node TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10~0 " "Destination node TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258960 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258960 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "Automatically promoted node TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10~0 " "Destination node TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258960 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258960 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "Automatically promoted node TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10~0 " "Destination node TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258962 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "Automatically promoted node TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10~0 " "Destination node TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258962 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10~0 " "Destination node TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258963 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TGCo:inst\|MSM:inst\|ACL_Clock  " "Automatically promoted node TGCo:inst\|MSM:inst\|ACL_Clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544075258963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|inst5 " "Destination node TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|inst5" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine.bdf" { { 136 1032 1096 216 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|inst4 " "Destination node TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|inst4" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine.bdf" { { 264 1032 1096 344 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TGCo:inst\|MSM:inst\|ACL_Clock " "Destination node TGCo:inst\|MSM:inst\|ACL_Clock" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544075258963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544075258963 ""}  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544075258963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544075259416 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544075259417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544075259417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544075259418 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544075259419 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544075259419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544075259419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544075259420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544075259444 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544075259445 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544075259445 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544075259521 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544075259616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544075261981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544075262121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544075262168 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544075266575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544075266575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544075266997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544075270541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544075270541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544075272886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544075272886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544075272902 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544075273183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544075273199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544075273433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544075273449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544075273874 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544075274203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_files/TGCo_Test.fit.smsg " "Generated suppressed messages file U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_files/TGCo_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544075274682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1658 " "Peak virtual memory: 1658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544075277029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 23:47:57 2018 " "Processing ended: Wed Dec 05 23:47:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544075277029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544075277029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544075277029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544075277029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544075279525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544075279525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 23:47:59 2018 " "Processing started: Wed Dec 05 23:47:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544075279525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544075279525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TGCo_Test -c TGCo_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TGCo_Test -c TGCo_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544075279525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544075280119 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544075282322 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544075282463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544075283744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 23:48:03 2018 " "Processing ended: Wed Dec 05 23:48:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544075283744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544075283744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544075283744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544075283744 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544075284744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544075285369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544075285385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 23:48:04 2018 " "Processing started: Wed Dec 05 23:48:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544075285385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544075285385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TGCo_Test -c TGCo_Test " "Command: quartus_sta TGCo_Test -c TGCo_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544075285385 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1544075285479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1544075285979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1544075285979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075286025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075286025 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1544075286416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TGCo_Test.sdc " "Synopsys Design Constraints File file not found: 'TGCo_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1544075286729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075286729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|MSM:inst\|IRL_Clock TGCo:inst\|MSM:inst\|IRL_Clock " "create_clock -period 1.000 -name TGCo:inst\|MSM:inst\|IRL_Clock TGCo:inst\|MSM:inst\|IRL_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " "create_clock -period 1.000 -name TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|clock_generator:inst9\|inst7 TGCo:inst\|clock_generator:inst9\|inst7 " "create_clock -period 1.000 -name TGCo:inst\|clock_generator:inst9\|inst7 TGCo:inst\|clock_generator:inst9\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|TGC_Machine:inst6\|inst2 TGCo:inst\|TGC_Machine:inst6\|inst2 " "create_clock -period 1.000 -name TGCo:inst\|TGC_Machine:inst6\|inst2 TGCo:inst\|TGC_Machine:inst6\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|MSM:inst\|ACL_Clock TGCo:inst\|MSM:inst\|ACL_Clock " "create_clock -period 1.000 -name TGCo:inst\|MSM:inst\|ACL_Clock TGCo:inst\|MSM:inst\|ACL_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TGCo:inst\|MSM:inst\|TLCF_Clock TGCo:inst\|MSM:inst\|TLCF_Clock " "create_clock -period 1.000 -name TGCo:inst\|MSM:inst\|TLCF_Clock TGCo:inst\|MSM:inst\|TLCF_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544075286729 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544075286729 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst\|X\[2\]~3\|combout " "Node \"inst\|inst3\|inst\|X\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544075286744 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst\|X\[2\]~2\|datab " "Node \"inst\|inst3\|inst\|X\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544075286744 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst\|X\[2\]~2\|combout " "Node \"inst\|inst3\|inst\|X\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544075286744 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst\|X\[2\]~3\|datab " "Node \"inst\|inst3\|inst\|X\[2\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544075286744 ""}  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_irl.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1544075286744 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1544075286744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544075286744 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544075286744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544075286932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544075287119 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544075287119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.156 " "Worst-case setup slack is -7.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.156            -110.625 TGCo:inst\|MSM:inst\|TLCF_Clock  " "   -7.156            -110.625 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.189              -4.189 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "   -4.189              -4.189 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.253             -41.661 TGCo:inst\|MSM:inst\|IRL_Clock  " "   -3.253             -41.661 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.250             -56.316 TGCo:inst\|TGC_Machine:inst6\|inst2  " "   -3.250             -56.316 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.218              -8.352 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -3.218              -8.352 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.055              -7.717 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "   -3.055              -7.717 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863              -3.791 TGCo:inst\|clock_generator:inst9\|inst7  " "   -2.863              -3.791 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623             -16.065 Clock  " "   -2.623             -16.065 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498              -6.837 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "   -2.498              -6.837 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.437              -6.817 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "   -2.437              -6.817 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.419              -6.832 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "   -2.419              -6.832 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.417              -7.068 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -2.417              -7.068 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.368              -6.965 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "   -2.368              -6.965 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885              -3.773 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "   -1.885              -3.773 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075287182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "    0.401               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clock  " "    0.403               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "    0.403               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 TGCo:inst\|MSM:inst\|ACL_Clock  " "    0.440               0.000 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 TGCo:inst\|MSM:inst\|TLCF_Clock  " "    0.440               0.000 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "    0.453               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 TGCo:inst\|clock_generator:inst9\|inst7  " "    0.530               0.000 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2  " "    0.572               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 TGCo:inst\|MSM:inst\|IRL_Clock  " "    1.092               0.000 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075287276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.863 " "Worst-case recovery slack is -0.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -2.589 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -0.863              -2.589 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075287338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.134 " "Worst-case removal slack is 1.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134               0.000 TGCo:inst\|MSM:inst\|ACL_Clock  " "    1.134               0.000 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075287416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 Clock  " "   -3.000             -22.275 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 TGCo:inst\|MSM:inst\|IRL_Clock  " "   -1.285             -24.415 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 TGCo:inst\|MSM:inst\|TLCF_Clock  " "   -1.285             -20.560 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -1.285              -6.425 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 TGCo:inst\|clock_generator:inst9\|inst7  " "   -1.285              -2.570 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2  " "    0.305               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "    0.408               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075287494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075287494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544075290214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544075290229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544075290526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544075290761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544075290855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544075290855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.354 " "Worst-case setup slack is -6.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.354             -97.854 TGCo:inst\|MSM:inst\|TLCF_Clock  " "   -6.354             -97.854 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.774              -3.774 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "   -3.774              -3.774 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099             -53.221 TGCo:inst\|TGC_Machine:inst6\|inst2  " "   -3.099             -53.221 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.862             -35.590 TGCo:inst\|MSM:inst\|IRL_Clock  " "   -2.862             -35.590 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.844              -7.223 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -2.844              -7.223 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.708              -6.106 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "   -2.708              -6.106 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.471              -3.206 TGCo:inst\|clock_generator:inst9\|inst7  " "   -2.471              -3.206 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.310             -13.335 Clock  " "   -2.310             -13.335 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203              -5.351 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "   -2.203              -5.351 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.139              -5.305 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "   -2.139              -5.305 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129              -5.534 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -2.129              -5.534 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129              -5.316 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "   -2.129              -5.316 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.090              -5.510 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "   -2.090              -5.510 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.649              -2.882 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "   -1.649              -2.882 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075290933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075290933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Clock  " "    0.355               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 TGCo:inst\|MSM:inst\|ACL_Clock  " "    0.387               0.000 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 TGCo:inst\|MSM:inst\|TLCF_Clock  " "    0.387               0.000 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "    0.419               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 TGCo:inst\|clock_generator:inst9\|inst7  " "    0.466               0.000 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2  " "    0.616               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 TGCo:inst\|MSM:inst\|IRL_Clock  " "    1.001               0.000 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075291042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.697 " "Worst-case recovery slack is -0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697              -2.091 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -0.697              -2.091 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075291120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.080 " "Worst-case removal slack is 1.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 TGCo:inst\|MSM:inst\|ACL_Clock  " "    1.080               0.000 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075291214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 Clock  " "   -3.000             -22.275 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 TGCo:inst\|MSM:inst\|IRL_Clock  " "   -1.285             -24.415 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 TGCo:inst\|MSM:inst\|TLCF_Clock  " "   -1.285             -20.560 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -1.285              -6.425 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 TGCo:inst\|clock_generator:inst9\|inst7  " "   -1.285              -2.570 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2  " "    0.250               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "    0.411               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075291292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075291292 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544075294137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544075294325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544075294325 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544075294325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.222 " "Worst-case setup slack is -3.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.222             -49.624 TGCo:inst\|MSM:inst\|TLCF_Clock  " "   -3.222             -49.624 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.472              -1.472 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "   -1.472              -1.472 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439             -18.946 TGCo:inst\|TGC_Machine:inst6\|inst2  " "   -1.439             -18.946 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237              -1.257 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "   -1.237              -1.257 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187             -12.744 TGCo:inst\|MSM:inst\|IRL_Clock  " "   -1.187             -12.744 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012              -2.302 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -1.012              -2.302 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -1.009 TGCo:inst\|clock_generator:inst9\|inst7  " "   -1.009              -1.009 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809              -2.348 Clock  " "   -0.809              -2.348 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -0.743 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "   -0.743              -0.743 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -0.728 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "   -0.728              -0.728 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711              -0.711 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -0.711              -0.711 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696              -0.696 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "   -0.696              -0.696 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692              -0.692 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "   -0.692              -0.692 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -0.438 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "   -0.438              -0.438 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075294419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2  " "    0.127               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "    0.180               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "    0.180               0.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock  " "    0.181               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "    0.182               0.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "    0.199               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 TGCo:inst\|MSM:inst\|ACL_Clock  " "    0.201               0.000 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 TGCo:inst\|MSM:inst\|TLCF_Clock  " "    0.201               0.000 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 TGCo:inst\|clock_generator:inst9\|inst7  " "    0.212               0.000 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 TGCo:inst\|MSM:inst\|IRL_Clock  " "    0.484               0.000 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075294529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.073 " "Worst-case recovery slack is -0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.219 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -0.073              -0.219 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075294623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 TGCo:inst\|MSM:inst\|ACL_Clock  " "    0.470               0.000 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075294718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.930 Clock  " "   -3.000             -18.930 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 TGCo:inst\|MSM:inst\|IRL_Clock  " "   -1.000             -19.000 TGCo:inst\|MSM:inst\|IRL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 TGCo:inst\|MSM:inst\|TLCF_Clock  " "   -1.000             -16.000 TGCo:inst\|MSM:inst\|TLCF_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10  " "   -1.000              -7.000 TGCo:inst\|clock_generator:inst9\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 TGCo:inst\|MSM:inst\|ACL_Clock  " "   -1.000              -5.000 TGCo:inst\|MSM:inst\|ACL_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 TGCo:inst\|clock_generator:inst9\|inst7  " "   -1.000              -2.000 TGCo:inst\|clock_generator:inst9\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst11\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst13\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst7\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 TGCo:inst\|switch_debouncer:inst8\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2  " "    0.433               0.000 TGCo:inst\|TGC_Machine:inst6\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6  " "    0.455               0.000 TGCo:inst\|ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst1\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544075294797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544075294797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544075298688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544075298688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544075299673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 23:48:19 2018 " "Processing ended: Wed Dec 05 23:48:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544075299673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544075299673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544075299673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544075299673 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544075304423 ""}
