

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:43:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.894 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      105|      106|  0.420 us|  0.424 us|  100|  100|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |      105|      105|        11|          5|          1|    20|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|      563|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      299|    -|
|Register             |        -|     -|      166|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      166|      862|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5s_4ns_10s_10_4_1_U2  |mac_muladd_5s_4ns_10s_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_5s_4ns_11s_11_4_1_U3  |mac_muladd_5s_4ns_11s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_5s_5ns_5s_10_4_1_U1   |mac_muladd_5s_5ns_5s_10_4_1   |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U4       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |acc_V_1_fu_981_p2     |         +|   0|  0|  17|          12|          12|
    |empty_12_fu_663_p2    |         +|   0|  0|  12|           4|           3|
    |grp_fu_1083_p2        |         +|   0|  0|  18|          11|          11|
    |i_fu_1010_p2          |         +|   0|  0|  12|           5|           1|
    |next_mul_fu_1004_p2   |         +|   0|  0|  17|          10|           6|
    |tmp11_fu_975_p2       |         +|   0|  0|  17|          12|          12|
    |tmp12_fu_966_p2       |         +|   0|  0|  17|          12|          12|
    |tmp15_fu_907_p2       |         +|   0|  0|  18|          11|          11|
    |tmp16_fu_897_p2       |         +|   0|  0|  17|          10|          10|
    |tmp17_fu_942_p2       |         +|   0|  0|  17|          11|          11|
    |tmp18_fu_916_p2       |         +|   0|  0|  17|          11|          11|
    |tmp1_fu_643_p2        |         +|   0|  0|  18|          11|          11|
    |tmp20_fu_932_p2       |         +|   0|  0|  14|           7|           7|
    |tmp21_fu_922_p2       |         +|   0|  0|  13|           6|           6|
    |tmp2_fu_508_p2        |         +|   0|  0|  18|           9|           9|
    |tmp3_fu_502_p2        |         +|   0|  0|  18|           9|           9|
    |tmp4_fu_633_p2        |         +|   0|  0|  18|          10|          10|
    |tmp5_fu_627_p2        |         +|   0|  0|  18|          10|          10|
    |tmp6_fu_885_p2        |         +|   0|  0|  17|          11|          11|
    |tmp7_fu_866_p2        |         +|   0|  0|  17|          10|          10|
    |tmp8_fu_856_p2        |         +|   0|  0|  16|           9|           9|
    |tmp9_fu_879_p2        |         +|   0|  0|  17|          11|          11|
    |tmp_fu_954_p2         |         +|   0|  0|  17|          12|          12|
    |grp_fu_1074_p2        |         -|   0|  0|  17|          10|          10|
    |mul_i_i_14_fu_769_p2  |         -|   0|  0|  17|          10|          10|
    |mul_i_i_15_fu_795_p2  |         -|   0|  0|  17|          10|          10|
    |mul_i_i_3_fu_476_p2   |         -|   0|  0|  15|           8|           8|
    |mul_i_i_6_fu_558_p2   |         -|   0|  0|  16|           9|           9|
    |mul_i_i_7_fu_584_p2   |         -|   0|  0|  16|           9|           9|
    |neg_mul_fu_1019_p2    |         -|   0|  0|  32|           1|          25|
    |neg_ti_fu_1051_p2     |         -|   0|  0|  13|           1|           6|
    |ap_condition_291      |       and|   0|  0|   2|           1|           1|
    |ap_condition_296      |       and|   0|  0|   2|           1|           1|
    |empty_11_fu_657_p2    |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln23_fu_685_p2   |      icmp|   0|  0|   9|           5|           5|
    |empty_13_fu_669_p3    |    select|   0|  0|   4|           1|           4|
    |empty_15_fu_1044_p3   |    select|   0|  0|   6|           1|           6|
    |empty_16_fu_1057_p3   |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 563|         298|         331|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |A_0_address0                        |  31|          6|    4|         24|
    |A_0_address1                        |  26|          5|    4|         20|
    |A_1_address0                        |  31|          6|    4|         24|
    |A_1_address1                        |  31|          6|    4|         24|
    |B_0_address0                        |  14|          3|    4|         12|
    |B_0_d0                              |  14|          3|    6|         18|
    |B_1_address0                        |  14|          3|    4|         12|
    |B_1_d0                              |  14|          3|    6|         18|
    |ap_NS_fsm                           |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_i3_phi_fu_372_p6         |  14|          3|    5|         15|
    |ap_phi_mux_phi_mul_phi_fu_387_p6    |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_p_phi_reg_413  |  14|          3|    6|         18|
    |i3_reg_368                          |   9|          2|    5|         10|
    |phi_mul_reg_383                     |   9|          2|   10|         20|
    |reg_439                             |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 299|         61|   80|        266|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |A_1_load_4_reg_1195                 |   5|   0|    5|          0|
    |A_1_load_6_reg_1221                 |   5|   0|    5|          0|
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_phi_reg_413  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_p_phi_reg_413  |   6|   0|    6|          0|
    |do_init_reg_351                     |   1|   0|    1|          0|
    |do_init_reg_351_pp0_iter1_reg       |   1|   0|    1|          0|
    |empty_10_reg_1246                   |   1|   0|    1|          0|
    |empty_10_reg_1246_pp0_iter1_reg     |   1|   0|    1|          0|
    |empty_13_reg_1250                   |   4|   0|    4|          0|
    |i3_reg_368                          |   5|   0|    5|          0|
    |i_reg_1305                          |   5|   0|    5|          0|
    |icmp_ln23_reg_1259                  |   1|   0|    1|          0|
    |icmp_ln23_reg_1259_pp0_iter1_reg    |   1|   0|    1|          0|
    |next_mul_reg_1300                   |  10|   0|   10|          0|
    |p_rewind_reg_398                    |   6|   0|    6|          0|
    |phi_mul_reg_383                     |  10|   0|   10|          0|
    |reg_427                             |   5|   0|    5|          0|
    |reg_431                             |   5|   0|    5|          0|
    |reg_435                             |   5|   0|    5|          0|
    |reg_439                             |   5|   0|    5|          0|
    |tmp15_reg_1273                      |  10|   0|   11|          1|
    |tmp17_reg_1278                      |  11|   0|   11|          0|
    |tmp19_reg_1241                      |  10|   0|   10|          0|
    |tmp1_reg_1236                       |  11|   0|   11|          0|
    |tmp2_reg_1170                       |   9|   0|    9|          0|
    |tmp6_reg_1263                       |  11|   0|   11|          0|
    |tmp_1_reg_1288                      |   1|   0|    1|          0|
    |tmp_4_reg_1255                      |   1|   0|    1|          0|
    |tmp_4_reg_1255_pp0_iter1_reg        |   1|   0|    1|          0|
    |zext_ln21_reg_1294                  |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 166|   0|  227|         61|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|A_0_address0  |  out|    4|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|    5|   ap_memory|           A_0|         array|
|A_0_address1  |  out|    4|   ap_memory|           A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q1        |   in|    5|   ap_memory|           A_0|         array|
|A_1_address0  |  out|    4|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|    5|   ap_memory|           A_1|         array|
|A_1_address1  |  out|    4|   ap_memory|           A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q1        |   in|    5|   ap_memory|           A_1|         array|
|B_0_address0  |  out|    4|   ap_memory|           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_d0        |  out|    6|   ap_memory|           B_0|         array|
|B_1_address0  |  out|    4|   ap_memory|           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_d0        |  out|    6|   ap_memory|           B_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

