<map id="lib/Target/AMDGPU/AMDGPUSubtarget.h" name="lib/Target/AMDGPU/AMDGPUSubtarget.h">
<area shape="rect" id="node1" title="Base class for AMDGPU specific classes of TargetSubtarget." alt="" coords="597,5,879,32"/>
<area shape="rect" id="node2" href="$AMDGPULowerIntrinsics_8cpp.html" title=" " alt="" coords="5,80,252,121"/>
<area shape="rect" id="node3" href="$AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="276,80,539,121"/>
<area shape="rect" id="node4" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="402,266,701,293"/>
<area shape="rect" id="node5" href="$AMDGPUTargetTransformInfo_8h.html" title="This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine." alt="" coords="614,80,862,121"/>
<area shape="rect" id="node9" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="5319,87,5573,114"/>
<area shape="rect" id="node28" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="6170,259,6386,300"/>
<area shape="rect" id="node50" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="887,87,1144,114"/>
<area shape="rect" id="node6" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="727,169,959,211"/>
<area shape="rect" id="node7" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="725,259,973,300"/>
<area shape="rect" id="node8" href="$AMDGPUTargetTransformInfo_8cpp.html" title=" " alt="" coords="997,259,1245,300"/>
<area shape="rect" id="node10" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="6045,169,6311,211"/>
<area shape="rect" id="node11" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="6335,169,6573,211"/>
<area shape="rect" id="node12" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="6597,169,6852,211"/>
<area shape="rect" id="node13" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="6877,177,7173,203"/>
<area shape="rect" id="node14" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="7197,169,7495,211"/>
<area shape="rect" id="node15" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="7519,169,7751,211"/>
<area shape="rect" id="node16" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="7775,169,8002,211"/>
<area shape="rect" id="node17" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="8027,169,8273,211"/>
<area shape="rect" id="node18" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="8297,169,8560,211"/>
<area shape="rect" id="node19" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="8585,177,8907,203"/>
<area shape="rect" id="node20" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="8932,169,9168,211"/>
<area shape="rect" id="node21" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="9193,169,9422,211"/>
<area shape="rect" id="node22" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="9447,169,9709,211"/>
<area shape="rect" id="node23" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="9733,169,9967,211"/>
<area shape="rect" id="node24" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="9991,169,10253,211"/>
<area shape="rect" id="node25" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="10277,169,10537,211"/>
<area shape="rect" id="node26" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="10561,169,10829,211"/>
<area shape="rect" id="node27" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="983,169,1231,211"/>
<area shape="rect" id="node29" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="10853,177,11143,203"/>
<area shape="rect" id="node30" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="1255,169,1479,211"/>
<area shape="rect" id="node31" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="1504,177,1796,203"/>
<area shape="rect" id="node32" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single psuedo:" alt="" coords="1820,169,2019,211"/>
<area shape="rect" id="node33" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="2043,169,2246,211"/>
<area shape="rect" id="node34" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="2271,169,2491,211"/>
<area shape="rect" id="node35" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="2515,177,2801,203"/>
<area shape="rect" id="node36" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="2825,177,3112,203"/>
<area shape="rect" id="node37" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="3136,169,3324,211"/>
<area shape="rect" id="node38" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="3349,169,3551,211"/>
<area shape="rect" id="node39" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="3576,169,3775,211"/>
<area shape="rect" id="node40" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="3799,169,3997,211"/>
<area shape="rect" id="node41" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="4021,169,4212,211"/>
<area shape="rect" id="node42" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="4237,169,4426,211"/>
<area shape="rect" id="node43" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="4450,169,4642,211"/>
<area shape="rect" id="node44" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="4666,169,4866,211"/>
<area shape="rect" id="node45" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="4890,169,5090,211"/>
<area shape="rect" id="node46" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="5114,169,5314,211"/>
<area shape="rect" id="node47" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="5339,169,5553,211"/>
<area shape="rect" id="node48" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="5578,169,5775,211"/>
<area shape="rect" id="node49" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="5800,169,6020,211"/>
</map>
