#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jun 16 15:13:44 2023
# Process ID: 580
# Current directory: E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.runs/synth_1/top_module.vds
# Journal file: E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.runs/synth_1\vivado.jou
# Running On: Chano_ELO, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 7907 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/utils_1/imports/synth_1/top_module.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16500
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1204.359 ; gain = 409.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/top_module.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Clock_divader' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Clock_divader.sv:4]
	Parameter F_IN bound to: 100000000 - type: integer 
	Parameter F_OUT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_divader' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Clock_divader.sv:4]
INFO: [Synth 8-6157] synthesizing module 'S8_actividad2' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S8_actividad2.sv:3]
	Parameter N_DEBOUNCER bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PB_Debouncer' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv:3]
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'PB_Debouncer' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ReversePolishFSM' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ReversePolishFSM' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'S6_Actividad1' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S6_Actividad1' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Display' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'unsigned_to_bcd' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/unsigned_to_bcd.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_to_bcd' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/unsigned_to_bcd.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Mux' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Mux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Mux.sv:3]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-226] default block is never used [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S8_actividad2' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/S8_actividad2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.srcs/sources_1/new/top_module.sv:5]
WARNING: [Synth 8-3917] design top_module has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[5] driven by constant 0
WARNING: [Synth 8-7129] Port BTNU in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1295.691 ; gain = 501.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1295.691 ; gain = 501.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1295.691 ; gain = 501.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1295.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucia/OneDrive/Escritorio/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/lucia/OneDrive/Escritorio/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lucia/OneDrive/Escritorio/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1405.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1405.715 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PB_Debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ReversePolishFSM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PB_IDLE |                            00001 |                           000000
                PB_COUNT |                            00010 |                           000001
              PB_PRESSED |                            00100 |                           000010
               PB_STABLE |                            01000 |                           000011
             PB_RELEASED |                            10000 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PB_Debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            Entering_OpA |                          0000001 |                          0000000
                Load_OpA |                          0000010 |                          0000001
            Entering_OpB |                          0000100 |                          0000010
                Load_OpB |                          0001000 |                          0000011
         Entering_OpCode |                          0010000 |                          0000100
             Load_OpCode |                          0100000 |                          0000101
             Show_Result |                          1000000 |                          0000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ReversePolishFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                              000
                 S_SHIFT |                              010 |                              001
                  S_ADD3 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   5 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_module has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port LED[5] driven by constant 0
WARNING: [Synth 8-7129] Port BTNU in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     6|
|4     |LUT2   |    12|
|5     |LUT3   |    51|
|6     |LUT4   |    41|
|7     |LUT5   |    44|
|8     |LUT6   |    53|
|9     |FDRE   |   165|
|10    |FDSE   |     4|
|11    |IBUF   |    22|
|12    |OBUF   |    31|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.715 ; gain = 611.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1405.715 ; gain = 501.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.715 ; gain = 611.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1405.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1405.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a168abcc
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1405.715 ; gain = 1005.840
INFO: [Common 17-1381] The checkpoint 'E:/Fotos lab digitales/GVI10_sesion8/nexys/project_1/project_1.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 15:14:37 2023...
