<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4712" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4712{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4712{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4712{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4712{left:189px;bottom:998px;}
#t5_4712{left:432px;bottom:998px;letter-spacing:-0.14px;}
#t6_4712{left:525px;bottom:998px;letter-spacing:-0.11px;}
#t7_4712{left:189px;bottom:973px;letter-spacing:-0.13px;}
#t8_4712{left:525px;bottom:973px;letter-spacing:-0.13px;}
#t9_4712{left:189px;bottom:949px;letter-spacing:-0.17px;}
#ta_4712{left:432px;bottom:949px;letter-spacing:-0.12px;}
#tb_4712{left:525px;bottom:949px;letter-spacing:-0.11px;}
#tc_4712{left:189px;bottom:924px;letter-spacing:-0.17px;}
#td_4712{left:432px;bottom:924px;letter-spacing:-0.12px;}
#te_4712{left:525px;bottom:924px;letter-spacing:-0.11px;}
#tf_4712{left:189px;bottom:900px;letter-spacing:-0.17px;}
#tg_4712{left:432px;bottom:900px;letter-spacing:-0.12px;}
#th_4712{left:525px;bottom:900px;letter-spacing:-0.11px;}
#ti_4712{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tj_4712{left:525px;bottom:875px;letter-spacing:-0.12px;}
#tk_4712{left:189px;bottom:851px;letter-spacing:-0.16px;}
#tl_4712{left:432px;bottom:851px;letter-spacing:-0.12px;}
#tm_4712{left:525px;bottom:851px;letter-spacing:-0.11px;}
#tn_4712{left:189px;bottom:826px;letter-spacing:-0.16px;}
#to_4712{left:432px;bottom:826px;letter-spacing:-0.12px;}
#tp_4712{left:525px;bottom:826px;letter-spacing:-0.12px;}
#tq_4712{left:189px;bottom:802px;letter-spacing:-0.16px;}
#tr_4712{left:432px;bottom:802px;letter-spacing:-0.12px;}
#ts_4712{left:525px;bottom:802px;letter-spacing:-0.12px;}
#tt_4712{left:81px;bottom:778px;letter-spacing:-0.16px;}
#tu_4712{left:138px;bottom:778px;letter-spacing:-0.16px;}
#tv_4712{left:189px;bottom:778px;letter-spacing:-0.14px;}
#tw_4712{left:189px;bottom:756px;letter-spacing:-0.14px;}
#tx_4712{left:432px;bottom:778px;letter-spacing:-0.14px;}
#ty_4712{left:525px;bottom:778px;letter-spacing:-0.11px;}
#tz_4712{left:525px;bottom:761px;letter-spacing:-0.11px;}
#t10_4712{left:189px;bottom:732px;}
#t11_4712{left:525px;bottom:732px;letter-spacing:-0.12px;}
#t12_4712{left:189px;bottom:707px;}
#t13_4712{left:525px;bottom:707px;letter-spacing:-0.12px;}
#t14_4712{left:189px;bottom:683px;}
#t15_4712{left:525px;bottom:683px;letter-spacing:-0.12px;}
#t16_4712{left:189px;bottom:658px;}
#t17_4712{left:525px;bottom:658px;letter-spacing:-0.12px;}
#t18_4712{left:189px;bottom:634px;letter-spacing:-0.13px;}
#t19_4712{left:525px;bottom:634px;letter-spacing:-0.13px;}
#t1a_4712{left:189px;bottom:609px;letter-spacing:-0.14px;}
#t1b_4712{left:525px;bottom:609px;letter-spacing:-0.12px;}
#t1c_4712{left:189px;bottom:585px;letter-spacing:-0.14px;}
#t1d_4712{left:525px;bottom:585px;letter-spacing:-0.12px;}
#t1e_4712{left:189px;bottom:561px;letter-spacing:-0.14px;}
#t1f_4712{left:525px;bottom:561px;letter-spacing:-0.12px;}
#t1g_4712{left:189px;bottom:536px;letter-spacing:-0.14px;}
#t1h_4712{left:525px;bottom:536px;letter-spacing:-0.12px;}
#t1i_4712{left:189px;bottom:512px;letter-spacing:-0.14px;}
#t1j_4712{left:525px;bottom:512px;letter-spacing:-0.12px;}
#t1k_4712{left:189px;bottom:487px;letter-spacing:-0.12px;}
#t1l_4712{left:525px;bottom:487px;letter-spacing:-0.12px;}
#t1m_4712{left:81px;bottom:463px;letter-spacing:-0.15px;}
#t1n_4712{left:138px;bottom:463px;letter-spacing:-0.15px;}
#t1o_4712{left:189px;bottom:463px;letter-spacing:-0.15px;}
#t1p_4712{left:432px;bottom:463px;letter-spacing:-0.14px;}
#t1q_4712{left:525px;bottom:463px;letter-spacing:-0.11px;}
#t1r_4712{left:525px;bottom:446px;letter-spacing:-0.1px;}
#t1s_4712{left:189px;bottom:422px;letter-spacing:-0.14px;}
#t1t_4712{left:525px;bottom:422px;letter-spacing:-0.11px;}
#t1u_4712{left:525px;bottom:405px;letter-spacing:-0.11px;}
#t1v_4712{left:189px;bottom:380px;letter-spacing:-0.14px;}
#t1w_4712{left:525px;bottom:380px;letter-spacing:-0.12px;}
#t1x_4712{left:81px;bottom:356px;letter-spacing:-0.16px;}
#t1y_4712{left:138px;bottom:356px;letter-spacing:-0.16px;}
#t1z_4712{left:189px;bottom:356px;letter-spacing:-0.14px;}
#t20_4712{left:432px;bottom:356px;letter-spacing:-0.14px;}
#t21_4712{left:525px;bottom:356px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#t22_4712{left:525px;bottom:339px;letter-spacing:-0.12px;}
#t23_4712{left:525px;bottom:322px;letter-spacing:-0.11px;}
#t24_4712{left:189px;bottom:298px;letter-spacing:-0.15px;}
#t25_4712{left:525px;bottom:298px;letter-spacing:-0.12px;}
#t26_4712{left:525px;bottom:276px;letter-spacing:-0.11px;}
#t27_4712{left:525px;bottom:260px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t28_4712{left:525px;bottom:243px;letter-spacing:-0.11px;}
#t29_4712{left:81px;bottom:218px;letter-spacing:-0.16px;}
#t2a_4712{left:138px;bottom:218px;letter-spacing:-0.16px;}
#t2b_4712{left:189px;bottom:218px;letter-spacing:-0.14px;}
#t2c_4712{left:432px;bottom:218px;letter-spacing:-0.14px;}
#t2d_4712{left:525px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#t2e_4712{left:525px;bottom:202px;letter-spacing:-0.12px;}
#t2f_4712{left:525px;bottom:185px;letter-spacing:-0.11px;}
#t2g_4712{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2h_4712{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t2i_4712{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2j_4712{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2k_4712{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2l_4712{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2m_4712{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2n_4712{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2o_4712{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4712{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4712{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4712{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4712{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4712{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4712" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4712Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4712" style="-webkit-user-select: none;"><object width="935" height="1210" data="4712/4712.svg" type="image/svg+xml" id="pdf4712" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4712" class="t s1_4712">2-190 </span><span id="t2_4712" class="t s1_4712">Vol. 4 </span>
<span id="t3_4712" class="t s2_4712">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4712" class="t s3_4712">7 </span><span id="t5_4712" class="t s3_4712">Core </span><span id="t6_4712" class="t s3_4712">Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] &gt; 7). </span>
<span id="t7_4712" class="t s3_4712">31:8 </span><span id="t8_4712" class="t s3_4712">Reserved </span>
<span id="t9_4712" class="t s3_4712">32 </span><span id="ta_4712" class="t s3_4712">Thread </span><span id="tb_4712" class="t s3_4712">Set 1 to clear Ovf_FixedCtr0. </span>
<span id="tc_4712" class="t s3_4712">33 </span><span id="td_4712" class="t s3_4712">Thread </span><span id="te_4712" class="t s3_4712">Set 1 to clear Ovf_FixedCtr1. </span>
<span id="tf_4712" class="t s3_4712">34 </span><span id="tg_4712" class="t s3_4712">Thread </span><span id="th_4712" class="t s3_4712">Set 1 to clear Ovf_FixedCtr2. </span>
<span id="ti_4712" class="t s3_4712">60:35 </span><span id="tj_4712" class="t s3_4712">Reserved </span>
<span id="tk_4712" class="t s3_4712">61 </span><span id="tl_4712" class="t s3_4712">Thread </span><span id="tm_4712" class="t s3_4712">Set 1 to clear Ovf_Uncore. </span>
<span id="tn_4712" class="t s3_4712">62 </span><span id="to_4712" class="t s3_4712">Thread </span><span id="tp_4712" class="t s3_4712">Set 1 to clear Ovf_BufDSSAVE. </span>
<span id="tq_4712" class="t s3_4712">63 </span><span id="tr_4712" class="t s3_4712">Thread </span><span id="ts_4712" class="t s3_4712">Set 1 to clear CondChgd. </span>
<span id="tt_4712" class="t s3_4712">3F1H </span><span id="tu_4712" class="t s3_4712">1009 </span><span id="tv_4712" class="t s3_4712">IA32_PEBS_ENABLE </span>
<span id="tw_4712" class="t s3_4712">(MSR_PEBS_ENABLE) </span>
<span id="tx_4712" class="t s3_4712">Thread </span><span id="ty_4712" class="t s3_4712">See Section 20.3.1.1.1, “Processor Event Based </span>
<span id="tz_4712" class="t s3_4712">Sampling (PEBS).” </span>
<span id="t10_4712" class="t s3_4712">0 </span><span id="t11_4712" class="t s3_4712">Enable PEBS on IA32_PMC0. (R/W) </span>
<span id="t12_4712" class="t s3_4712">1 </span><span id="t13_4712" class="t s3_4712">Enable PEBS on IA32_PMC1. (R/W) </span>
<span id="t14_4712" class="t s3_4712">2 </span><span id="t15_4712" class="t s3_4712">Enable PEBS on IA32_PMC2. (R/W) </span>
<span id="t16_4712" class="t s3_4712">3 </span><span id="t17_4712" class="t s3_4712">Enable PEBS on IA32_PMC3. (R/W) </span>
<span id="t18_4712" class="t s3_4712">31:4 </span><span id="t19_4712" class="t s3_4712">Reserved </span>
<span id="t1a_4712" class="t s3_4712">32 </span><span id="t1b_4712" class="t s3_4712">Enable Load Latency on IA32_PMC0. (R/W) </span>
<span id="t1c_4712" class="t s3_4712">33 </span><span id="t1d_4712" class="t s3_4712">Enable Load Latency on IA32_PMC1. (R/W) </span>
<span id="t1e_4712" class="t s3_4712">34 </span><span id="t1f_4712" class="t s3_4712">Enable Load Latency on IA32_PMC2. (R/W) </span>
<span id="t1g_4712" class="t s3_4712">35 </span><span id="t1h_4712" class="t s3_4712">Enable Load Latency on IA32_PMC3. (R/W) </span>
<span id="t1i_4712" class="t s3_4712">62:36 </span><span id="t1j_4712" class="t s3_4712">Reserved </span>
<span id="t1k_4712" class="t s3_4712">63 </span><span id="t1l_4712" class="t s3_4712">Enable Precise Store (R/W) </span>
<span id="t1m_4712" class="t s3_4712">3F6H </span><span id="t1n_4712" class="t s3_4712">1014 </span><span id="t1o_4712" class="t s3_4712">MSR_PEBS_LD_LAT </span><span id="t1p_4712" class="t s3_4712">Thread </span><span id="t1q_4712" class="t s3_4712">See Section 20.3.1.1.2, “Load Latency Performance </span>
<span id="t1r_4712" class="t s3_4712">Monitoring Facility.” </span>
<span id="t1s_4712" class="t s3_4712">15:0 </span><span id="t1t_4712" class="t s3_4712">Minimum threshold latency value of tagged load </span>
<span id="t1u_4712" class="t s3_4712">operation that will be counted. (R/W) </span>
<span id="t1v_4712" class="t s3_4712">63:36 </span><span id="t1w_4712" class="t s3_4712">Reserved </span>
<span id="t1x_4712" class="t s3_4712">3F8H </span><span id="t1y_4712" class="t s3_4712">1016 </span><span id="t1z_4712" class="t s3_4712">MSR_PKG_C3_RESIDENCY </span><span id="t20_4712" class="t s3_4712">Package </span><span id="t21_4712" class="t s3_4712">Note: C-state values are processor specific C-state code </span>
<span id="t22_4712" class="t s3_4712">names, unrelated to MWAIT extension C-state </span>
<span id="t23_4712" class="t s3_4712">parameters or ACPI C-States. </span>
<span id="t24_4712" class="t s3_4712">63:0 </span><span id="t25_4712" class="t s3_4712">Package C3 Residency Counter (R/O) </span>
<span id="t26_4712" class="t s3_4712">Value since last reset that this package is in processor- </span>
<span id="t27_4712" class="t s3_4712">specific C3 states. Count at the same frequency as the </span>
<span id="t28_4712" class="t s3_4712">TSC. </span>
<span id="t29_4712" class="t s3_4712">3F9H </span><span id="t2a_4712" class="t s3_4712">1017 </span><span id="t2b_4712" class="t s3_4712">MSR_PKG_C6_RESIDENCY </span><span id="t2c_4712" class="t s3_4712">Package </span><span id="t2d_4712" class="t s3_4712">Note: C-state values are processor specific C-state code </span>
<span id="t2e_4712" class="t s3_4712">names, unrelated to MWAIT extension C-state </span>
<span id="t2f_4712" class="t s3_4712">parameters or ACPI C-States. </span>
<span id="t2g_4712" class="t s4_4712">Table 2-20. </span><span id="t2h_4712" class="t s4_4712">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t2i_4712" class="t s5_4712">Register </span>
<span id="t2j_4712" class="t s5_4712">Address </span><span id="t2k_4712" class="t s5_4712">Register Name / Bit Fields </span><span id="t2l_4712" class="t s5_4712">Scope </span><span id="t2m_4712" class="t s5_4712">Bit Description </span>
<span id="t2n_4712" class="t s5_4712">Hex </span><span id="t2o_4712" class="t s5_4712">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
