{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597802955185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597802955185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 10:09:15 2020 " "Processing started: Wed Aug 19 10:09:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597802955185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1597802955185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off idu_top -c idu_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off idu_top -c idu_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1597802955185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1597802955449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1597802955449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_reg " "Found entity 1: id_reg" {  } { { "../id_reg/id_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597802962955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597802962955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder/decoder.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597802962958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597802962958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file idu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 idu_top " "Found entity 1: idu_top" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597802962960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_en idu_top.v(123) " "Verilog HDL Implicit Net warning at idu_top.v(123): created implicit net for \"ex_en\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_op idu_top.v(137) " "Verilog HDL Implicit Net warning at idu_top.v(137): created implicit net for \"alu_op\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_in_0 idu_top.v(138) " "Verilog HDL Implicit Net warning at idu_top.v(138): created implicit net for \"alu_in_0\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_in_1 idu_top.v(139) " "Verilog HDL Implicit Net warning at idu_top.v(139): created implicit net for \"alu_in_1\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "br_flag idu_top.v(142) " "Verilog HDL Implicit Net warning at idu_top.v(142): created implicit net for \"br_flag\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_op idu_top.v(143) " "Verilog HDL Implicit Net warning at idu_top.v(143): created implicit net for \"mem_op\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_wr_data idu_top.v(144) " "Verilog HDL Implicit Net warning at idu_top.v(144): created implicit net for \"mem_wr_data\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_op idu_top.v(145) " "Verilog HDL Implicit Net warning at idu_top.v(145): created implicit net for \"ctrl_op\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_addr idu_top.v(146) " "Verilog HDL Implicit Net warning at idu_top.v(146): created implicit net for \"dst_addr\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gpr_we_ idu_top.v(147) " "Verilog HDL Implicit Net warning at idu_top.v(147): created implicit net for \"gpr_we_\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exp_code idu_top.v(148) " "Verilog HDL Implicit Net warning at idu_top.v(148): created implicit net for \"exp_code\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802962960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "idu_top " "Elaborating entity \"idu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1597802962986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decode_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decode_0\"" {  } { { "idu_top.v" "decode_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597802962988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_reg id_reg:id_reg_0 " "Elaborating entity \"id_reg\" for hierarchy \"id_reg:id_reg_0\"" {  } { { "idu_top.v" "id_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597802962992 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1597802963148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597802963206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 19 10:09:23 2020 " "Processing ended: Wed Aug 19 10:09:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597802963206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597802963206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597802963206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1597802963206 ""}
