# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/IQSerializer.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/Serializer_test/new/Serializer_tb.vhd"
