--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml testbench.twx testbench.ncd -o testbench.twr testbench.pcf

Design file:              testbench.ncd
Physical constraint file: testbench.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Logical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: mydcm1/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Logical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: mydcm1/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Logical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: mydcm1/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mydcm1_clkout1 = PERIOD TIMEGRP "mydcm1_clkout1" TS_CLK / 
0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8885146 paths analyzed, 3135 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.756ns.
--------------------------------------------------------------------------------

Paths for end point rsrc1/rsrccreg/c_27 (SLICE_X14Y58.C1), 52661 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd1 (FF)
  Destination:          rsrc1/rsrccreg/c_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.641ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.580 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd1 to rsrc1/rsrccreg/c_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.AQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C1      net (fanout=26)       1.397   rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X12Y49.A1      net (fanout=5)        0.944   rsrc1/grc
    SLICE_X12Y49.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X42Y76.D1      net (fanout=288)      2.345   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X42Y76.D       Tilo                  0.097   rsrc1/rsrcregfile/reg13<31>
                                                       rsrc1/rsrcregfile/mux20_10
    SLICE_X39Y73.C3      net (fanout=1)        0.694   rsrc1/rsrcregfile/mux20_10
    SLICE_X39Y73.CMUX    Tilo                  0.415   rsrc1/rsrcregfile/mux20_82
                                                       rsrc1/rsrcregfile/mux20_2_f7_G
                                                       rsrc1/rsrcregfile/mux20_2_f7
    SLICE_X28Y68.B2      net (fanout=7)        0.910   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<28>
    SLICE_X28Y68.B       Tilo                  0.097   rsrc1/rsrcregfile/reg5<31>
                                                       rsrc1/cpu_bus<28>LogicTrst
    SLICE_X8Y56.D6       net (fanout=47)       0.954   rsrc1/cpu_bus<28>
    SLICE_X8Y56.D        Tilo                  0.097   rsrc1/rsrcalu/n<1>_mmx_out12
                                                       rsrc1/rsrcalu/n<1>_mmx_out121
    SLICE_X12Y58.C1      net (fanout=9)        0.876   rsrc1/rsrcalu/n<1>_mmx_out12
    SLICE_X12Y58.C       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out2
                                                       rsrc1/rsrcalu/c<27>31
    SLICE_X32Y54.A1      net (fanout=2)        0.974   rsrc1/rsrcalu/c<27>31
    SLICE_X32Y54.A       Tilo                  0.097   rsrc1/rsrcalu/c<27>1
                                                       rsrc1/rsrcalu/c<27>8_SW0
    SLICE_X14Y58.C1      net (fanout=1)        0.857   N184
    SLICE_X14Y58.CLK     Tas                   0.027   rsrc1/rsrccreg/c<27>
                                                       rsrc1/rsrcalu/c<27>8
                                                       rsrc1/rsrccreg/c_27
    -------------------------------------------------  ---------------------------
    Total                                     12.641ns (1.611ns logic, 11.030ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd3 (FF)
  Destination:          rsrc1/rsrccreg/c_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.638ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.580 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd3 to rsrc1/rsrccreg/c_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.CQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd3
    SLICE_X32Y56.C2      net (fanout=25)       1.394   rsrc1/rsrccontrol/state_FSM_FFd3
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X12Y49.A1      net (fanout=5)        0.944   rsrc1/grc
    SLICE_X12Y49.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X42Y76.D1      net (fanout=288)      2.345   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X42Y76.D       Tilo                  0.097   rsrc1/rsrcregfile/reg13<31>
                                                       rsrc1/rsrcregfile/mux20_10
    SLICE_X39Y73.C3      net (fanout=1)        0.694   rsrc1/rsrcregfile/mux20_10
    SLICE_X39Y73.CMUX    Tilo                  0.415   rsrc1/rsrcregfile/mux20_82
                                                       rsrc1/rsrcregfile/mux20_2_f7_G
                                                       rsrc1/rsrcregfile/mux20_2_f7
    SLICE_X28Y68.B2      net (fanout=7)        0.910   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<28>
    SLICE_X28Y68.B       Tilo                  0.097   rsrc1/rsrcregfile/reg5<31>
                                                       rsrc1/cpu_bus<28>LogicTrst
    SLICE_X8Y56.D6       net (fanout=47)       0.954   rsrc1/cpu_bus<28>
    SLICE_X8Y56.D        Tilo                  0.097   rsrc1/rsrcalu/n<1>_mmx_out12
                                                       rsrc1/rsrcalu/n<1>_mmx_out121
    SLICE_X12Y58.C1      net (fanout=9)        0.876   rsrc1/rsrcalu/n<1>_mmx_out12
    SLICE_X12Y58.C       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out2
                                                       rsrc1/rsrcalu/c<27>31
    SLICE_X32Y54.A1      net (fanout=2)        0.974   rsrc1/rsrcalu/c<27>31
    SLICE_X32Y54.A       Tilo                  0.097   rsrc1/rsrcalu/c<27>1
                                                       rsrc1/rsrcalu/c<27>8_SW0
    SLICE_X14Y58.C1      net (fanout=1)        0.857   N184
    SLICE_X14Y58.CLK     Tas                   0.027   rsrc1/rsrccreg/c<27>
                                                       rsrc1/rsrcalu/c<27>8
                                                       rsrc1/rsrccreg/c_27
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (1.611ns logic, 11.027ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd1 (FF)
  Destination:          rsrc1/rsrccreg/c_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.543ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.580 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd1 to rsrc1/rsrccreg/c_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.AQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C1      net (fanout=26)       1.397   rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X12Y49.A1      net (fanout=5)        0.944   rsrc1/grc
    SLICE_X12Y49.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X44Y77.B5      net (fanout=288)      2.143   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X44Y77.B       Tilo                  0.097   rsrc1/rsrcregfile/reg25<31>
                                                       rsrc1/rsrcregfile/mux21_81
    SLICE_X40Y72.D2      net (fanout=1)        0.764   rsrc1/rsrcregfile/mux21_81
    SLICE_X40Y72.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux21_82
                                                       rsrc1/rsrcregfile/mux21_2_f7_F
                                                       rsrc1/rsrcregfile/mux21_2_f7
    SLICE_X29Y61.B2      net (fanout=6)        1.042   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<29>
    SLICE_X29Y61.B       Tilo                  0.097   rsrc1/rsrcareg/a<31>
                                                       rsrc1/cpu_bus<29>LogicTrst
    SLICE_X8Y56.D4       net (fanout=51)       0.863   rsrc1/cpu_bus<29>
    SLICE_X8Y56.D        Tilo                  0.097   rsrc1/rsrcalu/n<1>_mmx_out12
                                                       rsrc1/rsrcalu/n<1>_mmx_out121
    SLICE_X12Y58.C1      net (fanout=9)        0.876   rsrc1/rsrcalu/n<1>_mmx_out12
    SLICE_X12Y58.C       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out2
                                                       rsrc1/rsrcalu/c<27>31
    SLICE_X32Y54.A1      net (fanout=2)        0.974   rsrc1/rsrcalu/c<27>31
    SLICE_X32Y54.A       Tilo                  0.097   rsrc1/rsrcalu/c<27>1
                                                       rsrc1/rsrcalu/c<27>8_SW0
    SLICE_X14Y58.C1      net (fanout=1)        0.857   N184
    SLICE_X14Y58.CLK     Tas                   0.027   rsrc1/rsrccreg/c<27>
                                                       rsrc1/rsrcalu/c<27>8
                                                       rsrc1/rsrccreg/c_27
    -------------------------------------------------  ---------------------------
    Total                                     12.543ns (1.604ns logic, 10.939ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point rsrc1/rsrccreg/c_29 (SLICE_X15Y61.C2), 43732 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd1 (FF)
  Destination:          rsrc1/rsrccreg/c_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.519ns (Levels of Logic = 10)
  Clock Path Skew:      -0.035ns (0.578 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd1 to rsrc1/rsrccreg/c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.AQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C1      net (fanout=26)       1.397   rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X12Y49.A1      net (fanout=5)        0.944   rsrc1/grc
    SLICE_X12Y49.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X54Y49.D5      net (fanout=288)      1.499   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X54Y49.D       Tilo                  0.097   rsrc1/rsrcregfile/reg20<19>
                                                       rsrc1/rsrcregfile/mux9_81
    SLICE_X48Y50.D1      net (fanout=1)        0.723   rsrc1/rsrcregfile/mux9_81
    SLICE_X48Y50.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux9_82
                                                       rsrc1/rsrcregfile/mux9_2_f7_F
                                                       rsrc1/rsrcregfile/mux9_2_f7
    SLICE_X34Y56.A2      net (fanout=5)        0.988   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<18>
    SLICE_X34Y56.A       Tilo                  0.097   rsrc1/rsrcregfile/reg14<21>
                                                       rsrc1/cpu_bus<18>LogicTrst
    SLICE_X14Y61.C2      net (fanout=48)       1.619   rsrc1/cpu_bus<18>
    SLICE_X14Y61.C       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out72
                                                       rsrc1/rsrcalu/n<1>_mmx_out2521
    SLICE_X13Y65.A2      net (fanout=9)        0.911   rsrc1/rsrcalu/n<1>_mmx_out252
    SLICE_X13Y65.A       Tilo                  0.097   rsrc1/rsrcpc/pc<23>
                                                       rsrc1/rsrcalu/n<3>1611_SW0
    SLICE_X14Y65.A2      net (fanout=1)        0.927   N373
    SLICE_X14Y65.A       Tilo                  0.097   N374
                                                       rsrc1/rsrcalu/c<29>2
    SLICE_X15Y61.C2      net (fanout=1)        0.790   rsrc1/rsrcalu/c<29>1
    SLICE_X15Y61.CLK     Tas                   0.065   rsrc1/rsrccreg/c<29>
                                                       rsrc1/rsrcalu/c<29>6
                                                       rsrc1/rsrccreg/c_29
    -------------------------------------------------  ---------------------------
    Total                                     12.519ns (1.642ns logic, 10.877ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd3 (FF)
  Destination:          rsrc1/rsrccreg/c_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.516ns (Levels of Logic = 10)
  Clock Path Skew:      -0.035ns (0.578 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd3 to rsrc1/rsrccreg/c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.CQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd3
    SLICE_X32Y56.C2      net (fanout=25)       1.394   rsrc1/rsrccontrol/state_FSM_FFd3
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X12Y49.A1      net (fanout=5)        0.944   rsrc1/grc
    SLICE_X12Y49.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X54Y49.D5      net (fanout=288)      1.499   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X54Y49.D       Tilo                  0.097   rsrc1/rsrcregfile/reg20<19>
                                                       rsrc1/rsrcregfile/mux9_81
    SLICE_X48Y50.D1      net (fanout=1)        0.723   rsrc1/rsrcregfile/mux9_81
    SLICE_X48Y50.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux9_82
                                                       rsrc1/rsrcregfile/mux9_2_f7_F
                                                       rsrc1/rsrcregfile/mux9_2_f7
    SLICE_X34Y56.A2      net (fanout=5)        0.988   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<18>
    SLICE_X34Y56.A       Tilo                  0.097   rsrc1/rsrcregfile/reg14<21>
                                                       rsrc1/cpu_bus<18>LogicTrst
    SLICE_X14Y61.C2      net (fanout=48)       1.619   rsrc1/cpu_bus<18>
    SLICE_X14Y61.C       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out72
                                                       rsrc1/rsrcalu/n<1>_mmx_out2521
    SLICE_X13Y65.A2      net (fanout=9)        0.911   rsrc1/rsrcalu/n<1>_mmx_out252
    SLICE_X13Y65.A       Tilo                  0.097   rsrc1/rsrcpc/pc<23>
                                                       rsrc1/rsrcalu/n<3>1611_SW0
    SLICE_X14Y65.A2      net (fanout=1)        0.927   N373
    SLICE_X14Y65.A       Tilo                  0.097   N374
                                                       rsrc1/rsrcalu/c<29>2
    SLICE_X15Y61.C2      net (fanout=1)        0.790   rsrc1/rsrcalu/c<29>1
    SLICE_X15Y61.CLK     Tas                   0.065   rsrc1/rsrccreg/c<29>
                                                       rsrc1/rsrcalu/c<29>6
                                                       rsrc1/rsrccreg/c_29
    -------------------------------------------------  ---------------------------
    Total                                     12.516ns (1.642ns logic, 10.874ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd1 (FF)
  Destination:          rsrc1/rsrccreg/c_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.476ns (Levels of Logic = 10)
  Clock Path Skew:      -0.035ns (0.578 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd1 to rsrc1/rsrccreg/c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.AQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C1      net (fanout=26)       1.397   rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X8Y58.D1       net (fanout=5)        0.633   rsrc1/grc
    SLICE_X8Y58.D        Tilo                  0.097   rsrc1/rsrcregfile/mux_out<0>
                                                       rsrc1/rsrcregfile/Mmux_mux_out<0>11
    SLICE_X54Y49.D4      net (fanout=288)      1.767   rsrc1/rsrcregfile/mux_out<0>
    SLICE_X54Y49.D       Tilo                  0.097   rsrc1/rsrcregfile/reg20<19>
                                                       rsrc1/rsrcregfile/mux9_81
    SLICE_X48Y50.D1      net (fanout=1)        0.723   rsrc1/rsrcregfile/mux9_81
    SLICE_X48Y50.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux9_82
                                                       rsrc1/rsrcregfile/mux9_2_f7_F
                                                       rsrc1/rsrcregfile/mux9_2_f7
    SLICE_X34Y56.A2      net (fanout=5)        0.988   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<18>
    SLICE_X34Y56.A       Tilo                  0.097   rsrc1/rsrcregfile/reg14<21>
                                                       rsrc1/cpu_bus<18>LogicTrst
    SLICE_X14Y61.C2      net (fanout=48)       1.619   rsrc1/cpu_bus<18>
    SLICE_X14Y61.C       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out72
                                                       rsrc1/rsrcalu/n<1>_mmx_out2521
    SLICE_X13Y65.A2      net (fanout=9)        0.911   rsrc1/rsrcalu/n<1>_mmx_out252
    SLICE_X13Y65.A       Tilo                  0.097   rsrc1/rsrcpc/pc<23>
                                                       rsrc1/rsrcalu/n<3>1611_SW0
    SLICE_X14Y65.A2      net (fanout=1)        0.927   N373
    SLICE_X14Y65.A       Tilo                  0.097   N374
                                                       rsrc1/rsrcalu/c<29>2
    SLICE_X15Y61.C2      net (fanout=1)        0.790   rsrc1/rsrcalu/c<29>1
    SLICE_X15Y61.CLK     Tas                   0.065   rsrc1/rsrccreg/c<29>
                                                       rsrc1/rsrcalu/c<29>6
                                                       rsrc1/rsrccreg/c_29
    -------------------------------------------------  ---------------------------
    Total                                     12.476ns (1.642ns logic, 10.834ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point rsrc1/rsrccreg/c_30 (SLICE_X14Y59.A4), 101749 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd1 (FF)
  Destination:          rsrc1/rsrccreg/c_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.449ns (Levels of Logic = 11)
  Clock Path Skew:      -0.033ns (0.580 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd1 to rsrc1/rsrccreg/c_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.AQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C1      net (fanout=26)       1.397   rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X12Y49.A1      net (fanout=5)        0.944   rsrc1/grc
    SLICE_X12Y49.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X44Y77.B5      net (fanout=288)      2.143   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X44Y77.B       Tilo                  0.097   rsrc1/rsrcregfile/reg25<31>
                                                       rsrc1/rsrcregfile/mux21_81
    SLICE_X40Y72.D2      net (fanout=1)        0.764   rsrc1/rsrcregfile/mux21_81
    SLICE_X40Y72.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux21_82
                                                       rsrc1/rsrcregfile/mux21_2_f7_F
                                                       rsrc1/rsrcregfile/mux21_2_f7
    SLICE_X29Y61.B2      net (fanout=6)        1.042   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<29>
    SLICE_X29Y61.B       Tilo                  0.097   rsrc1/rsrcareg/a<31>
                                                       rsrc1/cpu_bus<29>LogicTrst
    SLICE_X28Y68.A2      net (fanout=51)       0.821   rsrc1/cpu_bus<29>
    SLICE_X28Y68.A       Tilo                  0.097   rsrc1/rsrcregfile/reg5<31>
                                                       rsrc1/rsrcalu/n<1>2521
    SLICE_X14Y57.D4      net (fanout=4)        0.860   rsrc1/rsrcalu/n<1>_mmx_out311
    SLICE_X14Y57.D       Tilo                  0.097   rsrc1/rsrcirreg/ir<3>
                                                       rsrc1/rsrcalu/c<30>121
    SLICE_X9Y57.B4       net (fanout=3)        0.653   rsrc1/rsrcalu/c<30>12
    SLICE_X9Y57.B        Tilo                  0.097   rsrc1/shra
                                                       rsrc1/rsrcalu/c<30>8
    SLICE_X14Y59.B2      net (fanout=1)        0.729   rsrc1/rsrcalu/c<30>7
    SLICE_X14Y59.B       Tilo                  0.097   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>9
    SLICE_X14Y59.A4      net (fanout=1)        0.315   rsrc1/rsrcalu/c<30>8
    SLICE_X14Y59.CLK     Tas                   0.028   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>11
                                                       rsrc1/rsrccreg/c_30
    -------------------------------------------------  ---------------------------
    Total                                     12.449ns (1.702ns logic, 10.747ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd3 (FF)
  Destination:          rsrc1/rsrccreg/c_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.446ns (Levels of Logic = 11)
  Clock Path Skew:      -0.033ns (0.580 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd3 to rsrc1/rsrccreg/c_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.CQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd3
    SLICE_X32Y56.C2      net (fanout=25)       1.394   rsrc1/rsrccontrol/state_FSM_FFd3
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X12Y49.A1      net (fanout=5)        0.944   rsrc1/grc
    SLICE_X12Y49.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X44Y77.B5      net (fanout=288)      2.143   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X44Y77.B       Tilo                  0.097   rsrc1/rsrcregfile/reg25<31>
                                                       rsrc1/rsrcregfile/mux21_81
    SLICE_X40Y72.D2      net (fanout=1)        0.764   rsrc1/rsrcregfile/mux21_81
    SLICE_X40Y72.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux21_82
                                                       rsrc1/rsrcregfile/mux21_2_f7_F
                                                       rsrc1/rsrcregfile/mux21_2_f7
    SLICE_X29Y61.B2      net (fanout=6)        1.042   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<29>
    SLICE_X29Y61.B       Tilo                  0.097   rsrc1/rsrcareg/a<31>
                                                       rsrc1/cpu_bus<29>LogicTrst
    SLICE_X28Y68.A2      net (fanout=51)       0.821   rsrc1/cpu_bus<29>
    SLICE_X28Y68.A       Tilo                  0.097   rsrc1/rsrcregfile/reg5<31>
                                                       rsrc1/rsrcalu/n<1>2521
    SLICE_X14Y57.D4      net (fanout=4)        0.860   rsrc1/rsrcalu/n<1>_mmx_out311
    SLICE_X14Y57.D       Tilo                  0.097   rsrc1/rsrcirreg/ir<3>
                                                       rsrc1/rsrcalu/c<30>121
    SLICE_X9Y57.B4       net (fanout=3)        0.653   rsrc1/rsrcalu/c<30>12
    SLICE_X9Y57.B        Tilo                  0.097   rsrc1/shra
                                                       rsrc1/rsrcalu/c<30>8
    SLICE_X14Y59.B2      net (fanout=1)        0.729   rsrc1/rsrcalu/c<30>7
    SLICE_X14Y59.B       Tilo                  0.097   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>9
    SLICE_X14Y59.A4      net (fanout=1)        0.315   rsrc1/rsrcalu/c<30>8
    SLICE_X14Y59.CLK     Tas                   0.028   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>11
                                                       rsrc1/rsrccreg/c_30
    -------------------------------------------------  ---------------------------
    Total                                     12.446ns (1.702ns logic, 10.744ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd1 (FF)
  Destination:          rsrc1/rsrccreg/c_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.277ns (Levels of Logic = 11)
  Clock Path Skew:      -0.033ns (0.580 - 0.613)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd1 to rsrc1/rsrccreg/c_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y68.AQ       Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C1      net (fanout=26)       1.397   rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X32Y56.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A2       net (fanout=45)       1.079   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X9Y60.A        Tilo                  0.097   rsrc1/rsrcalu/c<24>6
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X12Y49.A1      net (fanout=5)        0.944   rsrc1/grc
    SLICE_X12Y49.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X45Y75.B5      net (fanout=288)      1.886   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X45Y75.B       Tilo                  0.097   rsrc1/rsrcregfile/mux21_8
                                                       rsrc1/rsrcregfile/mux21_8
    SLICE_X40Y72.C1      net (fanout=1)        0.842   rsrc1/rsrcregfile/mux21_8
    SLICE_X40Y72.CMUX    Tilo                  0.415   rsrc1/rsrcregfile/mux21_82
                                                       rsrc1/rsrcregfile/mux21_2_f7_G
                                                       rsrc1/rsrcregfile/mux21_2_f7
    SLICE_X29Y61.B2      net (fanout=6)        1.042   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<29>
    SLICE_X29Y61.B       Tilo                  0.097   rsrc1/rsrcareg/a<31>
                                                       rsrc1/cpu_bus<29>LogicTrst
    SLICE_X28Y68.A2      net (fanout=51)       0.821   rsrc1/cpu_bus<29>
    SLICE_X28Y68.A       Tilo                  0.097   rsrc1/rsrcregfile/reg5<31>
                                                       rsrc1/rsrcalu/n<1>2521
    SLICE_X14Y57.D4      net (fanout=4)        0.860   rsrc1/rsrcalu/n<1>_mmx_out311
    SLICE_X14Y57.D       Tilo                  0.097   rsrc1/rsrcirreg/ir<3>
                                                       rsrc1/rsrcalu/c<30>121
    SLICE_X9Y57.B4       net (fanout=3)        0.653   rsrc1/rsrcalu/c<30>12
    SLICE_X9Y57.B        Tilo                  0.097   rsrc1/shra
                                                       rsrc1/rsrcalu/c<30>8
    SLICE_X14Y59.B2      net (fanout=1)        0.729   rsrc1/rsrcalu/c<30>7
    SLICE_X14Y59.B       Tilo                  0.097   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>9
    SLICE_X14Y59.A4      net (fanout=1)        0.315   rsrc1/rsrcalu/c<30>8
    SLICE_X14Y59.CLK     Tas                   0.028   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>11
                                                       rsrc1/rsrccreg/c_30
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (1.709ns logic, 10.568ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mydcm1_clkout1 = PERIOD TIMEGRP "mydcm1_clkout1" TS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sram1/Mram_myarray (RAMB36_X0Y15.DIADI14), 183 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmdreg/mdo_14 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.343 - 0.269)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmdreg/mdo_14 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y74.CQ          Tcko                  0.164   rsrc1/rsrcmdreg/mdo<15>
                                                          rsrc1/rsrcmdreg/mdo_14
    SLICE_X8Y76.D6          net (fanout=1)        0.135   rsrc1/rsrcmdreg/mdo<14>
    SLICE_X8Y76.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<14>
                                                          d<14>LogicTrst
    RAMB36_X0Y15.DIADI14    net (fanout=1)        0.100   d<14>
    RAMB36_X0Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.148ns (-0.087ns logic, 0.235ns route)
                                                          (-58.8% logic, 158.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmareg/address_14 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.111 - 0.061)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmareg/address_14 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y77.CQ          Tcko                  0.164   rsrc1/rsrcmareg/address<15>
                                                          rsrc1/rsrcmareg/address_14
    SLICE_X8Y77.B5          net (fanout=11)       0.192   rsrc1/rsrcmareg/address<14>
    SLICE_X8Y77.B           Tilo                  0.045   rsrc1/rsrcmareg/address<15>
                                                          d<14>LogicTrst_SW0
    SLICE_X8Y76.D5          net (fanout=1)        0.210   N88
    SLICE_X8Y76.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<14>
                                                          d<14>LogicTrst
    RAMB36_X0Y15.DIADI14    net (fanout=1)        0.100   d<14>
    RAMB36_X0Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.460ns (-0.042ns logic, 0.502ns route)
                                                          (-9.1% logic, 109.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmareg/address_12 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.111 - 0.061)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmareg/address_12 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y77.AQ          Tcko                  0.164   rsrc1/rsrcmareg/address<15>
                                                          rsrc1/rsrcmareg/address_12
    SLICE_X8Y77.B3          net (fanout=10)       0.222   rsrc1/rsrcmareg/address<12>
    SLICE_X8Y77.B           Tilo                  0.045   rsrc1/rsrcmareg/address<15>
                                                          d<14>LogicTrst_SW0
    SLICE_X8Y76.D5          net (fanout=1)        0.210   N88
    SLICE_X8Y76.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<14>
                                                          d<14>LogicTrst
    RAMB36_X0Y15.DIADI14    net (fanout=1)        0.100   d<14>
    RAMB36_X0Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.490ns (-0.042ns logic, 0.532ns route)
                                                          (-8.6% logic, 108.6% route)

--------------------------------------------------------------------------------

Paths for end point sram1/Mram_myarray (RAMB36_X0Y15.DIADI7), 184 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmdreg/mdo_7 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.111 - 0.062)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmdreg/mdo_7 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y79.DQ          Tcko                  0.141   rsrc1/rsrcmdreg/mdo<7>
                                                          rsrc1/rsrcmdreg/mdo_7
    SLICE_X8Y79.D5          net (fanout=1)        0.079   rsrc1/rsrcmdreg/mdo<7>
    SLICE_X8Y79.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<7>
                                                          d<7>LogicTrst
    RAMB36_X0Y15.DIADI7     net (fanout=2)        0.159   d<7>
    RAMB36_X0Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.128ns (-0.110ns logic, 0.238ns route)
                                                          (-85.9% logic, 185.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sram1/Mram_myarray (RAM)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.111 - 0.095)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sram1/Mram_myarray to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y15.DOBDO7     Trcko_DOB             0.585   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    SLICE_X8Y79.D6          net (fanout=1)        0.231   sram1/_n0047<7>
    SLICE_X8Y79.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<7>
                                                          d<7>LogicTrst
    RAMB36_X0Y15.DIADI7     net (fanout=2)        0.159   d<7>
    RAMB36_X0Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.724ns (0.334ns logic, 0.390ns route)
                                                          (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usb1/usb_rd_h_clk_DFF_44 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.343 - 0.308)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usb1/usb_rd_h_clk_DFF_44 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y88.AMUX        Tshcko                0.182   usb1/usb_wr_h_inv
                                                          usb1/usb_rd_h_clk_DFF_44
    SLICE_X6Y88.A4          net (fanout=6)        0.192   usb1/usb_rd_h_clk_DFF_44
    SLICE_X6Y88.A           Tilo                  0.045   N60
                                                          d<7>LogicTrst_SW0
    SLICE_X8Y79.D2          net (fanout=1)        0.535   N60
    SLICE_X8Y79.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<7>
                                                          d<7>LogicTrst
    RAMB36_X0Y15.DIADI7     net (fanout=2)        0.159   d<7>
    RAMB36_X0Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.862ns (-0.024ns logic, 0.886ns route)
                                                          (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point sram1/Mram_myarray (RAMB36_X0Y15.DIADI21), 182 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmdreg/mdo_21 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.111 - 0.058)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmdreg/mdo_21 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y75.BQ          Tcko                  0.141   rsrc1/rsrcmdreg/mdo<23>
                                                          rsrc1/rsrcmdreg/mdo_21
    SLICE_X8Y75.D6          net (fanout=1)        0.051   rsrc1/rsrcmdreg/mdo<21>
    SLICE_X8Y75.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<21>
                                                          d<21>LogicTrst
    RAMB36_X0Y15.DIADI21    net (fanout=1)        0.207   d<21>
    RAMB36_X0Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.148ns (-0.110ns logic, 0.258ns route)
                                                          (-74.3% logic, 174.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmareg/address_14 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.111 - 0.061)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmareg/address_14 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y77.CQ          Tcko                  0.164   rsrc1/rsrcmareg/address<15>
                                                          rsrc1/rsrcmareg/address_14
    SLICE_X9Y78.A6          net (fanout=11)       0.159   rsrc1/rsrcmareg/address<14>
    SLICE_X9Y78.A           Tilo                  0.045   N78
                                                          d<21>LogicTrst_SW0
    SLICE_X8Y75.D5          net (fanout=1)        0.193   N80
    SLICE_X8Y75.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<21>
                                                          d<21>LogicTrst
    RAMB36_X0Y15.DIADI21    net (fanout=1)        0.207   d<21>
    RAMB36_X0Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.517ns (-0.042ns logic, 0.559ns route)
                                                          (-8.1% logic, 108.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmareg/address_13 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.111 - 0.061)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmareg/address_13 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y77.BQ          Tcko                  0.164   rsrc1/rsrcmareg/address<15>
                                                          rsrc1/rsrcmareg/address_13
    SLICE_X9Y78.A3          net (fanout=12)       0.271   rsrc1/rsrcmareg/address<13>
    SLICE_X9Y78.A           Tilo                  0.045   N78
                                                          d<21>LogicTrst_SW0
    SLICE_X8Y75.D5          net (fanout=1)        0.193   N80
    SLICE_X8Y75.D           Tilo                  0.045   rsrc1/rsrcmdreg/mdi<21>
                                                          d<21>LogicTrst
    RAMB36_X0Y15.DIADI21    net (fanout=1)        0.207   d<21>
    RAMB36_X0Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.629ns (-0.042ns logic, 0.671ns route)
                                                          (-6.7% logic, 106.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mydcm1_clkout1 = PERIOD TIMEGRP "mydcm1_clkout1" TS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.038ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: sram1/Mram_myarray/CLKARDCLKL
  Logical resource: sram1/Mram_myarray/CLKARDCLKL
  Location pin: RAMB36_X0Y15.CLKARDCLKL
  Clock network: clk_out2
--------------------------------------------------------------------------------
Slack: 18.038ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: sram1/Mram_myarray/CLKARDCLKU
  Logical resource: sram1/Mram_myarray/CLKARDCLKU
  Location pin: RAMB36_X0Y15.CLKARDCLKU
  Clock network: clk_out2
--------------------------------------------------------------------------------
Slack: 18.038ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: sram1/Mram_myarray/CLKBWRCLKL
  Logical resource: sram1/Mram_myarray/CLKBWRCLKL
  Location pin: RAMB36_X0Y15.CLKBWRCLKL
  Clock network: clk_out2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     10.000ns|      4.000ns|      6.378ns|            0|            0|            0|      8885146|
| TS_mydcm1_clkout1             |     20.000ns|     12.756ns|          N/A|            0|            0|      8885146|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.756|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8885146 paths, 0 nets, and 11137 connections

Design statistics:
   Minimum period:  12.756ns{1}   (Maximum frequency:  78.394MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar  5 14:17:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 793 MB



