
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -29.35

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.20

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.20

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[38]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1    4.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input136/A (BUF_X4)
    31   81.69    0.04    0.04    0.48 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.05    0.02    0.51 ^ cs_registers_i.mcycle_counter_i.counter_q[38]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.mcycle_counter_i.counter_q[38]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.52    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.21    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1    4.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input136/A (BUF_X4)
    31   81.69    0.04    0.04    0.48 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.04    0.00    0.49 ^ max_cap260/A (BUF_X4)
    53  126.19    0.06    0.06    0.55 ^ max_cap260/Z (BUF_X4)
                                         net268 (net)
                  0.09    0.05    0.60 ^ max_cap254/A (BUF_X4)
    84  180.76    0.10    0.12    0.72 ^ max_cap254/Z (BUF_X4)
                                         net262 (net)
                  0.10    0.01    0.72 ^ max_cap253/A (BUF_X4)
    86  182.16    0.10    0.13    0.85 ^ max_cap253/Z (BUF_X4)
                                         net261 (net)
                  0.10    0.01    0.86 ^ max_cap252/A (BUF_X4)
    67  143.04    0.08    0.10    0.96 ^ max_cap252/Z (BUF_X4)
                                         net260 (net)
                  0.08    0.00    0.96 ^ max_cap251/A (BUF_X4)
    77  163.41    0.09    0.11    1.07 ^ max_cap251/Z (BUF_X4)
                                         net259 (net)
                  0.09    0.02    1.09 ^ max_cap250/A (BUF_X4)
    61  128.44    0.07    0.10    1.19 ^ max_cap250/Z (BUF_X4)
                                         net258 (net)
                  0.07    0.01    1.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.20   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.46    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.30    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   43.44    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   56.08    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   43.73    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.26    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   35.19    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X8)
    19   69.61    0.02    0.04    0.29 ^ _16566_/Z (BUF_X8)
                                         _10750_ (net)
                  0.02    0.01    0.30 ^ _18259_/A (BUF_X4)
    10   38.31    0.02    0.04    0.35 ^ _18259_/Z (BUF_X4)
                                         _12376_ (net)
                  0.02    0.00    0.35 ^ _18319_/A (BUF_X4)
    10   41.51    0.02    0.04    0.39 ^ _18319_/Z (BUF_X4)
                                         _12434_ (net)
                  0.03    0.01    0.40 ^ _19234_/S (MUX2_X1)
     1    1.11    0.01    0.06    0.46 v _19234_/Z (MUX2_X1)
                                         _13303_ (net)
                  0.01    0.00    0.46 v _19235_/B (MUX2_X1)
     1    1.76    0.01    0.06    0.52 v _19235_/Z (MUX2_X1)
                                         _13304_ (net)
                  0.01    0.00    0.52 v _19236_/B (MUX2_X1)
     1    2.14    0.01    0.06    0.58 v _19236_/Z (MUX2_X1)
                                         _13305_ (net)
                  0.01    0.00    0.58 v _19237_/B (MUX2_X1)
     1    5.86    0.01    0.07    0.65 v _19237_/Z (MUX2_X1)
                                         _13306_ (net)
                  0.01    0.00    0.65 v _19238_/B1 (AOI21_X4)
     8   28.95    0.05    0.05    0.70 ^ _19238_/ZN (AOI21_X4)
                                         _13307_ (net)
                  0.05    0.01    0.71 ^ _20477_/B (MUX2_X2)
     8   21.91    0.03    0.07    0.78 ^ _20477_/Z (MUX2_X2)
                                         _03840_ (net)
                  0.03    0.00    0.78 ^ _20996_/A (CLKBUF_X3)
    10   19.59    0.02    0.05    0.83 ^ _20996_/Z (CLKBUF_X3)
                                         _04141_ (net)
                  0.02    0.00    0.83 ^ _21056_/A1 (NAND2_X1)
     1    3.84    0.01    0.02    0.85 v _21056_/ZN (NAND2_X1)
                                         _14731_ (net)
                  0.01    0.00    0.85 v _30130_/B (FA_X1)
     1    3.31    0.01    0.12    0.97 ^ _30130_/S (FA_X1)
                                         _14734_ (net)
                  0.01    0.00    0.97 ^ _30132_/CI (FA_X1)
     1    3.96    0.02    0.10    1.07 v _30132_/S (FA_X1)
                                         _14742_ (net)
                  0.02    0.00    1.07 v _30133_/B (FA_X1)
     1    1.97    0.01    0.12    1.19 ^ _30133_/S (FA_X1)
                                         _14745_ (net)
                  0.01    0.00    1.19 ^ _21480_/A (INV_X1)
     1    3.63    0.01    0.01    1.20 v _21480_/ZN (INV_X1)
                                         _14747_ (net)
                  0.01    0.00    1.20 v _30134_/B (FA_X1)
     1    3.36    0.01    0.12    1.32 ^ _30134_/S (FA_X1)
                                         _14750_ (net)
                  0.01    0.00    1.32 ^ _30138_/CI (FA_X1)
     1    1.58    0.01    0.09    1.41 v _30138_/S (FA_X1)
                                         _14766_ (net)
                  0.01    0.00    1.41 v _21160_/A (INV_X1)
     1    3.88    0.01    0.02    1.43 ^ _21160_/ZN (INV_X1)
                                         _14767_ (net)
                  0.01    0.00    1.43 ^ _30139_/A (FA_X1)
     1    1.67    0.01    0.09    1.52 v _30139_/S (FA_X1)
                                         _14770_ (net)
                  0.01    0.00    1.52 v _21482_/A (INV_X1)
     1    3.57    0.01    0.02    1.54 ^ _21482_/ZN (INV_X1)
                                         _16099_ (net)
                  0.01    0.00    1.54 ^ _30523_/B (HA_X1)
     4    9.27    0.06    0.08    1.62 ^ _30523_/S (HA_X1)
                                         _16102_ (net)
                  0.06    0.00    1.62 ^ _23473_/A2 (AND3_X1)
     2    5.12    0.02    0.07    1.69 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.02    0.00    1.69 ^ _23533_/A3 (NAND3_X1)
     2    3.08    0.02    0.03    1.72 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.72 v _23589_/A1 (AND3_X1)
     2    7.19    0.01    0.04    1.76 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.76 v _23633_/A2 (NOR3_X2)
     2    6.11    0.04    0.06    1.82 ^ _23633_/ZN (NOR3_X2)
                                         _06141_ (net)
                  0.04    0.00    1.82 ^ _23682_/A2 (NOR2_X1)
     1    5.97    0.01    0.02    1.84 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.84 v _23683_/B2 (AOI21_X4)
     5   15.19    0.03    0.04    1.89 ^ _23683_/ZN (AOI21_X4)
                                         _06189_ (net)
                  0.03    0.00    1.89 ^ _23908_/A3 (AND4_X1)
     2    3.76    0.02    0.07    1.96 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    1.96 ^ _23966_/A1 (NOR2_X1)
     1    3.32    0.01    0.01    1.97 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    1.97 v _23969_/B2 (AOI221_X2)
     2    4.68    0.05    0.08    2.05 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.05 ^ _23970_/B (XNOR2_X1)
     1    1.90    0.02    0.03    2.08 v _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.08 v _23971_/B (MUX2_X1)
     2    6.87    0.02    0.07    2.15 v _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.15 v _23972_/B2 (AOI221_X2)
     1    9.98    0.06    0.11    2.26 ^ _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.06    0.00    2.26 ^ _23981_/A1 (NOR4_X4)
     4   12.57    0.02    0.02    2.28 v _23981_/ZN (NOR4_X4)
                                         _06476_ (net)
                  0.02    0.00    2.28 v _23982_/A (CLKBUF_X3)
    10   19.15    0.02    0.05    2.33 v _23982_/Z (CLKBUF_X3)
                                         _06477_ (net)
                  0.02    0.00    2.33 v _24353_/B2 (OAI21_X1)
     1    1.33    0.02    0.03    2.36 ^ _24353_/ZN (OAI21_X1)
                                         _01452_ (net)
                  0.02    0.00    2.36 ^ gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.36   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1    4.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input136/A (BUF_X4)
    31   81.69    0.04    0.04    0.48 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.04    0.00    0.49 ^ max_cap260/A (BUF_X4)
    53  126.19    0.06    0.06    0.55 ^ max_cap260/Z (BUF_X4)
                                         net268 (net)
                  0.09    0.05    0.60 ^ max_cap254/A (BUF_X4)
    84  180.76    0.10    0.12    0.72 ^ max_cap254/Z (BUF_X4)
                                         net262 (net)
                  0.10    0.01    0.72 ^ max_cap253/A (BUF_X4)
    86  182.16    0.10    0.13    0.85 ^ max_cap253/Z (BUF_X4)
                                         net261 (net)
                  0.10    0.01    0.86 ^ max_cap252/A (BUF_X4)
    67  143.04    0.08    0.10    0.96 ^ max_cap252/Z (BUF_X4)
                                         net260 (net)
                  0.08    0.00    0.96 ^ max_cap251/A (BUF_X4)
    77  163.41    0.09    0.11    1.07 ^ max_cap251/Z (BUF_X4)
                                         net259 (net)
                  0.09    0.02    1.09 ^ max_cap250/A (BUF_X4)
    61  128.44    0.07    0.10    1.19 ^ max_cap250/Z (BUF_X4)
                                         net258 (net)
                  0.07    0.01    1.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.20   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.46    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.30    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   43.44    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   56.08    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   43.73    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.26    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   35.19    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X8)
    19   69.61    0.02    0.04    0.29 ^ _16566_/Z (BUF_X8)
                                         _10750_ (net)
                  0.02    0.01    0.30 ^ _18259_/A (BUF_X4)
    10   38.31    0.02    0.04    0.35 ^ _18259_/Z (BUF_X4)
                                         _12376_ (net)
                  0.02    0.00    0.35 ^ _18319_/A (BUF_X4)
    10   41.51    0.02    0.04    0.39 ^ _18319_/Z (BUF_X4)
                                         _12434_ (net)
                  0.03    0.01    0.40 ^ _19234_/S (MUX2_X1)
     1    1.11    0.01    0.06    0.46 v _19234_/Z (MUX2_X1)
                                         _13303_ (net)
                  0.01    0.00    0.46 v _19235_/B (MUX2_X1)
     1    1.76    0.01    0.06    0.52 v _19235_/Z (MUX2_X1)
                                         _13304_ (net)
                  0.01    0.00    0.52 v _19236_/B (MUX2_X1)
     1    2.14    0.01    0.06    0.58 v _19236_/Z (MUX2_X1)
                                         _13305_ (net)
                  0.01    0.00    0.58 v _19237_/B (MUX2_X1)
     1    5.86    0.01    0.07    0.65 v _19237_/Z (MUX2_X1)
                                         _13306_ (net)
                  0.01    0.00    0.65 v _19238_/B1 (AOI21_X4)
     8   28.95    0.05    0.05    0.70 ^ _19238_/ZN (AOI21_X4)
                                         _13307_ (net)
                  0.05    0.01    0.71 ^ _20477_/B (MUX2_X2)
     8   21.91    0.03    0.07    0.78 ^ _20477_/Z (MUX2_X2)
                                         _03840_ (net)
                  0.03    0.00    0.78 ^ _20996_/A (CLKBUF_X3)
    10   19.59    0.02    0.05    0.83 ^ _20996_/Z (CLKBUF_X3)
                                         _04141_ (net)
                  0.02    0.00    0.83 ^ _21056_/A1 (NAND2_X1)
     1    3.84    0.01    0.02    0.85 v _21056_/ZN (NAND2_X1)
                                         _14731_ (net)
                  0.01    0.00    0.85 v _30130_/B (FA_X1)
     1    3.31    0.01    0.12    0.97 ^ _30130_/S (FA_X1)
                                         _14734_ (net)
                  0.01    0.00    0.97 ^ _30132_/CI (FA_X1)
     1    3.96    0.02    0.10    1.07 v _30132_/S (FA_X1)
                                         _14742_ (net)
                  0.02    0.00    1.07 v _30133_/B (FA_X1)
     1    1.97    0.01    0.12    1.19 ^ _30133_/S (FA_X1)
                                         _14745_ (net)
                  0.01    0.00    1.19 ^ _21480_/A (INV_X1)
     1    3.63    0.01    0.01    1.20 v _21480_/ZN (INV_X1)
                                         _14747_ (net)
                  0.01    0.00    1.20 v _30134_/B (FA_X1)
     1    3.36    0.01    0.12    1.32 ^ _30134_/S (FA_X1)
                                         _14750_ (net)
                  0.01    0.00    1.32 ^ _30138_/CI (FA_X1)
     1    1.58    0.01    0.09    1.41 v _30138_/S (FA_X1)
                                         _14766_ (net)
                  0.01    0.00    1.41 v _21160_/A (INV_X1)
     1    3.88    0.01    0.02    1.43 ^ _21160_/ZN (INV_X1)
                                         _14767_ (net)
                  0.01    0.00    1.43 ^ _30139_/A (FA_X1)
     1    1.67    0.01    0.09    1.52 v _30139_/S (FA_X1)
                                         _14770_ (net)
                  0.01    0.00    1.52 v _21482_/A (INV_X1)
     1    3.57    0.01    0.02    1.54 ^ _21482_/ZN (INV_X1)
                                         _16099_ (net)
                  0.01    0.00    1.54 ^ _30523_/B (HA_X1)
     4    9.27    0.06    0.08    1.62 ^ _30523_/S (HA_X1)
                                         _16102_ (net)
                  0.06    0.00    1.62 ^ _23473_/A2 (AND3_X1)
     2    5.12    0.02    0.07    1.69 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.02    0.00    1.69 ^ _23533_/A3 (NAND3_X1)
     2    3.08    0.02    0.03    1.72 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.72 v _23589_/A1 (AND3_X1)
     2    7.19    0.01    0.04    1.76 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.76 v _23633_/A2 (NOR3_X2)
     2    6.11    0.04    0.06    1.82 ^ _23633_/ZN (NOR3_X2)
                                         _06141_ (net)
                  0.04    0.00    1.82 ^ _23682_/A2 (NOR2_X1)
     1    5.97    0.01    0.02    1.84 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.84 v _23683_/B2 (AOI21_X4)
     5   15.19    0.03    0.04    1.89 ^ _23683_/ZN (AOI21_X4)
                                         _06189_ (net)
                  0.03    0.00    1.89 ^ _23908_/A3 (AND4_X1)
     2    3.76    0.02    0.07    1.96 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    1.96 ^ _23966_/A1 (NOR2_X1)
     1    3.32    0.01    0.01    1.97 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    1.97 v _23969_/B2 (AOI221_X2)
     2    4.68    0.05    0.08    2.05 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.05 ^ _23970_/B (XNOR2_X1)
     1    1.90    0.02    0.03    2.08 v _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.08 v _23971_/B (MUX2_X1)
     2    6.87    0.02    0.07    2.15 v _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.15 v _23972_/B2 (AOI221_X2)
     1    9.98    0.06    0.11    2.26 ^ _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.06    0.00    2.26 ^ _23981_/A1 (NOR4_X4)
     4   12.57    0.02    0.02    2.28 v _23981_/ZN (NOR4_X4)
                                         _06476_ (net)
                  0.02    0.00    2.28 v _23982_/A (CLKBUF_X3)
    10   19.15    0.02    0.05    2.33 v _23982_/Z (CLKBUF_X3)
                                         _06477_ (net)
                  0.02    0.00    2.33 v _24353_/B2 (OAI21_X1)
     1    1.33    0.02    0.03    2.36 ^ _24353_/ZN (OAI21_X1)
                                         _01452_ (net)
                  0.02    0.00    2.36 ^ gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.36   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07608332484960556

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3832

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.711588978767395

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
27.61840057373047

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0258

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 371

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.02    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.23 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.04    0.29 ^ _16566_/Z (BUF_X8)
   0.05    0.35 ^ _18259_/Z (BUF_X4)
   0.05    0.39 ^ _18319_/Z (BUF_X4)
   0.07    0.46 v _19234_/Z (MUX2_X1)
   0.06    0.52 v _19235_/Z (MUX2_X1)
   0.06    0.58 v _19236_/Z (MUX2_X1)
   0.07    0.65 v _19237_/Z (MUX2_X1)
   0.05    0.70 ^ _19238_/ZN (AOI21_X4)
   0.07    0.78 ^ _20477_/Z (MUX2_X2)
   0.05    0.83 ^ _20996_/Z (CLKBUF_X3)
   0.02    0.85 v _21056_/ZN (NAND2_X1)
   0.12    0.97 ^ _30130_/S (FA_X1)
   0.10    1.07 v _30132_/S (FA_X1)
   0.12    1.19 ^ _30133_/S (FA_X1)
   0.01    1.20 v _21480_/ZN (INV_X1)
   0.12    1.32 ^ _30134_/S (FA_X1)
   0.09    1.41 v _30138_/S (FA_X1)
   0.02    1.43 ^ _21160_/ZN (INV_X1)
   0.09    1.52 v _30139_/S (FA_X1)
   0.02    1.54 ^ _21482_/ZN (INV_X1)
   0.08    1.62 ^ _30523_/S (HA_X1)
   0.07    1.69 ^ _23473_/ZN (AND3_X1)
   0.03    1.72 v _23533_/ZN (NAND3_X1)
   0.04    1.76 v _23589_/ZN (AND3_X1)
   0.06    1.82 ^ _23633_/ZN (NOR3_X2)
   0.02    1.84 v _23682_/ZN (NOR2_X1)
   0.04    1.89 ^ _23683_/ZN (AOI21_X4)
   0.07    1.96 ^ _23908_/ZN (AND4_X1)
   0.01    1.97 v _23966_/ZN (NOR2_X1)
   0.08    2.05 ^ _23969_/ZN (AOI221_X2)
   0.03    2.08 v _23970_/ZN (XNOR2_X1)
   0.07    2.15 v _23971_/Z (MUX2_X1)
   0.11    2.26 ^ _23972_/ZN (AOI221_X2)
   0.02    2.28 v _23981_/ZN (NOR4_X4)
   0.05    2.33 v _23982_/Z (CLKBUF_X3)
   0.03    2.36 ^ _24353_/ZN (OAI21_X1)
   0.00    2.36 ^ gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_/D (DFFR_X1)
           2.36   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[255]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.36   data arrival time
---------------------------------------------------------
          -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.09 v _28337_/ZN (OAI22_X1)
   0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.3624

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1975

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.360142

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.58e-03   1.63e-04   1.29e-02  13.0%
Combinational          4.04e-02   4.51e-02   5.86e-04   8.60e-02  86.6%
Clock                  1.64e-06   3.75e-04   2.97e-08   3.77e-04   0.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.15e-02   4.71e-02   7.49e-04   9.93e-02 100.0%
                          51.9%      47.4%       0.8%
