

================================================================
== Vivado HLS Report for 'pixel_pack'
================================================================
* Date:           Thu Jun 30 11:12:48 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pixel_pack
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 2.747 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         7|          4|          4|     ?|    yes   |
        |- Loop 2  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3  |        ?|        ?|         5|          4|          4|     ?|    yes   |
        |- Loop 4  |        ?|        ?|         3|          2|          2|     ?|    yes   |
        |- Loop 5  |        ?|        ?|         3|          2|          2|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    164|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      82|    120|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    788|    -|
|Register         |        -|      -|     883|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     965|   1072|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+----+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------------------+---------------------------+---------+-------+----+-----+-----+
    |pixel_pack_AXILiteS_s_axi_U  |pixel_pack_AXILiteS_s_axi  |        0|      0|  82|  120|    0|
    +-----------------------------+---------------------------+---------+-------+----+-----+-----+
    |Total                        |                           |        0|      0|  82|  120|    0|
    +-----------------------------+---------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |out_c1_V_fu_656_p2                 |     +    |      0|  0|  15|           9|           9|
    |out_c2_V_fu_669_p2                 |     +    |      0|  0|  15|           9|           9|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage3_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp2_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp2_stage2_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage3_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp4_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp4_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp4_stage2_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp4_stage3_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1440                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1444                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1449                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1453                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1457                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1462                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_558                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_767                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_778                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_792                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_815                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_822                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_835                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_848                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op108_read_state10    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op121_read_state11    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op133_read_state12    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op145_read_state13    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op157_write_state13   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op182_read_state19    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op197_read_state20    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op210_read_state21    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op223_read_state22    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op239_write_state22   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |or_ln109_fu_722_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln126_fu_642_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln89_1_fu_787_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln89_2_fu_813_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln89_fu_761_p2                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 164|          85|          90|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_0_phi_fu_403_p4  |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_1_phi_fu_203_p4  |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_2_phi_fu_191_p4  |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_phi_fu_391_p4    |   9|          2|    1|          2|
    |ap_phi_mux_last_6_3_phi_fu_342_p4        |  15|          3|    1|          3|
    |ap_phi_mux_p_0147_0817_phi_fu_355_p4     |   9|          2|    4|          8|
    |ap_phi_mux_p_0147_2_3_phi_fu_545_p4      |  15|          3|    4|         12|
    |ap_phi_mux_p_0151_0816_phi_fu_367_p4     |   9|          2|    4|          8|
    |ap_phi_mux_p_0151_2_3_phi_fu_557_p4      |  15|          3|    4|         12|
    |ap_phi_mux_p_0279_0819_phi_fu_179_p4     |   9|          2|   32|         64|
    |ap_phi_mux_p_0279_2_3_phi_fu_315_p4      |  15|          3|   32|         96|
    |ap_phi_mux_p_0563_0815_phi_fu_379_p4     |   9|          2|   96|        192|
    |ap_phi_mux_p_0563_2_3_phi_fu_569_p4      |  15|          3|   96|        288|
    |ap_phi_mux_user_1_3_phi_fu_328_p4        |  15|          3|    1|          3|
    |ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_user_1_0_reg_234    |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter0_user_1_1_reg_268    |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter0_user_1_2_reg_300    |   9|          2|    1|          2|
    |ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445  |   9|          2|   96|        192|
    |ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489  |   9|          2|   96|        192|
    |ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531  |   9|          2|   96|        192|
    |delayed_last_0_reg_399                   |   9|          2|    1|          2|
    |delayed_last_1_reg_199                   |   9|          2|    1|          2|
    |delayed_last_2_reg_187                   |   9|          2|    1|          2|
    |delayed_last_reg_387                     |   9|          2|    1|          2|
    |last_2_0_reg_412                         |  15|          3|    1|          3|
    |last_2_1_reg_456                         |  15|          3|    1|          3|
    |last_2_2_reg_500                         |  15|          3|    1|          3|
    |last_2_3_reg_577                         |  15|          3|    1|          3|
    |last_6_0_reg_212                         |  15|          3|    1|          3|
    |last_6_1_reg_246                         |  15|          3|    1|          3|
    |last_6_2_reg_279                         |  15|          3|    1|          3|
    |last_6_3_reg_337                         |  15|          3|    1|          3|
    |p_0147_2_3_reg_541                       |  15|          3|    4|         12|
    |p_0151_2_3_reg_553                       |  15|          3|    4|         12|
    |p_0279_2_3_reg_310                       |  15|          3|   32|         96|
    |p_0563_2_3_reg_565                       |  15|          3|   96|        288|
    |stream_in_24_TDATA_blk_n                 |   9|          2|    1|          2|
    |stream_out_32_TDATA_blk_n                |   9|          2|    1|          2|
    |stream_out_32_TDATA_int                  |  41|          8|   32|        256|
    |stream_out_32_TLAST_int                  |  33|          6|    1|          6|
    |stream_out_32_TUSER_int                  |  41|          8|    1|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 788|        164|  879|       2260|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |alpha_V_0_data_reg                       |   8|   0|    8|          0|
    |alpha_V_0_vld_reg                        |   0|   0|    1|          1|
    |alpha_V_read_reg_1051                    |   8|   0|    8|          0|
    |ap_CS_fsm                                |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                  |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_user_1_0_reg_234    |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_user_1_1_reg_268    |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_user_1_2_reg_300    |   1|   0|    1|          0|
    |ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445  |  96|   0|   96|          0|
    |ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489  |  96|   0|   96|          0|
    |ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531  |  96|   0|   96|          0|
    |delayed_last_0_reg_399                   |   1|   0|    1|          0|
    |delayed_last_1_reg_199                   |   1|   0|    1|          0|
    |delayed_last_2_reg_187                   |   1|   0|    1|          0|
    |delayed_last_reg_387                     |   1|   0|    1|          0|
    |delayed_last_reg_387_pp4_iter1_reg       |   1|   0|    1|          0|
    |empty_25_reg_1095_1                      |   1|   0|    1|          0|
    |empty_28_reg_1060_1                      |   1|   0|    1|          0|
    |last_2_0_reg_412                         |   1|   0|    1|          0|
    |last_2_1_reg_456                         |   1|   0|    1|          0|
    |last_2_2_reg_500                         |   1|   0|    1|          0|
    |last_2_3_reg_577                         |   1|   0|    1|          0|
    |last_6_0_reg_212                         |   1|   0|    1|          0|
    |last_6_1_reg_246                         |   1|   0|    1|          0|
    |last_6_2_reg_279                         |   1|   0|    1|          0|
    |last_6_3_reg_337                         |   1|   0|    1|          0|
    |mode_0_data_reg                          |  32|   0|   32|          0|
    |mode_0_vld_reg                           |   0|   0|    1|          1|
    |p_0147_0817_reg_351                      |   4|   0|    4|          0|
    |p_0147_2_3_reg_541                       |   4|   0|    4|          0|
    |p_0151_0816_reg_363                      |   4|   0|    4|          0|
    |p_0151_2_3_reg_553                       |   4|   0|    4|          0|
    |p_0279_0819_reg_175                      |  32|   0|   32|          0|
    |p_0279_2_3_reg_310                       |  32|   0|   32|          0|
    |p_0563_0815_reg_375                      |  96|   0|   96|          0|
    |p_0563_2_3_reg_565                       |  96|   0|   96|          0|
    |p_Result_10_reg_1230                     |   1|   0|    1|          0|
    |p_Result_1_1_reg_1235                    |   1|   0|    1|          0|
    |p_Result_1_2_reg_1250                    |   1|   0|    1|          0|
    |p_Result_29_1_reg_1225                   |  32|   0|   32|          0|
    |p_Result_29_2_reg_1240                   |  32|   0|   32|          0|
    |p_Result_2_reg_1245                      |   1|   0|    1|          0|
    |p_Result_3_reg_1070                      |   8|   0|    8|          0|
    |p_Result_s_30_reg_1065                   |   8|   0|    8|          0|
    |trunc_ln215_reg_1100                     |  16|   0|   16|          0|
    |trunc_ln647_reg_1075                     |   8|   0|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 883|   0|  885|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|control                 |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|stream_in_24_TDATA      |  in |   24|     axis     |  stream_in_24_data_V |    pointer   |
|stream_in_24_TVALID     |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TREADY     | out |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TLAST      |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TUSER      |  in |    1|     axis     |  stream_in_24_user_V |    pointer   |
|stream_out_32_TDATA     | out |   32|     axis     | stream_out_32_data_V |    pointer   |
|stream_out_32_TVALID    | out |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TREADY    |  in |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TLAST     | out |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TUSER     | out |    1|     axis     | stream_out_32_user_V |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

