// Seed: 1397882747
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  tri id_6;
  reg id_7, id_8;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_1
  );
  assign id_8 = id_2;
  if (id_3) begin : LABEL_0
    wire id_9;
  end else always_latch id_2 <= 1;
  assign id_5 = 1'b0;
  assign id_5 = 1'b0;
endmodule
