Routing Architectures for Hierarchical Field Programmable Gate Arrays.	Aditya A. Aggarwal,David M. Lewis	10.1109/ICCD.1994.331954
Emerging Techologies for Electronic Design and Test.	Prathima Agrawal	10.1109/ICCD.1994.331844
Distributed Reconfiguration of Fault Tolerant VLSI Mulipipeline Arrays with Constant Interstage Path Lengths.	Hussain Al-Asaad,Mankuan Michael Vai,James Feldman	10.1109/ICCD.1994.331858
Area &amp; Time Limitations of FPGA-based Virtual Hardware.	Osama T. Albaharna,Peter Y. K. Cheung,Thomas J. Clarke	10.1109/ICCD.1994.331884
On-Chip TEC-QED ECC for Ultra-Large, Single-Chip Memory Systems.	Fahad M. Alzahrani,Tom Chen 0001	10.1109/ICCD.1994.331872
A New Asynchronous Multiplier Using Enable/Disable CMOS Differential Logic.	Edwin de Angel,Earl E. Swartzlander Jr.,Jacob A. Abraham	10.1109/ICCD.1994.331911
HW/SW Codesign for Embedded Telecom Systems.	Stefano Antoniazzi,Alessandro Balboni,William Fornaciari,Donatella Sciuto	10.1109/ICCD.1994.331904
An Arbitration Tree Adapted to Object Oriented Associative Memories.	Denis Archambaud,Pascal Faudemay	10.1109/ICCD.1994.331912
PowerPC Visual Simulator: Peeking Under the Hood of the PowerPC Engine.	M. Armstead,Michael Cogswell,S. Halverson,T. Musta	10.1109/ICCD.1994.331939
Minimizing Interacting Finite State Machines: A Compositional Approach to Language to Containment.	Adnan Aziz,Vigyan Singhal,Gitanjali Swamy,Robert K. Brayton	10.1109/ICCD.1994.331900
A New Test Generation Methodology Using Selective Clocking for the Clock Line Controlled Circuits.	Sanghyeon Baeg,William A. Rogers	10.1109/ICCD.1994.331925
Initialization Isuues in the Synthesis of Asynchronous Circuits.	Savita Banerjee,Rabindra K. Roy,Srimat T. Chakradhar,Dhiraj K. Pradhan	10.1109/ICCD.1994.331947
OFDD Based Minimization of Fixed Polarity Reed-Muller Expressions Using Hybrid Genetic Algorithms.	Bernd Becker 0001,Rolf Drechsler	10.1109/ICCD.1994.331866
Behavioral Synthesis for Hierarchical Testability of Controller/Data Path Circuits with Conditional Branches.	Sandeep Bhatia,Niraj K. Jha	10.1109/ICCD.1994.331862
AS/400TM 64-bit PowerPCTM-Compatible Processor Implementaiton.	John M. Borkenhagen,Glen H. Handlogten,John D. Irish,Sheldon B. Levenstein	10.1109/ICCD.1994.331886
In the Driver&apos;s Seat of BooleDozer.	Daniel Brand,Robert F. Damiano,Lukas P. P. P. van Ginneken,Anthony D. Drumm	10.1109/ICCD.1994.331965
Efficient State Space Pruning in Symbolic Backward Traversal.	Gianpiero Cabodi,Paolo Camurati,Stefano Quer	10.1109/ICCD.1994.331895
The Future of Programmable Logic and Its Impact on Digital System Design.	William S. Carter	10.1109/ICCD.1994.331842
Latch Design for Transient Pulse Tolerance.	Hungse Cha,Janak H. Patel	10.1109/ICCD.1994.331932
Architectural Verification of Processors Using Symbolic Instruction Graphs.	Ashok K. Chandra,Vijay S. Iyengar,R. V. Jawalekar,Michael P. Mullen,Indira Nair,Barry K. Rosen	10.1109/ICCD.1994.331949
On Retiming for FPGA Logic Module Minimization.	Yao-Ping Chen,D. F. Wong 0001	10.1109/ICCD.1994.331934
A Structural Approach to State Space Decomposition for Approximate Reachability Analysis.	Hyunwoo Cho,Gary D. Hachtel,Enrico Macii,Massimo Poncino,Fabio Somenzi	10.1109/ICCD.1994.331896
A Self-Timed Divider Using RSD Number System.	Kiyoung Choi,KiJong Lee,Jun-Woo Kang	10.1109/ICCD.1994.331961
Write Buffer Design for On-Chip Cache.	Pong P. Chu,Ramana Gottipati	10.1109/ICCD.1994.331913
Two-phase Logic Design by Hardware Flowcharts.	Kevin Covey,Sandra Murdock,Thomas R. Shiple	10.1109/ICCD.1994.331930
A Multi-Schedule Approach to High-Level Synthesis.	Mehmet Emin Dalkiliç,Vijay Pitchumani	10.1109/ICCD.1994.331979
Asymptotic Limits of Video Signal Processing Architectures.	Santanu Dutta,Wayne H. Wolf	10.1109/ICCD.1994.331991
Simulating Uniform Lossy Lines by the Time-Domain Modal Analysis.	Ali El-Zein,Monjurul Haque,Salim Chowdhury	10.1109/ICCD.1994.331977
The Design and Evaluation of an Asynchronous Microprocessor.	Stephen B. Furber,Paul Day,Jim D. Garside,N. C. Paver,Steve Temple,John V. Woods	10.1109/ICCD.1994.331891
Single Chip PCI Bridge and Memory Controller for PowerPCTM Microprocessors.	Michael J. Garcia,Brian K. Reynolds	10.1109/ICCD.1994.331938
Thermal Design of an Advanced Multichip Module for a RISC Processor.	Atul Garg,T.-L. Sham,Hans J. Greub,James Loy,Jack F. McDonald	10.1109/ICCD.1994.331987
Analysis of Multiprocessor Memory Refernce Behavior.	Jeffrey D. Gee,Alan Jay Smith	10.1109/ICCD.1994.331853
A Parallel Method for Functional Verification of Medium and High Throughput DSP Synthesis.	Mark Genoe,Luc J. M. Claesen,Hugo De Man	10.1109/ICCD.1994.331950
Fourier Transform based DS/FH Spread Spectrum Receiver.	Jack P. F. Glas,Sándor E. Skolnik	10.1109/ICCD.1994.331941
Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs.	Laurence Goodby,Alex Orailoglu,Paul M. Chau	10.1109/ICCD.1994.331916
Peephole Optimization of Asynchronous Macromodule Networks.	Ganesh Gopalakrishnan,Prabhakar Kudva,Erik Brunvand	10.1109/ICCD.1994.331946
AS/400 PowerPCTM Compatible Semi-Custom Technology.	Mike Gruver,Nghia Phan,Tony Aipperspach,Scott Hilker,Jerry Bartley	10.1109/ICCD.1994.331887
A Parallel CMOS 2&apos;s Complement Multiplier Based on 5: 3 Counter.	Z. Guan,P. Thomson,A. E. A. Almaini	10.1109/ICCD.1994.331910
Tradeoffs in Canonical Sequential Function Representations.	Aarti Gupta,Allan L. Fisher	10.1109/ICCD.1994.331867
Domain Characterization of Transmission Line Models for Efficient Simulation.	Rohini Gupta,Seok-Yoon Kim,Lawrence T. Pillage	10.1109/ICCD.1994.331975
A Massively Parallel Multithreaded Architecture: DAVRID.	Sangho Ha,Junghwan Kim,Eunha Rho,Yoonhee Nah,Sangyong Han,Daejoon Hwang,Heunghwan Kim,Seung Ho Cho	10.1109/ICCD.1994.331857
POWER2 Architecture and Performance.	E. L. Hannon,F. P. O&apos;Connell,L. J. Shieh	10.1109/ICCD.1994.331920
Optimal Logic Blocks for FPGAs, using Factorial Design Techniques.	Faisal Haq,Samiha Mourad	10.1109/ICCD.1994.331953
Optimal Datapath Synthesis of Partitioned Signal Processing Algorithm for Multiple FPGAs.	Baher Haroun,Behzard Sajjadi	10.1109/ICCD.1994.331982
SYNCBIST: SYNthesis for Concurrent Built-In-Self-Testability.	Ian G. Harris,Alex Orailoglu	10.1109/ICCD.1994.331864
Mesh Routing Topologies for Multi-FPGA Systems.	Scott Hauck,Gaetano Borriello,Carl Ebeling	10.1109/ICCD.1994.331882
Improved Techniques for MCM Layer Assignment.	Mohammad Hossain Heydari,Ioannis G. Tollis,Chunliang Xia	10.1109/ICCD.1994.331986
Integrating Binding Constraints in the Synthesis of Area-Efficient Self-Recovering Microarchitectures.	Karin Högstedt,Alex Orailoglu	10.1109/ICCD.1994.331918
Reducing Power Dissipation in Serially Connected MOSFET Circuits via Transistor Reordering.	Razak Hossain,Menghui Zheng,Alexander Albicki	10.1109/ICCD.1994.331989
Software Metrics for Object-Oriented Designs.	Raghu V. Hudli,Curtis L. Hoskins,Anand V. Hudli	10.1109/ICCD.1994.331958
Determination of Optimal Sizes for a First and Second Level SRAM-DRAM On-Chip Cache Combination.	Rupinder Hundal,Vojin G. Oklobdzija	10.1109/ICCD.1994.331854
A Class of Good Characteristics Polynomials for LFSR Test Pattern Generators.	Dimitrios Kagaris,Spyros Tragoudas	10.1109/ICCD.1994.331908
Dynamic List-Scheduling with Finite Resources.	Ray A. Kamin III,George B. Adams III,Pradeep K. Dubey	10.1109/ICCD.1994.331874
Path-Delay Fault Simulation for a Standard Scan Design Methodology.	Sungho Kang,Wai-On Law,Bill Underwood	10.1109/ICCD.1994.331926
Delay-Verifiability of Combinational Circuits Based on Primitive Faults.	Wuudiann Ke,Premachandran R. Menon	10.1109/ICCD.1994.331861
Defect Tolerant SRAM Based FPGAs.	Jason L. Kelly,Peter A. Ivey	10.1109/ICCD.1994.331955
Compression of Embedded System Programs.	Michael Kozuch,Andrew Wolfe	10.1109/ICCD.1994.331903
Performance Analysis and Optimization of Asynchronous Circuits.	Prabhakar Kudva,Ganesh Gopalakrishnan,Erik Brunvand,Venkatesh Akella	10.1109/ICCD.1994.331892
Grammar-Based Optimization of Synthesis Scenarios.	Andreas Kuehlmann,Lukas P. P. P. van Ginneken	10.1109/ICCD.1994.331846
ASOP: Arithmetic Sum-of-Products Generator.	Dileep Kumar,Bob Erickson	10.1109/ICCD.1994.331966
Multifault Testable Circuits Based on Binary Parity Diagrams.	Sandip Kundu	10.1109/ICCD.1994.331927
FPGA Synthesis Using Function Decomposition.	Yung-Te Lai,Kuo-Rueih Ricky Pan,Massoud Pedram	10.1109/ICCD.1994.331848
Automatic Verification of Refinement.	Trevor Wing Sang Lee,Mark R. Greenstreet,Carl-Johan H. Seger	10.1109/ICCD.1994.331894
Retiming for the Global Optimization of Synchronous Sequential Circuits.	Samir Lejmi,Bozena Kaminska,Edouard Wagneur	10.1109/ICCD.1994.331935
A Superassociative Tagged Cache Coherence Directory.	David J. Lilja,Shanthi Ambalavanan	10.1109/ICCD.1994.331851
Improving CMOS Speed at Low Supply Voltages.	Horng-Dar Lin,Ran-Hong Yan,Douglas Yu	10.1109/ICCD.1994.331990
Techniques for Fast CMOS-based Conditional Sum Adders.	Hans Lindkvist,Per Andersson	10.1109/ICCD.1994.331992
Issues in Multi-Level Cache Designs.	Lishing Liu	10.1109/ICCD.1994.331852
Transient Analysis of VLSI Interconnects with Arbitrary Initial Distributions and Nonlinear Terminations.	Hong Liu,Fung-Yuel Chang,Omar Wing	10.1109/ICCD.1994.331976
Short Destabilizing Paths in Timing Verification.	Rafael Peset Llopis,Lluís Ribas,Jordi Carrabina	10.1109/ICCD.1994.331879
Differential Routing of MCMs - CIF: The Ideal Bifurcation Medium.	James Loy,Atul Garg,Mukkai S. Krishnamoorthy,John F. McDonald	10.1109/ICCD.1994.331985
Architecture Oriented Logic Optimization for Lookup Table Based FPGAs.	Aiguo Lu,Jonathan Saul,Erik L. Dagless	10.1109/ICCD.1994.331847
Timing Verification and Optimization for the PowerPCTM Processor Family.	Robert E. Mains,Thomas A. Mosher,Lukas P. P. P. van Ginneken,Robert F. Damiano	10.1109/ICCD.1994.331929
WRAPTure: A Tool for Evaluation and Optimization of Weights for Weighted Random Pattern Testing.	Amitava Majumdar	10.1109/ICCD.1994.331907
A 32-bit Superscalar Microprocessor with 64-Bit Processing and High Bandwidth DRAM Interface.	Masahito Matsuo,Hiroyuki Kondo,Yukari Takata,Souichi Kobayashi,Mitsugu Satoh,Toyohiko Yoshida,Yuichi Saitoh,Jun-ichi Hinata	10.1109/ICCD.1994.331888
Domain Based Testing: Increasing Test Case Reuse.	Anneliese von Mayrhauser,Richard T. Mraz,Jeff Walls,Pete Ocken	10.1109/ICCD.1994.331957
Combinational Digit-Set Converters for Hybrid Radix-4 Arithmetic.	Luis A. Montalvo,Alain Guyot	10.1109/ICCD.1994.331960
Design and Evaluation of the High Performance Multi-Processor Server.	M. Morioka,K. Kurosawa,S. Miura,T. Nakamikawa,S. Ishikawa	10.1109/ICCD.1994.331856
A Signature Analyzer for Analog and Mixed-signal Circuits.	Naveena Nagi,Abhijit Chatterjee,Jacob A. Abraham	10.1109/ICCD.1994.331906
The Structured Logic CAD Suite Used on the DPS7000 System.	Huy Nam Nguyen,J. P. Tual,L. Ducousso,Michel Thill,P. Vallet	10.1109/ICCD.1994.331951
UCLOCK: Automated Design of High-Peformance Unclocked State Machines.	Steven M. Nowick,Bill Coates 0001	10.1109/ICCD.1994.331945
Fault Tolerant Processor Arrays for Nonlinear Shortest Path Problem.	Choong Gun Oh,Hee Yong Youn	10.1109/ICCD.1994.331859
PROTEUS: Programmable Hardware for Telecommunication Systems.	Naohisa Ohta,Hiroshi Nakada,Kazuhisa Yamada,Akihiro Tsutsui,Toshiaki Miyazaki	10.1109/ICCD.1994.331883
A VLSI Priority Packet Queue with Overwrite and Inheritance.	Dan Picker,Michael B. Bendak,Ronald D. Fellman	10.1109/ICCD.1994.331973
Design of TSC Code-Disjoint Inverter-Free PLA&apos;s for Separable Unordered Codes.	Stanislaw J. Piestrak	10.1109/ICCD.1994.331871
Design of High-Speed Residue-to-Binary Number System Converter Based on Chinese Remainder Theorem.	Stanislaw J. Piestrak	10.1109/ICCD.1994.331962
Area Efficient Synthesis of Asynchronous Interface Circuits.	Ruchir Puri,Jun Gu	10.1109/ICCD.1994.331890
Complex Operator Synthesis.	Michael Quayle,ChiLai Huang	10.1109/ICCD.1994.331964
Behavioral Synthesis for low Power.	Anand Raghunathan,Niraj K. Jha	10.1109/ICCD.1994.331915
A VLSI Chip for Template Matching.	N. Ranganathan,Satish Venugopal	10.1109/ICCD.1994.331971
PRISC Software Acceleration Techniques.	Rahul Razdan,Karl S. Brace,Michael D. Smith 0001	10.1109/ICCD.1994.331875
The PowerPCTM 604 Microprocessor Design Methodology.	Charles P. Roth,Ricky Lewelling,Timothy B. Brodnax	10.1109/ICCD.1994.331937
YEPHCAD and FLORA: Logic Synthesis for Control and Datapath.	Hitomi Sato,Michihiro Yamazaki,Masahiro Fujita	10.1109/ICCD.1994.331967
An Exact Optimization of Two-Level Acyclic Sequential Circuits.	Ellen Sentovich,Robert K. Brayton	10.1109/ICCD.1994.331898
Register Estimation from Behavioral Specifications.	Alok Sharma,Rajiv Jain	10.1109/ICCD.1994.331980
Allocation and Binding During Fault-Secure Microarchitecture Synthesis.	Sergei Sokolov,Ramesh Karri	10.1109/ICCD.1994.331917
The Effects of Compiler Options on Application Performance.	Katherine E. Stewart,Steven W. White	10.1109/ICCD.1994.331921
Efficient Timing Analysis for CMOS Circuits Considering Data Dependent Delays.	Shangzhi Sun,David Hung-Chang Du,Hsi-Chuan Chen	10.1109/ICCD.1994.331878
On Valid Clocking for Combinational Circuits.	Shangzhi Sun,David Hung-Chang Du,Yaun-Chung Hsu,Hsi-Chuan Chen	10.1109/ICCD.1994.331931
Testability Considerations.	Shangzhi Sun,David Hung-Chang Du,Duen-Ren Liu	10.1109/ICCD.1994.331863
COBRA: An 1.2 Million Transistor Expandable Column FFT Chip.	Glen Sunada,Jain Jin,Matt Berzins,Tom Chen 0001	10.1109/ICCD.1994.331972
Architectural Performance Verification: PowerPCTM Processors.	S. Surya,Pradip Bose,Jacob A. Abraham	10.1109/ICCD.1994.331922
Future Needs for Automotive Electronics.	Peter Thoma	10.1109/ICCD.1994.331969
Communication Sensitive Rotation Scheduling.	Sissades Tongsima,Nelson L. Passos,Edwin Hsing-Mean Sha	10.1109/ICCD.1994.331876
Continuations in Hardware-Software Codesign.	M. Esen Tuna,Steven D. Johnson,Robert G. Burger	10.1109/ICCD.1994.331902
Optimal Design of Self-Damped Lossy Transmission Lines for Multichip Modules.	Jimmy Shinn-Hwa Wang,Wayne Wei-Ming Dai	10.1109/ICCD.1994.331984
State Assignment for Power and Area Minimization.	Kuo-Hua Wang,Wen-Sing Wang,TingTing Hwang,Allen C.-H. Wu,Youn-Long Lin	10.1109/ICCD.1994.331899
OK, If These CAD Tools Are So Great, Why Isn&apos;t My Chip Design On Schedule?.	Neil Weste	10.1109/ICCD.1994.331840
Concurrent Error Detection in High Speed Carry-free Division Using Alternative Input Data.	Chin-Long Wey	10.1109/ICCD.1994.331870
Design of an Embedded Video Compression System - A Quantitative Approach.	Jörg Wilberg,Raul Camposano,Ursula Westerholz,Uwe Steinhausen	10.1109/ICCD.1994.331943
An ILP Solution for Simultaneous Scheduling, Allocation, and Binding in Multiple Block Synthesis.	Thomas Charles Wilson,Gary William Grewal,Dilip K. Banerji	10.1109/ICCD.1994.331981
Testability Analysis for Test Generation in Synchronous Sequential Circuits.	R. Wolber,Uwe Gläser,Heinrich Theodor Vierhaus	10.1109/ICCD.1994.331924
An FPGA based Configurable I/O System for AC Drive Controllers.	D. R. Woodward,D. C. Levy,R. G. Harley	10.1109/ICCD.1994.331942
Efficent Boolean Matching Algorithm for Cell Libraries.	Qinghong Wu,C. Y. Roger Chen,John M. Acken	10.1109/ICCD.1994.331849
Synchronization of Wave-Pipelined Circuits.	Xuguang Zhang,Ramalingam Sridhar	10.1109/ICCD.1994.331880
Capturing Synchronization Specifications for Sequential Compositions.	Zheng Zhu,Steven D. Johnson	10.1109/ICCD.1994.331868
Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computer &amp; Processors, ICCD &apos;94, Cambridge, MA, USA, October 10-12, 1994		
