// Seed: 796849750
module module_2 (
    input tri1 id_0,
    output wor module_0,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    input wand id_6,
    output supply1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15,
    input tri id_16,
    input wand id_17,
    input wor id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wor id_21,
    output tri0 id_22,
    input wire id_23,
    output wire id_24,
    input wire id_25,
    input wire id_26,
    output tri0 id_27,
    output supply0 id_28,
    output tri1 id_29,
    output wand id_30,
    output uwire id_31,
    input tri0 id_32
);
  wire id_34;
  wor  id_35 = id_14;
  assign module_1.id_2 = 0;
  assign id_31 = id_25;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    output wor id_4
    , id_7,
    input tri id_5
);
  assign id_4 = 1;
  supply1 id_8;
  integer id_9;
  wire id_10;
  assign id_8 = id_3;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_8,
      id_5,
      id_5,
      id_0,
      id_2,
      id_1,
      id_8,
      id_1,
      id_8,
      id_2,
      id_2,
      id_2,
      id_5,
      id_8,
      id_8,
      id_2,
      id_3,
      id_8,
      id_3,
      id_5,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_4,
      id_8,
      id_1,
      id_0,
      id_2
  );
endmodule
