Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Oct 25 19:12:54 2024
| Host         : ipd005 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file OpenNTT_BD_wrapper_control_sets_placed.rpt
| Design       : OpenNTT_BD_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   241 |
|    Minimum number of control sets                        |   241 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   573 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   241 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    77 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     6 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9831 |         2137 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |             448 |          175 |
| Yes          | No                    | No                     |            5215 |          909 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            1799 |          526 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                                                     Enable Signal                                                                                                                                    |                                                                                                                                        Set/Reset Signal                                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                            | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                     |                1 |              1 |         1.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                              | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                       |                1 |              1 |         1.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                           |                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                         |                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                  |                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                          | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo |                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re28_out                                                                                                                                                                 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                  |                3 |              3 |         1.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                            | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                       |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                       |                3 |              4 |         1.33 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[9][0]                                                                                                                               | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                                   | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                               |                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                            | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                     |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                           |                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                         | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                              | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                    | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                  | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                           |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_awaddr_2_sn_1                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                          | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                     |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/s_initial0                                                                                                                                                                                               | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/fifo0/command_reg_reg[7]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                  | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/genblk2[1].io_ram_wen_local_b0_i_1_n_0                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/ISA_CTRL/inc_IR_address                                                                                                                                                                                                                       | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR_address0                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]           | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                               |                2 |              5 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                  |                1 |              5 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                  | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                    | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                   | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | OpenNTT_BD_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                 |                2 |              6 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                 |                2 |              6 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                    | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                2 |              7 |         3.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/tw_rom_addr_fill[6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                            | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                2 |              7 |         3.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[4][31]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[7][23]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[0][23]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[1][23]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[7][15]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[3][7]_i_1_n_0                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[4][7]_i_1_n_0                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                           | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                4 |              8 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                         | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_we_int0                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_CURR_ARLEN_RL.GEN_CURR_ARLEN_SNG.curr_arlen_reg[7]_i_1_n_0                                                                                                            | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                  |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                       | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |                4 |              8 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   |                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[3][23]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[5][7]_i_1_n_0                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[0][15]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[1][7]_i_1_n_0                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[7][7]_i_1_n_0                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                  | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[5][31]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                         | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                         | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[2][7]_i_1_n_0                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[1][15]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[7][31]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[5][15]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[6][31]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[6][7]_i_1_n_0                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[3][15]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[0][7]_i_1_n_0                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[6][15]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                   | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[2][23]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[3][31]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                         | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[4][15]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                  | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[4][23]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[2][15]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[1][31]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[2][31]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[6][23]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[5][23]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                  | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg8[0][31]_i_1_n_0                                                                                                                                                                                     | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                        | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |                3 |              9 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |                3 |              9 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/rst_del2/SR[0]                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/addr_gen_rn/CO[0]                                                                                                                                                                                                      | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/addr_gen_rn/k0                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/fifo0/command_reg_reg[7]                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                          | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0             |                2 |             10 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0             |                2 |             10 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/addr_rl_rd_buf_in                                                                                                                                                                           | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in[9]_i_1_n_0                                                                                                                  |                2 |             10 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/addr_gen_polyArith/o_i_2_n_0                                                                                                                                                                                           | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/addr_gen_polyArith/o_i_1_n_0                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                          | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                2 |             10 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                2 |             10 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_DATA_SM_RL.rd_latency_count[10]_i_1_n_0                                                                                                                                     |                3 |             11 |         3.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rl_count0                                                                                                                                                                                   | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_count[10]_i_1_n_0                                                                                                                          |                3 |             11 |         3.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0             |                3 |             12 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                5 |             12 |         2.40 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                3 |             12 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             12 |         6.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                               | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                  |                4 |             14 |         3.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/ISA_CTRL/ins_ram/wea_ext_ISA                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                            |                                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                          |                                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                             | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                          | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                          |                                                                                                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                       | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             17 |         2.43 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                            |                                                                                                                                                                                                                                                                                               |                7 |             17 |         2.43 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                          | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             17 |         2.43 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                              |                                                                                                                                                                                                                                                                                               |                8 |             20 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                            |                                                                                                                                                                                                                                                                                               |                9 |             20 |         2.22 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg        | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_0                               |                4 |             22 |         5.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf27_out                                                                                                                                                                            | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_out[9]_i_1_n_0                                                                                                                 |                7 |             22 |         3.14 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg_0[0]           | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0] |                4 |             22 |         5.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                        |               11 |             23 |         2.09 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               10 |             25 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                    | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                     |                6 |             26 |         4.33 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                      |                                                                                                                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                      |                                                                                                                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                  |               14 |             29 |         2.07 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             29 |         4.14 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             29 |         4.14 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/control_high_word[0]                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/AXISlave8Ports_1/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                             | OpenNTT_BD_i/AXISlave8Ports_1/inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       |               32 |             32 |         1.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                  | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                         | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               10 |             32 |         3.20 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                     | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               10 |             32 |         3.20 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                  | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                       |               11 |             32 |         2.91 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                                  | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                9 |             33 |         3.67 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                        | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               13 |             33 |         2.54 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                        | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               12 |             33 |         2.75 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                         | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                8 |             33 |         4.12 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                         | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               12 |             42 |         3.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                            | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               12 |             42 |         3.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/addr_gen_rn/stage_done                                                                                                                                                                                                 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/rst_del2/rst_ntt_prim                                                                                                                                                                                                           |                9 |             43 |         4.78 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |                7 |             45 |         6.43 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                              | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                        |                8 |             45 |         5.62 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                              | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                        |               10 |             45 |         4.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                     | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                                           |                7 |             47 |         6.71 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                                        |                8 |             47 |         5.88 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/stage_done_del0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                               |               15 |             60 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |               17 |             60 |         3.53 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/stage_done_del0/DELAY_BLOCK[0].shift_array_reg[1][0]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                               |               19 |             60 |         3.16 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/i_del0/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                               |               34 |             60 |         1.76 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/sr0/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                               |               24 |             60 |         2.50 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |               12 |             60 |         5.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/i_del1/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                               |               16 |             60 |         3.75 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               |                                                                                                                                                                                                                                                                                               |               15 |             60 |         4.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                               |               21 |             63 |         3.00 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                |                                                                                                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                                               |               14 |             64 |         4.57 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                               |               19 |             65 |         3.42 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                               |               19 |             65 |         3.42 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                      | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |               15 |             66 |         4.40 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                | OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |               13 |             66 |         5.08 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                               |               10 |             67 |         6.70 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                               |               10 |             67 |         6.70 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                               |               22 |             86 |         3.91 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_64_127_0_2_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                                               |               22 |             86 |         3.91 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_256_319_0_2_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                               |               22 |             86 |         3.91 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_192_255_0_2_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                               |               22 |             86 |         3.91 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_0_2_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                               |               22 |             86 |         3.91 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/mult_opcode                                                                                                                                                                                             |               50 |            120 |         2.40 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/shift_array                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                               |              281 |           1920 |         6.83 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 | OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/shift_array_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                               |              265 |           1920 |         7.25 |
|  OpenNTT_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                               |             2138 |          10440 |         4.88 |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


