// Seed: 1593427752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri   id_1
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_3 (
    input  tri0 id_0,
    output wor  id_1
);
  assign id_1 = 1;
  tri1 id_3 = 1 - id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  supply1 id_4 = id_0, id_5;
endmodule
