// Seed: 2160784063
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  logic id_3;
  reg   id_4;
  logic id_5;
  logic id_6;
  always @(posedge 1 >> 1) begin
    if (1) id_4 <= id_5 == id_3;
  end
endmodule
