#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 10:48:05 2023
# Process ID: 13412
# Current directory: C:/Users/Xuefeng/Desktop/sys 3.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11856 C:\Users\Xuefeng\Desktop\sys 3.0\new.xpr
# Log file: C:/Users/Xuefeng/Desktop/sys 3.0/vivado.log
# Journal file: C:/Users/Xuefeng/Desktop/sys 3.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Xuefeng/Desktop/sys 3.0/new.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Vivado_project/final/new' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Xuefeng/Desktop/data_memory1/data_memory1.srcs/sources_1/new', nor could it be found using path 'E:/Vivado_project/final/data_memory1/data_memory1.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Xuefeng/Desktop/data_memory1/data_memory1.srcs/sources_1/new'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/ProgramData/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'data_memory1' is locked:
* IP definition 'data_memory (1.0)' for IP 'data_memory1' (customized with software release 2019.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 775.562 ; gain = 153.430
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
WARNING: [IP_Flow 19-2162] IP 'data_memory1' is locked:
* IP definition 'data_memory (1.0)' for IP 'data_memory1' (customized with software release 2019.2) was not found in the IP Catalog.
Top: riscv_top
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1315.754 ; gain = 210.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/riscv_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'riscv' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/riscv.v:24]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/control.v:22]
INFO: [Synth 8-6157] synthesizing module 'main_control' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/control.v:99]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (1#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/control.v:99]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/control.v:185]
INFO: [Synth 8-226] default block is never used [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/control.v:205]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (2#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/control.v:185]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/control.v:22]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/if_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/pc_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (4#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/pc_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (5#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/if_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id_regs' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/if_id_regs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'if_id_regs' (6#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/if_id_regs.v:24]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/id_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_decode' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/instr_decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_decode' (7#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/instr_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'registers' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/registers.v:25]
INFO: [Synth 8-6155] done synthesizing module 'registers' (8#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/registers.v:25]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (9#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/id_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex_regs' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/id_ex_regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex_regs' (10#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/id_ex_regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/ex_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:21]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:144]
INFO: [Synth 8-226] default block is never used [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:183]
INFO: [Synth 8-226] default block is never used [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:222]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (11#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:124]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:277]
INFO: [Synth 8-6157] synthesizing module 'cla_adder32' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:325]
INFO: [Synth 8-6157] synthesizing module 'cla_4' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:307]
INFO: [Synth 8-6155] done synthesizing module 'cla_4' (12#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:307]
INFO: [Synth 8-6155] done synthesizing module 'cla_adder32' (13#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:325]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (14#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:277]
INFO: [Synth 8-6155] done synthesizing module 'alu' (15#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/alu.v:21]
INFO: [Synth 8-6157] synthesizing module 'branch_judge' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/branch_judge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_judge' (16#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/branch_judge.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mux' (17#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/mux.v:24]
INFO: [Synth 8-6157] synthesizing module 'forward_units' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/forward_units.v:24]
INFO: [Synth 8-6155] done synthesizing module 'forward_units' (18#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/forward_units.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux3_1' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/mux3_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux3_1' (19#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/mux3_1.v:23]
WARNING: [Synth 8-3848] Net Rs1_ex_o in module/entity ex_stage does not have driver. [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/ex_stage.v:60]
WARNING: [Synth 8-3848] Net Rs2_ex_o in module/entity ex_stage does not have driver. [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/ex_stage.v:61]
WARNING: [Synth 8-3848] Net Rd_data2_ex_o in module/entity ex_stage does not have driver. [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/ex_stage.v:65]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (20#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/ex_stage.v:23]
WARNING: [Synth 8-7023] instance 'ex_stage_inst' of module 'ex_stage' has 43 connections declared, but only 40 given [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/datapath.v:268]
INFO: [Synth 8-6157] synthesizing module 'ex_mem_regs' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/ex_mem_regs.v:23]
WARNING: [Synth 8-3848] Net MemWrite_mem_wb_o in module/entity ex_mem_regs does not have driver. [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/ex_mem_regs.v:55]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem_regs' (21#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/ex_mem_regs.v:23]
WARNING: [Synth 8-7023] instance 'ex_mem_regs_inst' of module 'ex_mem_regs' has 36 connections declared, but only 34 given [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/datapath.v:315]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/men_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (22#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/men_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_regs' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/mem_wb_regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_regs' (23#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/mem_wb_regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/wb_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (24#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/wb_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (25#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (26#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/riscv.v:24]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/Xuefeng/Desktop/sys 3.0/.Xil/Vivado-13412-Desktop-Windows/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (27#1) [C:/Users/Xuefeng/Desktop/sys 3.0/.Xil/Vivado-13412-Desktop-Windows/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_memory1' [C:/Users/Xuefeng/Desktop/sys 3.0/.Xil/Vivado-13412-Desktop-Windows/realtime/data_memory1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_memory1' (28#1) [C:/Users/Xuefeng/Desktop/sys 3.0/.Xil/Vivado-13412-Desktop-Windows/realtime/data_memory1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/vga.v:25]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [C:/Users/Xuefeng/Desktop/sys 3.0/.Xil/Vivado-13412-Desktop-Windows/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (29#1) [C:/Users/Xuefeng/Desktop/sys 3.0/.Xil/Vivado-13412-Desktop-Windows/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-4471] merging register 'reg_g_reg[3:0]' into 'reg_r_reg[3:0]' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/vga.v:142]
INFO: [Synth 8-4471] merging register 'reg_b_reg[3:0]' into 'reg_r_reg[3:0]' [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/vga.v:143]
WARNING: [Synth 8-6014] Unused sequential element reg_g_reg was removed.  [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/vga.v:142]
WARNING: [Synth 8-6014] Unused sequential element reg_b_reg was removed.  [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/vga.v:143]
INFO: [Synth 8-6155] done synthesizing module 'vga' (30#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/vga.v:25]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (31#1) [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/new/riscv_top.v:25]
WARNING: [Synth 8-3331] design ex_mem_regs has unconnected port MemWrite_mem_wb_o
WARNING: [Synth 8-3331] design ex_mem_regs has unconnected port MemWrite_mem_wb_i
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs1_ex_o[4]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs1_ex_o[3]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs1_ex_o[2]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs1_ex_o[1]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs1_ex_o[0]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs2_ex_o[4]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs2_ex_o[3]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs2_ex_o[2]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs2_ex_o[1]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rs2_ex_o[0]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[31]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[30]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[29]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[28]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[27]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[26]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[25]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[24]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[23]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[22]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[21]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[20]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[19]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[18]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[17]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[16]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[15]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[14]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[13]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[12]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[11]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[10]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[9]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[8]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[7]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[6]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[5]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[4]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[3]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[2]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[1]
WARNING: [Synth 8-3331] design ex_stage has unconnected port Rd_data2_ex_o[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1377.086 ; gain = 272.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1377.086 ; gain = 272.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1377.086 ; gain = 272.219
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/ip/data_memory1/data_memory1.dcp' for cell 'data_mem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'vga/instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1377.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, vga/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [c:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'vga/instance_name/inst'
Parsing XDC File [c:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
Finished Parsing XDC File [c:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'vga/instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [C:/Users/Xuefeng/Desktop/sys 3.0/new.srcs/constrs_1/new/vga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1516.840 ; gain = 411.973
81 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1516.840 ; gain = 667.539
open_project {C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu code/zm 1.0/new.xpr}
INFO: [Project 1-313] Project file moved from 'F:/new' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/ProgramData/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
