Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Stat' [D:/Verilog Projects/Processor_Logic_Design/Processor_Logic_Design.srcs/sim_1/new/Processor_test.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Test_time_synth.sdf", for root module "Test/M0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Test_time_synth.sdf", for root module "Test/M0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.D_FF_31
Compiling module xil_defaultlib.D_FF_32
Compiling module xil_defaultlib.D_FF_33
Compiling module xil_defaultlib.D_FF_34
Compiling module xil_defaultlib.Accumulator
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.D_FF_27
Compiling module xil_defaultlib.D_FF_28
Compiling module xil_defaultlib.D_FF_29
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2(INIT=4'b0111)
Compiling module xil_defaultlib.D_FF_30
Compiling module xil_defaultlib.MDR
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.D_FF_23
Compiling module xil_defaultlib.D_FF_24
Compiling module xil_defaultlib.D_FF_25
Compiling module xil_defaultlib.D_FF_26
Compiling module xil_defaultlib.Temp_Reg_7
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.D_FF_19
Compiling module xil_defaultlib.D_FF_20
Compiling module xil_defaultlib.D_FF_21
Compiling module xil_defaultlib.D_FF_22
Compiling module xil_defaultlib.Temp_Reg_8
Compiling module xil_defaultlib.D_FF_15
Compiling module xil_defaultlib.D_FF_16
Compiling module xil_defaultlib.D_FF_17
Compiling module xil_defaultlib.D_FF_18
Compiling module xil_defaultlib.Temp_Reg_9
Compiling module xil_defaultlib.D_FF_11
Compiling module xil_defaultlib.D_FF_12
Compiling module xil_defaultlib.D_FF_13
Compiling module xil_defaultlib.D_FF_14
Compiling module xil_defaultlib.Temp_Reg_10
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.D_FF_3
Compiling module xil_defaultlib.D_FF_4
Compiling module xil_defaultlib.D_FF_5
Compiling module xil_defaultlib.D_FF_6
Compiling module xil_defaultlib.Stat_Reg
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.D_FF_0
Compiling module xil_defaultlib.D_FF_1
Compiling module xil_defaultlib.D_FF_2
Compiling module xil_defaultlib.Temp_Reg
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.Processor_Logic
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_time_synth
