<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/scbuf_fbd.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_fbd.v</a>


module scbuf_fbd (
	so,
	sctag_scbuf_fbrd_en_c3_v1,
	sctag_scbuf_fbrd_en_c3_v2,
	sctag_scbuf_fbrd_en_c3_v3,
	sctag_scbuf_fbrd_en_c3_v4,
	sctag_scbuf_fbrd_wl_c3_v1,
	sctag_scbuf_fbrd_wl_c3_v2,
	sctag_scbuf_fbrd_wl_c3_v3,
	sctag_scbuf_fbrd_wl_c3_v4,
	sctag_scbuf_fbwr_wen_r3,
	sctag_scbuf_fbwr_wren_r3_v4,
	sctag_scbuf_fbwr_wren_r3_v3,
	sctag_scbuf_fbwr_wren_r3_v2,
	sctag_scbuf_fbwr_wren_r3_v1,
	sctag_scbuf_fbwr_wl_r3_v1,
	sctag_scbuf_fbwr_wl_r3_v2,
	sctag_scbuf_fbwr_wl_r3_v3,
	sctag_scbuf_fbwr_wl_r3_v4,
	fb_array_din,
	rclk,
	se,
	si,
	sctag_scbuf_fbrd_en_c3,
	sctag_scbuf_fbrd_wl_c3,
	sctag_scbuf_fbwr_wen_r2,
	sctag_scbuf_fbwr_wl_r2,
	sctag_scbuf_fbd_stdatasel_c3,
	sctag_scbuf_stdecc_c3,
	dram_scbuf_data_r2,
	dram_scbuf_ecc_r2
);
	input rclk;
	input se;
	input si;
	input sctag_scbuf_fbrd_en_c3;
	input [2:0] sctag_scbuf_fbrd_wl_c3;
	input [15:0] sctag_scbuf_fbwr_wen_r2;
	input [2:0] sctag_scbuf_fbwr_wl_r2;
	input sctag_scbuf_fbd_stdatasel_c3;
	input [77:0] sctag_scbuf_stdecc_c3;
	input [127:0] dram_scbuf_data_r2;
	input [27:0] dram_scbuf_ecc_r2;
	output so;
	output sctag_scbuf_fbrd_en_c3_v1;
	output sctag_scbuf_fbrd_en_c3_v2;
	output sctag_scbuf_fbrd_en_c3_v3;
	output sctag_scbuf_fbrd_en_c3_v4;
	output [2:0] sctag_scbuf_fbrd_wl_c3_v1;
	output [2:0] sctag_scbuf_fbrd_wl_c3_v2;
	output [2:0] sctag_scbuf_fbrd_wl_c3_v3;
	output [2:0] sctag_scbuf_fbrd_wl_c3_v4;
	output [15:0] sctag_scbuf_fbwr_wen_r3;
	output sctag_scbuf_fbwr_wren_r3_v4;
	output sctag_scbuf_fbwr_wren_r3_v3;
	output sctag_scbuf_fbwr_wren_r3_v2;
	output sctag_scbuf_fbwr_wren_r3_v1;
	output [2:0] sctag_scbuf_fbwr_wl_r3_v1;
	output [2:0] sctag_scbuf_fbwr_wl_r3_v2;
	output [2:0] sctag_scbuf_fbwr_wl_r3_v3;
	output [2:0] sctag_scbuf_fbwr_wl_r3_v4;
	output [623:0] fb_array_din;
	wire [77:0] sctag_scdata_stdecc_c4;
	wire [155:0] btu_scbuf_decc_r2;
	wire [155:0] btu_scbuf_decc_r3;
	wire [623:0] ram_decc;
	wire [623:0] sctag_decc;
	wire [2:0] sctag_scbuf_fbwr_wl_r3;
	assign sctag_scbuf_fbrd_en_c3_v1 = sctag_scbuf_fbrd_en_c3;
	assign sctag_scbuf_fbrd_en_c3_v2 = sctag_scbuf_fbrd_en_c3;
	assign sctag_scbuf_fbrd_en_c3_v3 = sctag_scbuf_fbrd_en_c3;
	assign sctag_scbuf_fbrd_en_c3_v4 = sctag_scbuf_fbrd_en_c3;
	assign sctag_scbuf_fbrd_wl_c3_v1[2:0] = sctag_scbuf_fbrd_wl_c3[2:0];
	assign sctag_scbuf_fbrd_wl_c3_v2[2:0] = sctag_scbuf_fbrd_wl_c3[2:0];
	assign sctag_scbuf_fbrd_wl_c3_v3[2:0] = sctag_scbuf_fbrd_wl_c3[2:0];
	assign sctag_scbuf_fbrd_wl_c3_v4[2:0] = sctag_scbuf_fbrd_wl_c3[2:0];
	dff_s #(16) ff_fbwr_wen_r3(
		.q(sctag_scbuf_fbwr_wen_r3[15:0]),
		.din(sctag_scbuf_fbwr_wen_r2[15:0]),
		.clk(rclk),
		.se(1'b0),
		.si(),
		.so()
	);
	assign sctag_scbuf_fbwr_wren_r3_v4 = (((sctag_scbuf_fbwr_wen_r3[6] | sctag_scbuf_fbwr_wen_r3[4]) | sctag_scbuf_fbwr_wen_r3[2]) | sctag_scbuf_fbwr_wen_r3[0]);
	assign sctag_scbuf_fbwr_wren_r3_v3 = (((sctag_scbuf_fbwr_wen_r3[7] | sctag_scbuf_fbwr_wen_r3[5]) | sctag_scbuf_fbwr_wen_r3[3]) | sctag_scbuf_fbwr_wen_r3[1]);
	assign sctag_scbuf_fbwr_wren_r3_v2 = (((sctag_scbuf_fbwr_wen_r3[14] | sctag_scbuf_fbwr_wen_r3[12]) | sctag_scbuf_fbwr_wen_r3[10]) | sctag_scbuf_fbwr_wen_r3[8]);
	assign sctag_scbuf_fbwr_wren_r3_v1 = (((sctag_scbuf_fbwr_wen_r3[15] | sctag_scbuf_fbwr_wen_r3[13]) | sctag_scbuf_fbwr_wen_r3[11]) | sctag_scbuf_fbwr_wen_r3[9]);
	dff_s #(3) ff_fbwr_wl_r3(
		.q(sctag_scbuf_fbwr_wl_r3[2:0]),
		.din(sctag_scbuf_fbwr_wl_r2[2:0]),
		.clk(rclk),
		.se(1'b0),
		.si(),
		.so()
	);
	assign sctag_scbuf_fbwr_wl_r3_v1[2:0] = sctag_scbuf_fbwr_wl_r3[2:0];
	assign sctag_scbuf_fbwr_wl_r3_v2[2:0] = sctag_scbuf_fbwr_wl_r3[2:0];
	assign sctag_scbuf_fbwr_wl_r3_v3[2:0] = sctag_scbuf_fbwr_wl_r3[2:0];
	assign sctag_scbuf_fbwr_wl_r3_v4[2:0] = sctag_scbuf_fbwr_wl_r3[2:0];
	dff_s #(78) ff_sctag_scdata_stdecc_c4(
		.q(sctag_scdata_stdecc_c4[77:0]),
		.din(sctag_scbuf_stdecc_c3[77:0]),
		.clk(rclk),
		.se(1'b0),
		.si(),
		.so()
	);
	assign sctag_decc = {8 {sctag_scdata_stdecc_c4[77:0]}};
	assign btu_scbuf_decc_r2 = {dram_scbuf_data_r2[127:96], dram_scbuf_ecc_r2[27:21], dram_scbuf_data_r2[95:64], dram_scbuf_ecc_r2[20:14], dram_scbuf_data_r2[63:32], dram_scbuf_ecc_r2[13:7], dram_scbuf_data_r2[31:0], dram_scbuf_ecc_r2[6:0]};
	dff_s #(156) ff_btu_scbuf_decc_r3(
		.q(btu_scbuf_decc_r3[155:0]),
		.din(btu_scbuf_decc_r2[155:0]),
		.clk(rclk),
		.se(1'b0),
		.si(),
		.so()
	);
	assign ram_decc = {4 {btu_scbuf_decc_r3[155:0]}};
	dff_s #(1) ff_fbd_stdatasel_c4(
		.q(sctag_scbuf_fbd_stdatasel_c4),
		.din(sctag_scbuf_fbd_stdatasel_c3),
		.clk(rclk),
		.se(1'b0),
		.si(),
		.so()
	);
	mux2ds #(624) mux_fb_array_din(
		.dout(fb_array_din[623:0]),
		.in0(ram_decc[623:0]),
		.sel0((~ sctag_scbuf_fbd_stdatasel_c4)),
		.in1(sctag_decc[623:0]),
		.sel1(sctag_scbuf_fbd_stdatasel_c4)
	);
endmodule


</pre>