#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Sep 26 14:47:32 2023
# Process ID: 12024
# Current directory: C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1
# Command line: vivado.exe -log DG_granule_model.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DG_granule_model.tcl
# Log file: C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.vds
# Journal file: C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
source DG_granule_model.tcl -notrace
Command: synth_design -top DG_granule_model -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DG_granule_model' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:23]
INFO: [Synth 8-6157] synthesizing module 'Izhikevich_model' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:23]
	Parameter para_t_step bound to: 64'b0011111110111001100110011001100110011001100110011001100110011010 
	Parameter para_k bound to: 64'b0011111111011100100111101001111111111110111101110111011100001000 
	Parameter para_a bound to: 64'b0011111101101010110111101000100011101010111111110100111010011010 
	Parameter para_b bound to: 64'b0100000000111000011110100111100111011101000100011010001000011001 
	Parameter para_Vmin bound to: 64'b1100000001010000100111011100110011110111010010101101101010100110 
	Parameter para_d bound to: 64'b0100000001001001000000000000000000000000000000000000000000000000 
	Parameter para_C bound to: 64'b0100000001000011000000000000000000000000000000000000000000000000 
	Parameter para_Vr bound to: 64'b1100000001010011010110011100100101010101001000110001001011101111 
	Parameter para_Vt bound to: 64'b1100000001000110011100110100010100001000111101001010010111110101 
	Parameter para_Vpeak bound to: 64'b0100000000101110111110101011110101110111101000101101101111001000 
INFO: [Synth 8-6157] synthesizing module 'double_compare' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_compare_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_compare' (1#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_compare_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_compare' is unconnected for instance 'v_GREATER_OR_EQUAL_Vpeak' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:92]
WARNING: [Synth 8-7023] instance 'v_GREATER_OR_EQUAL_Vpeak' of module 'double_compare' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:92]
INFO: [Synth 8-6157] synthesizing module 'double_sub' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_sub' (2#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vr' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:103]
WARNING: [Synth 8-7023] instance 'v_SUB_Vr' of module 'double_sub' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:103]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:112]
WARNING: [Synth 8-7023] instance 'v_SUB_Vt' of module 'double_sub' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:112]
INFO: [Synth 8-6157] synthesizing module 'double_mul' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_mul' (3#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_MUL_v_sub_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:121]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_MUL_v_sub_Vt' of module 'double_mul' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:121]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_MUL_k' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:130]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_MUL_k' of module 'double_mul' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:130]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:139]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u' of module 'double_sub' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:139]
INFO: [Synth 8-6157] synthesizing module 'double_add' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_add' (4#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:148]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i' of module 'double_add' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:148]
INFO: [Synth 8-6157] synthesizing module 'double_div' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_div' (5#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12024-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_div' is unconnected for instance 'dv_DIV_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:157]
WARNING: [Synth 8-7023] instance 'dv_DIV_dt' of module 'double_div' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:157]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'tstep_MUL_dv_div_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:166]
WARNING: [Synth 8-7023] instance 'tstep_MUL_dv_div_dt' of module 'double_mul' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:166]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'v_new' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:175]
WARNING: [Synth 8-7023] instance 'v_new' of module 'double_add' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:175]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'b_MUL_v_sub_Vr' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:186]
WARNING: [Synth 8-7023] instance 'b_MUL_v_sub_Vr' of module 'double_mul' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:186]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'b_mul_v_sub_Vr_SUB_u' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:195]
WARNING: [Synth 8-7023] instance 'b_mul_v_sub_Vr_SUB_u' of module 'double_sub' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:195]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'du_div_dt_MUL' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:204]
WARNING: [Synth 8-7023] instance 'du_div_dt_MUL' of module 'double_mul' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:204]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'tstep_MUL_du_div_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:213]
WARNING: [Synth 8-7023] instance 'tstep_MUL_du_div_dt' of module 'double_mul' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:213]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'u_new' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:222]
WARNING: [Synth 8-7023] instance 'u_new' of module 'double_add' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:222]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'u_ADD_d' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:231]
WARNING: [Synth 8-7023] instance 'u_ADD_d' of module 'double_add' has 6 connections declared, but only 5 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:231]
WARNING: [Synth 8-7137] Register v_reg in module Izhikevich_model has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:76]
WARNING: [Synth 8-7137] Register u_reg in module Izhikevich_model has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Izhikevich_model' (6#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DG_granule_model' (7#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.625 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1566.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model/v_new'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model/v_new'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model/u_new'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model/u_new'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model/u_ADD_d'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model/u_ADD_d'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model/v_SUB_Vr'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model/v_SUB_Vr'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model/v_SUB_Vt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model/v_SUB_Vt'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare/double_compare_in_context.xdc] for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare/double_compare_in_context.xdc] for cell 'u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div/double_div_in_context.xdc] for cell 'u_Izhikevich_model/dv_DIV_dt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div/double_div_in_context.xdc] for cell 'u_Izhikevich_model/dv_DIV_dt'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/v_sub_Vr_MUL_v_sub_Vt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/v_sub_Vr_MUL_v_sub_Vt'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_MUL_k'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_MUL_k'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/tstep_MUL_dv_div_dt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/tstep_MUL_dv_div_dt'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/b_MUL_v_sub_Vr'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/du_div_dt_MUL'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/du_div_dt_MUL'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/tstep_MUL_du_div_dt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model/tstep_MUL_du_div_dt'
Parsing XDC File [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#btnc' specified for 'objects'. [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Finished Parsing XDC File [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DG_granule_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DG_granule_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1594.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1594.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1594.477 ; gain = 27.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1594.477 ; gain = 27.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/u_ADD_d. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/u_new. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/v_new. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/b_mul_v_sub_Vr_SUB_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/v_SUB_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/v_SUB_Vt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/v_GREATER_OR_EQUAL_Vpeak. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/dv_DIV_dt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/b_MUL_v_sub_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/du_div_dt_MUL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/tstep_MUL_du_div_dt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/tstep_MUL_dv_div_dt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/v_sub_Vr_MUL_v_sub_Vt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model/v_sub_Vr_mul_v_sub_Vt_MUL_k. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1594.477 ; gain = 27.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1594.477 ; gain = 27.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[63]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[63]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[62]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[62]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[54]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[54]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[52]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[52]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[49]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[49]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[48]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[48]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[46]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[46]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[44]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[44]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[43]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[43]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[40]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[40]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[39]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[39]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[38]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[38]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[35]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[35]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[32]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[32]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[30]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[30]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[28]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[28]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[26]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[26]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[24]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[24]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[21]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[21]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[17]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[17]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[16]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[16]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[12]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[12]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[9]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[9]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[7]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[7]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[6]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[6]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[5]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[5]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[3]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[3]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[2]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[2]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[1]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[1]_C) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[0]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[0]_C) is unused and will be removed from module DG_granule_model.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1594.477 ; gain = 27.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1594.477 ; gain = 27.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1594.477 ; gain = 27.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[61]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[61]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[60]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[60]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[59]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[59]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[58]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[58]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[57]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[57]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[56]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[56]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[55]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[55]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[53]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[53]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[51]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[51]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[50]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[50]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[47]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[47]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[45]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[45]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[42]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[42]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[41]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[41]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[37]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[37]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[36]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[36]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[34]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[34]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[33]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[33]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[31]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[31]_P) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[29]_LDC) is unused and will be removed from module DG_granule_model.
WARNING: [Synth 8-3332] Sequential element (u_Izhikevich_model/v_reg[29]_P) is unused and will be removed from module DG_granule_model.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1600.266 ; gain = 33.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1607.805 ; gain = 41.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1607.805 ; gain = 41.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1607.805 ; gain = 41.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1607.805 ; gain = 41.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1607.805 ; gain = 41.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1607.805 ; gain = 41.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |double_compare |         1|
|2     |double_sub     |         4|
|3     |double_mul     |         6|
|4     |double_add     |         4|
|5     |double_div     |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |double_add     |     4|
|5     |double_compare |     1|
|6     |double_div     |     1|
|7     |double_mul     |     6|
|13    |double_sub     |     4|
|17    |BUFG           |     1|
|18    |LUT1           |     1|
|19    |LUT4           |    66|
|20    |LUT5           |    64|
|21    |FDCE           |    98|
|22    |FDPE           |    30|
|23    |IBUF           |    67|
|24    |OBUF           |   128|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1607.805 ; gain = 41.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1607.805 ; gain = 13.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1607.805 ; gain = 41.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1619.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8a4f896c
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 135 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1631.434 ; gain = 64.809
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DG_granule_model_utilization_synth.rpt -pb DG_granule_model_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 26 14:48:04 2023...
