 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : mem_wb
Version: D-2010.03-SP5
Date   : Wed Mar 16 23:18:24 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U287/ZN (AOI22_X1)                       0.09       0.48 r
  U286/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[0]/D (DFF_X1)               0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[0]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U285/ZN (AOI22_X1)                       0.09       0.48 r
  U284/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[10]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[10]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U283/ZN (AOI22_X1)                       0.09       0.48 r
  U282/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[11]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[11]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U281/ZN (AOI22_X1)                       0.09       0.48 r
  U280/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[12]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[12]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U279/ZN (AOI22_X1)                       0.09       0.48 r
  U278/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[13]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[13]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U277/ZN (AOI22_X1)                       0.09       0.48 r
  U276/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[14]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[14]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U275/ZN (AOI22_X1)                       0.09       0.48 r
  U274/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[15]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[15]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U273/ZN (AOI22_X1)                       0.09       0.48 r
  U272/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[16]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[16]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U271/ZN (AOI22_X1)                       0.09       0.48 r
  U270/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[17]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[17]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U269/ZN (AOI22_X1)                       0.09       0.48 r
  U268/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[18]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[18]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U267/ZN (AOI22_X1)                       0.09       0.48 r
  U266/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg[19]/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[19]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U214/ZN (AOI221_X1)                      0.12       0.43 r
  U213/ZN (INV_X1)                         0.03       0.46 f
  instr_q_reg[0]/D (DFFS_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U170/ZN (AOI221_X1)                      0.12       0.43 r
  U169/ZN (INV_X1)                         0.03       0.46 f
  instr_q_reg[2]/D (DFFS_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U162/ZN (AOI221_X1)                      0.12       0.43 r
  U161/ZN (INV_X1)                         0.03       0.46 f
  instr_q_reg[4]/D (DFFS_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U126/ZN (AOI22_X1)                       0.05       0.43 f
  U125/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[1]/D (DFF_X1)            0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[1]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U88/ZN (AOI22_X1)                        0.05       0.43 f
  U87/ZN (INV_X1)                          0.04       0.47 r
  memRdData_q_reg[8]/D (DFF_X1)            0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[8]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U128/ZN (AOI22_X1)                       0.05       0.43 f
  U127/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[19]/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[19]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U124/ZN (AOI22_X1)                       0.05       0.43 f
  U123/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[20]/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[20]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U122/ZN (AOI22_X1)                       0.05       0.43 f
  U121/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[21]/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[21]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U120/ZN (AOI22_X1)                       0.05       0.43 f
  U119/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[22]/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[22]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U118/ZN (AOI22_X1)                       0.05       0.43 f
  U117/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[23]/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[23]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U116/ZN (AOI22_X1)                       0.05       0.43 f
  U115/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[24]/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[24]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U114/ZN (AOI22_X1)                       0.05       0.43 f
  U113/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[25]/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[25]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U112/ZN (AOI22_X1)                       0.05       0.43 f
  U111/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg[26]/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[26]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U84/ZN (AOI22_X1)                        0.05       0.43 f
  U83/ZN (INV_X1)                          0.04       0.47 r
  memRd_q_reg/D (DFF_X1)                   0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U80/ZN (AOI22_X1)                        0.05       0.43 f
  U79/ZN (INV_X1)                          0.04       0.47 r
  rd_q_reg[1]/D (DFF_X1)                   0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[1]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U76/ZN (AOI22_X1)                        0.05       0.43 f
  U75/ZN (INV_X1)                          0.04       0.47 r
  rd_q_reg[3]/D (DFF_X1)                   0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[3]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U74/ZN (AOI22_X1)                        0.05       0.43 f
  U73/ZN (INV_X1)                          0.04       0.47 r
  rd_q_reg[4]/D (DFF_X1)                   0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[4]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U70/ZN (AOI22_X1)                        0.05       0.43 f
  U69/ZN (INV_X1)                          0.04       0.47 r
  reg31Val_q_reg[10]/D (DFF_X1)            0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[10]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U132/ZN (AOI22_X1)                       0.05       0.43 f
  U131/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg[17]/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[17]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U130/ZN (AOI22_X1)                       0.05       0.43 f
  U129/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg[18]/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[18]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U243/ZN (AOI22_X1)                       0.08       0.44 r
  U242/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[2]/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[2]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U237/ZN (AOI22_X1)                       0.08       0.44 r
  U236/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[3]/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[3]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U235/ZN (AOI22_X1)                       0.08       0.44 r
  U234/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[4]/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[4]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U233/ZN (AOI22_X1)                       0.08       0.44 r
  U232/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[5]/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[5]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U231/ZN (AOI22_X1)                       0.08       0.44 r
  U230/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[6]/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[6]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U229/ZN (AOI22_X1)                       0.08       0.44 r
  U228/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[7]/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[7]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U227/ZN (AOI22_X1)                       0.08       0.44 r
  U226/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[8]/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[8]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U225/ZN (AOI22_X1)                       0.08       0.44 r
  U224/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[9]/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[9]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U249/ZN (AOI22_X1)                       0.08       0.44 r
  U248/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[27]/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[27]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U247/ZN (AOI22_X1)                       0.08       0.44 r
  U246/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[28]/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[28]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U245/ZN (AOI22_X1)                       0.08       0.44 r
  U244/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[29]/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[29]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U241/ZN (AOI22_X1)                       0.08       0.44 r
  U240/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[30]/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[30]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U239/ZN (AOI22_X1)                       0.08       0.44 r
  U238/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg[31]/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[31]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U223/ZN (AOI22_X1)                       0.08       0.44 r
  U222/ZN (INV_X1)                         0.03       0.46 f
  dSize_q_reg[0]/D (DFF_X1)                0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg[0]/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U221/ZN (AOI22_X1)                       0.08       0.44 r
  U220/ZN (INV_X1)                         0.03       0.46 f
  dSize_q_reg[1]/D (DFF_X1)                0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg[1]/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U219/ZN (AOI22_X1)                       0.08       0.44 r
  U218/ZN (INV_X1)                         0.03       0.46 f
  fp_q_reg/D (DFF_X1)                      0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U148/ZN (AOI22_X1)                       0.08       0.44 r
  U147/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg[0]/D (DFF_X1)            0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[0]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U146/ZN (AOI22_X1)                       0.08       0.44 r
  U145/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg[10]/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[10]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U144/ZN (AOI22_X1)                       0.08       0.44 r
  U143/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg[11]/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[11]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U142/ZN (AOI22_X1)                       0.08       0.44 r
  U141/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg[12]/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[12]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U140/ZN (AOI22_X1)                       0.08       0.44 r
  U139/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg[13]/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[13]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U138/ZN (AOI22_X1)                       0.08       0.44 r
  U137/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg[14]/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[14]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U136/ZN (AOI22_X1)                       0.08       0.44 r
  U135/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg[15]/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[15]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U134/ZN (AOI22_X1)                       0.08       0.44 r
  U133/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg[16]/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[16]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U150/ZN (AOI22_X1)                       0.08       0.44 r
  U149/ZN (INV_X1)                         0.03       0.46 f
  link_q_reg/D (DFF_X1)                    0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U104/ZN (AOI22_X1)                       0.04       0.42 f
  U103/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg[2]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[2]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U98/ZN (AOI22_X1)                        0.04       0.42 f
  U97/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg[3]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[3]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U96/ZN (AOI22_X1)                        0.04       0.42 f
  U95/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg[4]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[4]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U94/ZN (AOI22_X1)                        0.04       0.42 f
  U93/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg[5]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[5]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U92/ZN (AOI22_X1)                        0.04       0.42 f
  U91/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg[6]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[6]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U90/ZN (AOI22_X1)                        0.04       0.42 f
  U89/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg[7]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[7]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U86/ZN (AOI22_X1)                        0.04       0.42 f
  U85/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg[9]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[9]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U110/ZN (AOI22_X1)                       0.04       0.42 f
  U109/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg[27]/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[27]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U108/ZN (AOI22_X1)                       0.04       0.42 f
  U107/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg[28]/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[28]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U106/ZN (AOI22_X1)                       0.04       0.42 f
  U105/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg[29]/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[29]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U102/ZN (AOI22_X1)                       0.04       0.42 f
  U101/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg[30]/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[30]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U100/ZN (AOI22_X1)                       0.04       0.42 f
  U99/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg[31]/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[31]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U82/ZN (AOI22_X1)                        0.04       0.42 f
  U81/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg[0]/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[0]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U78/ZN (AOI22_X1)                        0.04       0.42 f
  U77/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg[2]/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[2]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U20/ZN (AOI22_X1)                        0.04       0.42 f
  U19/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[4]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[4]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U16/ZN (AOI22_X1)                        0.04       0.42 f
  U15/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[6]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[6]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U12/ZN (AOI22_X1)                        0.04       0.42 f
  U11/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[8]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[8]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U8/ZN (AOI22_X1)                         0.04       0.42 f
  U7/ZN (INV_X1)                           0.04       0.46 r
  regDst_q_reg/D (DFF_X1)                  0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U72/ZN (AOI22_X1)                        0.05       0.42 f
  U71/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[0]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[0]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U68/ZN (AOI22_X1)                        0.05       0.42 f
  U67/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[11]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[11]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U265/ZN (AOI22_X1)                       0.05       0.42 f
  U264/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg[1]/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[1]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U263/ZN (AOI22_X1)                       0.05       0.42 f
  U262/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg[20]/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[20]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U261/ZN (AOI22_X1)                       0.05       0.42 f
  U260/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg[21]/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[21]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U259/ZN (AOI22_X1)                       0.05       0.42 f
  U258/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg[22]/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[22]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U257/ZN (AOI22_X1)                       0.05       0.42 f
  U256/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg[23]/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[23]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U255/ZN (AOI22_X1)                       0.05       0.42 f
  U254/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg[24]/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[24]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U253/ZN (AOI22_X1)                       0.05       0.42 f
  U252/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg[25]/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[25]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U251/ZN (AOI22_X1)                       0.05       0.42 f
  U250/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg[26]/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[26]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U50/ZN (AOI22_X1)                        0.04       0.42 f
  U49/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[1]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[1]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U28/ZN (AOI22_X1)                        0.04       0.42 f
  U27/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[2]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[2]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U22/ZN (AOI22_X1)                        0.04       0.42 f
  U21/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[3]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[3]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U18/ZN (AOI22_X1)                        0.04       0.42 f
  U17/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[5]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[5]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U14/ZN (AOI22_X1)                        0.04       0.42 f
  U13/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[7]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[7]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U10/ZN (AOI22_X1)                        0.04       0.42 f
  U9/ZN (INV_X1)                           0.04       0.46 r
  reg31Val_q_reg[9]/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[9]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U66/ZN (AOI22_X1)                        0.04       0.42 f
  U65/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[12]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[12]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U64/ZN (AOI22_X1)                        0.04       0.42 f
  U63/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[13]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[13]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U62/ZN (AOI22_X1)                        0.04       0.42 f
  U61/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[14]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[14]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U60/ZN (AOI22_X1)                        0.04       0.42 f
  U59/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[15]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[15]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U58/ZN (AOI22_X1)                        0.04       0.42 f
  U57/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[16]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[16]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U56/ZN (AOI22_X1)                        0.04       0.42 f
  U55/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[17]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[17]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U54/ZN (AOI22_X1)                        0.04       0.42 f
  U53/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[18]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[18]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U52/ZN (AOI22_X1)                        0.04       0.42 f
  U51/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[19]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[19]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U48/ZN (AOI22_X1)                        0.04       0.42 f
  U47/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[20]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[20]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U46/ZN (AOI22_X1)                        0.04       0.42 f
  U45/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg[21]/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[21]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instr_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[3]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[5]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[6]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[7]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[8]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[9]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[10]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[11]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[12]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[13]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[14]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[15]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[16]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[17]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[18]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[19]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[20]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[21]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[22]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[23]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[24]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[25]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[26]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[27]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[28]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[29]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[30]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[31]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  regWr_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  valid_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[0]/Q (DFFS_X1)               0.17       0.17 f
  instr_q[0] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: instr_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[2]/Q (DFFS_X1)               0.17       0.17 f
  instr_q[2] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: instr_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[4]/Q (DFFS_X1)               0.17       0.17 f
  instr_q[4] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: aluRes_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[0]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[0]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[0] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[1]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[1]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[1] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[2]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[2]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[2] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[3]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[3]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[3] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[4]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[4]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[4] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[5]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[5]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[5] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[6]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[6]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[6] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[7]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[7]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[7] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[8]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[8]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[8] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[9]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[9]/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[9] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[10]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[10]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[10] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[11]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[11]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[11] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[12]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[12]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[12] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[13]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[13]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[13] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[14]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[14]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[14] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[15]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[15]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[15] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[16]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[16]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[16] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[17]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[17]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[17] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[18]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[18]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[18] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[19]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[19]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[19] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[20]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[20]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[20] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[21]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[21]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[21] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[22]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[22]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[22] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[23]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[23]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[23] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[24]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[24]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[24] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[25]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[25]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[25] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[26]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[26]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[26] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[27]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[27]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[27] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[28]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[28]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[28] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[29]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[29]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[29] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[30]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[30]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[30] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[31]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[31]/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[31] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: dSize_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg[0]/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg[0]/Q (DFF_X1)                0.16       0.16 f
  dSize_q[0] (out)                         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg[1]/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg[1]/Q (DFF_X1)                0.16       0.16 f
  dSize_q[1] (out)                         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFF_X1)                     0.00       0.00 r
  fp_q_reg/Q (DFF_X1)                      0.16       0.16 f
  fp_q (out)                               0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFF_X1)                   0.00       0.00 r
  link_q_reg/Q (DFF_X1)                    0.16       0.16 f
  link_q (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[0]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[0]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[0] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[1]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[1]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[1] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[2]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[2]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[2] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[3]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[3]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[3] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[4]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[4]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[4] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[5]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[5]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[5] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[6]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[6]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[6] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[7]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[7]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[7] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[8]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[8]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[8] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[9]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[9]/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[9] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[10]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[10]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[10] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[11]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[11]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[11] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[12]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[12]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[12] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[13]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[13]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[13] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[14]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[14]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[14] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[15]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[15]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[15] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[16]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[16]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[16] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[17]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[17]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[17] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[18]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[18]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[18] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[19]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[19]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[19] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[20]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[20]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[20] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[21]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[21]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[21] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[22]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[22]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[22] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[23]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[23]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[23] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[24]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[24]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[24] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[25]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[25]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[25] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[26]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[26]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[26] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[27]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[27]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[27] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[28]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[28]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[28] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[29]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[29]/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[29] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: instr_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[0]/Q (DFFS_X1)               0.17       0.17 f
  U214/ZN (AOI221_X1)                      0.11       0.28 r
  U213/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg[0]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[2]/Q (DFFS_X1)               0.17       0.17 f
  U170/ZN (AOI221_X1)                      0.11       0.28 r
  U169/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg[2]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[4]/Q (DFFS_X1)               0.17       0.17 f
  U162/ZN (AOI221_X1)                      0.11       0.28 r
  U161/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg[4]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U192/ZN (AOI22_X1)                       0.08       0.25 r
  U191/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[1]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[3]/Q (DFFR_X1)               0.18       0.18 f
  U164/ZN (AOI22_X1)                       0.08       0.25 r
  U163/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[3]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[5]/Q (DFFR_X1)               0.18       0.18 f
  U160/ZN (AOI22_X1)                       0.08       0.25 r
  U159/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[5]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[6]/Q (DFFR_X1)               0.18       0.18 f
  U158/ZN (AOI22_X1)                       0.08       0.25 r
  U157/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[6]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[7]/Q (DFFR_X1)               0.18       0.18 f
  U156/ZN (AOI22_X1)                       0.08       0.25 r
  U155/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[7]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[8]/Q (DFFR_X1)               0.18       0.18 f
  U154/ZN (AOI22_X1)                       0.08       0.25 r
  U153/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[8]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[9]/Q (DFFR_X1)               0.18       0.18 f
  U152/ZN (AOI22_X1)                       0.08       0.25 r
  U151/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[9]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[10]/Q (DFFR_X1)              0.18       0.18 f
  U212/ZN (AOI22_X1)                       0.08       0.25 r
  U211/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[10]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[11]/Q (DFFR_X1)              0.18       0.18 f
  U210/ZN (AOI22_X1)                       0.08       0.25 r
  U209/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[11]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[12]/Q (DFFR_X1)              0.18       0.18 f
  U208/ZN (AOI22_X1)                       0.08       0.25 r
  U207/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[12]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[13]/Q (DFFR_X1)              0.18       0.18 f
  U206/ZN (AOI22_X1)                       0.08       0.25 r
  U205/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[13]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[14]/Q (DFFR_X1)              0.18       0.18 f
  U204/ZN (AOI22_X1)                       0.08       0.25 r
  U203/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[14]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[15]/Q (DFFR_X1)              0.18       0.18 f
  U202/ZN (AOI22_X1)                       0.08       0.25 r
  U201/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[15]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[16]/Q (DFFR_X1)              0.18       0.18 f
  U200/ZN (AOI22_X1)                       0.08       0.25 r
  U199/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[16]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[17]/Q (DFFR_X1)              0.18       0.18 f
  U198/ZN (AOI22_X1)                       0.08       0.25 r
  U197/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[17]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[18]/Q (DFFR_X1)              0.18       0.18 f
  U196/ZN (AOI22_X1)                       0.08       0.25 r
  U195/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[18]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[19]/Q (DFFR_X1)              0.18       0.18 f
  U194/ZN (AOI22_X1)                       0.08       0.25 r
  U193/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[19]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[20]/Q (DFFR_X1)              0.18       0.18 f
  U190/ZN (AOI22_X1)                       0.08       0.25 r
  U189/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[20]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[21]/Q (DFFR_X1)              0.18       0.18 f
  U188/ZN (AOI22_X1)                       0.08       0.25 r
  U187/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[21]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[22]/Q (DFFR_X1)              0.18       0.18 f
  U186/ZN (AOI22_X1)                       0.08       0.25 r
  U185/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[22]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[23]/Q (DFFR_X1)              0.18       0.18 f
  U184/ZN (AOI22_X1)                       0.08       0.25 r
  U183/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[23]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[24]/Q (DFFR_X1)              0.18       0.18 f
  U182/ZN (AOI22_X1)                       0.08       0.25 r
  U181/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[24]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[25]/Q (DFFR_X1)              0.18       0.18 f
  U180/ZN (AOI22_X1)                       0.08       0.25 r
  U179/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[25]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[26]/Q (DFFR_X1)              0.18       0.18 f
  U178/ZN (AOI22_X1)                       0.08       0.25 r
  U177/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[26]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[27]/Q (DFFR_X1)              0.18       0.18 f
  U176/ZN (AOI22_X1)                       0.08       0.25 r
  U175/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[27]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[28]/Q (DFFR_X1)              0.18       0.18 f
  U174/ZN (AOI22_X1)                       0.08       0.25 r
  U173/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[28]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[29]/Q (DFFR_X1)              0.18       0.18 f
  U172/ZN (AOI22_X1)                       0.08       0.25 r
  U171/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[29]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[30]/Q (DFFR_X1)              0.18       0.18 f
  U168/ZN (AOI22_X1)                       0.08       0.25 r
  U167/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[30]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[31]/Q (DFFR_X1)              0.18       0.18 f
  U166/ZN (AOI22_X1)                       0.08       0.25 r
  U165/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[31]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U6/ZN (AOI22_X1)                         0.08       0.25 r
  U5/ZN (INV_X1)                           0.03       0.28 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U4/ZN (AOI22_X1)                         0.08       0.25 r
  U3/ZN (INV_X1)                           0.03       0.28 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memRdData_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[1]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[1]/Q (DFF_X1)            0.16       0.16 f
  U126/ZN (AOI22_X1)                       0.06       0.21 r
  U125/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[1]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[1]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[2]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[2]/Q (DFF_X1)            0.16       0.16 f
  U104/ZN (AOI22_X1)                       0.06       0.21 r
  U103/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[2]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[2]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[3]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[3]/Q (DFF_X1)            0.16       0.16 f
  U98/ZN (AOI22_X1)                        0.06       0.21 r
  U97/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg[3]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[3]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[4]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[4]/Q (DFF_X1)            0.16       0.16 f
  U96/ZN (AOI22_X1)                        0.06       0.21 r
  U95/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg[4]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[4]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[5]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[5]/Q (DFF_X1)            0.16       0.16 f
  U94/ZN (AOI22_X1)                        0.06       0.21 r
  U93/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg[5]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[5]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[6]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[6]/Q (DFF_X1)            0.16       0.16 f
  U92/ZN (AOI22_X1)                        0.06       0.21 r
  U91/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg[6]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[6]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[7]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[7]/Q (DFF_X1)            0.16       0.16 f
  U90/ZN (AOI22_X1)                        0.06       0.21 r
  U89/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg[7]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[7]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[8]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[8]/Q (DFF_X1)            0.16       0.16 f
  U88/ZN (AOI22_X1)                        0.06       0.21 r
  U87/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg[8]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[8]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[9]/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg[9]/Q (DFF_X1)            0.16       0.16 f
  U86/ZN (AOI22_X1)                        0.06       0.21 r
  U85/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg[9]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[9]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[19]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[19]/Q (DFF_X1)           0.16       0.16 f
  U128/ZN (AOI22_X1)                       0.06       0.21 r
  U127/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[19]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[19]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[20]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[20]/Q (DFF_X1)           0.16       0.16 f
  U124/ZN (AOI22_X1)                       0.06       0.21 r
  U123/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[20]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[20]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[21]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[21]/Q (DFF_X1)           0.16       0.16 f
  U122/ZN (AOI22_X1)                       0.06       0.21 r
  U121/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[21]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[21]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[22]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[22]/Q (DFF_X1)           0.16       0.16 f
  U120/ZN (AOI22_X1)                       0.06       0.21 r
  U119/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[22]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[22]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[23]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[23]/Q (DFF_X1)           0.16       0.16 f
  U118/ZN (AOI22_X1)                       0.06       0.21 r
  U117/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[23]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[23]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[24]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[24]/Q (DFF_X1)           0.16       0.16 f
  U116/ZN (AOI22_X1)                       0.06       0.21 r
  U115/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[24]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[24]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[25]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[25]/Q (DFF_X1)           0.16       0.16 f
  U114/ZN (AOI22_X1)                       0.06       0.21 r
  U113/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[25]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[25]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[26]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[26]/Q (DFF_X1)           0.16       0.16 f
  U112/ZN (AOI22_X1)                       0.06       0.21 r
  U111/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[26]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[26]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[27]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[27]/Q (DFF_X1)           0.16       0.16 f
  U110/ZN (AOI22_X1)                       0.06       0.21 r
  U109/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[27]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[27]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[28]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[28]/Q (DFF_X1)           0.16       0.16 f
  U108/ZN (AOI22_X1)                       0.06       0.21 r
  U107/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[28]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[28]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[29]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[29]/Q (DFF_X1)           0.16       0.16 f
  U106/ZN (AOI22_X1)                       0.06       0.21 r
  U105/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[29]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[29]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[30]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[30]/Q (DFF_X1)           0.16       0.16 f
  U102/ZN (AOI22_X1)                       0.06       0.21 r
  U101/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg[30]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[30]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg[31]/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg[31]/Q (DFF_X1)           0.16       0.16 f
  U100/ZN (AOI22_X1)                       0.06       0.21 r
  U99/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg[31]/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg[31]/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFF_X1)                  0.00       0.00 r
  memRd_q_reg/Q (DFF_X1)                   0.16       0.16 f
  U84/ZN (AOI22_X1)                        0.06       0.21 r
  U83/ZN (INV_X1)                          0.03       0.24 f
  memRd_q_reg/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[0]/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg[0]/Q (DFF_X1)                   0.16       0.16 f
  U82/ZN (AOI22_X1)                        0.06       0.21 r
  U81/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg[0]/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[0]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg[1]/Q (DFF_X1)                   0.16       0.16 f
  U80/ZN (AOI22_X1)                        0.06       0.21 r
  U79/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg[1]/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[1]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[2]/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg[2]/Q (DFF_X1)                   0.16       0.16 f
  U78/ZN (AOI22_X1)                        0.06       0.21 r
  U77/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg[2]/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[2]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[3]/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg[3]/Q (DFF_X1)                   0.16       0.16 f
  U76/ZN (AOI22_X1)                        0.06       0.21 r
  U75/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg[3]/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[3]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[4]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[4]/Q (DFF_X1)             0.16       0.16 f
  U20/ZN (AOI22_X1)                        0.06       0.21 r
  U19/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[4]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[4]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[6]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[6]/Q (DFF_X1)             0.16       0.16 f
  U16/ZN (AOI22_X1)                        0.06       0.21 r
  U15/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[6]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[6]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[8]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[8]/Q (DFF_X1)             0.16       0.16 f
  U12/ZN (AOI22_X1)                        0.06       0.21 r
  U11/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[8]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[8]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFF_X1)                 0.00       0.00 r
  regDst_q_reg/Q (DFF_X1)                  0.16       0.16 f
  U8/ZN (AOI22_X1)                         0.06       0.21 r
  U7/ZN (INV_X1)                           0.03       0.24 f
  regDst_q_reg/D (DFF_X1)                  0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg[4]/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg[4]/Q (DFF_X1)                   0.16       0.16 f
  U74/ZN (AOI22_X1)                        0.06       0.21 r
  U73/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg[4]/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg[4]/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[0]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[0]/Q (DFF_X1)             0.16       0.16 f
  U72/ZN (AOI22_X1)                        0.06       0.21 r
  U71/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[0]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[0]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[1]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[1]/Q (DFF_X1)             0.16       0.16 f
  U50/ZN (AOI22_X1)                        0.06       0.21 r
  U49/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[1]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[1]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[2]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[2]/Q (DFF_X1)             0.16       0.16 f
  U28/ZN (AOI22_X1)                        0.06       0.21 r
  U27/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[2]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[2]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[3]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[3]/Q (DFF_X1)             0.16       0.16 f
  U22/ZN (AOI22_X1)                        0.06       0.21 r
  U21/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[3]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[3]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[5]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[5]/Q (DFF_X1)             0.16       0.16 f
  U18/ZN (AOI22_X1)                        0.06       0.21 r
  U17/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[5]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[5]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[7]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[7]/Q (DFF_X1)             0.16       0.16 f
  U14/ZN (AOI22_X1)                        0.06       0.21 r
  U13/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[7]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[7]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[9]/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg[9]/Q (DFF_X1)             0.16       0.16 f
  U10/ZN (AOI22_X1)                        0.06       0.21 r
  U9/ZN (INV_X1)                           0.03       0.24 f
  reg31Val_q_reg[9]/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[9]/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[10]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[10]/Q (DFF_X1)            0.16       0.16 f
  U70/ZN (AOI22_X1)                        0.06       0.21 r
  U69/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[10]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[10]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[11]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[11]/Q (DFF_X1)            0.16       0.16 f
  U68/ZN (AOI22_X1)                        0.06       0.21 r
  U67/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[11]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[11]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[12]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[12]/Q (DFF_X1)            0.16       0.16 f
  U66/ZN (AOI22_X1)                        0.06       0.21 r
  U65/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[12]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[12]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[13]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[13]/Q (DFF_X1)            0.16       0.16 f
  U64/ZN (AOI22_X1)                        0.06       0.21 r
  U63/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[13]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[13]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[14]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[14]/Q (DFF_X1)            0.16       0.16 f
  U62/ZN (AOI22_X1)                        0.06       0.21 r
  U61/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[14]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[14]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[15]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[15]/Q (DFF_X1)            0.16       0.16 f
  U60/ZN (AOI22_X1)                        0.06       0.21 r
  U59/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[15]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[15]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[16]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[16]/Q (DFF_X1)            0.16       0.16 f
  U58/ZN (AOI22_X1)                        0.06       0.21 r
  U57/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[16]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[16]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[17]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[17]/Q (DFF_X1)            0.16       0.16 f
  U56/ZN (AOI22_X1)                        0.06       0.21 r
  U55/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[17]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[17]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[18]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[18]/Q (DFF_X1)            0.16       0.16 f
  U54/ZN (AOI22_X1)                        0.06       0.21 r
  U53/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[18]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[18]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[19]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[19]/Q (DFF_X1)            0.16       0.16 f
  U52/ZN (AOI22_X1)                        0.06       0.21 r
  U51/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[19]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[19]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[20]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[20]/Q (DFF_X1)            0.16       0.16 f
  U48/ZN (AOI22_X1)                        0.06       0.21 r
  U47/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[20]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[20]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[21]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[21]/Q (DFF_X1)            0.16       0.16 f
  U46/ZN (AOI22_X1)                        0.06       0.21 r
  U45/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[21]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[21]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[22]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[22]/Q (DFF_X1)            0.16       0.16 f
  U44/ZN (AOI22_X1)                        0.06       0.21 r
  U43/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[22]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[22]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[23]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[23]/Q (DFF_X1)            0.16       0.16 f
  U42/ZN (AOI22_X1)                        0.06       0.21 r
  U41/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[23]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[23]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[24]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[24]/Q (DFF_X1)            0.16       0.16 f
  U40/ZN (AOI22_X1)                        0.06       0.21 r
  U39/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[24]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[24]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[25]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[25]/Q (DFF_X1)            0.16       0.16 f
  U38/ZN (AOI22_X1)                        0.06       0.21 r
  U37/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[25]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[25]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[26]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[26]/Q (DFF_X1)            0.16       0.16 f
  U36/ZN (AOI22_X1)                        0.06       0.21 r
  U35/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[26]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[26]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[27]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[27]/Q (DFF_X1)            0.16       0.16 f
  U34/ZN (AOI22_X1)                        0.06       0.21 r
  U33/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[27]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[27]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[28]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[28]/Q (DFF_X1)            0.16       0.16 f
  U32/ZN (AOI22_X1)                        0.06       0.21 r
  U31/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[28]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[28]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[29]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[29]/Q (DFF_X1)            0.16       0.16 f
  U30/ZN (AOI22_X1)                        0.06       0.21 r
  U29/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[29]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[29]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[30]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[30]/Q (DFF_X1)            0.16       0.16 f
  U26/ZN (AOI22_X1)                        0.06       0.21 r
  U25/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[30]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[30]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg[31]/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg[31]/Q (DFF_X1)            0.16       0.16 f
  U24/ZN (AOI22_X1)                        0.06       0.21 r
  U23/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg[31]/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg[31]/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[0]/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg[0]/Q (DFF_X1)               0.16       0.16 f
  U287/ZN (AOI22_X1)                       0.06       0.21 r
  U286/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg[0]/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[0]/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[10]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[10]/Q (DFF_X1)              0.16       0.16 f
  U285/ZN (AOI22_X1)                       0.06       0.21 r
  U284/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg[10]/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[10]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[11]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[11]/Q (DFF_X1)              0.16       0.16 f
  U283/ZN (AOI22_X1)                       0.06       0.21 r
  U282/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg[11]/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[11]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[12]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[12]/Q (DFF_X1)              0.16       0.16 f
  U281/ZN (AOI22_X1)                       0.06       0.21 r
  U280/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg[12]/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[12]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg[13]/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg[13]/Q (DFF_X1)              0.16       0.16 f
  U279/ZN (AOI22_X1)                       0.06       0.21 r
  U278/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg[13]/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg[13]/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


1
