// Seed: 3300035258
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  wire  id_3,
    input  tri0  id_4
);
  assign id_2 = id_4;
  assign id_2 = ~id_1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output uwire id_2
    , id_37,
    input wor id_3,
    inout tri0 id_4,
    output logic id_5,
    inout tri1 id_6,
    input wire id_7,
    input supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output uwire id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input wand id_17,
    input tri0 id_18,
    output tri0 id_19,
    input tri0 id_20,
    input wor id_21,
    input tri id_22,
    input tri0 id_23,
    input tri id_24,
    output supply1 id_25,
    output uwire id_26,
    input tri0 id_27,
    input wor id_28,
    output tri1 id_29,
    input tri0 id_30,
    input wire id_31,
    input tri0 id_32,
    input wire id_33,
    output wor id_34,
    input wire id_35
);
  wire id_38;
  always @(posedge 1) begin
    id_5 <= 1;
  end
  wire id_39;
  module_0(
      id_6, id_16, id_19, id_21, id_3
  );
endmodule
