{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654208783262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654208783263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 00:26:08 2022 " "Processing started: Fri Jun 03 00:26:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654208783263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208783263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOD_COMP -c MOD_COMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOD_COMP -c MOD_COMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208783264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654208783968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654208783969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/wr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/wr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_CONTROL " "Found entity 1: WR_CONTROL" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/WR_CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/WR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/sec_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/sec_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEC_FILTER " "Found entity 1: SEC_FILTER" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/rs232com.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/rs232com.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232COM " "Found entity 1: RS232COM" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/RS232COM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/RS232COM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/ROM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/regs_conf.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/regs_conf.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_CONF " "Found entity 1: REGS_CONF" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/REGS_CONF.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/REGS_CONF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/reg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/reg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MUX " "Found entity 1: REG_MUX" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/REG_MUX.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/REG_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 RD_CONTROL " "Found entity 1: RD_CONTROL" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/RD_CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/RD_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/r_int.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/r_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_INT " "Found entity 1: R_INT" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/R_INT.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/R_INT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/preprocesado.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/preprocesado.v" { { "Info" "ISGN_ENTITY_NAME" "1 preprocesado " "Found entity 1: preprocesado" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/preprocesado.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/preprocesado.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/postprocesado.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/postprocesado.v" { { "Info" "ISGN_ENTITY_NAME" "1 postprocesado " "Found entity 1: postprocesado" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/postprocesado.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/postprocesado.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/pll_com.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/pll_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_com " "Found entity 1: pll_com" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/pll_com.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/pll_com.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT_ACC " "Found entity 1: MULT_ACC" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/mod_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/mod_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOD_COMP " "Found entity 1: MOD_COMP" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_CONTROL " "Found entity 1: MAIN_CONTROL" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MAIN_CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MAIN_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/int.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/int.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT " "Found entity 1: INT" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/INT.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/INT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/gen_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/gen_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 GEN_CE " "Found entity 1: GEN_CE" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/GEN_CE.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/GEN_CE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/dp_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/dp_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_MOD " "Found entity 1: DP_MOD" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/dp_completmod.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/dp_completmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_COMPLETMOD " "Found entity 1: DP_COMPLETMOD" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/dds_test.v 2 2 " "Found 2 design units, including 2 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/dds_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_test " "Found entity 1: DDS_test" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795713 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_mem " "Found entity 2: rom_mem" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/dds.v 2 2 " "Found 2 design units, including 2 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795746 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_mem_DDS " "Found entity 2: rom_mem_DDS" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/control_fsms.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/control_fsms.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_FSMs " "Found entity 1: CONTROL_FSMs" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/control.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/conf_control.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/conf_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONF_CONTROL " "Found entity 1: CONF_CONTROL" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208795799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208795799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/comm_rs232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/comm_rs232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comm_rs232-rtl " "Found design unit 1: comm_rs232-rtl" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/comm_rs232.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/comm_rs232.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796437 ""} { "Info" "ISGN_ENTITY_NAME" "1 comm_rs232 " "Found entity 1: comm_rs232" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/comm_rs232.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/comm_rs232.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/comb.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMB " "Found entity 1: COMB" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/COMB.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/COMB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/clock_generator.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CIC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_codec.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_and_video_config.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Slow_Clock_Generator.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_I2C.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Clock_Edge.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208796965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208796965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Out_Serializer.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208797021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208797021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208797059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208797059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Bit_Counter.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208797127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208797127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file //corentine/vdi/alumno/gsandar/documentos/github/psfpga/practica6/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/accumulator.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/accumulator.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208797148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208797148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(17) " "Verilog HDL Parameter Declaration warning at CONTROL.v(17): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654208797153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOD_COMP " "Elaborating entity \"MOD_COMP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654208797405 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_B MOD_COMP.v(12) " "Output port \"DAC_B\" at MOD_COMP.v(12) has no driver" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654208797408 "|MOD_COMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_COMPLETMOD DP_COMPLETMOD:U1 " "Elaborating entity \"DP_COMPLETMOD\" for hierarchy \"DP_COMPLETMOD:U1\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "U1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208797448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_test DP_COMPLETMOD:U1\|DDS_test:DDS " "Elaborating entity \"DDS_test\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" "DDS" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208797495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator DP_COMPLETMOD:U1\|DDS_test:DDS\|accumulator:phase_accumulator " "Elaborating entity \"accumulator\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\|accumulator:phase_accumulator\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "phase_accumulator" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208797552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preprocesado DP_COMPLETMOD:U1\|DDS_test:DDS\|preprocesado:pre_pro " "Elaborating entity \"preprocesado\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\|preprocesado:pre_pro\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "pre_pro" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208797592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mem DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin " "Elaborating entity \"rom_mem\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "rom_sin" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208797630 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 DDS_test.v(123) " "Net \"rom.data_a\" at DDS_test.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208798210 "|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 DDS_test.v(123) " "Net \"rom.waddr_a\" at DDS_test.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208798210 "|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 DDS_test.v(123) " "Net \"rom.we_a\" at DDS_test.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208798211 "|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "postprocesado DP_COMPLETMOD:U1\|DDS_test:DDS\|postprocesado:post_pro " "Elaborating entity \"postprocesado\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\|postprocesado:post_pro\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" "post_pro" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS_test.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEC_FILTER DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp " "Elaborating entity \"SEC_FILTER\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" "CIC_comp" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_ACC DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0 " "Elaborating entity \"MULT_ACC\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" "MULT_ACC0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798395 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] MULT_ACC.v(21) " "Inferred latch for \"dout\[0\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798402 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] MULT_ACC.v(21) " "Inferred latch for \"dout\[1\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798402 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] MULT_ACC.v(21) " "Inferred latch for \"dout\[2\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798402 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] MULT_ACC.v(21) " "Inferred latch for \"dout\[3\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798402 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] MULT_ACC.v(21) " "Inferred latch for \"dout\[4\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798402 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] MULT_ACC.v(21) " "Inferred latch for \"dout\[5\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798402 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] MULT_ACC.v(21) " "Inferred latch for \"dout\[6\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] MULT_ACC.v(21) " "Inferred latch for \"dout\[7\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] MULT_ACC.v(21) " "Inferred latch for \"dout\[8\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] MULT_ACC.v(21) " "Inferred latch for \"dout\[9\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] MULT_ACC.v(21) " "Inferred latch for \"dout\[10\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] MULT_ACC.v(21) " "Inferred latch for \"dout\[11\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] MULT_ACC.v(21) " "Inferred latch for \"dout\[12\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] MULT_ACC.v(21) " "Inferred latch for \"dout\[13\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] MULT_ACC.v(21) " "Inferred latch for \"dout\[14\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] MULT_ACC.v(21) " "Inferred latch for \"dout\[15\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[16\] MULT_ACC.v(21) " "Inferred latch for \"dout\[16\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798403 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[17\] MULT_ACC.v(21) " "Inferred latch for \"dout\[17\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[18\] MULT_ACC.v(21) " "Inferred latch for \"dout\[18\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[19\] MULT_ACC.v(21) " "Inferred latch for \"dout\[19\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[20\] MULT_ACC.v(21) " "Inferred latch for \"dout\[20\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[21\] MULT_ACC.v(21) " "Inferred latch for \"dout\[21\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[22\] MULT_ACC.v(21) " "Inferred latch for \"dout\[22\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[23\] MULT_ACC.v(21) " "Inferred latch for \"dout\[23\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[24\] MULT_ACC.v(21) " "Inferred latch for \"dout\[24\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[25\] MULT_ACC.v(21) " "Inferred latch for \"dout\[25\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[26\] MULT_ACC.v(21) " "Inferred latch for \"dout\[26\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[27\] MULT_ACC.v(21) " "Inferred latch for \"dout\[27\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[28\] MULT_ACC.v(21) " "Inferred latch for \"dout\[28\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[29\] MULT_ACC.v(21) " "Inferred latch for \"dout\[29\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[30\] MULT_ACC.v(21) " "Inferred latch for \"dout\[30\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[31\] MULT_ACC.v(21) " "Inferred latch for \"dout\[31\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[32\] MULT_ACC.v(21) " "Inferred latch for \"dout\[32\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798405 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[33\] MULT_ACC.v(21) " "Inferred latch for \"dout\[33\]\" at MULT_ACC.v(21)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208798406 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MUX DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|REG_MUX:REG_MUX0 " "Elaborating entity \"REG_MUX\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|REG_MUX:REG_MUX0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" "REG_MUX0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|ROM:ROM0 " "Elaborating entity \"ROM\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|ROM:ROM0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" "ROM0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798504 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 ROM.v(10) " "Net \"ROM.data_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/ROM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208798515 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 ROM.v(10) " "Net \"ROM.waddr_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/ROM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208798515 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 ROM.v(10) " "Net \"ROM.we_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/ROM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208798515 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0 " "Elaborating entity \"CONTROL\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" "CONTROL0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC DP_COMPLETMOD:U1\|CIC:CIC_int " "Elaborating entity \"CIC\" for hierarchy \"DP_COMPLETMOD:U1\|CIC:CIC_int\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" "CIC_int" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMB DP_COMPLETMOD:U1\|CIC:CIC_int\|COMB:CIC\[0\].COMB0 " "Elaborating entity \"COMB\" for hierarchy \"DP_COMPLETMOD:U1\|CIC:CIC_int\|COMB:CIC\[0\].COMB0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CIC.v" "CIC\[0\].COMB0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CIC.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT DP_COMPLETMOD:U1\|CIC:CIC_int\|INT:CIC\[0\].INT0 " "Elaborating entity \"INT\" for hierarchy \"DP_COMPLETMOD:U1\|CIC:CIC_int\|INT:CIC\[0\].INT0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CIC.v" "CIC\[0\].INT0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CIC.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_INT DP_COMPLETMOD:U1\|CIC:CIC_int\|R_INT:R_INT0 " "Elaborating entity \"R_INT\" for hierarchy \"DP_COMPLETMOD:U1\|CIC:CIC_int\|R_INT:R_INT0\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CIC.v" "R_INT0" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CIC.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_MOD DP_COMPLETMOD:U1\|DP_MOD:data_path " "Elaborating entity \"DP_MOD\" for hierarchy \"DP_COMPLETMOD:U1\|DP_MOD:data_path\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" "data_path" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208798821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 DP_MOD.v(72) " "Verilog HDL assignment warning at DP_MOD.v(72): truncated value with size 33 to match size of target (17)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654208798822 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 24 DP_MOD.v(86) " "Verilog HDL assignment warning at DP_MOD.v(86): truncated value with size 33 to match size of target (24)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654208798823 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 DP_MOD.v(110) " "Verilog HDL assignment warning at DP_MOD.v(110): truncated value with size 33 to match size of target (16)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654208798824 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 DP_MOD.v(116) " "Verilog HDL assignment warning at DP_MOD.v(116): truncated value with size 33 to match size of target (17)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654208798825 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 DP_MOD.v(125) " "Verilog HDL assignment warning at DP_MOD.v(125): truncated value with size 33 to match size of target (16)" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654208798825 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1 " "Elaborating entity \"DDS\" for hierarchy \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" "D1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DP_MOD.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208799084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mem_DDS DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin " "Elaborating entity \"rom_mem_DDS\" for hierarchy \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" "rom_sin" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208799141 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 DDS.v(111) " "Net \"rom.data_a\" at DDS.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208799765 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 DDS.v(111) " "Net \"rom.waddr_a\" at DDS.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208799765 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 DDS.v(111) " "Net \"rom.we_a\" at DDS.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/DDS.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654208799766 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONF_CONTROL CONF_CONTROL:U2 " "Elaborating entity \"CONF_CONTROL\" for hierarchy \"CONF_CONTROL:U2\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "U2" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208799860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232COM CONF_CONTROL:U2\|RS232COM:C1 " "Elaborating entity \"RS232COM\" for hierarchy \"CONF_CONTROL:U2\|RS232COM:C1\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" "C1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208799945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comm_rs232 CONF_CONTROL:U2\|RS232COM:C1\|comm_rs232:U1 " "Elaborating entity \"comm_rs232\" for hierarchy \"CONF_CONTROL:U2\|RS232COM:C1\|comm_rs232:U1\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/RS232COM.v" "U1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/RS232COM.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208799989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_CONF CONF_CONTROL:U2\|REGS_CONF:C2 " "Elaborating entity \"REGS_CONF\" for hierarchy \"CONF_CONTROL:U2\|REGS_CONF:C2\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" "C2" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_FSMs CONF_CONTROL:U2\|CONTROL_FSMs:C3 " "Elaborating entity \"CONTROL_FSMs\" for hierarchy \"CONF_CONTROL:U2\|CONTROL_FSMs:C3\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" "C3" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_CONTROL CONF_CONTROL:U2\|CONTROL_FSMs:C3\|MAIN_CONTROL:C1 " "Elaborating entity \"MAIN_CONTROL\" for hierarchy \"CONF_CONTROL:U2\|CONTROL_FSMs:C3\|MAIN_CONTROL:C1\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" "C1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_CONTROL CONF_CONTROL:U2\|CONTROL_FSMs:C3\|WR_CONTROL:C2 " "Elaborating entity \"WR_CONTROL\" for hierarchy \"CONF_CONTROL:U2\|CONTROL_FSMs:C3\|WR_CONTROL:C2\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" "C2" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_CONTROL CONF_CONTROL:U2\|CONTROL_FSMs:C3\|RD_CONTROL:C3 " "Elaborating entity \"RD_CONTROL\" for hierarchy \"CONF_CONTROL:U2\|CONTROL_FSMs:C3\|RD_CONTROL:C3\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" "C3" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_CE GEN_CE:U3 " "Elaborating entity \"GEN_CE\" for hierarchy \"GEN_CE:U3\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "U3" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_com pll_com:pll_inst2 " "Elaborating entity \"pll_com\" for hierarchy \"pll_com:pll_inst2\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "pll_inst2" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_com:pll_inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_com:pll_inst2\|altpll:altpll_component\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/pll_com.v" "altpll_component" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/pll_com.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_com:pll_inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_com:pll_inst2\|altpll:altpll_component\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/pll_com.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/pll_com.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_com:pll_inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_com:pll_inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7812 " "Parameter \"clk0_multiply_by\" = \"7812\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_com " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_com\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800548 ""}  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/pll_com.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/pll_com.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654208800548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/pll_com_altpll.v 1 1 " "Using design file db/pll_com_altpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_com_altpll " "Found entity 1: pll_com_altpll" {  } { { "pll_com_altpll.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/pll_com_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208800648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654208800648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_com_altpll pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated " "Elaborating entity \"pll_com_altpll\" for hierarchy \"pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "my_clock_gen" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/clock_generator.v" "DE_Clock_Generator_Audio" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/clock_generator.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208800852 ""}  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/clock_generator.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654208800852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "cfg" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_and_video_config.v" "Clock_Generator_400KHz" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_and_video_config.v" "Auto_Initialize" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208800964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_and_video_config.v" "I2C_Controller" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208801018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "codec" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208801064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_codec.v" "Bit_Clock_Edges" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208801126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_codec.v" "Audio_In_Deserializer" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208801192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208801242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208801288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208801808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208801999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208802000 ""}  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654208802000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/scfifo_o441.tdf 1 1 " "Using design file db/scfifo_o441.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o441 " "Found entity 1: scfifo_o441" {  } { { "scfifo_o441.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/scfifo_o441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208802073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654208802073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o441 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated " "Elaborating entity \"scfifo_o441\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208802083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/a_dpfifo_bs31.tdf 1 1 " "Using design file db/a_dpfifo_bs31.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bs31 " "Found entity 1: a_dpfifo_bs31" {  } { { "a_dpfifo_bs31.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/a_dpfifo_bs31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208802160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654208802160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bs31 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo " "Elaborating entity \"a_dpfifo_bs31\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\"" {  } { { "scfifo_o441.tdf" "dpfifo" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/scfifo_o441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208802163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_9tb1.tdf 1 1 " "Using design file db/altsyncram_9tb1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "altsyncram_9tb1.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208802273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654208802273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\"" {  } { { "a_dpfifo_bs31.tdf" "FIFOram" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/a_dpfifo_bs31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208802276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cmpr_ks8.tdf 1 1 " "Using design file db/cmpr_ks8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "cmpr_ks8.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208802380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654208802380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "a_dpfifo_bs31.tdf" "almost_full_comparer" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/a_dpfifo_bs31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208802383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "a_dpfifo_bs31.tdf" "three_comparison" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/a_dpfifo_bs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208802433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cntr_v9b.tdf 1 1 " "Using design file db/cntr_v9b.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "cntr_v9b.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208802561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654208802561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "a_dpfifo_bs31.tdf" "rd_ptr_msb" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/a_dpfifo_bs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208802572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cntr_ca7.tdf 1 1 " "Using design file db/cntr_ca7.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "cntr_ca7.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208802684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654208802684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "a_dpfifo_bs31.tdf" "usedw_counter" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/a_dpfifo_bs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208802688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cntr_0ab.tdf 1 1 " "Using design file db/cntr_0ab.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "cntr_0ab.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208802809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654208802809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "a_dpfifo_bs31.tdf" "wr_ptr" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/quartus_test/db/a_dpfifo_bs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208802814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_codec.v" "Audio_Out_Serializer" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208803159 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_inst1 pll_mod " "Node instance \"pll_inst1\" instantiates undefined entity \"pll_mod\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" "pll_inst1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/PSFPGA/Practica6/MOD_COMP.v" 167 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1654208803694 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654208804115 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 03 00:26:44 2022 " "Processing ended: Fri Jun 03 00:26:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654208804115 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654208804115 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654208804115 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208804115 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208804891 ""}
