{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648850982795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648850982804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 17:09:42 2022 " "Processing started: Fri Apr 01 17:09:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648850982804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850982804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_adder -c lab6_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_adder -c lab6_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850982804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648850985683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648850985683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/lab61_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/lab61_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc " "Found entity 1: lab61_soc" {  } { { "lab61_soc/synthesis/lab61_soc.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_irq_mapper " "Found entity 1: lab61_soc_irq_mapper" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0 " "Found entity 1: lab61_soc_mm_interconnect_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab61_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998150 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab61_soc_mm_interconnect_0_rsp_mux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: lab61_soc_mm_interconnect_0_rsp_demux_004" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab61_soc_mm_interconnect_0_rsp_demux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: lab61_soc_mm_interconnect_0_cmd_mux_004" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab61_soc_mm_interconnect_0_cmd_mux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab61_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab61_soc_mm_interconnect_0_cmd_demux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998187 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998187 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998187 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998187 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998211 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router_007 " "Found entity 2: lab61_soc_mm_interconnect_0_router_007" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_006_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998215 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router_006 " "Found entity 2: lab61_soc_mm_interconnect_0_router_006" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998218 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router_002 " "Found entity 2: lab61_soc_mm_interconnect_0_router_002" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998222 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router_001 " "Found entity 2: lab61_soc_mm_interconnect_0_router_001" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998226 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router " "Found entity 2: lab61_soc_mm_interconnect_0_router" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sysid_qsys_0 " "Found entity 1: lab61_soc_sysid_qsys_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_switch " "Found entity 1: lab61_soc_switch" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_switch.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab61_soc_sdram_pll_dffpipe_l2c" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998261 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab61_soc_sdram_pll_stdsync_sv6" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998261 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab61_soc_sdram_pll_altpll_vg92" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998261 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61_soc_sdram_pll " "Found entity 4: lab61_soc_sdram_pll" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sdram_input_efifo_module " "Found entity 1: lab61_soc_sdram_input_efifo_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998271 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_sdram " "Found entity 2: lab61_soc_sdram" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab61_soc_sdram_test_component.v(236) " "Verilog HDL warning at lab61_soc_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1648850998277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab61_soc_sdram_test_component.v(237) " "Verilog HDL warning at lab61_soc_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1648850998277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sdram_test_component_ram_module " "Found entity 1: lab61_soc_sdram_test_component_ram_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998278 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_sdram_test_component " "Found entity 2: lab61_soc_sdram_test_component" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_onchip_memory2_0 " "Found entity 1: lab61_soc_onchip_memory2_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0 " "Found entity 1: lab61_soc_nios2_gen2_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab61_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab61_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab61_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab61_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab61_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab61_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab61_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab61_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab61_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab61_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab61_soc_nios2_gen2_0_cpu " "Found entity 21: lab61_soc_nios2_gen2_0_cpu" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_led " "Found entity 1: lab61_soc_led" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_led.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_key0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_key0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_key0 " "Found entity 1: lab61_soc_key0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_key0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_key0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided materials/lab61.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided materials/lab61.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61 " "Found entity 1: lab61" {  } { { "Provided Materials/lab61.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/lab61.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/lab62_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc " "Found entity 1: lab62_soc" {  } { { "lab62_soc/synthesis/lab62_soc.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/lab62_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_irq_mapper " "Found entity 1: lab62_soc_irq_mapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0 " "Found entity 1: lab62_soc_mm_interconnect_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998448 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998476 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998476 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998476 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998476 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998507 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_007 " "Found entity 2: lab62_soc_mm_interconnect_0_router_007" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998511 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_002 " "Found entity 2: lab62_soc_mm_interconnect_0_router_002" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648850998514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998516 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router " "Found entity 2: lab62_soc_mm_interconnect_0_router" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_rst " "Found entity 1: lab62_soc_usb_rst" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_gpx " "Found entity 1: lab62_soc_usb_gpx" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_timer_0 " "Found entity 1: lab62_soc_timer_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sysid_qsys_0 " "Found entity 1: lab62_soc_sysid_qsys_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_spi_0 " "Found entity 1: lab62_soc_spi_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62_soc_sdram_pll_dffpipe_l2c" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998581 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62_soc_sdram_pll_stdsync_sv6" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998581 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62_soc_sdram_pll_altpll_vg92" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998581 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_sdram_pll " "Found entity 4: lab62_soc_sdram_pll" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_input_efifo_module " "Found entity 1: lab62_soc_sdram_input_efifo_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998589 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram " "Found entity 2: lab62_soc_sdram" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998589 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab62_soc_sdram_test_component.v(236) " "Verilog HDL warning at lab62_soc_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1648850998596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab62_soc_sdram_test_component.v(237) " "Verilog HDL warning at lab62_soc_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1648850998596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_test_component_ram_module " "Found entity 1: lab62_soc_sdram_test_component_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998598 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram_test_component " "Found entity 2: lab62_soc_sdram_test_component" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_onchip_memory2_0 " "Found entity 1: lab62_soc_onchip_memory2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0 " "Found entity 1: lab62_soc_nios2_gen2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62_soc_nios2_gen2_0_cpu " "Found entity 21: lab62_soc_nios2_gen2_0_cpu" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_leds_pio " "Found entity 1: lab62_soc_leds_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_keycode " "Found entity 1: lab62_soc_keycode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_keycode.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_key " "Found entity 1: lab62_soc_key" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_key.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998710 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62_soc_jtag_uart_0_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998710 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998710 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62_soc_jtag_uart_0_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998710 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_jtag_uart_0 " "Found entity 5: lab62_soc_jtag_uart_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_hex_digits_pio " "Found entity 1: lab62_soc_hex_digits_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided materials/toplevel_62/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided materials/toplevel_62/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Provided Materials/topLevel_62/VGA_controller.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/topLevel_62/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided materials/toplevel_62/lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided materials/toplevel_62/lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "Provided Materials/topLevel_62/lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/topLevel_62/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "Provided Materials/topLevel_62/HexDriver.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/topLevel_62/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1648850998733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided materials/toplevel_62/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided materials/toplevel_62/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Provided Materials/topLevel_62/HexDriver.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/topLevel_62/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided materials/toplevel_62/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided materials/toplevel_62/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Provided Materials/topLevel_62/Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/topLevel_62/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided materials/toplevel_62/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided materials/toplevel_62/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "Provided Materials/topLevel_62/ball.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/topLevel_62/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850998745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850998745 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998762 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998762 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998762 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998833 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998836 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648850998838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab61 " "Elaborating entity \"lab61\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648850999170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc lab61_soc:m_lab61_soc " "Elaborating entity \"lab61_soc\" for hierarchy \"lab61_soc:m_lab61_soc\"" {  } { { "Provided Materials/lab61.sv" "m_lab61_soc" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/lab61.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_key0 lab61_soc:m_lab61_soc\|lab61_soc_key0:key0 " "Elaborating entity \"lab61_soc_key0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_key0:key0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "key0" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_led lab61_soc:m_lab61_soc\|lab61_soc_led:led " "Elaborating entity \"lab61_soc_led\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_led:led\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "led" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab61_soc_nios2_gen2_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "nios2_gen2_0" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" "cpu" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_test_bench lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_register_bank_a_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648850999678 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648850999678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648850999782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648850999782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_register_bank_b_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648850999921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000068 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648851000068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_break lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_im lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_ocimem lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000493 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648851000493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851000611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851000611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_tck lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab61_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851000985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851000985 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648851000985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851001014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851001033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851001823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851002072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_onchip_memory2_0 lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab61_soc_onchip_memory2_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "onchip_memory2_0" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851002144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851002183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851002200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab61_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab61_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648851002200 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648851002200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17g1 " "Found entity 1: altsyncram_17g1" {  } { { "db/altsyncram_17g1.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/altsyncram_17g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851002308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851002308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17g1 lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_17g1:auto_generated " "Elaborating entity \"altsyncram_17g1\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_17g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851002310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram " "Elaborating entity \"lab61_soc_sdram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sdram" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851002968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_input_efifo_module lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module " "Elaborating entity \"lab61_soc_sdram_input_efifo_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "the_lab61_soc_sdram_input_efifo_module" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab61_soc_sdram_pll\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sdram_pll" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_stdsync_sv6 lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab61_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "stdsync2" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_dffpipe_l2c lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab61_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "dffpipe3" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_altpll_vg92 lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab61_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "sd1" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_switch lab61_soc:m_lab61_soc\|lab61_soc_switch:switch " "Elaborating entity \"lab61_soc_switch\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_switch:switch\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "switch" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sysid_qsys_0 lab61_soc:m_lab61_soc\|lab61_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab61_soc_sysid_qsys_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sysid_qsys_0" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "mm_interconnect_0" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "led_s1_translator" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851003917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab61_soc_mm_interconnect_0_router\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_001 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_001\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router_001" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_001_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_001:router_001\|lab61_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_001:router_001\|lab61_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_002 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_002\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router_002" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_002_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_006 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_006\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_006:router_006\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router_006" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_006_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_006:router_006\|lab61_soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_006:router_006\|lab61_soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_007 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_007\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router_007" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_007_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_cmd_demux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab61_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_cmd_demux_001 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab61_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_cmd_mux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab61_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_cmd_mux_004 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"lab61_soc_mm_interconnect_0_cmd_mux_004\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "cmd_mux_004" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_rsp_demux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab61_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_rsp_demux_004 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"lab61_soc_mm_interconnect_0_rsp_demux_004\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "rsp_demux_004" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_rsp_mux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab61_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_rsp_mux_001 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab61_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648851004613 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648851004614 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648851004614 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "crosser" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_005 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 4121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_irq_mapper lab61_soc:m_lab61_soc\|lab61_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab61_soc_irq_mapper\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_irq_mapper:irq_mapper\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "irq_mapper" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "rst_controller" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "rst_controller_001" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/lab61_soc.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851004918 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1648851006782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.01.17:10:13 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl " "2022.04.01.17:10:13 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851013051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851017289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851017469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851022923 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851023053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851023172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851023309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851023314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851023315 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1648851024024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld590eee0f/alt_sld_fab.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/ip/sld590eee0f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851024285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851024285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851024386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851024386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851024402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851024402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851024481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851024481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851024582 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851024582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851024582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648851024670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851024670 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1648851027909 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1648851027909 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648851029928 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 442 -1 0 } } { "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 356 -1 0 } } { "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 306 -1 0 } } { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 272 -1 0 } } { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648851030114 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648851030114 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Provided Materials/lab61.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/Provided Materials/lab61.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648851031336 "|lab61|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648851031336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851031603 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "312 " "312 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648851033689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648851033847 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033847 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc 19 " "Ignored 19 assignments for entity \"lab62_soc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_hex_digits_pio 22 " "Ignored 22 assignments for entity \"lab62_soc_hex_digits_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_irq_mapper 14 " "Ignored 14 assignments for entity \"lab62_soc_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_jtag_uart_0 24 " "Ignored 24 assignments for entity \"lab62_soc_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_key 23 " "Ignored 23 assignments for entity \"lab62_soc_key\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_keycode 22 " "Ignored 22 assignments for entity \"lab62_soc_keycode\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_leds_pio 22 " "Ignored 22 assignments for entity \"lab62_soc_leds_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"lab62_soc_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_005 32 " "Ignored 32 assignments for entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 19 " "Ignored 19 assignments for entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"lab62_soc_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"lab62_soc_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"lab62_soc_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"lab62_soc_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_router_007 36 " "Ignored 36 assignments for entity \"lab62_soc_mm_interconnect_0_router_007\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"lab62_soc_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"lab62_soc_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"lab62_soc_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"lab62_soc_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"lab62_soc_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_sdram 34 " "Ignored 34 assignments for entity \"lab62_soc_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_sdram_pll 78 " "Ignored 78 assignments for entity \"lab62_soc_sdram_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_spi_0 24 " "Ignored 24 assignments for entity \"lab62_soc_spi_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"lab62_soc_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_timer_0 26 " "Ignored 26 assignments for entity \"lab62_soc_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_usb_gpx 23 " "Ignored 23 assignments for entity \"lab62_soc_usb_gpx\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62_soc_usb_rst 22 " "Ignored 22 assignments for entity \"lab62_soc_usb_rst\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1648851033849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UIUC/ECE385_tempworkspace/workspace/Lab6/output_files/lab6_adder.map.smsg " "Generated suppressed messages file D:/UIUC/ECE385_tempworkspace/workspace/Lab6/output_files/lab6_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851034377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648851039289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648851039289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3366 " "Implemented 3366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648851039669 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648851039669 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1648851039669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3174 " "Implemented 3174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648851039669 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648851039669 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648851039669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648851039669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648851039752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 17:10:39 2022 " "Processing ended: Fri Apr 01 17:10:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648851039752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648851039752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648851039752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648851039752 ""}
