{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 21:29:22 2013 " "Info: Processing started: Wed Dec 18 21:29:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_file -c reg_file " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_file -c reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 -8 160 -48 "clk2" "" } { 168 32 96 184 "clk2" "" } { 168 294 358 184 "clk2" "" } { 168 558 622 184 "clk2" "" } { 168 822 886 184 "clk2" "" } { 416 30 94 432 "clk2" "" } { 416 292 356 432 "clk2" "" } { 416 556 620 432 "clk2" "" } { 416 820 884 432 "clk2" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk2 " "Info: No valid register-to-register data paths exist for clock \"clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "8dffe:inst12\|36 write_reg_rd\[0\] clk2 21.600 ns register " "Info: tsu for register \"8dffe:inst12\|36\" (data pin = \"write_reg_rd\[0\]\", clock pin = \"clk2\") is 21.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest pin register " "Info: + Longest pin to register delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns write_reg_rd\[0\] 1 PIN PIN_117 27 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_117; Fanout = 27; PIN Node = 'write_reg_rd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_reg_rd[0] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -184 -16 160 -168 "write_reg_rd\[2..0\]" "" } { 664 1120 1214 680 "write_reg_rd\[2..0\]" "" } { -176 346 430 -160 "write_reg_rd\[2..0\]" "" } { -192 160 254 -176 "write_reg_rd\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.400 ns) 18.000 ns demux_8:inst1\|Mux5~0 2 COMB LC1_I19 8 " "Info: 2: + IC(5.300 ns) + CELL(2.400 ns) = 18.000 ns; Loc. = LC1_I19; Fanout = 8; COMB Node = 'demux_8:inst1\|Mux5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { write_reg_rd[0] demux_8:inst1|Mux5~0 } "NODE_NAME" } } { "demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.200 ns) 26.000 ns 8dffe:inst12\|36 3 REG LC5_A1 4 " "Info: 3: + IC(6.800 ns) + CELL(1.200 ns) = 26.000 ns; Loc. = LC5_A1; Fanout = 4; REG Node = '8dffe:inst12\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { demux_8:inst1|Mux5~0 8dffe:inst12|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.900 ns ( 53.46 % ) " "Info: Total cell delay = 13.900 ns ( 53.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 46.54 % ) " "Info: Total interconnect delay = 12.100 ns ( 46.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { write_reg_rd[0] demux_8:inst1|Mux5~0 8dffe:inst12|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { write_reg_rd[0] {} write_reg_rd[0]~out {} demux_8:inst1|Mux5~0 {} 8dffe:inst12|36 {} } { 0.000ns 0.000ns 5.300ns 6.800ns } { 0.000ns 10.300ns 2.400ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk2 1 CLK PIN_91 56 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 56; CLK Node = 'clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 -8 160 -48 "clk2" "" } { 168 32 96 184 "clk2" "" } { 168 294 358 184 "clk2" "" } { 168 558 622 184 "clk2" "" } { 168 822 886 184 "clk2" "" } { 416 30 94 432 "clk2" "" } { 416 292 356 432 "clk2" "" } { 416 556 620 432 "clk2" "" } { 416 820 884 432 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns 8dffe:inst12\|36 2 REG LC5_A1 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_A1; Fanout = 4; REG Node = '8dffe:inst12\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk2 8dffe:inst12|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst12|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst12|36 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { write_reg_rd[0] demux_8:inst1|Mux5~0 8dffe:inst12|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { write_reg_rd[0] {} write_reg_rd[0]~out {} demux_8:inst1|Mux5~0 {} 8dffe:inst12|36 {} } { 0.000ns 0.000ns 5.300ns 6.800ns } { 0.000ns 10.300ns 2.400ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst12|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst12|36 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 read_data_rt\[6\] 8dffe:inst7\|35 37.900 ns register " "Info: tco from clock \"clk2\" to destination pin \"read_data_rt\[6\]\" through register \"8dffe:inst7\|35\" is 37.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk2 1 CLK PIN_91 56 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 56; CLK Node = 'clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 -8 160 -48 "clk2" "" } { 168 32 96 184 "clk2" "" } { 168 294 358 184 "clk2" "" } { 168 558 622 184 "clk2" "" } { 168 822 886 184 "clk2" "" } { 416 30 94 432 "clk2" "" } { 416 292 356 432 "clk2" "" } { 416 556 620 432 "clk2" "" } { 416 820 884 432 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns 8dffe:inst7\|35 2 REG LC4_A1 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC4_A1; Fanout = 4; REG Node = '8dffe:inst7\|35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk2 8dffe:inst7|35 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst7|35 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst7|35 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.500 ns + Longest register pin " "Info: + Longest register to pin delay is 29.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8dffe:inst7\|35 1 REG LC4_A1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A1; Fanout = 4; REG Node = '8dffe:inst7\|35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8dffe:inst7|35 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 10.600 ns mux_8:inst2\|Mux1~2 2 COMB LC7_I35 1 " "Info: 2: + IC(7.900 ns) + CELL(2.700 ns) = 10.600 ns; Loc. = LC7_I35; Fanout = 1; COMB Node = 'mux_8:inst2\|Mux1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { 8dffe:inst7|35 mux_8:inst2|Mux1~2 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 13.800 ns mux_8:inst2\|Mux1~3 3 COMB LC1_I35 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 13.800 ns; Loc. = LC1_I35; Fanout = 1; COMB Node = 'mux_8:inst2\|Mux1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux_8:inst2|Mux1~2 mux_8:inst2|Mux1~3 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.700 ns) 21.800 ns mux_8:inst2\|Mux1~4 4 COMB LC4_G22 1 " "Info: 4: + IC(5.300 ns) + CELL(2.700 ns) = 21.800 ns; Loc. = LC4_G22; Fanout = 1; COMB Node = 'mux_8:inst2\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { mux_8:inst2|Mux1~3 mux_8:inst2|Mux1~4 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(5.000 ns) 29.500 ns read_data_rt\[6\] 5 PIN PIN_141 0 " "Info: 5: + IC(2.700 ns) + CELL(5.000 ns) = 29.500 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'read_data_rt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { mux_8:inst2|Mux1~4 read_data_rt[6] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -88 824 1006 -72 "read_data_rt\[7..0\]" "" } { 104 1352 1472 120 "read_data_rt\[7..0\]" "" } { -96 768 855 -80 "read_data_rt\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.100 ns ( 44.41 % ) " "Info: Total cell delay = 13.100 ns ( 44.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.400 ns ( 55.59 % ) " "Info: Total interconnect delay = 16.400 ns ( 55.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.500 ns" { 8dffe:inst7|35 mux_8:inst2|Mux1~2 mux_8:inst2|Mux1~3 mux_8:inst2|Mux1~4 read_data_rt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.500 ns" { 8dffe:inst7|35 {} mux_8:inst2|Mux1~2 {} mux_8:inst2|Mux1~3 {} mux_8:inst2|Mux1~4 {} read_data_rt[6] {} } { 0.000ns 7.900ns 0.500ns 5.300ns 2.700ns } { 0.000ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst7|35 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst7|35 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.500 ns" { 8dffe:inst7|35 mux_8:inst2|Mux1~2 mux_8:inst2|Mux1~3 mux_8:inst2|Mux1~4 read_data_rt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.500 ns" { 8dffe:inst7|35 {} mux_8:inst2|Mux1~2 {} mux_8:inst2|Mux1~3 {} mux_8:inst2|Mux1~4 {} read_data_rt[6] {} } { 0.000ns 7.900ns 0.500ns 5.300ns 2.700ns } { 0.000ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read_reg_rt\[0\] read_data_rt\[6\] 43.600 ns Longest " "Info: Longest tpd from source pin \"read_reg_rt\[0\]\" to destination pin \"read_data_rt\[6\]\" is 43.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns read_reg_rt\[0\] 1 PIN PIN_181 20 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_181; Fanout = 20; PIN Node = 'read_reg_rt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_reg_rt[0] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -136 -8 160 -120 "read_reg_rt\[2..0\]" "" } { 232 1120 1211 248 "read_reg_rt\[2..0\]" "" } { -144 160 241 -128 "read_reg_rt\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.000 ns) + CELL(2.700 ns) 24.000 ns mux_8:inst2\|Mux1~0 2 COMB LC8_I47 1 " "Info: 2: + IC(11.000 ns) + CELL(2.700 ns) = 24.000 ns; Loc. = LC8_I47; Fanout = 1; COMB Node = 'mux_8:inst2\|Mux1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { read_reg_rt[0] mux_8:inst2|Mux1~0 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 27.200 ns mux_8:inst2\|Mux1~1 3 COMB LC2_I47 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 27.200 ns; Loc. = LC2_I47; Fanout = 1; COMB Node = 'mux_8:inst2\|Mux1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux_8:inst2|Mux1~0 mux_8:inst2|Mux1~1 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(2.700 ns) 35.900 ns mux_8:inst2\|Mux1~4 4 COMB LC4_G22 1 " "Info: 4: + IC(6.000 ns) + CELL(2.700 ns) = 35.900 ns; Loc. = LC4_G22; Fanout = 1; COMB Node = 'mux_8:inst2\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { mux_8:inst2|Mux1~1 mux_8:inst2|Mux1~4 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(5.000 ns) 43.600 ns read_data_rt\[6\] 5 PIN PIN_141 0 " "Info: 5: + IC(2.700 ns) + CELL(5.000 ns) = 43.600 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'read_data_rt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { mux_8:inst2|Mux1~4 read_data_rt[6] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -88 824 1006 -72 "read_data_rt\[7..0\]" "" } { 104 1352 1472 120 "read_data_rt\[7..0\]" "" } { -96 768 855 -80 "read_data_rt\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.400 ns ( 53.67 % ) " "Info: Total cell delay = 23.400 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.200 ns ( 46.33 % ) " "Info: Total interconnect delay = 20.200 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.600 ns" { read_reg_rt[0] mux_8:inst2|Mux1~0 mux_8:inst2|Mux1~1 mux_8:inst2|Mux1~4 read_data_rt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.600 ns" { read_reg_rt[0] {} read_reg_rt[0]~out {} mux_8:inst2|Mux1~0 {} mux_8:inst2|Mux1~1 {} mux_8:inst2|Mux1~4 {} read_data_rt[6] {} } { 0.000ns 0.000ns 11.000ns 0.500ns 6.000ns 2.700ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "8dffe:inst13\|36 write_data\[7\] clk2 -6.400 ns register " "Info: th for register \"8dffe:inst13\|36\" (data pin = \"write_data\[7\]\", clock pin = \"clk2\") is -6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk2 1 CLK PIN_91 56 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 56; CLK Node = 'clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 -8 160 -48 "clk2" "" } { 168 32 96 184 "clk2" "" } { 168 294 358 184 "clk2" "" } { 168 558 622 184 "clk2" "" } { 168 822 886 184 "clk2" "" } { 416 30 94 432 "clk2" "" } { 416 292 356 432 "clk2" "" } { 416 556 620 432 "clk2" "" } { 416 820 884 432 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns 8dffe:inst13\|36 2 REG LC1_A26 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_A26; Fanout = 4; REG Node = '8dffe:inst13\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk2 8dffe:inst13|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst13|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst13|36 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns write_data\[7\] 1 PIN PIN_8 7 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_8; Fanout = 7; PIN Node = 'write_data\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data[7] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -112 -8 160 -96 "write_data\[7..0\]" "" } { 24 32 102 40 "write_data\[0\]" "" } { 40 32 102 56 "write_data\[1\]" "" } { 56 32 102 72 "write_data\[2\]" "" } { 88 32 102 104 "write_data\[4\]" "" } { 72 32 102 88 "write_data\[3\]" "" } { 104 32 102 120 "write_data\[5\]" "" } { 120 32 102 136 "write_data\[6\]" "" } { 136 32 102 152 "write_data\[7\]" "" } { 24 294 364 40 "write_data\[0\]" "" } { 40 294 364 56 "write_data\[1\]" "" } { 56 294 364 72 "write_data\[2\]" "" } { 88 294 364 104 "write_data\[4\]" "" } { 72 294 364 88 "write_data\[3\]" "" } { 104 294 364 120 "write_data\[5\]" "" } { 120 294 364 136 "write_data\[6\]" "" } { 136 294 364 152 "write_data\[7\]" "" } { 24 558 628 40 "write_data\[0\]" "" } { 40 558 628 56 "write_data\[1\]" "" } { 56 558 628 72 "write_data\[2\]" "" } { 88 558 628 104 "write_data\[4\]" "" } { 72 558 628 88 "write_data\[3\]" "" } { 104 558 628 120 "write_data\[5\]" "" } { 120 558 628 136 "write_data\[6\]" "" } { 136 558 628 152 "write_data\[7\]" "" } { 24 822 892 40 "write_data\[0\]" "" } { 40 822 892 56 "write_data\[1\]" "" } { 56 822 892 72 "write_data\[2\]" "" } { 88 822 892 104 "write_data\[4\]" "" } { 72 822 892 88 "write_data\[3\]" "" } { 104 822 892 120 "write_data\[5\]" "" } { 120 822 892 136 "write_data\[6\]" "" } { 136 822 892 152 "write_data\[7\]" "" } { 272 30 100 288 "write_data\[0\]" "" } { 288 30 100 304 "write_data\[1\]" "" } { 304 30 100 320 "write_data\[2\]" "" } { 336 30 100 352 "write_data\[4\]" "" } { 320 30 100 336 "write_data\[3\]" "" } { 352 30 100 368 "write_data\[5\]" "" } { 368 30 100 384 "write_data\[6\]" "" } { 384 30 100 400 "write_data\[7\]" "" } { 272 292 362 288 "write_data\[0\]" "" } { 288 292 362 304 "write_data\[1\]" "" } { 304 292 362 320 "write_data\[2\]" "" } { 336 292 362 352 "write_data\[4\]" "" } { 320 292 362 336 "write_data\[3\]" "" } { 352 292 362 368 "write_data\[5\]" "" } { 368 292 362 384 "write_data\[6\]" "" } { 384 292 362 400 "write_data\[7\]" "" } { 272 556 626 288 "write_data\[0\]" "" } { 288 556 626 304 "write_data\[1\]" "" } { 304 556 626 320 "write_data\[2\]" "" } { 336 556 626 352 "write_data\[4\]" "" } { 320 556 626 336 "write_data\[3\]" "" } { 352 556 626 368 "write_data\[5\]" "" } { 368 556 626 384 "write_data\[6\]" "" } { 384 556 626 400 "write_data\[7\]" "" } { 272 820 890 288 "write_data\[0\]" "" } { 288 820 890 304 "write_data\[1\]" "" } { 304 820 890 320 "write_data\[2\]" "" } { 336 820 890 352 "write_data\[4\]" "" } { 320 820 890 336 "write_data\[3\]" "" } { 352 820 890 368 "write_data\[5\]" "" } { 368 820 890 384 "write_data\[6\]" "" } { 384 820 890 400 "write_data\[7\]" "" } { -120 160 245 -104 "write_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(1.700 ns) 16.500 ns 8dffe:inst13\|36 2 REG LC1_A26 4 " "Info: 2: + IC(4.500 ns) + CELL(1.700 ns) = 16.500 ns; Loc. = LC1_A26; Fanout = 4; REG Node = '8dffe:inst13\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { write_data[7] 8dffe:inst13|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 72.73 % ) " "Info: Total cell delay = 12.000 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 27.27 % ) " "Info: Total interconnect delay = 4.500 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { write_data[7] 8dffe:inst13|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { write_data[7] {} write_data[7]~out {} 8dffe:inst13|36 {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst13|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst13|36 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { write_data[7] 8dffe:inst13|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { write_data[7] {} write_data[7]~out {} 8dffe:inst13|36 {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 21:29:23 2013 " "Info: Processing ended: Wed Dec 18 21:29:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
