# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:29:24 on Sep 17,2025
# vlog -reportprogress 300 sipo.v "+acc" 
# -- Compiling module sipo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:29:24 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:29:24 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.sipo(fast)
# clk=0 rst=0 in=1 mode=x out=0 Time=0
# clk=0 rst=1 in=1 mode=x out=0 Time=5
# clk=1 rst=1 in=1 mode=x out=1000 Time=10
# clk=1 rst=1 in=0 mode=x out=1000 Time=15
# clk=0 rst=1 in=0 mode=x out=1000 Time=20
# clk=1 rst=1 in=0 mode=x out=100 Time=30
# clk=1 rst=1 in=1 mode=x out=100 Time=35
# clk=0 rst=1 in=1 mode=x out=100 Time=40
# clk=1 rst=1 in=1 mode=x out=1010 Time=50
# clk=0 rst=1 in=1 mode=x out=1010 Time=60
# clk=1 rst=1 in=1 mode=x out=1101 Time=70
# clk=0 rst=1 in=1 mode=x out=1101 Time=80
# clk=1 rst=1 in=1 mode=x out=1110 Time=90
# clk=0 rst=1 in=1 mode=x out=1110 Time=100
# clk=1 rst=1 in=1 mode=x out=1111 Time=110
# ** Note: $stop    : sipo.v(56)
#    Time: 120 ns  Iteration: 0  Instance: /tb
# Break in Module tb at sipo.v line 56
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:33:13 on Sep 17,2025
# vlog -reportprogress 300 sipo.v "+acc" 
# -- Compiling module sipo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:33:13 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:33:15 on Sep 17,2025, Elapsed time: 0:03:51
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:33:15 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.sipo(fast)
# clk=0 rst=0 in=1 mode=0 out=0 Time=0
# clk=0 rst=1 in=1 mode=0 out=0 Time=5
# clk=1 rst=1 in=1 mode=0 out=0 Time=10
# clk=1 rst=1 in=0 mode=0 out=0 Time=15
# clk=0 rst=1 in=0 mode=0 out=0 Time=20
# clk=1 rst=1 in=0 mode=0 out=0 Time=30
# clk=1 rst=1 in=1 mode=0 out=0 Time=35
# clk=0 rst=1 in=1 mode=0 out=0 Time=40
# clk=1 rst=1 in=1 mode=0 out=0 Time=50
# clk=0 rst=1 in=1 mode=0 out=0 Time=60
# clk=1 rst=1 in=1 mode=0 out=0 Time=70
# clk=0 rst=1 in=1 mode=1 out=0 Time=80
# clk=1 rst=1 in=1 mode=1 out=1101 Time=90
# clk=0 rst=1 in=1 mode=1 out=1101 Time=100
# clk=1 rst=1 in=1 mode=1 out=1101 Time=110
# ** Note: $stop    : sipo.v(51)
#    Time: 120 ns  Iteration: 0  Instance: /tb
# Break in Module tb at sipo.v line 51
# End time: 12:33:54 on Sep 17,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
