Jasper Apps 2024.06p002 64 bits 2024.09.02 16:28:38 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/vga_3/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_3.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_3.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_3.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_3.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_3.sv(33): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] ../vga_3.sv(37): expression size 32 truncated to fit in target size 7
[INFO (VERI-8005)] ../vga_3.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_3.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 31 of 33 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
0: Finished reduce in 0s
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
0.0.PRE: Performing Proof Simplification...
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 215871@vlsi-moon(local) jg_215806_vlsi-moon_1
0.0.Hp: Proofgrid shell started at 215872@vlsi-moon(local) jg_215806_vlsi-moon_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Proofgrid shell started at 215905@vlsi-moon(local) jg_215806_vlsi-moon_1
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Ht: Proofgrid shell started at 215903@vlsi-moon(local) jg_215806_vlsi-moon_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.AM: Proofgrid shell started at 215906@vlsi-moon(local) jg_215806_vlsi-moon_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Oh: Proofgrid shell started at 215904@vlsi-moon(local) jg_215806_vlsi-moon_1
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.Oh: Exited with Success (@ 0.09 s)
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  1	[0.33 s]
0.0.N: Trace Attempt  2	[0.33 s]
0.0.N: Trace Attempt  3	[0.33 s]
0.0.N: Trace Attempt  4	[0.33 s]
0.0.N: Trace Attempt  5	[0.33 s]
0.0.N: Trace Attempt  1	[0.96 s]
0.0.N: Trace Attempt  2	[0.96 s]
0.0.N: Trace Attempt  3	[0.96 s]
0.0.N: Trace Attempt  4	[0.96 s]
0.0.N: Trace Attempt  5	[0.96 s]
0.0.AM: Trace Attempt  1	[1.09 s]
0.0.AM: Trace Attempt  2	[1.10 s]
0.0.AM: Trace Attempt  3	[1.10 s]
0.0.AM: Trace Attempt  4	[1.10 s]
0.0.AM: Trace Attempt  5	[1.10 s]
0.0.N: Trace Attempt  1	[1.58 s]
0.0.N: Trace Attempt  2	[1.58 s]
0.0.N: Trace Attempt  3	[1.58 s]
0.0.N: Trace Attempt  4	[1.58 s]
0.0.N: Trace Attempt  5	[1.59 s]
0.0.N: Trace Attempt  1	[2.27 s]
0.0.N: Trace Attempt  2	[2.27 s]
0.0.N: Trace Attempt  3	[2.27 s]
0.0.N: Trace Attempt  4	[2.27 s]
0.0.N: Trace Attempt  5	[2.27 s]
0.0.AM: Trace Attempt  1	[3.21 s]
0.0.AM: Trace Attempt  2	[3.21 s]
0.0.AM: Trace Attempt  3	[3.21 s]
0.0.AM: Trace Attempt  4	[3.21 s]
0.0.AM: Trace Attempt  5	[3.21 s]
0.0.N: Trace Attempt  1	[3.98 s]
0.0.N: Trace Attempt  2	[3.98 s]
0.0.N: Trace Attempt  3	[3.98 s]
0.0.N: Trace Attempt  4	[3.98 s]
0.0.N: Trace Attempt  5	[3.98 s]
0.0.Hp: Trace Attempt 469	[4.03 s]
0.0.B: Trace Attempt 1972	[4.00 s]
0.0.Ht: Trace Attempt 2210	[4.00 s]
0.0.AM: Trace Attempt  1	[5.51 s]
0.0.AM: Trace Attempt  2	[5.52 s]
0.0.AM: Trace Attempt  3	[5.52 s]
0.0.AM: Trace Attempt  4	[5.52 s]
0.0.AM: Trace Attempt  5	[5.52 s]
0.0.N: Trace Attempt  1	[5.78 s]
0.0.N: Trace Attempt  2	[5.78 s]
0.0.N: Trace Attempt  3	[5.78 s]
0.0.N: Trace Attempt  4	[5.78 s]
0.0.N: Trace Attempt  5	[5.78 s]
0.0.N: Trace Attempt  1	[7.56 s]
0.0.N: Trace Attempt  2	[7.56 s]
0.0.N: Trace Attempt  3	[7.56 s]
0.0.N: Trace Attempt  4	[7.56 s]
0.0.N: Trace Attempt  5	[7.57 s]
0.0.Hp: Trace Attempt 654	[8.04 s]
0.0.Ht: Trace Attempt 2945	[8.00 s]
0.0.B: Trace Attempt 2667	[8.01 s]
0.0.N: Trace Attempt  1	[9.36 s]
0.0.N: Trace Attempt  2	[9.36 s]
0.0.N: Trace Attempt  3	[9.36 s]
0.0.N: Trace Attempt  4	[9.36 s]
0.0.N: Trace Attempt  5	[9.36 s]
0.0.AM: Trace Attempt 252	[9.64 s]
0.0.N: Trace Attempt  1	[11.39 s]
0.0.N: Trace Attempt  2	[11.39 s]
0.0.N: Trace Attempt  3	[11.39 s]
0.0.N: Trace Attempt  4	[11.39 s]
0.0.N: Trace Attempt  5	[11.39 s]
0.0.Hp: Trace Attempt 789	[12.06 s]
0.0.B: Trace Attempt 3205	[12.01 s]
0.0.Ht: Trace Attempt 3475	[12.01 s]
0.0.AM: Trace Attempt 310	[13.65 s]
0.0.N: Trace Attempt 246	[15.41 s]
0.0.B: Trace Attempt 3636	[16.01 s]
0.0.Ht: Trace Attempt 3899	[16.01 s]
0.0.Hp: Trace Attempt 909	[16.09 s]
0.0.AM: Trace Attempt 339	[17.78 s]
0.0.N: Trace Attempt 318	[19.49 s]
0.0.B: Trace Attempt 4005	[20.02 s]
0.0.Ht: Trace Attempt 4268	[20.01 s]
0.0.Hp: Trace Attempt 1015	[20.12 s]
0.0.AM: Trace Attempt 397	[22.41 s]
0.0.AM: Trace Attempt  1	[22.49 s]
0.0.AM: Trace Attempt  2	[22.49 s]
0.0.AM: Trace Attempt  3	[22.49 s]
0.0.AM: Trace Attempt  4	[22.49 s]
0.0.AM: Trace Attempt  5	[22.49 s]
0.0.N: Trace Attempt 345	[23.67 s]
0.0.Ht: Trace Attempt 4591	[24.02 s]
0.0.B: Trace Attempt 4330	[24.02 s]
0.0.Hp: Trace Attempt 1070	[26.31 s]
0.0.AM: Trace Attempt 259	[26.55 s]
0.0.N: Trace Attempt  1	[27.46 s]
0.0.N: Trace Attempt  2	[27.46 s]
0.0.N: Trace Attempt  3	[27.46 s]
0.0.N: Trace Attempt  4	[27.47 s]
0.0.N: Trace Attempt  5	[27.47 s]
0.0.Ht: Trace Attempt 4884	[28.02 s]
0.0.B: Trace Attempt 4639	[28.03 s]
0.0.Hp: Trace Attempt 1175	[30.32 s]
0.0.AM: Trace Attempt 342	[30.63 s]
0.0.N: Trace Attempt 248	[31.48 s]
0.0.B: Trace Attempt 4905	[32.03 s]
0.0.Ht: Trace Attempt 5156	[32.03 s]
0.0.Hp: Trace Attempt 1272	[34.35 s]
0.0.AM: Trace Attempt 385	[34.69 s]
0.0.N: Trace Attempt 325	[35.50 s]
0.0.B: Trace Attempt 5204	[36.04 s]
0.0.Ht: Trace Attempt 5421	[36.04 s]
0.0.Hp: Trace Attempt 1363	[38.36 s]
0.0.AM: Trace Attempt 435	[38.74 s]
0.0.N: Trace Attempt 349	[40.00 s]
0.0.Ht: Trace Attempt 5651	[40.04 s]
0.0.B: Trace Attempt 5437	[40.05 s]
0.0.Hp: Trace Attempt 1448	[42.37 s]
0.0.AM: Trace Attempt 476	[42.77 s]
0.0.Ht: Trace Attempt 5885	[44.04 s]
0.0.B: Trace Attempt 5700	[44.06 s]
0.0.N: Trace Attempt 355	[45.20 s]
0.0.Hp: Trace Attempt 1529	[46.38 s]
0.0.AM: Trace Attempt 498	[46.84 s]
0.0.Ht: Trace Attempt 6093	[48.05 s]
0.0.B: Trace Attempt 5904	[48.06 s]
0.0.Hp: Trace Attempt 1606	[50.40 s]
0.0.AM: Trace Attempt 556	[50.95 s]
0.0.N: Trace Attempt 358	[51.65 s]
0.0.Ht: Trace Attempt 6299	[52.06 s]
0.0.B: Trace Attempt 6124	[52.08 s]
0.0.Hp: Trace Attempt 1623	[54.45 s]
0.0.AM: Trace Attempt 622	[54.95 s]
0.0.Ht: Trace Attempt 6477	[56.07 s]
0.0.B: Trace Attempt 6362	[56.10 s]
0.0.N: Trace Attempt 360	[56.30 s]
0.0.N: Trace Attempt  1	[57.59 s]
0.0.N: Trace Attempt  2	[57.59 s]
0.0.N: Trace Attempt  3	[57.59 s]
0.0.N: Trace Attempt  4	[57.60 s]
0.0.N: Trace Attempt  5	[57.60 s]
0.0.Hp: Trace Attempt 1675	[58.46 s]
0.0.AM: Trace Attempt 657	[58.99 s]
0.0.Ht: Trace Attempt 6646	[60.08 s]
0.0.B: Trace Attempt 6591	[60.11 s]
0.0.N: Trace Attempt 248	[61.63 s]
0.0.Hp: Trace Attempt 1727	[62.49 s]
0.0.AM: Trace Attempt 683	[63.35 s]
0.0.Ht: Trace Attempt 6809	[64.12 s]
0.0.B: Trace Attempt 6789	[64.12 s]
0.0.N: Trace Attempt 325	[65.69 s]
0.0.Hp: Trace Attempt 1781	[66.55 s]
0.0.AM: Trace Attempt 400	[67.98 s]
0.0.B: Trace Attempt 6995	[68.13 s]
0.0.Ht: Trace Attempt 6975	[68.13 s]
0.0.N: Trace Attempt 349	[70.17 s]
0.0.Hp: Trace Attempt 1832	[70.61 s]
0.0.B: Trace Attempt 7187	[72.14 s]
0.0.Ht: Trace Attempt 7142	[72.14 s]
0.0.AM: Trace Attempt 402	[72.53 s]
0.0.Hp: Trace Attempt 1880	[74.64 s]
0.0.N: Trace Attempt 355	[75.48 s]
0.0.Ht: Trace Attempt 7296	[76.15 s]
0.0.B: Trace Attempt 7339	[76.16 s]
0.0.AM: Trace Attempt 670	[76.54 s]
0.0.Hp: Trace Attempt 1928	[78.66 s]
0.0.B: Trace Attempt 7478	[80.16 s]
0.0.Ht: Trace Attempt 7450	[80.16 s]
0.0.AM: Trace Attempt 795	[80.57 s]
0.0.AM: Trace Attempt  1	[80.63 s]
0.0.AM: Trace Attempt  2	[80.63 s]
0.0.AM: Trace Attempt  3	[80.63 s]
0.0.AM: Trace Attempt  4	[80.63 s]
0.0.AM: Trace Attempt  5	[80.63 s]
0.0.N: Trace Attempt 358	[82.03 s]
0.0.Hp: Trace Attempt 1978	[82.69 s]
0.0.B: Trace Attempt 7633	[84.17 s]
0.0.Ht: Trace Attempt 7595	[84.18 s]
0.0.AM: Trace Attempt 298	[84.65 s]
0.0.Hp: Trace Attempt 2028	[86.75 s]
0.0.N: Trace Attempt 360	[86.77 s]
0.0.B: Trace Attempt 7793	[88.18 s]
0.0.Ht: Trace Attempt 7735	[88.20 s]
0.0.N: Trace Attempt  1	[88.45 s]
0.0.N: Trace Attempt  2	[88.46 s]
0.0.N: Trace Attempt  3	[88.46 s]
0.0.N: Trace Attempt  4	[88.46 s]
0.0.N: Trace Attempt  5	[88.46 s]
0.0.AM: Trace Attempt 362	[88.71 s]
0.0.Hp: Trace Attempt 2074	[90.77 s]
0.0.B: Trace Attempt 7961	[92.19 s]
0.0.Ht: Trace Attempt 7872	[92.22 s]
0.0.N: Trace Attempt 249	[92.47 s]
0.0.AM: Trace Attempt 422	[92.73 s]
0.0.Hp: Trace Attempt 2131	[94.77 s]
0.0.B: Trace Attempt 8132	[96.21 s]
0.0.Ht: Trace Attempt 8004	[96.24 s]
0.0.N: Trace Attempt 325	[96.51 s]
0.0.AM: Trace Attempt 471	[96.84 s]
0.0.Hp: Trace Attempt 2184	[98.83 s]
0.0.B: Trace Attempt 8283	[100.23 s]
0.0.Ht: Trace Attempt 8138	[100.25 s]
0.0.AM: Trace Attempt 504	[100.91 s]
0.0.N: Trace Attempt 349	[101.07 s]
0.0.Hp: Trace Attempt 2238	[102.84 s]
0.0.B: Trace Attempt 8444	[104.25 s]
0.0.Ht: Trace Attempt 8265	[104.27 s]
0.0.AM: Trace Attempt 530	[104.92 s]
0.0.N: Trace Attempt 355	[106.46 s]
0.0.Hp: Trace Attempt 2291	[106.88 s]
0.0.B: Trace Attempt 8601	[108.25 s]
0.0.Ht: Trace Attempt 8393	[108.27 s]
0.0.AM: Trace Attempt 580	[109.10 s]
0.0.Hp: Trace Attempt 2344	[110.95 s]
0.0.B: Trace Attempt 8753	[112.26 s]
0.0.Ht: Trace Attempt 8522	[112.29 s]
0.0.N: Trace Attempt 358	[112.97 s]
0.0.AM: Trace Attempt 628	[113.16 s]
0.0.Hp: Trace Attempt 2394	[114.97 s]
0.0.B: Trace Attempt 8887	[116.26 s]
0.0.Ht: Trace Attempt 8651	[116.30 s]
0.0.AM: Trace Attempt 675	[117.48 s]
0.0.N: Trace Attempt 360	[117.77 s]
0.0.Hp: Trace Attempt 2443	[118.98 s]
0.0.N: Trace Attempt  1	[119.19 s]
0.0.N: Trace Attempt  2	[119.19 s]
0.0.N: Trace Attempt  3	[119.19 s]
0.0.N: Trace Attempt  4	[119.19 s]
0.0.N: Trace Attempt  5	[119.19 s]
0.0.B: Trace Attempt 9034	[120.27 s]
0.0.Ht: Trace Attempt 8762	[120.30 s]
0.0.AM: Trace Attempt 693	[121.55 s]
0.0.Hp: Trace Attempt 2491	[123.02 s]
0.0.N: Trace Attempt 252	[123.28 s]
0.0.B: Trace Attempt 9169	[124.30 s]
0.0.Ht: Trace Attempt 8888	[124.31 s]
0.0.AM: Trace Attempt 713	[125.59 s]
0.0.Hp: Trace Attempt 2539	[127.08 s]
0.0.N: Trace Attempt 341	[127.37 s]
0.0.Ht: Trace Attempt 9009	[128.31 s]
0.0.B: Trace Attempt 9312	[128.32 s]
0.0.AM: Trace Attempt 733	[129.73 s]
0.0.Hp: Trace Attempt 2585	[131.14 s]
0.0.N: Trace Attempt 364	[131.55 s]
0.0.Ht: Trace Attempt 9136	[132.33 s]
0.0.B: Trace Attempt 9438	[132.34 s]
0.0.AM: Trace Attempt 756	[133.88 s]
0.0.N: Trace Attempt  1	[134.52 s]
0.0.N: Trace Attempt  2	[134.52 s]
0.0.N: Trace Attempt  3	[134.52 s]
0.0.N: Trace Attempt  4	[134.53 s]
0.0.N: Trace Attempt  5	[134.53 s]
0.0.Hp: Trace Attempt 2630	[135.18 s]
0.0.Ht: Trace Attempt 9251	[136.34 s]
0.0.B: Trace Attempt 9562	[136.36 s]
0.0.AM: Trace Attempt 782	[138.04 s]
0.0.N: Trace Attempt 250	[138.57 s]
0.0.Hp: Trace Attempt 2674	[139.22 s]
0.0.Ht: Trace Attempt 9379	[140.36 s]
0.0.B: Trace Attempt 9676	[140.38 s]
0.0.AM: Trace Attempt 807	[142.22 s]
0.0.N: Trace Attempt 337	[142.59 s]
0.0.Hp: Trace Attempt 2717	[143.25 s]
0.0.Ht: Trace Attempt 9501	[144.36 s]
0.0.B: Trace Attempt 9795	[144.38 s]
0.0.AM: Trace Attempt 827	[146.38 s]
0.0.N: Trace Attempt 364	[146.91 s]
0.0.Hp: Trace Attempt 2760	[147.26 s]
0.0.Ht: Trace Attempt 9609	[148.37 s]
0.0.B: Trace Attempt 9916	[148.41 s]
0.0.N: Trace Attempt  1	[150.30 s]
0.0.N: Trace Attempt  2	[150.30 s]
0.0.N: Trace Attempt  3	[150.30 s]
0.0.N: Trace Attempt  4	[150.31 s]
0.0.N: Trace Attempt  5	[150.31 s]
0.0.AM: Trace Attempt 850	[150.46 s]
0.0.Hp: Trace Attempt 2802	[151.28 s]
0.0.Ht: Trace Attempt 9711	[152.38 s]
0.0.B: Trace Attempt 10033	[152.43 s]
0.0.N: Trace Attempt 250	[154.62 s]
0.0.AM: Trace Attempt 870	[154.55 s]
0.0.Hp: Trace Attempt 2844	[155.37 s]
0.0.Ht: Trace Attempt 9824	[156.38 s]
0.0.B: Trace Attempt 10145	[156.45 s]
0.0.N: Trace Attempt 330	[158.79 s]
0.0.AM: Trace Attempt 897	[158.94 s]
0.0.Hp: Trace Attempt 2885	[159.42 s]
0.0.Ht: Trace Attempt 9933	[160.41 s]
0.0.B: Trace Attempt 10258	[160.48 s]
0.0.N: Trace Attempt 353	[162.95 s]
0.0.AM: Trace Attempt 918	[163.09 s]
0.0.Hp: Trace Attempt 2925	[163.43 s]
0.0.Ht: Trace Attempt 10044	[164.44 s]
0.0.B: Trace Attempt 10365	[164.49 s]
0.0.AM: Trace Attempt 939	[167.25 s]
0.0.Hp: Trace Attempt 2964	[167.51 s]
0.0.N: Trace Attempt 355	[167.81 s]
0.0.Ht: Trace Attempt 10165	[168.47 s]
0.0.B: Trace Attempt 10476	[168.50 s]
0.0.AM: Trace Attempt 959	[171.28 s]
0.0.Hp: Trace Attempt 3002	[171.55 s]
0.0.Ht: Trace Attempt 10279	[172.47 s]
0.0.B: Trace Attempt 10580	[172.51 s]
0.0.N: Trace Attempt 358	[174.21 s]
0.0.AM: Trace Attempt 981	[175.34 s]
0.0.Hp: Trace Attempt 3040	[175.56 s]
0.0.Ht: Trace Attempt 10384	[176.48 s]
0.0.B: Trace Attempt 10679	[176.52 s]
0.0.N: Trace Attempt 360	[178.75 s]
0.0.AM: Trace Attempt 1006	[179.35 s]
0.0.Hp: Trace Attempt 3077	[179.60 s]
0.0.N: Trace Attempt  1	[180.02 s]
0.0.N: Trace Attempt  2	[180.02 s]
0.0.N: Trace Attempt  3	[180.03 s]
0.0.N: Trace Attempt  4	[180.03 s]
0.0.N: Trace Attempt  5	[180.03 s]
0.0.Ht: Trace Attempt 10494	[180.49 s]
0.0.B: Trace Attempt 10778	[180.54 s]
0.0.N: Trace Attempt 170	[181.00 s]
0.0.N: Stopped processing property "VGA.p1"	[181.01 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 372	[0.04 s]
0.0.Tri: Proofgrid shell started at 217398@vlsi-moon(local) jg_215806_vlsi-moon_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt 10786	[180.90 s]
0.0.B: Stopped processing property "VGA.p1"	[181.09 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt 1017	[180.91 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.08 s].
0.0.AM: Morphing to AMcustom3
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  1	[0.04 s]
0.0.Bcustom2: Trace Attempt  2	[0.04 s]
0.0.Bcustom2: Trace Attempt  3	[0.04 s]
0.0.Bcustom2: Trace Attempt  4	[0.04 s]
0.0.Bcustom2: Trace Attempt  5	[0.04 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.Tri:    0.05" ---- Launching abstraction thread ----
0.0.Tri:    0.06" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.08" ---- Launching liveness simplification thread ----
0.0.Ncustom1: Trace Attempt  1	[0.62 s]
0.0.Ncustom1: Trace Attempt  2	[0.62 s]
0.0.Ncustom1: Trace Attempt  3	[0.62 s]
0.0.Ncustom1: Trace Attempt  4	[0.62 s]
0.0.Ncustom1: Trace Attempt  5	[0.62 s]
0.0.Tri:    0.94" Simplification phase 1 complete
0.0.Tri: Stopped processing property "VGA.p1"	[1.00 s].
0.0.Tri: Morphing to AMcustom5
0.0.Tri: All properties determined. [0.00 s]
0.0.Tri: Exited with Success (@ 0.00 s)
0.0.Bcustom2: Trace Attempt 563	[0.93 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[0.95 s].
0.0.Bcustom2: Morphing to D
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.AMcustom5: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom5: Starting proof for property "VGA.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.AMcustom5: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt 112	[0.93 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.94 s].
0.0.AMcustom3: Morphing to M
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.D: Trace Attempt  4	[0.00 s]
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "VGA.p1"	[0.00 s].
0.0.M: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt  1	[0.01 s]
0.0.AMcustom5: Trace Attempt  2	[0.01 s]
0.0.M: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  3	[0.00 s]
0.0.AMcustom5: Trace Attempt  3	[0.01 s]
0.0.AMcustom5: Trace Attempt  4	[0.01 s]
0.0.AMcustom5: Trace Attempt  5	[0.01 s]
0.0.M: Trace Attempt  4	[0.01 s]
0.0.AMcustom5: Trace Attempt  1	[0.01 s]
0.0.M: Trace Attempt  5	[0.01 s]
0.0.AMcustom5: Trace Attempt  2	[0.01 s]
0.0.AMcustom5: Trace Attempt  3	[0.01 s]
0.0.AMcustom5: Trace Attempt  4	[0.01 s]
0.0.AMcustom5: Trace Attempt  5	[0.01 s]
0.0.AMcustom5: Trace Attempt  1	[0.03 s]
0.0.AMcustom5: Trace Attempt  2	[0.03 s]
0.0.AMcustom5: Trace Attempt  3	[0.03 s]
0.0.AMcustom5: Trace Attempt  4	[0.03 s]
0.0.AMcustom5: Trace Attempt  5	[0.03 s]
0.0.AMcustom5: Trace Attempt  1	[0.06 s]
0.0.AMcustom5: Trace Attempt  2	[0.06 s]
0.0.AMcustom5: Trace Attempt  3	[0.06 s]
0.0.AMcustom5: Trace Attempt  4	[0.06 s]
0.0.AMcustom5: Trace Attempt  5	[0.06 s]
0.0.AMcustom5: Trace Attempt  1	[0.15 s]
0.0.AMcustom5: Trace Attempt  2	[0.15 s]
0.0.AMcustom5: Trace Attempt  3	[0.15 s]
0.0.AMcustom5: Trace Attempt  4	[0.15 s]
0.0.AMcustom5: Trace Attempt  5	[0.15 s]
0.0.AMcustom5: Trace Attempt  1	[0.55 s]
0.0.AMcustom5: Trace Attempt  2	[0.55 s]
0.0.AMcustom5: Trace Attempt  3	[0.55 s]
0.0.AMcustom5: Trace Attempt  4	[0.55 s]
0.0.AMcustom5: Trace Attempt  5	[0.55 s]
0.0.Hp: Trace Attempt 3114	[183.60 s]
0.0.AMcustom5: Trace Attempt  1	[1.59 s]
0.0.AMcustom5: Trace Attempt  2	[1.59 s]
0.0.AMcustom5: Trace Attempt  3	[1.59 s]
0.0.AMcustom5: Trace Attempt  4	[1.59 s]
0.0.AMcustom5: Trace Attempt  5	[1.59 s]
0.0.AMcustom5: Trace Attempt  1	[1.59 s]
0.0.AMcustom5: Trace Attempt  2	[1.60 s]
0.0.AMcustom5: Trace Attempt  3	[1.60 s]
0.0.AMcustom5: Trace Attempt  4	[1.60 s]
0.0.AMcustom5: Trace Attempt  5	[1.60 s]
0.0.AMcustom5: Trace Attempt  1	[1.61 s]
0.0.AMcustom5: Trace Attempt  2	[1.61 s]
0.0.AMcustom5: Trace Attempt  3	[1.61 s]
0.0.AMcustom5: Trace Attempt  4	[1.61 s]
0.0.AMcustom5: Trace Attempt  5	[1.61 s]
0.0.AMcustom5: Trace Attempt  1	[1.64 s]
0.0.AMcustom5: Trace Attempt  2	[1.64 s]
0.0.AMcustom5: Trace Attempt  3	[1.64 s]
0.0.AMcustom5: Trace Attempt  4	[1.64 s]
0.0.AMcustom5: Trace Attempt  5	[1.65 s]
0.0.AMcustom5: Trace Attempt  1	[1.70 s]
0.0.AMcustom5: Trace Attempt  2	[1.71 s]
0.0.AMcustom5: Trace Attempt  3	[1.71 s]
0.0.AMcustom5: Trace Attempt  4	[1.71 s]
0.0.AMcustom5: Trace Attempt  5	[1.71 s]
0.0.AMcustom5: Trace Attempt  1	[1.94 s]
0.0.AMcustom5: Trace Attempt  2	[1.94 s]
0.0.AMcustom5: Trace Attempt  3	[1.94 s]
0.0.AMcustom5: Trace Attempt  4	[1.94 s]
0.0.AMcustom5: Trace Attempt  5	[1.95 s]
0.0.AMcustom5: Trace Attempt 42	[2.05 s]
0.0.AMcustom5: Stopped processing property "VGA.p1"	[2.06 s].
0.0.AMcustom5: Morphing to ADcustom7
0.0.AMcustom5: All properties determined. [0.00 s]
0.0.AMcustom5: Exited with Success (@ 0.00 s)
0.0.ADcustom7: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.ADcustom7: Starting proof for property "VGA.p1"	[0.00 s].
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt 64	[0.34 s]
0.0.D: Stopped processing property "VGA.p1"	[2.06 s].
0.0.D: Morphing to AMcustom3
0.0.D: All properties determined. [0.00 s]
0.0.D: Exited with Success (@ 0.00 s)
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.ADcustom7: Trace Attempt  3	[0.00 s]
0.0.ADcustom7: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.ADcustom7: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.Ncustom1: Trace Attempt 151	[3.16 s]
0.0.Ncustom1: Stopped processing property "VGA.p1"	[3.17 s].
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.Ncustom1: Morphing to Bcustom2
0.0.Ncustom1: All properties determined. [0.00 s]
0.0.Ncustom1: Exited with Success (@ 0.00 s)
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.ADcustom7: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.ADcustom7: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.ADcustom7: Trace Attempt  1	[0.03 s]
0.0.ADcustom7: Trace Attempt  2	[0.03 s]
0.0.ADcustom7: Trace Attempt  3	[0.03 s]
0.0.ADcustom7: Trace Attempt  4	[0.03 s]
0.0.Bcustom2: Trace Attempt  1	[0.04 s]
0.0.Bcustom2: Trace Attempt  2	[0.04 s]
0.0.Bcustom2: Trace Attempt  3	[0.04 s]
0.0.Bcustom2: Trace Attempt  4	[0.04 s]
0.0.Bcustom2: Trace Attempt  5	[0.04 s]
0.0.ADcustom7: Trace Attempt  1	[0.08 s]
0.0.ADcustom7: Trace Attempt  2	[0.08 s]
0.0.ADcustom7: Trace Attempt  3	[0.08 s]
0.0.ADcustom7: Trace Attempt  4	[0.08 s]
0.0.ADcustom7: Trace Attempt  1	[0.31 s]
0.0.ADcustom7: Trace Attempt  2	[0.31 s]
0.0.ADcustom7: Trace Attempt  3	[0.31 s]
0.0.ADcustom7: Trace Attempt  4	[0.31 s]
0.0.Ht: Trace Attempt 10601	[184.52 s]
0.0.AMcustom3: Trace Attempt  1	[1.15 s]
0.0.AMcustom3: Trace Attempt  2	[1.16 s]
0.0.AMcustom3: Trace Attempt  3	[1.16 s]
0.0.AMcustom3: Trace Attempt  4	[1.16 s]
0.0.AMcustom3: Trace Attempt  5	[1.16 s]
0.0.ADcustom7: Trace Attempt  1	[1.50 s]
0.0.ADcustom7: Trace Attempt  2	[1.50 s]
0.0.ADcustom7: Trace Attempt  3	[1.50 s]
0.0.ADcustom7: Trace Attempt  4	[1.50 s]
0.0.M: Trace Attempt 291	[4.12 s]
0.0.AMcustom3: Trace Attempt  1	[3.35 s]
0.0.AMcustom3: Trace Attempt  2	[3.35 s]
0.0.AMcustom3: Trace Attempt  3	[3.35 s]
0.0.AMcustom3: Trace Attempt  4	[3.36 s]
0.0.AMcustom3: Trace Attempt  5	[3.36 s]
0.0.Hp: Trace Attempt 3151	[187.66 s]
0.0.ADcustom7: Trace Attempt  1	[3.79 s]
0.0.ADcustom7: Trace Attempt  2	[3.79 s]
0.0.ADcustom7: Trace Attempt  3	[3.79 s]
0.0.ADcustom7: Trace Attempt  4	[3.79 s]
0.0.ADcustom7: Trace Attempt  5	[3.79 s]
0.0.ADcustom7: Trace Attempt  1	[3.79 s]
0.0.ADcustom7: Trace Attempt  2	[3.79 s]
0.0.ADcustom7: Trace Attempt  3	[3.79 s]
0.0.ADcustom7: Trace Attempt  4	[3.79 s]
0.0.ADcustom7: Trace Attempt  1	[3.80 s]
0.0.ADcustom7: Trace Attempt  2	[3.80 s]
0.0.ADcustom7: Trace Attempt  3	[3.80 s]
0.0.ADcustom7: Trace Attempt  4	[3.80 s]
0.0.ADcustom7: Trace Attempt  1	[3.83 s]
0.0.ADcustom7: Trace Attempt  2	[3.83 s]
0.0.ADcustom7: Trace Attempt  3	[3.83 s]
0.0.ADcustom7: Trace Attempt  4	[3.83 s]
0.0.ADcustom7: Trace Attempt  1	[3.95 s]
0.0.ADcustom7: Trace Attempt  2	[3.95 s]
0.0.ADcustom7: Trace Attempt  3	[3.95 s]
0.0.ADcustom7: Trace Attempt  4	[3.95 s]
0.0.ADcustom7: Trace Attempt 16	[3.97 s]
0.0.ADcustom7: Stopped processing property "VGA.p1"	[4.01 s].
0.0.ADcustom7: Morphing to Tricustom8
0.0.ADcustom7: All properties determined. [0.00 s]
0.0.ADcustom7: Exited with Success (@ 0.00 s)
0.0.Tricustom8: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Trace Attempt 1153	[4.00 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[4.00 s].
0.0.Bcustom2: Morphing to Tri
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Trace Attempt 142	[4.00 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[4.01 s].
0.0.AMcustom3: Morphing to D
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tricustom8: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tricustom8: Trace Attempt  1	[0.00 s]
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt 64	[0.01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.04" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.06" ---- Launching liveness simplification thread ----
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.M: Requesting engine job to terminate
0.0.Tricustom8: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [188.32 s]
0.0.Tricustom8: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Tricustom8: The property "VGA.p1" was proven in 0.12 s.
0.0.D: Stopped processing property "VGA.p1"	[0.13 s].
0.0.D: All properties determined. [0.13 s]
0.0.Hp: Trace Attempt 3156	[188.21 s]
0.0.Hp: All properties determined. [188.32 s]
0.0.Ht: Trace Attempt 10702	[188.22 s]
0.0.Ht: All properties determined. [188.26 s]
0.0.M: Trace Attempt 327	[6.16 s]
0.0.M: Stopped processing property "VGA.p1"	[6.21 s].
0.0.M: All properties determined. [6.21 s]
0.0.M: Exited with Success (@ 188.35 s)
0: ProofGrid usable level: 0
0.0.D: Exited with Success (@ 188.36 s)
0.0.Ht: Exited with Success (@ 188.45 s)
0.0.Tri: Stopped processing property "VGA.p1"	[0.31 s].
0.0.Tri: All properties determined. [0.31 s]
0.0.Tri: Exited with Success (@ 188.52 s)
0.0.Tricustom8: Stopped processing property "VGA.p1"	[0.33 s].
0.0.Tricustom8: All properties determined. [0.33 s]
0.0.Tricustom8: Exited with Success (@ 188.53 s)
0.0.Hp: Exited with Success (@ 188.75 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.94 %)
--------------------------------------------------------------
     engines started                               :    15
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.09      188.32        0.00       99.95 %
     Ht        0.08      188.24        0.00       99.96 %
     Oh        0.09        0.00        0.00        0.40 %
    Tri        0.09      188.30        0.00       99.95 %
      D        0.07      188.06        0.00       99.96 %
      M        0.08      188.03        0.00       99.96 %
    Tricustom8        0.10        7.20        0.00       98.67 %
    all        0.09      135.45        0.00       99.94 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.60      948.16        0.00

    Data read    : 9.03 MiB
    Data written : 6.31 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.691 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
Finished vga_3.tcl successfully
