# ğŸ” I2C Protocol Verification using UVM  

This project implements a **Universal Verification Methodology (UVM)** testbench to verify an **I2C (Inter-Integrated Circuit) design**. The testbench ensures that the I2C Master correctly reads from and writes to an I2C Memory, using **constrained-random stimulus, functional coverage, and self-checking mechanisms**.  

---

## ğŸ“Œ **Project Overview**  

### ğŸ”¹ **I2C Design**  

The **I2C Memory (`i2c_mem.sv`)**:  
âœ” Implements a **128-byte memory** accessible via I2C transactions.  
âœ” Supports **read and write operations** using I2C standard signals (`SDA`, `SCL`).  
âœ” Uses a **state machine** to control data flow and acknowledge signals.  

---

### ğŸ”¹ **UVM Testbench**  

The UVM testbench is designed to **verify I2C communication using a self-checking environment**. It consists of:  

âœ” **Testbench (`tb.sv`)**  
   - The **top-level testbench** responsible for setting up and running the UVM environment.  
   - Instantiates the **I2C interface (`i2c_i`)** and connects it to the UVM testbench components.  
   - Triggers **UVM test sequences** that generate read/write transactions.  
   - Captures and reports test results, including **pass/fail status and functional coverage**.  

âœ” **UVM Agent**  
   - Includes the **Driver, Monitor, and Sequencer** to generate I2C transactions.  
   - The **Driver** sends stimulus to the I2C Master.  
   - The **Monitor** collects transaction data for analysis.  

âœ” **UVM Scoreboard**  
   - Compares **expected vs. actual** I2C transactions.  
   - Detects errors in data transmission.  

âœ” **UVM Environment**  
   - Instantiates **UVM Agent, Scoreboard, and Testbench Components**.  
   - Provides a scalable setup for **I2C protocol verification**.  

âœ” **Test Sequences**  
   - Defines **stimulus** to verify different I2C operations (write, read, acknowledge handling).  
   - Uses **constrained-random verification** to test multiple scenarios - reset, read data, write data, read error, write error.  

---

## ğŸ”§ **Running the Testbench**  

To compile and run this testbench, follow the **general simulation setup** provided in the **[UVM README](../README.md)**.  

ğŸ”— **UVM Repository Simulation Guide**: [Click here](../README.md)  

This project is structured to work seamlessly within the **UVM environment**, so refer to the **main UVM repository documentation** for simulator-specific commands and setup instructions.  

---

## ğŸ“Š **Key UVM Features Used**  

âœ” **UVM Agent** â€“ Includes **Driver, Monitor, and Sequencer** to generate I2C transactions.  
âœ” **UVM Scoreboard** â€“ Compares expected vs. actual data to check correctness.  
âœ” **UVM Coverage** â€“ Measures functional coverage for I2C transactions.  
âœ” **Randomization** â€“ Tests multiple I2C configurations dynamically.  

---

## ğŸ“Œ Future Enhancements  

âœ” Add support for **multi-device I2C bus verification**.  
âœ” Implement **functional coverage-driven random testing**.  

---

### ğŸ“¬ Contact  
ğŸ“§ Email: sridurgaraju07@gmail.com 
ğŸ”— LinkedIn: https://www.linkedin.com/in/sri-durga-raju/

---

Happy Verifying! ğŸš€ğŸ”¬  

