`timescale 1ns/100ps

module Itype_tb;

reg clk,reset;
reg [31:0] instr_addr;
wire [31:0] ALU_result;

Itype u1(
	
	.clk(clk),
	.pc_out(instr_addr),
	.ALU_result(ALU_result)
	);
	
initial 
begin

	clk <= not clk after 10 ns;

	#40
	$stop;
	$finish;
end
	
endmodule