,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/agg23/openfpga-litex.git,2023-11-21 18:51:23+00:00,"A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way",1,agg23/openfpga-litex,721777325,Verilog,openfpga-litex,2169,30,2024-04-11 20:48:36+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/kiclu/rv6.git,2023-11-10 03:36:13+00:00,Multi-core RISC-V application processor,0,kiclu/rv6,716870899,Verilog,rv6,7003,11,2024-04-09 04:44:47+00:00,"['cpu', 'fpga', 'verilog', 'risc-v']",https://api.github.com/licenses/cern-ohl-s-2.0
2,https://github.com/Casperqian/RISC-V-32-pipeline-CPU.git,2023-11-07 01:43:09+00:00,32bit CPU design based on 3level pipeline and Harvard architecture.,0,Casperqian/RISC-V-32-pipeline-CPU,715362198,Verilog,RISC-V-32-pipeline-CPU,39,10,2024-04-11 06:31:53+00:00,"['cpu', 'risc-v', 'verilog']",None
3,https://github.com/davidparent/Sample-Flow.git,2023-11-14 22:21:25+00:00,Sample Flow,0,davidparent/Sample-Flow,718836040,Verilog,Sample-Flow,70,9,2024-01-05 09:57:41+00:00,[],https://api.github.com/licenses/apache-2.0
4,https://github.com/mikeakohn/riscv_fpga.git,2023-11-11 10:17:27+00:00,Implementation of a RISC-V CPU in Verilog.,1,mikeakohn/riscv_fpga,717383646,Verilog,riscv_fpga,90,7,2024-04-06 00:01:50+00:00,[],https://api.github.com/licenses/mit
5,https://github.com/adamgallas/SpinalDLA.git,2023-11-22 02:43:20+00:00,,0,adamgallas/SpinalDLA,721904554,Verilog,SpinalDLA,586,7,2024-04-06 03:17:34+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/kaamava/CV-Hardware-Co-designing-for-industries.git,2023-11-25 08:10:38+00:00,This is a repository which is used for storing code and results of the continuing project of CV-Hardware co-designing for iron industries.,0,kaamava/CV-Hardware-Co-designing-for-industries,723298836,Verilog,CV-Hardware-Co-designing-for-industries,127826,6,2023-12-05 08:41:12+00:00,[],None
7,https://github.com/SageScroll18144/NintendoWii-Control.git,2023-11-08 16:12:15+00:00,Um controle similar ao do Nintendo Wii para a disciplina IHS,1,SageScroll18144/NintendoWii-Control,716189848,Verilog,NintendoWii-Control,967482,4,2024-03-13 18:13:31+00:00,[],None
8,https://github.com/vasusomani/dsd_verilog.git,2023-11-18 09:56:12+00:00,Digital System Design verilog codes ,0,vasusomani/dsd_verilog,720379443,Verilog,dsd_verilog,13,4,2024-04-12 07:14:30+00:00,[],None
9,https://github.com/iyue-zhao/FPGA.git,2023-11-25 07:29:00+00:00,ISP,0,iyue-zhao/FPGA,723289604,Verilog,FPGA,8654,4,2024-03-14 11:10:48+00:00,[],None
10,https://github.com/JN513/riscv-isa-ci.git,2023-11-15 23:28:54+00:00,CI/CD for RISC-V Cores,0,JN513/riscv-isa-ci,719323329,Verilog,riscv-isa-ci,1382,4,2024-01-21 21:37:03+00:00,"['ci-cd', 'cicd', 'eda', 'hardware', 'litex', 'risc-v', 'riscv', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/gpl-3.0
11,https://github.com/XuKunyao/Robot_FPGA.git,2023-11-15 08:37:49+00:00,机器人使用了Xilinx的SPARTAN-6系列芯片以及ISE设计工具对机器人控制电路进行了设计和仿真，验证了电路的正确性和可靠性。同时机器人使用了温湿度传感器、人体感应传感器、超声波传感器、震动传感器、有毒气体传感器等，可以对灾区的环境和受困人员进行多方面的检测和响应。还使用了四个舵机驱动的机械臂，可以实现手动的物资夹取和放置，将紧急物资送达受困人员。机器人使用了红外遥控器和红外接收头，可以实现简单的人工控制和自动避障模式切换，可以通过红外遥控器控制机器人的前后左右移动，暂停和自动驾驶模式。,0,XuKunyao/Robot_FPGA,719002530,Verilog,Robot_FPGA,6236,4,2024-04-04 17:44:29+00:00,[],None
12,https://github.com/pranav0717/AUDIO-SYNTHESIZER-PROJECT.git,2023-11-26 07:05:45+00:00,,0,pranav0717/AUDIO-SYNTHESIZER-PROJECT,723598790,Verilog,AUDIO-SYNTHESIZER-PROJECT,45884,3,2023-11-30 01:22:17+00:00,[],None
13,https://github.com/pranav0717/ECE-385-DIGITAL-SYSTEMS-LAB.git,2023-11-26 06:47:51+00:00,,0,pranav0717/ECE-385-DIGITAL-SYSTEMS-LAB,723595181,Verilog,ECE-385-DIGITAL-SYSTEMS-LAB,139956,3,2023-11-30 01:22:29+00:00,[],None
14,https://github.com/rejunity/tt06-psg-saa1099.git,2023-11-15 13:36:25+00:00,TinyTapeout submission with the SAA1099 a 6-voice programmable sound generator (PSG) chip from Philips.,0,rejunity/tt06-psg-saa1099,719113316,Verilog,tt06-psg-saa1099,6554,3,2024-01-08 12:10:18+00:00,"['saa1099', 'chip', 'psg', 'retro', 'sfx', 'sound', 'tapeout', 'verilog']",https://api.github.com/licenses/apache-2.0
15,https://github.com/megalloid/I2C_Master_Controller.git,2023-11-21 21:16:43+00:00,Simple I2C Master Controller,1,megalloid/I2C_Master_Controller,721827635,Verilog,I2C_Master_Controller,17,3,2024-04-10 08:54:02+00:00,[],None
16,https://github.com/nhatnd190802/FIFO.git,2023-11-13 18:24:28+00:00,Implementation FIFO uses Simple Dual Port RAM with Verilog HDL,0,nhatnd190802/FIFO,718267235,Verilog,FIFO,5,3,2023-11-15 18:21:45+00:00,[],None
17,https://github.com/amiralirahimii/Computer-Aided-Design-Course-Projects-F2024.git,2023-11-17 13:42:26+00:00,,1,amiralirahimii/Computer-Aided-Design-Course-Projects-F2024,720056864,Verilog,Computer-Aided-Design-Course-Projects-F2024,2743,3,2024-04-01 13:02:13+00:00,[],https://api.github.com/licenses/mit
18,https://github.com/DeLoSoCode/DeLoSo.git,2023-11-19 08:06:11+00:00,"We propose DeLoSo, the first method for DEtecting LOgic Synthesis Optimization bugs. DeLoSo relies on netlist differences and parameter variations to guide the generation of diverse logic synthesis optimization configuration (LSOC) combinations to thoroughly test the optimization process. ",0,DeLoSoCode/DeLoSo,720672840,Verilog,DeLoSo,6403,3,2024-02-01 05:26:49+00:00,[],None
19,https://github.com/Rishikesh973/DTMF-Receiver-Logic-Synthesis-and-Physical-Design-.git,2023-11-24 16:00:40+00:00,DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node,1,Rishikesh973/DTMF-Receiver-Logic-Synthesis-and-Physical-Design-,723071670,Verilog,DTMF-Receiver-Logic-Synthesis-and-Physical-Design-,14305,3,2024-02-27 16:13:06+00:00,[],None
20,https://github.com/techclubssn/VLSI-TC-2023_24.git,2023-11-09 09:53:45+00:00,Codes and notes for all the Zenith sessions for VLSI domain,0,techclubssn/VLSI-TC-2023_24,716515708,Verilog,VLSI-TC-2023_24,4468,3,2024-01-14 19:21:31+00:00,[],None
21,https://github.com/Savcab/EE457.git,2023-11-17 00:54:46+00:00,This repo will be all the labs and project I did in USC's EE457 class - Computer System Organization. Where I learned CPU architecture.,0,Savcab/EE457,719819644,Verilog,EE457,159,3,2024-03-31 09:44:26+00:00,[],None
22,https://github.com/haihaunguyen/Stupid_RISCV.git,2023-11-07 18:08:39+00:00,Don't use it,0,haihaunguyen/Stupid_RISCV,715731429,Verilog,Stupid_RISCV,6,2,2023-11-10 15:47:09+00:00,[],None
23,https://github.com/Rohan7Gupta/smitrv.git,2023-11-19 09:57:41+00:00,,0,Rohan7Gupta/smitrv,720695499,Verilog,smitrv,66,2,2023-11-30 11:03:32+00:00,[],https://api.github.com/licenses/gpl-3.0
24,https://github.com/BenjiaH/GNSS-Tracking-Channel.git,2023-11-18 14:53:56+00:00,,2,BenjiaH/GNSS-Tracking-Channel,720458870,Verilog,GNSS-Tracking-Channel,65,2,2023-11-19 06:41:31+00:00,[],https://api.github.com/licenses/gpl-3.0
25,https://github.com/huangxc6/Digital_IC_Design_23fall.git,2023-11-11 01:22:44+00:00,Here are some assignments for digital integrated circuit design in the fall of 2023.Welcome to communicate and star.,0,huangxc6/Digital_IC_Design_23fall,717275415,Verilog,Digital_IC_Design_23fall,5139,2,2024-01-08 08:44:13+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/c3df321a/QUT-digital-logic.git,2023-11-07 03:57:44+00:00,,0,c3df321a/QUT-digital-logic,715398294,Verilog,QUT-digital-logic,4044,2,2024-01-21 01:43:42+00:00,[],None
27,https://github.com/Gonzaga-2024-CPEN-Projects/NIOSII_Project_CPEN_430.git,2023-11-09 17:49:09+00:00,,0,Gonzaga-2024-CPEN-Projects/NIOSII_Project_CPEN_430,716708941,Verilog,NIOSII_Project_CPEN_430,4985,2,2023-11-29 02:34:38+00:00,[],None
28,https://github.com/AsadpourMohammad/Verilog-Projects.git,2023-11-11 08:08:11+00:00,Verilog Mini Projects,0,AsadpourMohammad/Verilog-Projects,717355821,Verilog,Verilog-Projects,17,2,2024-02-14 17:54:24+00:00,"['computer-architecture', 'icarus-verilog', 'verilog']",None
29,https://github.com/CoreRasurae/Amaranth-SDRAM-controller.git,2023-11-11 23:08:59+00:00,Amaranth SDRAM controller,1,CoreRasurae/Amaranth-SDRAM-controller,717585695,Verilog,Amaranth-SDRAM-controller,151,2,2023-12-29 06:56:49+00:00,[],https://api.github.com/licenses/gpl-3.0
30,https://github.com/nhatnd190802/Simple-Dual-Port-RAM.git,2023-11-13 18:31:08+00:00,Implementation Simple Dual Port RAM with Verilog HDL,0,nhatnd190802/Simple-Dual-Port-RAM,718269542,Verilog,Simple-Dual-Port-RAM,1,2,2023-11-15 18:22:05+00:00,[],None
31,https://github.com/1eviAckerman/ziguang-2023.git,2023-11-15 06:56:08+00:00,紫光2023魔盒项目,0,1eviAckerman/ziguang-2023,718968628,Verilog,ziguang-2023,30406,2,2023-11-24 13:06:08+00:00,[],None
32,https://github.com/Charley-xiao/No-Genshin.git,2023-11-19 02:39:02+00:00,No Genshin Minipiano,0,Charley-xiao/No-Genshin,720613314,Verilog,No-Genshin,8165,2,2024-01-07 10:35:32+00:00,[],None
33,https://github.com/nhatnd190802/binary_counter.git,2023-11-15 05:09:41+00:00,Implementation Binary Counter with Verilog HDL,0,nhatnd190802/binary_counter,718938725,Verilog,binary_counter,1,2,2023-11-15 18:21:59+00:00,[],None
34,https://github.com/Corrizzy/4-FFT-IFFT.git,2023-11-14 14:25:00+00:00,用verilog语言实现4点FFT与IFFT算法,0,Corrizzy/4-FFT-IFFT,718651966,Verilog,4-FFT-IFFT,3,2,2023-12-02 11:20:31+00:00,[],None
35,https://github.com/alwyn-t/Retro-Graphics-and-Games-on-De1-SoC-FPGA.git,2023-11-07 04:13:11+00:00,"Simulating retro style games using unique hardware architecture on the De1-SoC FPGA board. Details PS2 protocol, ROM memory blocks, sprite systems, physics engines, SVGA protocol, double video buffering and SDRAM protocol.",0,alwyn-t/Retro-Graphics-and-Games-on-De1-SoC-FPGA,715402262,Verilog,Retro-Graphics-and-Games-on-De1-SoC-FPGA,46406,2,2024-01-11 16:21:46+00:00,[],None
36,https://github.com/os-fpga/Validation.git,2023-11-07 18:37:06+00:00,Raptor Validation - New clean version of Compiler_Validation repo,10,os-fpga/Validation,715742501,Verilog,Validation,91468,2,2024-02-11 06:21:06+00:00,['sw'],
37,https://github.com/Master-ic/image_process.git,2023-11-18 11:02:19+00:00,,0,Master-ic/image_process,720395626,Verilog,image_process,280,2,2023-11-28 04:20:46+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/cjlworld/ZJU-Digital-logic-design-Projects.git,2023-11-20 10:47:53+00:00,浙江大学 数字逻辑设计 项目,0,cjlworld/ZJU-Digital-logic-design-Projects,721094485,Verilog,ZJU-Digital-logic-design-Projects,116,2,2024-03-20 16:50:18+00:00,[],None
39,https://github.com/ShixiangLi/Transformer_FPGA.git,2023-11-12 15:52:23+00:00,,0,ShixiangLi/Transformer_FPGA,717789253,Verilog,Transformer_FPGA,118,2,2024-03-29 09:07:17+00:00,[],None
40,https://github.com/Abhirecket/general_clk_div_by_odd.git,2023-11-16 11:52:57+00:00,A general frequency divider by odd is a circuit or device used to divide the frequency of an input signal by an odd integer. The purpose of a frequency divider is to generate an output signal with a frequency that is a fraction of the input frequency,0,Abhirecket/general_clk_div_by_odd,719544383,Verilog,general_clk_div_by_odd,546,2,2024-03-31 05:58:12+00:00,[],None
41,https://github.com/qiujiandong/emif-axil-converter.git,2023-11-12 12:00:31+00:00,在FPGA上实现EMIF转AXI4-Lite接口,0,qiujiandong/emif-axil-converter,717727863,Verilog,emif-axil-converter,83,2,2023-12-30 06:46:54+00:00,[],https://api.github.com/licenses/gpl-2.0
42,https://github.com/Vikkdsun/AXI4.git,2023-11-21 14:08:26+00:00,A AXI4 project of Verilog.,0,Vikkdsun/AXI4,721658454,Verilog,AXI4,19,2,2024-01-29 07:55:39+00:00,[],None
43,https://github.com/InsanityBy/I2C_Controller.git,2023-11-13 06:21:28+00:00,"A synthesisable I2C controller Verilog implementation, compatible with Philips protocol, supporting standard speed communication for master/slave devices.",0,InsanityBy/I2C_Controller,717994757,Verilog,I2C_Controller,141,2,2024-04-10 10:53:18+00:00,[],None
44,https://github.com/nhatnd190802/True-Dual-Port-RAM.git,2023-11-13 18:32:34+00:00,Implementation True Dual Port RAM with Verilog HDL,0,nhatnd190802/True-Dual-Port-RAM,718270091,Verilog,True-Dual-Port-RAM,1,2,2023-11-15 18:21:51+00:00,[],None
45,https://github.com/Zhroyn/I-wanna-in-Verilog.git,2023-11-21 15:40:56+00:00,,0,Zhroyn/I-wanna-in-Verilog,721699922,Verilog,I-wanna-in-Verilog,10348,2,2023-11-30 14:32:19+00:00,[],None
46,https://github.com/iamvictorblue/MIPS-PPU.git,2023-11-15 03:22:40+00:00,"Project for my Computer Architecture & Organization Class, where we had to design a MIPS 5 Stage Pipelined Processing Unit that could process a series of instructions and requirements.",1,iamvictorblue/MIPS-PPU,718912072,Verilog,MIPS-PPU,1670,2,2023-12-16 00:01:13+00:00,[],https://api.github.com/licenses/mit
47,https://github.com/MarSeventh/Computer-Organization.git,2023-11-25 15:11:06+00:00,2022秋 BUAA 计算机组成原理 课程设计,0,MarSeventh/Computer-Organization,723406078,Verilog,Computer-Organization,82,2,2024-03-25 22:50:49+00:00,[],None
48,https://github.com/xiguazaitortoise/tdc.git,2023-11-26 13:32:08+00:00,,1,xiguazaitortoise/tdc,723691589,Verilog,tdc,46,2,2024-04-09 12:16:40+00:00,[],None
49,https://github.com/maswx/xdma_uart.git,2023-11-15 15:26:42+00:00,,1,maswx/xdma_uart,719161283,Verilog,xdma_uart,6,2,2023-11-17 12:07:39+00:00,[],None
50,https://github.com/Unipisa/sEP8.git,2023-11-14 09:40:16+00:00,Ambiente Verilog per processore didattico sEP8 ,0,Unipisa/sEP8,718537770,Verilog,sEP8,1391,2,2024-03-12 16:16:42+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/Huytai1o2/Ticklab.git,2023-11-12 02:54:18+00:00,Dự án làm trong Ticklab,0,Huytai1o2/Ticklab,717621317,Verilog,Ticklab,58870,1,2023-11-12 03:58:53+00:00,[],None
52,https://github.com/JDHinds/ECS-1005-Finite-State-Machine.git,2023-11-21 12:11:21+00:00,,0,JDHinds/ECS-1005-Finite-State-Machine,721607808,Verilog,ECS-1005-Finite-State-Machine,210,1,2023-11-21 12:17:38+00:00,[],None
53,https://github.com/Carl98BR/Verilog-Project-Development-of-an-8-Bit-RISC-V-Processor.git,2023-11-09 14:42:08+00:00,,0,Carl98BR/Verilog-Project-Development-of-an-8-Bit-RISC-V-Processor,716631725,Verilog,Verilog-Project-Development-of-an-8-Bit-RISC-V-Processor,476,1,2024-01-29 02:51:19+00:00,[],https://api.github.com/licenses/gpl-3.0
54,https://github.com/MahmouodMagdi/256-bit-Modular-Adder-Subtractor.git,2023-11-12 21:28:39+00:00,Hardware Implementation of a Modular Adder/Subtractor,0,MahmouodMagdi/256-bit-Modular-Adder-Subtractor,717875329,Verilog,256-bit-Modular-Adder-Subtractor,1164,1,2024-01-17 02:43:50+00:00,[],None
55,https://github.com/jiuhao47/2023-fall-digital_circuit-FPGA_project.git,2023-11-23 15:12:05+00:00,,0,jiuhao47/2023-fall-digital_circuit-FPGA_project,722633696,Verilog,2023-fall-digital_circuit-FPGA_project,2575,1,2024-03-19 02:14:02+00:00,[],None
56,https://github.com/JacobPease/ahbsdc.git,2023-11-16 16:52:33+00:00,AHB SD Card Controller based on the AXI version from Eugene Tarassov,0,JacobPease/ahbsdc,719670249,Verilog,ahbsdc,19,1,2024-03-20 09:06:27+00:00,[],None
57,https://github.com/Laihb1106205841/Pianista-Digital-Logic-H-project.git,2023-11-20 11:27:26+00:00,SUSTech Digital Logic(H) Class Project,0,Laihb1106205841/Pianista-Digital-Logic-H-project,721109407,Verilog,Pianista-Digital-Logic-H-project,126,1,2024-04-11 18:33:45+00:00,[],None
58,https://github.com/mmd-nemati/CAD-CA1.git,2023-11-16 12:22:23+00:00,,0,mmd-nemati/CAD-CA1,719555676,Verilog,CAD-CA1,1002,1,2023-12-13 20:31:05+00:00,[],None
59,https://github.com/orszoooo/OneCycleCPU.git,2023-11-11 17:28:59+00:00,,0,orszoooo/OneCycleCPU,717511872,Verilog,OneCycleCPU,356,1,2024-01-09 10:48:00+00:00,[],None
60,https://github.com/JonathanIrizarry/ICOM4215---Project.git,2023-11-12 20:01:42+00:00,,1,JonathanIrizarry/ICOM4215---Project,717854943,Verilog,ICOM4215---Project,239,1,2023-11-22 15:05:48+00:00,[],None
61,https://github.com/K1ssMe-a/jichuang_2022.git,2023-11-16 16:05:56+00:00,2022年集创赛景嘉微杯-基于采用算法的图像插值算法与Verilog实现,0,K1ssMe-a/jichuang_2022,719650874,Verilog,jichuang_2022,126393,1,2023-11-18 02:23:07+00:00,[],https://api.github.com/licenses/gpl-3.0
62,https://github.com/AgapeDsky/VLSI-DSP-Final-Project.git,2023-11-25 16:54:03+00:00,Winograd CNN algorithm implementation on Verilog,0,AgapeDsky/VLSI-DSP-Final-Project,723434982,Verilog,VLSI-DSP-Final-Project,242,1,2023-11-26 09:04:21+00:00,[],None
63,https://github.com/Roger-505/Proyecto-Final-IE0323.git,2023-11-21 03:57:53+00:00,,0,Roger-505/Proyecto-Final-IE0323,721437808,Verilog,Proyecto-Final-IE0323,649,1,2024-02-02 17:25:33+00:00,[],None
64,https://github.com/parthoBhoumk/GCN-accelerator-design-RTL.git,2023-11-25 22:35:17+00:00,This was a project I did on EEE 525 at ASU. I designed a GCN accelerator that reads the feature and weight matrix along with Adjacency matrix (given as coordinate matrix form) and classified the nodes at the end. After RTL I also completed synthesis and created the chip with ASAP7 PDK in Cadence Innovus software.. ,0,parthoBhoumk/GCN-accelerator-design-RTL,723512017,Verilog,GCN-accelerator-design-RTL,5615,1,2024-04-03 05:28:35+00:00,[],None
65,https://github.com/TinyTapeout/tinytapeout-06-staging.git,2023-11-17 22:56:29+00:00,Tiny Tapeout 06 staging,0,TinyTapeout/tinytapeout-06-staging,720244762,Verilog,tinytapeout-06-staging,412501,1,2023-11-18 00:25:51+00:00,[],https://api.github.com/licenses/apache-2.0
66,https://github.com/Vikkdsun/UDP.git,2023-11-08 09:40:17+00:00,A UDP project of Verilog.,0,Vikkdsun/UDP,716009986,Verilog,UDP,39,1,2023-11-08 09:43:41+00:00,[],None
67,https://github.com/matheusloop/CPU_RISC-V_LASD-2023.1.git,2023-11-09 13:35:32+00:00,,0,matheusloop/CPU_RISC-V_LASD-2023.1,716601885,Verilog,CPU_RISC-V_LASD-2023.1,23703,1,2023-11-09 16:10:30+00:00,[],None
68,https://github.com/Fatemehgolshan/ARINC429.git,2023-11-07 03:41:24+00:00,"""Development of a digital information transfer system for ARINC 429, a standard used in avionics data buses, involving FPGA-based receiver and transmitter simulations with serial communication capabilities and hardware verification.""",0,Fatemehgolshan/ARINC429,715394044,Verilog,ARINC429,22,1,2023-12-22 02:06:32+00:00,[],None
69,https://github.com/nfjesifb/Spinking_neuron_Cluster.git,2023-11-20 15:28:57+00:00,Asynchronous digital neuromorphic network build from leaky integrate and fire neurons. In the works!,0,nfjesifb/Spinking_neuron_Cluster,721211651,Verilog,Spinking_neuron_Cluster,74538,1,2023-12-27 11:10:49+00:00,[],https://api.github.com/licenses/apache-2.0
70,https://github.com/VSOPwsy/Processor.git,2023-11-24 13:39:02+00:00,,0,VSOPwsy/Processor,723018894,Verilog,Processor,2279,1,2023-12-28 08:00:53+00:00,[],None
71,https://github.com/Abhirecket/SPI.git,2023-11-24 06:35:51+00:00,SPI is a synchronous communication protocol that transmits and receives information simultaneously with high data transfer rates and is designed for board-level communication over short distances. The SPI communication interface is advantageous when needing to communicate between multiple devices.,0,Abhirecket/SPI,722870445,Verilog,SPI,101,1,2024-03-18 18:28:41+00:00,[],None
72,https://github.com/shalan/ms_i2c.git,2023-11-12 10:24:50+00:00,i2c master controller with an APB interface,1,shalan/ms_i2c,717706244,Verilog,ms_i2c,50,1,2024-01-14 13:00:26+00:00,[],https://api.github.com/licenses/apache-2.0
73,https://github.com/Vrownie/NTT.git,2023-11-16 17:59:20+00:00,ECE 6950: Flexible and Efficient NTT on FPGA for ZKPs,0,Vrownie/NTT,719697123,Verilog,NTT,788,1,2024-04-04 17:35:12+00:00,[],None
74,https://github.com/Sichao-Yang/nl2sva.git,2023-11-25 14:11:39+00:00,,0,Sichao-Yang/nl2sva,723389172,Verilog,nl2sva,8666,1,2024-03-07 02:31:33+00:00,[],https://api.github.com/licenses/mit
75,https://github.com/heeesoo/Verilog_HDL.git,2023-11-18 11:09:08+00:00,,0,heeesoo/Verilog_HDL,720397323,Verilog,Verilog_HDL,1780,1,2024-04-11 13:48:59+00:00,[],None
76,https://github.com/brunoayala99/multiplicadorNxN.git,2023-11-16 17:26:04+00:00,,0,brunoayala99/multiplicadorNxN,719682996,Verilog,multiplicadorNxN,74131,1,2023-12-12 19:46:00+00:00,[],None
77,https://github.com/Bageldoodle/SPI.git,2023-11-08 02:54:35+00:00,Verilog 2001 implementation of part of Microchip's 23A640 SPI Bus low-power serial SRAM. ,0,Bageldoodle/SPI,715885549,Verilog,SPI,4,1,2024-01-26 08:48:49+00:00,[],None
78,https://github.com/ashwinkumar-sivakumar/ece571_risc_v_group_3.git,2023-11-20 01:12:25+00:00,Final project - RISC V ,0,ashwinkumar-sivakumar/ece571_risc_v_group_3,720921560,Verilog,ece571_risc_v_group_3,539,1,2024-03-22 07:33:37+00:00,[],None
79,https://github.com/cars-lab-repo/CycPUF.git,2023-11-15 22:30:55+00:00,Cyclic Physical Unclonable Function,0,cars-lab-repo/CycPUF,719309741,Verilog,CycPUF,815,1,2024-03-27 07:53:07+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/Raymonna/fir-caravel.git,2023-11-08 15:55:43+00:00,,0,Raymonna/fir-caravel,716182607,Verilog,fir-caravel,28377,1,2023-11-08 16:03:11+00:00,[],None
81,https://github.com/Fukuma-Mizushi/EEL5722_Lab1_Push_Button_Counter.git,2023-11-18 09:17:08+00:00,,0,Fukuma-Mizushi/EEL5722_Lab1_Push_Button_Counter,720370033,Verilog,EEL5722_Lab1_Push_Button_Counter,407,1,2023-11-18 09:33:06+00:00,[],None
82,https://github.com/AliMomtahen/Risk_V_pipe_line.git,2023-11-09 09:23:11+00:00,,0,AliMomtahen/Risk_V_pipe_line,716502694,Verilog,Risk_V_pipe_line,7,1,2023-11-28 15:25:37+00:00,[],None
83,https://github.com/hello-eternity/RTLDATA.git,2023-11-13 07:30:08+00:00,"RTL related data including books, code",0,hello-eternity/RTLDATA,718013951,Verilog,RTLDATA,101301,1,2023-12-15 07:55:50+00:00,[],None
84,https://github.com/Moujuruo/2023Fall_HIT_computer_architecture_lab.git,2023-11-20 01:19:09+00:00,2023FALL HIT 体系结构实验,0,Moujuruo/2023Fall_HIT_computer_architecture_lab,720922981,Verilog,2023Fall_HIT_computer_architecture_lab,13,1,2023-12-18 18:09:06+00:00,[],None
85,https://github.com/mikeakohn/f100l_fpga.git,2023-11-12 17:47:36+00:00,F100-L CPU implemented in an FPGA.,0,mikeakohn/f100l_fpga,717820512,Verilog,f100l_fpga,64,1,2024-01-18 18:37:30+00:00,[],https://api.github.com/licenses/mit
86,https://github.com/ssccddaasa/Arch.git,2023-11-24 18:06:00+00:00,pipline CPU,0,ssccddaasa/Arch,723112349,Verilog,Arch,1080,1,2024-03-26 14:25:41+00:00,[],None
87,https://github.com/chanbengz/SUSTech_CS207_Project_Piano.git,2023-11-19 09:12:20+00:00,"A Mini Piano Toy, Semester Project for CS 207 Digital Design",1,chanbengz/SUSTech_CS207_Project_Piano,720685966,Verilog,SUSTech_CS207_Project_Piano,2036,1,2024-03-28 03:46:09+00:00,"['fpga', 'piano-music']",None
88,https://github.com/eduardo00-fv/FPGA_Lift.git,2023-11-17 04:33:09+00:00,,0,eduardo00-fv/FPGA_Lift,719872308,Verilog,FPGA_Lift,7,1,2024-04-09 12:01:19+00:00,[],None
89,https://github.com/cascade-artifacts-designs/cascade-difuzzrtl-verilator.git,2023-11-22 16:08:07+00:00,,1,cascade-artifacts-designs/cascade-difuzzrtl-verilator,722186708,Verilog,cascade-difuzzrtl-verilator,14259,1,2023-11-29 08:48:36+00:00,[],
90,https://github.com/1649406823gm/ov5640_find_ball_KT.git,2023-11-24 07:07:24+00:00,,0,1649406823gm/ov5640_find_ball_KT,722880095,Verilog,ov5640_find_ball_KT,14271,1,2024-02-03 08:29:22+00:00,[],None
91,https://github.com/Abhirecket/fibanocci.git,2023-11-21 12:02:59+00:00," The Fibonacci series is a sequence of numbers in which each number is the sum of the two preceding ones, usually starting with 0 and 1. So, the Fibonacci series begins as follows: 0, 1, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89, 144, 233, 377, ...",0,Abhirecket/fibanocci,721604434,Verilog,fibanocci,50,1,2023-12-12 03:51:10+00:00,[],None
92,https://github.com/Abhirecket/min_max_without_comparator.git,2023-11-22 07:20:22+00:00,"designing a corcuit of MAX and MIN without using Comparator, when in > Max , out = Max ; in< Min , out = Min; Max<in<Min, out = in;",0,Abhirecket/min_max_without_comparator,721979625,Verilog,min_max_without_comparator,134,1,2023-12-13 08:34:36+00:00,[],None
93,https://github.com/7Sageer/CosmicKeyboard.git,2023-11-25 06:56:26+00:00,CosmicKeyboard is an innovative electronic keyboard project designed to bring a unique musical experience. ,1,7Sageer/CosmicKeyboard,723282259,Verilog,CosmicKeyboard,7418,1,2023-12-14 03:27:51+00:00,[],None
94,https://github.com/816-allen/SOC-Design-Lab4-2.git,2023-11-09 03:19:45+00:00,,0,816-allen/SOC-Design-Lab4-2,716392515,Verilog,SOC-Design-Lab4-2,3528,1,2023-11-09 14:10:59+00:00,[],None
95,https://github.com/Omarmasalmah/ENCS3310_Advanced_Digital.git,2023-11-24 14:28:11+00:00,,0,Omarmasalmah/ENCS3310_Advanced_Digital,723037457,Verilog,ENCS3310_Advanced_Digital,4115,1,2024-01-14 17:19:39+00:00,[],None
96,https://github.com/muttakartheek/100_days_rtl.git,2023-11-12 14:25:47+00:00,,0,muttakartheek/100_days_rtl,717765720,Verilog,100_days_rtl,5459,1,2023-11-12 16:32:02+00:00,[],None
97,https://github.com/pietrea2/Microphone-Audio-Effects-Board.git,2023-11-21 07:21:28+00:00,"Computer Hardware Final Project, developed on FPGA and STM32 Nucleo 446ZE in Embedded C",0,pietrea2/Microphone-Audio-Effects-Board,721495987,Verilog,Microphone-Audio-Effects-Board,510830,1,2023-11-21 19:33:22+00:00,[],None
98,https://github.com/BlueDagger05/booths_multiplier.git,2023-11-24 05:41:45+00:00,This repo contains design and testbench of 16-bit booths multiplier using Verilog and SystemVerilog. ,0,BlueDagger05/booths_multiplier,722855585,Verilog,booths_multiplier,260,1,2023-12-03 15:33:50+00:00,[],None
99,https://github.com/razanodeh01/ENCS3310-ADVANCED-DIGITAL-SYSTEMS.git,2023-11-22 17:19:07+00:00,,0,razanodeh01/ENCS3310-ADVANCED-DIGITAL-SYSTEMS,722214204,Verilog,ENCS3310-ADVANCED-DIGITAL-SYSTEMS,2010,1,2024-01-25 17:19:29+00:00,[],None
100,https://github.com/annu27-9/days-of-verilog-coding.git,2023-11-13 16:07:48+00:00,,0,annu27-9/days-of-verilog-coding,718213035,Verilog,days-of-verilog-coding,2032,1,2023-11-24 06:08:25+00:00,[],None
101,https://github.com/pavithra7369/lfsr.git,2023-11-24 07:52:07+00:00,my project,0,pavithra7369/lfsr,722894238,Verilog,lfsr,11927,1,2024-04-11 05:03:29+00:00,[],https://api.github.com/licenses/apache-2.0
102,https://github.com/Orgoutsider/PixelBox.git,2023-11-26 14:20:16+00:00,,0,Orgoutsider/PixelBox,723705927,Verilog,PixelBox,645513,1,2024-02-28 01:46:02+00:00,[],None
103,https://github.com/Muxucao0812/Concolic_ReinforcementLearning.git,2023-11-12 07:10:24+00:00,,1,Muxucao0812/Concolic_ReinforcementLearning,717667589,Verilog,Concolic_ReinforcementLearning,54762,1,2024-04-05 07:46:47+00:00,[],None
104,https://github.com/TrustworthyComputing/minhash-HE.git,2023-11-13 15:10:50+00:00,,0,TrustworthyComputing/minhash-HE,718189407,Verilog,minhash-HE,89937,1,2024-01-02 01:46:04+00:00,[],None
105,https://github.com/WangXinTong1202/RISC-V-singlecycle-cpu.git,2023-11-13 11:53:30+00:00,,0,WangXinTong1202/RISC-V-singlecycle-cpu,718107466,Verilog,RISC-V-singlecycle-cpu,166,1,2024-01-30 14:13:33+00:00,[],None
106,https://github.com/nhatnd190802/CLA.git,2023-11-15 04:45:55+00:00,Implementation CLA (Carry Look-Ahead Adder) with Verilog HDL,0,nhatnd190802/CLA,718932863,Verilog,CLA,3,1,2023-11-15 18:19:47+00:00,[],None
107,https://github.com/JASLemos/Vedic-Multipliers.git,2023-11-15 18:02:01+00:00,"Verilog code for fast binary multipliers, using Vedic mathematics.",0,JASLemos/Vedic-Multipliers,719221199,Verilog,Vedic-Multipliers,22,1,2024-04-06 17:40:12+00:00,[],https://api.github.com/licenses/gpl-3.0
108,https://github.com/Carl7yan/Viterbi.git,2023-11-13 13:33:42+00:00,,0,Carl7yan/Viterbi,718146306,Verilog,Viterbi,1585,1,2023-12-01 05:54:54+00:00,[],None
109,https://github.com/kxzhu0505/FELUT.git,2023-11-11 06:37:05+00:00,Source code of Exploration_of_FPGA_PLB_Architecture_Base_on_LUT_and_Microgates,0,kxzhu0505/FELUT,717337116,Verilog,FELUT,2523,1,2023-11-17 06:56:04+00:00,[],None
110,https://github.com/Fukuma-Mizushi/EEL5722_Lab4_PS2_Input_to_VGA.git,2023-11-23 07:35:31+00:00,,0,Fukuma-Mizushi/EEL5722_Lab4_PS2_Input_to_VGA,722457788,Verilog,EEL5722_Lab4_PS2_Input_to_VGA,72,1,2023-11-23 07:46:41+00:00,[],None
111,https://github.com/Hanmengyuan-bit/human-voice-seperation.git,2023-11-15 08:18:37+00:00,,0,Hanmengyuan-bit/human-voice-seperation,718995618,Verilog,human-voice-seperation,22706,1,2024-01-12 14:55:02+00:00,[],None
112,https://github.com/Abhirecket/Div_5.git,2023-11-22 09:57:42+00:00,"Create a block that check if a number is divisible by “5” ?  Every cycle, LSB receives a new bit; if the current sequence is divisible by “5”, block transmits “1”.",0,Abhirecket/Div_5,722037682,Verilog,Div_5,314,1,2024-03-18 18:31:02+00:00,[],None
113,https://github.com/shengnian6/led_01.git,2023-11-14 15:46:23+00:00,,0,shengnian6/led_01,718688839,Verilog,led_01,11,1,2023-11-14 16:00:02+00:00,[],None
114,https://github.com/Abhirecket/uart_basic.git,2023-11-21 11:17:36+00:00,,0,Abhirecket/uart_basic,721586910,Verilog,uart_basic,13193,1,2023-12-12 03:46:05+00:00,[],None
115,https://github.com/thesourcerer8/gf180-caravel-nand-controller.git,2023-11-13 07:08:17+00:00,Tapeout of NAND-Controller on GlobalFoundries 180nm Process Development Kit with Caravel from EFabless,0,thesourcerer8/gf180-caravel-nand-controller,718007351,Verilog,gf180-caravel-nand-controller,73666,1,2024-03-01 19:00:55+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/Dvir1992/single_cycle_mips.git,2023-11-08 07:28:24+00:00,,0,Dvir1992/single_cycle_mips,715961516,Verilog,single_cycle_mips,690,1,2023-11-08 07:37:18+00:00,[],None
117,https://github.com/evanelang/EC_551_ENIGMA.git,2023-11-09 00:17:53+00:00,,1,evanelang/EC_551_ENIGMA,716347911,Verilog,EC_551_ENIGMA,28345,1,2023-12-12 17:44:10+00:00,[],None
118,https://github.com/Priteesh-Ranjan/Verilog-Codes.git,2023-11-14 18:52:46+00:00,,0,Priteesh-Ranjan/Verilog-Codes,718765012,Verilog,Verilog-Codes,44,1,2024-01-14 13:01:04+00:00,[],None
119,https://github.com/Yashas-naidu/DDCO_PROJECT_23.git,2023-11-12 13:08:13+00:00,Count ones in Binary Input,0,Yashas-naidu/DDCO_PROJECT_23,717744924,Verilog,DDCO_PROJECT_23,110,1,2023-12-30 04:12:34+00:00,[],None
120,https://github.com/04amrita/100daysOf_RTL.git,2023-11-23 17:29:39+00:00,Implementation of digital circuits using Xilinx Vivado Design suit,0,04amrita/100daysOf_RTL,722682766,Verilog,100daysOf_RTL,37,1,2024-02-15 15:08:00+00:00,[],None
121,https://github.com/asimkhan8107/UART.git,2023-11-15 19:40:46+00:00,,0,asimkhan8107/UART,719256144,Verilog,UART,3,1,2024-03-24 15:53:32+00:00,[],None
122,https://github.com/microsoft/silicon-rans.git,2023-11-09 19:44:36+00:00,Reference Verilog implementation of a hardware rANS decoder,0,microsoft/silicon-rans,716749633,Verilog,silicon-rans,17,1,2024-04-11 19:02:18+00:00,[],https://api.github.com/licenses/mit
123,https://github.com/Vilanjaya/cocotbext-bow.git,2023-11-22 12:51:12+00:00,"The Bunch of Wires (BoW) is a simple, open, and interoperable physical interface between two chiplets or chip-scale-packages (CSP) in a common package.",0,Vilanjaya/cocotbext-bow,722103875,Verilog,cocotbext-bow,2457,1,2024-02-06 11:03:03+00:00,[],https://api.github.com/licenses/mit
124,https://github.com/aomtoku/NetFPGA-PLUS-2.0.git,2023-11-22 02:17:54+00:00,,0,aomtoku/NetFPGA-PLUS-2.0,721898430,Verilog,NetFPGA-PLUS-2.0,740,1,2024-03-15 11:57:15+00:00,[],None
125,https://github.com/EwanJamet/AudioNN_Portage.git,2023-11-21 10:41:00+00:00,,1,EwanJamet/AudioNN_Portage,721572197,Verilog,AudioNN_Portage,127668,1,2023-12-21 09:22:47+00:00,[],None
126,https://github.com/Abhirecket/frequency-divider--2f-3-.git,2023-11-22 10:08:59+00:00,Design the Digital Circuit which gives fout = (2/3) fin.,0,Abhirecket/frequency-divider--2f-3-,722042236,Verilog,frequency-divider--2f-3-,518,1,2023-12-13 08:34:34+00:00,[],None
127,https://github.com/bhavinpt/fifo-scan-dft.git,2023-11-07 07:46:21+00:00,"Inserted RTL-level scan chain, performed fault detection using test patterns, and analyzed its PPA to observe the cost of scan.",0,bhavinpt/fifo-scan-dft,715466197,Verilog,fifo-scan-dft,53,1,2024-04-13 09:39:38+00:00,[],None
128,https://github.com/Carl7yan/i2c-v2pro.git,2023-11-25 08:24:54+00:00,,0,Carl7yan/i2c-v2pro,723302183,Verilog,i2c-v2pro,676,1,2023-11-25 08:26:41+00:00,[],None
129,https://github.com/amcny/EC206_DSDLAB.git,2023-11-21 18:05:33+00:00,Verilog codes that are discussed in EC206 - DSD LAB,0,amcny/EC206_DSDLAB,721759986,Verilog,EC206_DSDLAB,20,1,2023-12-04 08:37:05+00:00,[],None
130,https://github.com/furkanunsal42/CompuTED.git,2023-11-09 19:38:04+00:00,,0,furkanunsal42/CompuTED,716747524,Verilog,CompuTED,95,1,2023-12-01 01:32:10+00:00,[],None
131,https://github.com/WongChaoya/uart.git,2023-11-12 22:46:10+00:00,,0,WongChaoya/uart,717892728,Verilog,uart,140,1,2024-03-27 01:21:56+00:00,[],None
132,https://github.com/rogeermv/tt_um_rogelio.git,2023-11-11 03:51:24+00:00,,0,rogeermv/tt_um_rogelio,717302312,Verilog,tt_um_rogelio,13,0,2023-11-11 03:51:29+00:00,[],https://api.github.com/licenses/apache-2.0
133,https://github.com/Shruti-Tajne/HDLbits.git,2023-11-10 08:11:22+00:00,My solutions to practice problems found at (https://hdlbits.01xz.net/wiki/Problem_sets) ,0,Shruti-Tajne/HDLbits,716950267,Verilog,HDLbits,42,0,2023-11-10 08:24:45+00:00,[],None
134,https://github.com/matheusdiassb/Verilog.git,2023-11-13 11:37:53+00:00,,0,matheusdiassb/Verilog,718101767,Verilog,Verilog,5,0,2023-11-13 11:48:32+00:00,[],None
135,https://github.com/AhsanJ786/first_repo.git,2023-11-12 19:19:44+00:00,first practice repo,0,AhsanJ786/first_repo,717844272,Verilog,first_repo,4,0,2023-11-13 07:45:03+00:00,[],None
136,https://github.com/Rohitvgupta15/Uart_verilog.git,2023-11-07 07:01:41+00:00,,0,Rohitvgupta15/Uart_verilog,715450561,Verilog,Uart_verilog,11,0,2023-11-07 07:03:01+00:00,[],None
137,https://github.com/Dhruv-Kumar-1/64-point_FFT.git,2023-11-16 05:24:49+00:00,,0,Dhruv-Kumar-1/64-point_FFT,719411476,Verilog,64-point_FFT,2606,0,2023-11-16 22:09:04+00:00,[],None
138,https://github.com/Ivan890129/STA_cad_hw2.git,2023-11-09 18:44:17+00:00,,0,Ivan890129/STA_cad_hw2,716728937,Verilog,STA_cad_hw2,3829,0,2023-11-19 08:53:13+00:00,[],None
139,https://github.com/eduardo00-fv/FPGA_Motor_Controller.git,2023-11-17 00:28:32+00:00,FPGA Motor controller using verilog,0,eduardo00-fv/FPGA_Motor_Controller,719813616,Verilog,FPGA_Motor_Controller,9,0,2023-11-17 01:17:12+00:00,[],None
140,https://github.com/Yumonor/FindMedian-version1.git,2023-11-18 01:51:49+00:00,Find Median number,0,Yumonor/FindMedian-version1,720277192,Verilog,FindMedian-version1,383,0,2023-11-18 02:08:02+00:00,[],None
141,https://github.com/euraposis/ver_test.git,2023-11-14 16:23:13+00:00,some examples and tests with the Lattice Icestick in Verilog,0,euraposis/ver_test,718704944,Verilog,ver_test,5,0,2023-11-16 07:16:57+00:00,[],None
142,https://github.com/JeffC25/mips-cpu.git,2023-11-19 17:42:05+00:00,,0,JeffC25/mips-cpu,720819753,Verilog,mips-cpu,13,0,2023-11-19 17:47:03+00:00,[],None
143,https://github.com/z87man/lab2.git,2023-11-09 10:28:55+00:00,,0,z87man/lab2,716530400,Verilog,lab2,20,0,2023-11-09 10:30:21+00:00,[],None
144,https://github.com/R1shbs/adder_multipliers_verilog.git,2023-11-09 21:13:44+00:00,"4, 8, 16 bits of adders and multipliers Verilog codes for different architectures ",1,R1shbs/adder_multipliers_verilog,716777005,Verilog,adder_multipliers_verilog,9,0,2023-11-09 21:15:14+00:00,[],None
145,https://github.com/galibhaidar/Weak-PUF-Ring-Oscillator-Implementation-on-FPGA.git,2023-11-09 21:47:07+00:00,,0,galibhaidar/Weak-PUF-Ring-Oscillator-Implementation-on-FPGA,716786277,Verilog,Weak-PUF-Ring-Oscillator-Implementation-on-FPGA,9,0,2023-11-09 21:50:22+00:00,[],None
146,https://github.com/kaveri307/Mealy-Sequence-Detector.git,2023-11-09 11:43:12+00:00,This repository consists of the RTL design and related essentials of Mealy Sequence Detector written in Verilog.,0,kaveri307/Mealy-Sequence-Detector,716557660,Verilog,Mealy-Sequence-Detector,66,0,2023-11-09 11:44:28+00:00,[],None
147,https://github.com/emma16163/SOC_LAB_4-1.git,2023-11-09 06:30:27+00:00,,0,emma16163/SOC_LAB_4-1,716443024,Verilog,SOC_LAB_4-1,25934,0,2023-11-10 10:11:22+00:00,[],None
148,https://github.com/Stallion-X/digital-circuit-lab.git,2023-11-21 04:19:07+00:00,Logisim and verilog lab work,0,Stallion-X/digital-circuit-lab,721443075,Verilog,digital-circuit-lab,74,0,2023-11-21 04:25:47+00:00,[],None
149,https://github.com/Chandram-Dutta/verilog-digital-electronics.git,2023-11-20 19:24:37+00:00,,0,Chandram-Dutta/verilog-digital-electronics,721303023,Verilog,verilog-digital-electronics,8,0,2023-11-20 19:24:45+00:00,[],None
150,https://github.com/Shahabaz-gaucho/PISO_RTL.git,2023-11-20 14:05:34+00:00,,0,Shahabaz-gaucho/PISO_RTL,721174239,Verilog,PISO_RTL,38,0,2023-11-20 14:19:01+00:00,[],None
151,https://github.com/Asma-Mohsin/CyberGuard-Fortifying_Tomorrow-s_data.git,2023-11-22 17:59:17+00:00,,0,Asma-Mohsin/CyberGuard-Fortifying_Tomorrow-s_data,722229594,Verilog,CyberGuard-Fortifying_Tomorrow-s_data,122228,0,2023-11-22 18:07:45+00:00,[],https://api.github.com/licenses/apache-2.0
152,https://github.com/FF-Industries/sequential-multiplier-tapeout.git,2023-11-17 13:28:26+00:00,,0,FF-Industries/sequential-multiplier-tapeout,720051093,Verilog,sequential-multiplier-tapeout,11945,0,2023-11-24 08:58:15+00:00,[],https://api.github.com/licenses/apache-2.0
153,https://github.com/GauthamMulay/fpmul_tapeout.git,2023-11-23 05:44:52+00:00,,0,GauthamMulay/fpmul_tapeout,722423823,Verilog,fpmul_tapeout,20596,0,2023-11-23 05:45:37+00:00,[],https://api.github.com/licenses/apache-2.0
154,https://github.com/vandhana01/3-bit_rc.git,2023-11-25 09:09:14+00:00,,0,vandhana01/3-bit_rc,723312297,Verilog,3-bit_rc,23597,0,2023-11-25 09:10:02+00:00,[],https://api.github.com/licenses/apache-2.0
155,https://github.com/vachas23/Coffee-Vending-machine.git,2023-11-26 04:50:17+00:00,Coffee Vending machine,0,vachas23/Coffee-Vending-machine,723572383,Verilog,Coffee-Vending-machine,1,0,2023-11-26 05:03:08+00:00,[],None
156,https://github.com/visionvlsi/Proj_Bhoj_DVRAM_ASIC_2023.git,2023-11-25 05:03:07+00:00,,0,visionvlsi/Proj_Bhoj_DVRAM_ASIC_2023,723258631,Verilog,Proj_Bhoj_DVRAM_ASIC_2023,1552,0,2023-11-26 03:24:38+00:00,[],None
157,https://github.com/Vasco-Luz/caravel-IOB5_SOC.git,2023-11-14 17:08:02+00:00,Teste do caravela com o IOB_SOC,0,Vasco-Luz/caravel-IOB5_SOC,718723547,Verilog,caravel-IOB5_SOC,270386,0,2023-11-14 18:52:25+00:00,[],https://api.github.com/licenses/apache-2.0
158,https://github.com/moon44432/ku-cose222.git,2023-11-14 08:25:21+00:00,Milestone project for Korea University COSE222: Computer Architecture,0,moon44432/ku-cose222,718509906,Verilog,ku-cose222,118,0,2023-12-01 14:15:42+00:00,[],None
159,https://github.com/Alanhsiu/IC-Design-HW3.git,2023-11-13 13:35:05+00:00,,0,Alanhsiu/IC-Design-HW3,718146862,Verilog,IC-Design-HW3,4666,0,2023-12-05 15:59:54+00:00,[],None
160,https://github.com/Peemgithub/Pong-project.git,2023-11-07 06:47:13+00:00,,0,Peemgithub/Pong-project,715445742,Verilog,Pong-project,1807,0,2023-11-07 06:58:07+00:00,[],None
161,https://github.com/leahmdmartins10/PianoTiles241.git,2023-11-13 19:29:02+00:00,,0,leahmdmartins10/PianoTiles241,718290869,Verilog,PianoTiles241,113,0,2023-11-18 22:36:30+00:00,[],None
162,https://github.com/NaHyeon520/Electric-Piano-Project.git,2023-11-20 07:48:35+00:00,"Logic Circuit Design & Lab: Term Project: Electric Piano Project, September 2020 - December 2020",0,NaHyeon520/Electric-Piano-Project,721023881,Verilog,Electric-Piano-Project,36537,0,2023-12-06 15:10:24+00:00,[],None
163,https://github.com/BrandonZupan/vlsi-final-project.git,2023-11-24 20:14:25+00:00,man. ,0,BrandonZupan/vlsi-final-project,723147215,Verilog,vlsi-final-project,465,0,2023-12-07 05:57:25+00:00,[],None
164,https://github.com/humna2531/axi_lite4.git,2023-11-23 12:12:42+00:00,,0,humna2531/axi_lite4,722560393,Verilog,axi_lite4,10,0,2023-11-23 12:47:11+00:00,[],None
165,https://github.com/ishi-kai/ISHI-KAI_Multiple_Projects_OpenGFMPW-1.git,2023-11-09 16:40:59+00:00,This project is a compilation of ISHI-KAI members' individual analog circuit projects for OpenGFMPW-1.,0,ishi-kai/ISHI-KAI_Multiple_Projects_OpenGFMPW-1,716681950,Verilog,ISHI-KAI_Multiple_Projects_OpenGFMPW-1,43782,0,2023-12-01 10:15:30+00:00,[],https://api.github.com/licenses/apache-2.0
166,https://github.com/AryanBastani/CAD-CA-01.git,2023-11-17 10:26:30+00:00,,0,AryanBastani/CAD-CA-01,719984828,Verilog,CAD-CA-01,1496,0,2023-12-14 12:29:25+00:00,[],None
167,https://github.com/seba-orellana/Osciloscope_Verilog.git,2023-11-23 23:59:33+00:00,Osciloscopio Verilog,0,seba-orellana/Osciloscope_Verilog,722780974,Verilog,Osciloscope_Verilog,78,0,2023-12-01 13:58:42+00:00,[],None
168,https://github.com/Amik-TJ/synthesized_verilog_parser.git,2023-11-15 05:03:59+00:00,,0,Amik-TJ/synthesized_verilog_parser,718937309,Verilog,synthesized_verilog_parser,10431,0,2023-11-15 05:05:14+00:00,[],None
169,https://github.com/Charitha623/RTL-designs.git,2023-11-12 06:23:44+00:00,RTL designs of digital circuits usin verilog,0,Charitha623/RTL-designs,717658978,Verilog,RTL-designs,3873,0,2023-11-12 07:17:00+00:00,[],None
170,https://github.com/Aryan-G4/Dexerity-Dash--FPGA-Project.git,2023-11-22 22:19:40+00:00,"A coordination game/tool that helps users develop hand-eye coordination, reaction speed, and dexterity",0,Aryan-G4/Dexerity-Dash--FPGA-Project,722320360,Verilog,Dexerity-Dash--FPGA-Project,63,0,2024-02-07 02:42:02+00:00,[],None
171,https://github.com/agsa2/Infra-Hard-projeto.git,2023-11-17 19:45:45+00:00,,0,agsa2/Infra-Hard-projeto,720196052,Verilog,Infra-Hard-projeto,574,0,2024-01-17 12:56:51+00:00,[],None
172,https://github.com/phoenix367/tang_nano_9K_ov7670.git,2023-11-25 21:03:43+00:00,OV7670 camera sensor demo project for Tang Nano 9K board,0,phoenix367/tang_nano_9K_ov7670,723494521,Verilog,tang_nano_9K_ov7670,1647,0,2024-02-19 00:16:37+00:00,[],https://api.github.com/licenses/mit
173,https://github.com/hamptopl/2048FPGAProject.git,2023-11-16 19:08:41+00:00,ECE287 Final Project,0,hamptopl/2048FPGAProject,719723494,Verilog,2048FPGAProject,7669,0,2023-12-15 19:56:55+00:00,[],None
174,https://github.com/diy-ic/openlane-full-adder.git,2023-11-14 20:05:58+00:00,,0,diy-ic/openlane-full-adder,718791354,Verilog,openlane-full-adder,616,0,2023-12-05 12:42:53+00:00,[],None
175,https://github.com/blafea/2023fall-Computer-Architecture.git,2023-11-15 06:23:35+00:00,,0,blafea/2023fall-Computer-Architecture,718958899,Verilog,2023fall-Computer-Architecture,4331,0,2023-12-30 09:05:06+00:00,[],None
176,https://github.com/Mahmoud-Abdelraouf/Computer-Organization-and-Architecture.git,2023-11-08 07:56:27+00:00,Verilog code examples and materials for Computer Organization.,1,Mahmoud-Abdelraouf/Computer-Organization-and-Architecture,715971400,Verilog,Computer-Organization-and-Architecture,62305,0,2024-01-02 22:20:28+00:00,"['computer-architecture', 'computer-organization', 'verilog', '8086-microprocessor', 'pic', 'programmable-interrupt-controller', 'modelsim', 'qu', 'synthesis-project']",https://api.github.com/licenses/mit
177,https://github.com/smyt022/Blocky.git,2023-11-26 00:32:13+00:00,"Sam and Nadeem's ECE241 final project: a game called “Blocky”. It will be a square which can be moved using the arrow keys on the PS2 keyboard, there will also be static obstacles that can set the game to over (if player comes in contact with it). It will use a PS2 keyboard and will have a VGA out.",0,smyt022/Blocky,723530798,Verilog,Blocky,26,0,2024-01-11 00:03:45+00:00,[],None
178,https://github.com/LuisHern1/UABC_PRUEBA.git,2023-11-11 21:37:20+00:00,,0,LuisHern1/UABC_PRUEBA,717569153,Verilog,UABC_PRUEBA,17,0,2024-01-14 12:56:16+00:00,[],https://api.github.com/licenses/apache-2.0
179,https://github.com/clLu0322/Digital-Logic-Design-Lab.git,2023-11-23 13:38:00+00:00,數位邏輯設計實習,0,clLu0322/Digital-Logic-Design-Lab,722594703,Verilog,Digital-Logic-Design-Lab,39854,0,2024-03-01 15:17:09+00:00,[],None
180,https://github.com/farewillwell/cpu_mips.git,2023-11-11 14:13:51+00:00,,0,farewillwell/cpu_mips,717448293,Verilog,cpu_mips,54,0,2023-11-11 14:14:58+00:00,[],None
181,https://github.com/MartinC45/Caravel-Shuttle.git,2023-11-09 09:30:13+00:00,,0,MartinC45/Caravel-Shuttle,716505477,Verilog,Caravel-Shuttle,226407,0,2023-11-11 16:42:53+00:00,[],https://api.github.com/licenses/apache-2.0
182,https://github.com/Manikanta-IITB/HPC_Caravel_DWT.git,2023-11-13 08:39:15+00:00,This project shows the integration of image compression using DWT module with the Caravel SoC,0,Manikanta-IITB/HPC_Caravel_DWT,718036689,Verilog,HPC_Caravel_DWT,11921,0,2023-11-13 08:40:04+00:00,[],https://api.github.com/licenses/apache-2.0
183,https://github.com/oldper/Verilog-intro.git,2023-11-09 15:08:26+00:00,This is the appendix of verilog Intro.,0,oldper/Verilog-intro,716643096,Verilog,Verilog-intro,5,0,2023-11-09 15:10:20+00:00,[],None
184,https://github.com/Chandranikhita-1/Router1X3.git,2023-11-14 04:54:17+00:00,,0,Chandranikhita-1/Router1X3,718445729,Verilog,Router1X3,3412,0,2023-11-14 05:14:19+00:00,[],None
185,https://github.com/TinyTapeout/tt05-256-bits-dff-mem.git,2023-11-14 09:08:35+00:00,256 bits (32 bytes) of DFF (RTL) memory in one Tiny Tapeout tile,0,TinyTapeout/tt05-256-bits-dff-mem,718525965,Verilog,tt05-256-bits-dff-mem,10,0,2023-11-14 17:21:35+00:00,"['tinytapeout', 'verilog']",https://api.github.com/licenses/apache-2.0
186,https://github.com/lnis-uofu/ECE_5710_6710_lab6.git,2023-11-14 04:04:21+00:00,,0,lnis-uofu/ECE_5710_6710_lab6,718433544,Verilog,ECE_5710_6710_lab6,1761,0,2023-11-14 04:37:56+00:00,[],None
187,https://github.com/Yellow2392/ArquiProyecto-2023.git,2023-11-18 04:01:07+00:00,,1,Yellow2392/ArquiProyecto-2023,720301252,Verilog,ArquiProyecto-2023,33,0,2023-11-18 04:02:52+00:00,[],None
188,https://github.com/kaw324/ece128_lab9.git,2023-11-22 22:19:08+00:00,,0,kaw324/ece128_lab9,722320229,Verilog,ece128_lab9,2,0,2023-11-22 22:20:45+00:00,[],None
189,https://github.com/emma16163/SOC_LAB_5.git,2023-11-23 14:21:45+00:00,,0,emma16163/SOC_LAB_5,722612971,Verilog,SOC_LAB_5,3096,0,2023-11-23 14:24:01+00:00,[],None
190,https://github.com/hitarthshajwani722/Floating-Point-Unit.git,2023-11-23 14:07:01+00:00,,0,hitarthshajwani722/Floating-Point-Unit,722606645,Verilog,Floating-Point-Unit,6,0,2023-11-23 14:19:54+00:00,[],None
191,https://github.com/AzeemRG/pes_traffic_tapeout.git,2023-11-24 05:04:41+00:00,,0,AzeemRG/pes_traffic_tapeout,722846565,Verilog,pes_traffic_tapeout,11927,0,2023-11-24 05:05:24+00:00,[],https://api.github.com/licenses/apache-2.0
192,https://github.com/udayM-design/Reverse_Vector.git,2023-11-24 05:37:16+00:00,,0,udayM-design/Reverse_Vector,722854441,Verilog,Reverse_Vector,11948,0,2023-11-24 05:38:03+00:00,[],https://api.github.com/licenses/apache-2.0
193,https://github.com/yousungyeh/course-lab_5.git,2023-11-24 16:58:35+00:00,,0,yousungyeh/course-lab_5,723091523,Verilog,course-lab_5,409,0,2023-11-24 17:01:08+00:00,[],None
194,https://github.com/RohithNagesh/Baud-rate-generator.git,2023-11-24 15:33:36+00:00,Baud rate generator tapeout repo,0,RohithNagesh/Baud-rate-generator,723062106,Verilog,Baud-rate-generator,23017,0,2023-11-24 15:34:24+00:00,[],https://api.github.com/licenses/apache-2.0
195,https://github.com/Aravind10704/SPI_Design.git,2023-11-25 12:22:25+00:00,SPI Protocol Design,0,Aravind10704/SPI_Design,723359624,Verilog,SPI_Design,9,0,2023-11-25 12:24:36+00:00,[],None
196,https://github.com/vamsi-2312/Seq_Det_ML_FSM.git,2023-11-25 07:38:49+00:00,,0,vamsi-2312/Seq_Det_ML_FSM,723291628,Verilog,Seq_Det_ML_FSM,11927,0,2023-11-25 07:39:36+00:00,[],https://api.github.com/licenses/apache-2.0
197,https://github.com/KevinWahle/E5-FPGA.git,2023-11-26 03:09:48+00:00,Procesador con pipeline de 5 etapas compatible con el set de instrucciones RV32-I en una arquitectura RISC-V,0,KevinWahle/E5-FPGA,723555523,Verilog,E5-FPGA,107121,0,2023-11-26 03:15:23+00:00,[],None
198,https://github.com/hh001-creator/8_point_FFT.git,2023-11-07 16:38:19+00:00,8 point DIT FFT implementation in verilog,0,hh001-creator/8_point_FFT,715693608,Verilog,8_point_FFT,8414,0,2023-11-25 06:09:20+00:00,[],None
199,https://github.com/vachas23/Comparator.git,2023-11-26 05:03:59+00:00,A four bit comparator testing,0,vachas23/Comparator,723574888,Verilog,Comparator,1,0,2023-11-26 05:04:51+00:00,[],None
200,https://github.com/XCI9/NYCU-2021-Spring-Computer-Organization.git,2023-11-22 07:03:43+00:00,110-2 計算機組織 李毅郎教授,0,XCI9/NYCU-2021-Spring-Computer-Organization,721974121,Verilog,NYCU-2021-Spring-Computer-Organization,55,0,2023-11-23 03:31:27+00:00,[],None
201,https://github.com/Advaith-RN/pes_lcd_tapeout.git,2023-11-26 15:25:19+00:00,,0,Advaith-RN/pes_lcd_tapeout,723725403,Verilog,pes_lcd_tapeout,11930,0,2023-11-26 15:26:08+00:00,[],https://api.github.com/licenses/apache-2.0
202,https://github.com/rafaelpinheiro32/16-bit-counter.git,2023-11-26 21:17:29+00:00,,0,rafaelpinheiro32/16-bit-counter,723823258,Verilog,16-bit-counter,4,0,2023-11-26 21:18:09+00:00,[],None
203,https://github.com/Nora-Lootfy/16bit-MIPS-processor.git,2023-11-24 09:58:24+00:00,Implementation of 16 bit MIPS ISA inspired from 32bit MIPS. ,0,Nora-Lootfy/16bit-MIPS-processor,722938519,Verilog,16bit-MIPS-processor,25,0,2023-11-24 10:09:47+00:00,[],None
204,https://github.com/CanadianDesk/FPGA_human_benchmark.git,2023-11-07 21:57:51+00:00,"Interactive skill based tests inspired by the Human Benchmark tests, made entirely using Verilog to run on the Cyclone V FPGA on a De1-SoC board.",1,CanadianDesk/FPGA_human_benchmark,715809772,Verilog,FPGA_human_benchmark,1081,0,2023-12-06 21:35:54+00:00,[],None
205,https://github.com/threonyl/CS-303_RECIT_W6.git,2023-11-08 16:01:00+00:00,,0,threonyl/CS-303_RECIT_W6,716184914,Verilog,CS-303_RECIT_W6,1,0,2023-11-08 16:01:08+00:00,[],None
206,https://github.com/jc3310/Shift_Registers.git,2023-11-09 02:45:54+00:00,,0,jc3310/Shift_Registers,716383954,Verilog,Shift_Registers,0,0,2023-11-09 02:47:46+00:00,[],None
207,https://github.com/liuyainyi666/FPGA.git,2023-11-15 12:33:49+00:00,FPGA competition 2023,0,liuyainyi666/FPGA,719088446,Verilog,FPGA,15793,0,2023-11-15 12:51:50+00:00,[],None
208,https://github.com/sidharthNair/cordic.git,2023-11-24 04:06:21+00:00,VLSI final project,0,sidharthNair/cordic,722833436,Verilog,cordic,23,0,2023-12-07 22:24:53+00:00,[],None
209,https://github.com/Asukaki7/pipelineCPU.git,2023-11-16 15:34:16+00:00,,0,Asukaki7/pipelineCPU,719637710,Verilog,pipelineCPU,478,0,2023-11-16 15:36:05+00:00,[],None
210,https://github.com/HritikGupta22/StopWatch.git,2023-11-18 13:39:07+00:00,Verilog Project,0,HritikGupta22/StopWatch,720436848,Verilog,StopWatch,512,0,2023-11-18 13:40:21+00:00,[],None
211,https://github.com/ailr16/IPCores.git,2023-11-25 04:28:47+00:00,Some modules for FPGA,0,ailr16/IPCores,723252356,Verilog,IPCores,11288,0,2023-11-25 07:36:46+00:00,[],None
212,https://github.com/bogdan-iamnitchi-school/ssc-vhdl-project.git,2023-11-22 10:58:53+00:00,,0,bogdan-iamnitchi-school/ssc-vhdl-project,722061424,Verilog,ssc-vhdl-project,160964,0,2023-12-27 17:38:36+00:00,[],None
213,https://github.com/namnguyen269/edabk-soc-dffram.git,2023-11-23 02:43:26+00:00,,0,namnguyen269/edabk-soc-dffram,722378921,Verilog,edabk-soc-dffram,14012,0,2024-01-09 15:43:09+00:00,[],https://api.github.com/licenses/apache-2.0
214,https://github.com/S-Pushkar/Binary-Sequential-Multiplier.git,2023-11-22 04:47:07+00:00,,0,S-Pushkar/Binary-Sequential-Multiplier,721934631,Verilog,Binary-Sequential-Multiplier,5,0,2024-02-23 18:35:23+00:00,[],None
215,https://github.com/parkjjoe/stopwatch.git,2023-11-24 14:36:29+00:00,Design a Stopwatch with Verilog HDL,0,parkjjoe/stopwatch,723040828,Verilog,stopwatch,28,0,2024-02-25 07:30:45+00:00,"['digital', 'fsm', 'segment', 'stopwatch', 'verilog', 'verilog-hdl', 'vhdl']",https://api.github.com/licenses/mit
216,https://github.com/ZephyrusT/RISCV-32BIT.git,2023-11-12 18:43:01+00:00,,0,ZephyrusT/RISCV-32BIT,717835021,Verilog,RISCV-32BIT,2262,0,2024-01-09 13:04:54+00:00,[],None
217,https://github.com/sernics02/myProcessor.git,2023-11-14 15:41:08+00:00,,0,sernics02/myProcessor,718686496,Verilog,myProcessor,375,0,2024-03-13 17:43:01+00:00,[],None
218,https://github.com/noway-web/AVMIS.git,2023-11-21 20:14:51+00:00,,0,noway-web/AVMIS,721808917,Verilog,AVMIS,2,0,2024-03-14 21:13:51+00:00,[],None
219,https://github.com/guardadosol/Uabc_test.git,2023-11-11 21:45:42+00:00,,0,guardadosol/Uabc_test,717570759,Verilog,Uabc_test,12,0,2023-11-11 21:45:47+00:00,[],https://api.github.com/licenses/apache-2.0
220,https://github.com/SpyruTree/Ricardo_Morales.git,2023-11-11 21:42:16+00:00,,0,SpyruTree/Ricardo_Morales,717570114,Verilog,Ricardo_Morales,12,0,2023-11-11 21:42:22+00:00,[],https://api.github.com/licenses/apache-2.0
221,https://github.com/JyresaMae/Multicycle-ARM-Processor.git,2023-11-12 03:42:01+00:00,,1,JyresaMae/Multicycle-ARM-Processor,717629983,Verilog,Multicycle-ARM-Processor,15131,0,2023-11-12 03:48:01+00:00,[],None
222,https://github.com/Sebassc8/GC_V2.git,2023-11-12 08:54:24+00:00,,0,Sebassc8/GC_V2,717687812,Verilog,GC_V2,72185,0,2023-11-12 08:59:47+00:00,[],None
223,https://github.com/rogeermv/rogergt.git,2023-11-11 16:51:33+00:00,,1,rogeermv/rogergt,717501501,Verilog,rogergt,10,0,2023-11-11 16:51:38+00:00,[],https://api.github.com/licenses/apache-2.0
224,https://github.com/rogeermv/yaf.git,2023-11-11 17:29:00+00:00,,0,rogeermv/yaf,717511878,Verilog,yaf,10,0,2023-11-11 17:29:06+00:00,[],https://api.github.com/licenses/apache-2.0
225,https://github.com/Juanx65/ORCA_TEST.git,2023-11-14 22:35:54+00:00,testing ORCA ,0,Juanx65/ORCA_TEST,718840197,Verilog,ORCA_TEST,92357,0,2023-11-14 22:46:00+00:00,[],None
226,https://github.com/Muzamil-Sikander/labtask_2_coal.git,2023-11-15 07:23:15+00:00,,0,Muzamil-Sikander/labtask_2_coal,718977043,Verilog,labtask_2_coal,3,0,2023-11-15 07:24:37+00:00,[],None
227,https://github.com/aviv-L/Custom-RISC-CPU.git,2023-11-18 11:21:14+00:00,"Description:  Developed a custom CPU architecture using Verilog HDL, comprising a 4-register file, arithmetic logic unit (ALU), program counter (PC), stack pointer, and flags for zero, carry, negative, and overflow. Integrated a program memory module with 256 instruction slots.",0,aviv-L/Custom-RISC-CPU,720400286,Verilog,Custom-RISC-CPU,10,0,2023-11-18 11:30:03+00:00,[],None
228,https://github.com/lnis-uofu/ECE_6710_5710_Project_Template.git,2023-11-14 06:56:20+00:00,,0,lnis-uofu/ECE_6710_5710_Project_Template,718479899,Verilog,ECE_6710_5710_Project_Template,522,0,2023-11-14 06:59:02+00:00,[],None
229,https://github.com/Shion-KR/Verilog_WEEK12.git,2023-11-18 21:56:29+00:00,,0,Shion-KR/Verilog_WEEK12,720567706,Verilog,Verilog_WEEK12,3,0,2023-11-18 21:57:49+00:00,[],None
230,https://github.com/eyunku/hardware-cache-controller.git,2023-11-20 01:42:11+00:00,,0,eyunku/hardware-cache-controller,720927886,Verilog,hardware-cache-controller,4,0,2023-11-20 01:52:51+00:00,[],None
231,https://github.com/Alihamzachk/Sample-Repo.git,2023-11-13 13:30:43+00:00,Repo Created for Understanding the usage of Git,0,Alihamzachk/Sample-Repo,718145067,Verilog,Sample-Repo,4,0,2023-11-13 13:43:45+00:00,[],None
232,https://github.com/Mahyar426/FPGA-Course.git,2023-11-20 20:44:28+00:00,,0,Mahyar426/FPGA-Course,721328822,Verilog,FPGA-Course,13480,0,2023-11-20 21:00:14+00:00,[],None
233,https://github.com/afasolino28/Project.git,2023-11-17 08:18:43+00:00,,0,afasolino28/Project,719938272,Verilog,Project,122226,0,2023-11-17 08:19:33+00:00,[],https://api.github.com/licenses/apache-2.0
234,https://github.com/ahmdhlm/FSM_MOORE_verilog.git,2023-11-22 09:42:32+00:00,,0,ahmdhlm/FSM_MOORE_verilog,722031552,Verilog,FSM_MOORE_verilog,4,0,2023-11-22 10:38:35+00:00,[],None
235,https://github.com/phoaian29/VerilogHDL.git,2023-11-22 06:35:59+00:00,Verilog code,0,phoaian29/VerilogHDL,721965126,Verilog,VerilogHDL,0,0,2023-11-22 06:37:02+00:00,[],None
236,https://github.com/ADITHYASHETTY123/Digital_clock.git,2023-11-10 07:26:55+00:00,,0,ADITHYASHETTY123/Digital_clock,716934135,Verilog,Digital_clock,1564,0,2023-11-10 18:11:19+00:00,[],None
237,https://github.com/josf0/c2s.git,2023-11-23 08:20:37+00:00,,0,josf0/c2s,722473133,Verilog,c2s,3,0,2023-11-23 08:29:04+00:00,[],None
238,https://github.com/Razi-720/Verilog.git,2023-11-07 19:38:14+00:00,,0,Razi-720/Verilog,715765327,Verilog,Verilog,50,0,2023-11-08 15:13:41+00:00,[],None
239,https://github.com/usman1515/caravel_huffman_encoder_decoder.git,2023-11-07 10:10:23+00:00,Caravel user project incorporating a Huffman encoder and decoder for the GFMPW-1 open MPW Shuttle.,0,usman1515/caravel_huffman_encoder_decoder,715522732,Verilog,caravel_huffman_encoder_decoder,11921,0,2023-11-07 10:12:26+00:00,[],https://api.github.com/licenses/apache-2.0
240,https://github.com/mohos455/Lorenz-by-Euler-integrator.git,2023-11-07 12:38:05+00:00,,0,mohos455/Lorenz-by-Euler-integrator,715580769,Verilog,Lorenz-by-Euler-integrator,4,0,2023-11-07 12:45:44+00:00,[],None
241,https://github.com/abdallah8tarek/IEEE-754-standerd-FPA-implemented-with-Pipelined-RISC-V.git,2023-11-14 18:05:20+00:00,,0,abdallah8tarek/IEEE-754-standerd-FPA-implemented-with-Pipelined-RISC-V,718746519,Verilog,IEEE-754-standerd-FPA-implemented-with-Pipelined-RISC-V,28,0,2023-11-14 18:22:56+00:00,[],None
242,https://github.com/M11107004/SOC_LAB4-2.git,2023-11-10 10:08:17+00:00,,0,M11107004/SOC_LAB4-2,716992194,Verilog,SOC_LAB4-2,457,0,2023-11-10 10:09:48+00:00,[],None
243,https://github.com/huankai0731/soc_lab4-2.git,2023-11-15 23:18:37+00:00,,0,huankai0731/soc_lab4-2,719320986,Verilog,soc_lab4-2,19078,0,2023-11-15 23:22:46+00:00,[],https://api.github.com/licenses/mit
244,https://github.com/rose-giant/Neural-Network.git,2023-11-14 21:09:33+00:00,,0,rose-giant/Neural-Network,718811958,Verilog,Neural-Network,337,0,2023-11-15 06:51:07+00:00,[],None
245,https://github.com/HoraceKuo/SoC-lab_4.git,2023-11-16 10:08:16+00:00,,0,HoraceKuo/SoC-lab_4,719505543,Verilog,SoC-lab_4,2202,0,2023-11-16 10:17:02+00:00,[],None
246,https://github.com/kaveri307/Clock-Divider.git,2023-11-17 11:43:16+00:00,This repository consists of the RTL design and related essentials of a Clock Divider written in Verilog.,0,kaveri307/Clock-Divider,720012266,Verilog,Clock-Divider,50,0,2023-11-17 11:45:08+00:00,[],None
247,https://github.com/afasolino28/ProjectProvaNew.git,2023-11-23 14:47:25+00:00,,0,afasolino28/ProjectProvaNew,722623778,Verilog,ProjectProvaNew,11927,0,2023-11-23 14:48:15+00:00,[],https://api.github.com/licenses/apache-2.0
248,https://github.com/alwinshaju08/RISCV_waterlevel_indicator.git,2023-11-23 16:14:12+00:00,,0,alwinshaju08/RISCV_waterlevel_indicator,722657085,Verilog,RISCV_waterlevel_indicator,11927,0,2023-11-23 16:15:00+00:00,[],https://api.github.com/licenses/apache-2.0
249,https://github.com/rodrigo-olaya/mipsCPU.git,2023-11-23 22:27:07+00:00,5-Stage MIPS CPU,0,rodrigo-olaya/mipsCPU,722763036,Verilog,mipsCPU,106,0,2023-11-23 22:31:42+00:00,[],None
250,https://github.com/PoojaR07/pes_lifo_buffer_tapeout.git,2023-11-24 15:48:46+00:00,Lifo Buffer Tapeout,0,PoojaR07/pes_lifo_buffer_tapeout,723067589,Verilog,pes_lifo_buffer_tapeout,11927,0,2023-11-24 15:49:28+00:00,[],https://api.github.com/licenses/apache-2.0
251,https://github.com/Danruh/mandelbrot-core.git,2023-11-26 01:49:17+00:00,,0,Danruh/mandelbrot-core,723542380,Verilog,mandelbrot-core,11927,0,2023-11-26 01:50:05+00:00,[],https://api.github.com/licenses/apache-2.0
252,https://github.com/ascend221b/FPGA-LCD1602-Drive.git,2023-11-26 03:42:50+00:00,,0,ascend221b/FPGA-LCD1602-Drive,723560814,Verilog,FPGA-LCD1602-Drive,9,0,2023-11-26 08:47:38+00:00,[],None
253,https://github.com/AnthonyTannous02/Digital-Lab.git,2023-11-20 14:42:24+00:00,,0,AnthonyTannous02/Digital-Lab,721191319,Verilog,Digital-Lab,15797,0,2023-11-20 14:48:55+00:00,[],None
254,https://github.com/srs228/Proyecto-Digitales-I.git,2023-11-20 04:14:57+00:00,,1,srs228/Proyecto-Digitales-I,720963770,Verilog,Proyecto-Digitales-I,44,0,2023-11-20 05:51:07+00:00,[],None
255,https://github.com/MarkEScheidker/hardware_audio_convolution.git,2023-11-11 18:36:10+00:00,,0,MarkEScheidker/hardware_audio_convolution,717528851,Verilog,hardware_audio_convolution,481978,0,2023-11-11 18:38:15+00:00,[],None
256,https://github.com/shoaibahmed1085/trial_2.git,2023-11-24 09:37:03+00:00,,0,shoaibahmed1085/trial_2,722930701,Verilog,trial_2,2,0,2023-11-29 05:35:40+00:00,[],None
257,https://github.com/NethmiJayasinghe/32bit-RISC-V-Processor.git,2023-11-22 20:43:41+00:00,this is a verilog code for 32 bit RISC V processor  ALU for basic arithmetic and logical operations,0,NethmiJayasinghe/32bit-RISC-V-Processor,722295331,Verilog,32bit-RISC-V-Processor,160,0,2023-11-22 20:44:58+00:00,[],None
258,https://github.com/qkramos2/Trojan-Detection-Project.git,2023-11-19 01:43:47+00:00,Trojan Detection Project utilizing the 'Divide & Conquer' methodology,0,qkramos2/Trojan-Detection-Project,720604308,Verilog,Trojan-Detection-Project,959,0,2023-12-06 16:18:51+00:00,[],None
259,https://github.com/TomGoh/ESE5700-Fall23-Assignment.git,2023-11-09 16:07:12+00:00,Fall 23 Assignments of ESE 5700 @ Penn,0,TomGoh/ESE5700-Fall23-Assignment,716668241,Verilog,ESE5700-Fall23-Assignment,347,0,2023-12-07 17:04:41+00:00,[],None
260,https://github.com/GamingProphs/ClueGameRepository.git,2023-11-17 18:24:51+00:00,,1,GamingProphs/ClueGameRepository,720170416,Verilog,ClueGameRepository,20274,0,2023-11-29 20:31:31+00:00,[],None
261,https://github.com/vbilla17/EE354-Final-Project.git,2023-11-08 18:50:53+00:00,Space Invaders game for EE354 Final Project,0,vbilla17/EE354-Final-Project,716254012,Verilog,EE354-Final-Project,741,0,2023-12-10 19:10:29+00:00,[],None
262,https://github.com/galibhaidar/RISC-V-Design-single-threaded-.git,2023-11-09 22:08:09+00:00,This repository contains the HDL files necessary to implement a single threaded RISC-V CPU that is able to perform RV32I instructions.,0,galibhaidar/RISC-V-Design-single-threaded-,716791747,Verilog,RISC-V-Design-single-threaded-,1564,0,2023-11-09 22:24:43+00:00,[],None
263,https://github.com/lukehmcc/EC311-Final.git,2023-11-16 17:40:05+00:00,An infinite runner type app built in verilog.,0,lukehmcc/EC311-Final,719688896,Verilog,EC311-Final,4609,0,2023-12-06 17:22:33+00:00,[],None
264,https://github.com/ShiHonghao-SYSU/rs_parallel_encoder.git,2023-11-21 12:14:43+00:00,,0,ShiHonghao-SYSU/rs_parallel_encoder,721609260,Verilog,rs_parallel_encoder,20,0,2023-11-22 07:58:32+00:00,[],None
265,https://github.com/jbe5115/CMPE670-Demo.git,2023-11-15 03:25:19+00:00,,0,jbe5115/CMPE670-Demo,718912812,Verilog,CMPE670-Demo,326,0,2023-12-13 16:33:12+00:00,[],None
266,https://github.com/karthik5102001/Internship.git,2023-11-09 11:58:57+00:00,Assignments and Works provided in my internship will be uploaded here ,0,karthik5102001/Internship,716563473,Verilog,Internship,458,0,2023-11-09 12:03:45+00:00,[],None
267,https://github.com/reaahuja/Mathrix-Mornings.git,2023-11-19 17:38:24+00:00,alarm go brrrrr,0,reaahuja/Mathrix-Mornings,720818765,Verilog,Mathrix-Mornings,276,0,2024-02-04 02:38:13+00:00,[],None
268,https://github.com/BOSC-Heterogeneous-System-Group/MPU.git,2023-11-07 02:20:24+00:00,,1,BOSC-Heterogeneous-System-Group/MPU,715372450,Verilog,MPU,131611,0,2024-02-12 04:51:19+00:00,[],None
269,https://github.com/CHEN-Xinsheng/Generals.git,2023-11-20 03:36:27+00:00,"Implementation of ""Generals"" (a board game) on FPGA. Course project of ""Digital Design"" in Tsinghua University, 2023.",0,CHEN-Xinsheng/Generals,720954812,Verilog,Generals,132319,0,2024-03-10 08:53:16+00:00,[],None
270,https://github.com/widlarizer/vexbench.git,2023-11-14 09:56:26+00:00,VexRISCV for compiler benchmarking,0,widlarizer/vexbench,718543880,Verilog,vexbench,277,0,2023-11-14 09:56:54+00:00,[],None
271,https://github.com/arappa/ECEN-350-Computer-Architecture-and-Design.git,2023-11-13 22:29:36+00:00,ECEN 350 Labs,0,arappa/ECEN-350-Computer-Architecture-and-Design,718346990,Verilog,ECEN-350-Computer-Architecture-and-Design,724,0,2024-01-28 04:21:39+00:00,[],None
272,https://github.com/ChenGongfu/zynq_exp.git,2023-11-23 11:45:47+00:00,,0,ChenGongfu/zynq_exp,722550332,Verilog,zynq_exp,52114,0,2024-02-23 13:32:01+00:00,[],None
273,https://github.com/LunaraFreitas/sprint10.git,2023-11-11 00:29:08+00:00,Sprint10 do LASD 2023.1,0,LunaraFreitas/sprint10,717266402,Verilog,sprint10,34,0,2023-11-11 01:26:29+00:00,[],None
274,https://github.com/t-c-b/vga.git,2023-11-10 22:15:38+00:00,,0,t-c-b/vga,717239455,Verilog,vga,1,0,2023-11-10 22:16:07+00:00,[],None
275,https://github.com/amendoz1/fuckthelab.git,2023-11-11 11:23:29+00:00,,0,amendoz1/fuckthelab,717398581,Verilog,fuckthelab,4,0,2023-11-11 11:23:49+00:00,[],None
276,https://github.com/Panda-Huiwen/game_snake.git,2023-11-12 05:48:55+00:00,基于安路sparkroad和Cortex-M0的交互式开源软核游戏机,0,Panda-Huiwen/game_snake,717652836,Verilog,game_snake,3509,0,2023-11-12 05:58:05+00:00,[],None
277,https://github.com/sirlipski/ELEC374.git,2023-11-12 21:07:50+00:00,This repo contains some complete assignments/projects done for ELEC374,0,sirlipski/ELEC374,717870726,Verilog,ELEC374,95,0,2023-11-12 21:14:34+00:00,[],https://api.github.com/licenses/mit
278,https://github.com/Vladmg1101/Digital-Integrated-Circuit.git,2023-11-12 23:35:46+00:00,,0,Vladmg1101/Digital-Integrated-Circuit,717902012,Verilog,Digital-Integrated-Circuit,14,0,2023-11-12 23:37:22+00:00,[],None
279,https://github.com/syedasanafatima/my_project_cadence.git,2023-11-13 08:47:48+00:00,,0,syedasanafatima/my_project_cadence,718039864,Verilog,my_project_cadence,11921,0,2023-11-13 08:48:39+00:00,[],https://api.github.com/licenses/apache-2.0
280,https://github.com/Soujanyasalonkar/design.git,2023-11-14 08:25:38+00:00,,0,Soujanyasalonkar/design,718510014,Verilog,design,1,0,2023-11-14 08:27:00+00:00,[],None
281,https://github.com/GavinITP/pong-verilog.git,2023-11-14 08:02:48+00:00,,0,GavinITP/pong-verilog,718501530,Verilog,pong-verilog,21,0,2023-11-14 08:10:46+00:00,[],None
282,https://github.com/kaw324/ece128_lab8.git,2023-11-14 18:39:02+00:00,,0,kaw324/ece128_lab8,718759852,Verilog,ece128_lab8,5,0,2023-11-14 18:44:53+00:00,[],None
283,https://github.com/shaoyuanyu/verilogHomework.git,2023-11-12 14:14:05+00:00,,0,shaoyuanyu/verilogHomework,717762467,Verilog,verilogHomework,1376,0,2023-11-15 04:59:02+00:00,[],None
284,https://github.com/Yifanzhou-0713/16bit_FPU.git,2023-11-16 06:26:42+00:00,,0,Yifanzhou-0713/16bit_FPU,719428714,Verilog,16bit_FPU,19,0,2023-11-16 07:37:23+00:00,[],None
285,https://github.com/rogeermv/PRUEBA_UABC.git,2023-11-07 05:50:49+00:00,,0,rogeermv/PRUEBA_UABC,715428348,Verilog,PRUEBA_UABC,10,0,2023-11-07 05:50:54+00:00,[],https://api.github.com/licenses/apache-2.0
286,https://github.com/nicepunn/SynLabProjPong.git,2023-11-07 05:54:28+00:00,,0,nicepunn/SynLabProjPong,715429434,Verilog,SynLabProjPong,130,0,2023-11-07 05:56:32+00:00,[],None
287,https://github.com/zaid2046/16-bit-MIPS-based-RISC-Processor.git,2023-11-07 06:48:22+00:00,,0,zaid2046/16-bit-MIPS-based-RISC-Processor,715446100,Verilog,16-bit-MIPS-based-RISC-Processor,5,0,2023-11-07 06:52:07+00:00,[],None
288,https://github.com/JungSungYeob/2023-1_Computer_Architecture.git,2023-11-15 10:13:25+00:00,2023년 광운대학교 3학년 1학기 컴퓨터 구조 백업,0,JungSungYeob/2023-1_Computer_Architecture,719037251,Verilog,2023-1_Computer_Architecture,29849,0,2023-11-15 10:14:05+00:00,[],None
289,https://github.com/ivzap/Armv8-Single-Cycle-Processor.git,2023-11-15 18:18:00+00:00,"Armv8 single cycle processor supporting instructions such as: LDUR, STUR, ADD, SUB, AND, OR, MOVZ, etc...",0,ivzap/Armv8-Single-Cycle-Processor,719227158,Verilog,Armv8-Single-Cycle-Processor,90,0,2023-11-15 18:20:11+00:00,[],None
290,https://github.com/danielfufu/SoC-LAB4-2.git,2023-11-16 14:58:31+00:00,,0,danielfufu/SoC-LAB4-2,719622661,Verilog,SoC-LAB4-2,18179,0,2023-11-16 14:59:48+00:00,[],None
291,https://github.com/iamankithkumar/verilog.git,2023-11-16 17:43:37+00:00,,0,iamankithkumar/verilog,719690399,Verilog,verilog,73,0,2023-11-16 17:44:34+00:00,[],None
292,https://github.com/Dyumnin-Interns/interfaces-Dhruv6730.git,2023-11-13 18:08:04+00:00,interfaces-Dhruv6730 created by GitHub Classroom,0,Dyumnin-Interns/interfaces-Dhruv6730,718261276,Verilog,interfaces-Dhruv6730,28,0,2023-11-17 13:44:45+00:00,[],None
293,https://github.com/adjjb/chen.git,2023-11-10 00:19:10+00:00,,0,adjjb/chen,716822461,Verilog,chen,203,0,2023-11-18 22:17:57+00:00,[],None
294,https://github.com/Vinodkumar8318/4-Bit-RCA-Tapeout.git,2023-11-24 09:11:44+00:00,,0,Vinodkumar8318/4-Bit-RCA-Tapeout,722921359,Verilog,4-Bit-RCA-Tapeout,11930,0,2023-11-24 09:19:09+00:00,[],https://api.github.com/licenses/apache-2.0
295,https://github.com/yagnavivek/32-bit-adder-sub_tapeout.git,2023-11-24 13:19:13+00:00,My Project,0,yagnavivek/32-bit-adder-sub_tapeout,723011432,Verilog,32-bit-adder-sub_tapeout,11927,0,2023-11-24 16:56:19+00:00,[],https://api.github.com/licenses/apache-2.0
296,https://github.com/Aatish-Om/pes_1_4_demux_tapeout.git,2023-11-24 18:16:16+00:00,,0,Aatish-Om/pes_1_4_demux_tapeout,723115416,Verilog,pes_1_4_demux_tapeout,11927,0,2023-11-24 18:16:59+00:00,[],https://api.github.com/licenses/apache-2.0
297,https://github.com/Anirudh-Ravi123/Elevator_tapeout.git,2023-11-24 16:33:59+00:00,,0,Anirudh-Ravi123/Elevator_tapeout,723083178,Verilog,Elevator_tapeout,21876,0,2023-11-24 16:34:46+00:00,[],https://api.github.com/licenses/apache-2.0
298,https://github.com/benedict04/decoder.git,2023-11-23 04:24:48+00:00,my project,0,benedict04/decoder,722403482,Verilog,decoder,12884,0,2023-11-23 04:25:33+00:00,[],https://api.github.com/licenses/apache-2.0
299,https://github.com/Spoorthi102003/pes_plant_watering.git,2023-11-24 12:56:17+00:00,,0,Spoorthi102003/pes_plant_watering,723002568,Verilog,pes_plant_watering,11927,0,2023-11-24 12:57:10+00:00,[],https://api.github.com/licenses/apache-2.0
300,https://github.com/aishwarya-2511/pes_sync_fifo_tapeout.git,2023-11-19 04:14:00+00:00,,0,aishwarya-2511/pes_sync_fifo_tapeout,720628903,Verilog,pes_sync_fifo_tapeout,11931,0,2023-11-24 09:03:58+00:00,[],https://api.github.com/licenses/apache-2.0
301,https://github.com/VirgoLeo1723/Thesis_Workspace.git,2023-11-25 03:25:32+00:00,,0,VirgoLeo1723/Thesis_Workspace,723241212,Verilog,Thesis_Workspace,29819,0,2023-11-25 03:32:50+00:00,[],None
302,https://github.com/AdrikaMohanty/pipeline_mul.git,2023-11-24 14:28:18+00:00,,0,AdrikaMohanty/pipeline_mul,723037507,Verilog,pipeline_mul,19242,0,2023-11-24 14:29:07+00:00,[],https://api.github.com/licenses/apache-2.0
303,https://github.com/RVNayan/Microprocessor.git,2023-11-24 12:39:10+00:00,,0,RVNayan/Microprocessor,722995961,Verilog,Microprocessor,65,0,2023-11-24 12:42:32+00:00,[],None
304,https://github.com/efabless/usb_cdc_wrapper.git,2023-11-07 16:54:13+00:00,,0,efabless/usb_cdc_wrapper,715700416,Verilog,usb_cdc_wrapper,37648,0,2023-11-08 10:35:54+00:00,[],None
305,https://github.com/RodrigoLimaRFL/SSC-0108-Elevador-Pratica-Sist-Digitais.git,2023-11-21 15:52:36+00:00,,0,RodrigoLimaRFL/SSC-0108-Elevador-Pratica-Sist-Digitais,721705109,Verilog,SSC-0108-Elevador-Pratica-Sist-Digitais,3961,0,2023-11-21 18:55:21+00:00,[],None
306,https://github.com/Jamallahouaichri/caravel_project1.git,2023-11-20 16:53:48+00:00,,0,Jamallahouaichri/caravel_project1,721247457,Verilog,caravel_project1,11927,0,2023-11-20 16:54:40+00:00,[],https://api.github.com/licenses/apache-2.0
307,https://github.com/2427jim2427/test.git,2023-11-20 19:00:42+00:00,,0,2427jim2427/test,721294590,Verilog,test,1010,0,2023-11-20 19:03:33+00:00,[],None
308,https://github.com/minchoCoin/quartus_clock.git,2023-11-21 10:14:51+00:00,논리회로설계및실험 텀프로젝트로 만든 시계입니다.,0,minchoCoin/quartus_clock,721561651,Verilog,quartus_clock,4947,0,2023-11-21 10:24:04+00:00,[],None
309,https://github.com/jjv224/ECE128-Lab10.git,2023-11-20 21:24:14+00:00,,0,jjv224/ECE128-Lab10,721340579,Verilog,ECE128-Lab10,3,0,2023-11-20 21:44:17+00:00,[],None
310,https://github.com/davkin0203/ECE128-FPGA-Lab-10.git,2023-11-21 19:29:11+00:00,,0,davkin0203/ECE128-FPGA-Lab-10,721794045,Verilog,ECE128-FPGA-Lab-10,3,0,2023-11-21 19:30:17+00:00,[],None
311,https://github.com/Jamallahouaichri/project1.git,2023-11-22 09:48:10+00:00,,0,Jamallahouaichri/project1,722033798,Verilog,project1,11927,0,2023-11-22 09:48:57+00:00,[],https://api.github.com/licenses/apache-2.0
312,https://github.com/HassanKhaled11/S-AES_Enc_Dec.git,2023-11-19 22:39:29+00:00,Simplified Advanced Encryption Standard ,0,HassanKhaled11/S-AES_Enc_Dec,720892441,Verilog,S-AES_Enc_Dec,10,0,2023-11-22 14:49:22+00:00,[],None
313,https://github.com/vortex73/dual-port-ram.git,2023-11-19 14:35:02+00:00,,0,vortex73/dual-port-ram,720764919,Verilog,dual-port-ram,5,0,2023-11-19 14:35:39+00:00,[],None
314,https://github.com/MateusMendes0/circuitos.git,2023-11-21 21:38:39+00:00,,0,MateusMendes0/circuitos,721833611,Verilog,circuitos,18,0,2023-11-21 21:40:01+00:00,[],None
315,https://github.com/mdimrankhanlimon/i2s_demo.git,2023-11-18 11:39:20+00:00,It is a demo project for learning purpose.,0,mdimrankhanlimon/i2s_demo,720404766,Verilog,i2s_demo,1,0,2023-11-18 11:41:40+00:00,[],None
316,https://github.com/Ther-nullptr/digital-design-template.git,2023-11-23 06:51:07+00:00,,0,Ther-nullptr/digital-design-template,722443029,Verilog,digital-design-template,595,0,2023-12-04 10:00:08+00:00,[],None
317,https://github.com/navan93/riscv_soc.git,2023-11-18 06:56:34+00:00,RiscV SoC with CFU,0,navan93/riscv_soc,720337829,Verilog,riscv_soc,158762,0,2023-11-18 06:57:21+00:00,[],https://api.github.com/licenses/apache-2.0
318,https://github.com/GaoKuaiidian/digital_ic_hw.git,2023-11-10 12:46:18+00:00,,0,GaoKuaiidian/digital_ic_hw,717048113,Verilog,digital_ic_hw,19182,0,2023-12-06 09:38:21+00:00,[],None
319,https://github.com/mohamedelsayed14/RISC-V-Project-Phase-3-RISC-V-RVF-Floating-Point-Extension..git,2023-11-15 10:27:20+00:00,,0,mohamedelsayed14/RISC-V-Project-Phase-3-RISC-V-RVF-Floating-Point-Extension.,719042621,Verilog,RISC-V-Project-Phase-3-RISC-V-RVF-Floating-Point-Extension.,1995,0,2023-12-09 14:10:21+00:00,[],None
320,https://github.com/sebajor/rfsoc4x2.git,2023-11-26 15:05:16+00:00,RF-SoC 4x2 projects,0,sebajor/rfsoc4x2,723719260,Verilog,rfsoc4x2,508,0,2023-12-14 18:28:25+00:00,[],https://api.github.com/licenses/gpl-3.0
321,https://github.com/ZAIN-ALI-02/UART.git,2023-11-12 11:25:50+00:00,An open-source Verilog implementation of UART featuring 8-bit and 32-bit architectures with simulation support for efficient data exchange.,0,ZAIN-ALI-02/UART,717719951,Verilog,UART,5,0,2023-12-19 10:25:01+00:00,"['data-transmission', 'rtl-design', 'serial-communication', 'uart', 'verilog', 'asynchronous-transmission', 'serial-communication-protocol', 'testbench-verification']",None
322,https://github.com/OkuhiraShunri/Factorization.git,2023-11-09 06:12:16+00:00,,0,OkuhiraShunri/Factorization,716437258,Verilog,Factorization,41320,0,2023-11-09 06:18:28+00:00,[],None
323,https://github.com/deekshithtirumala/daily_verilog.git,2023-11-13 16:13:57+00:00,I will Update here my daily progress in the Verilog programming,0,deekshithtirumala/daily_verilog,718215607,Verilog,daily_verilog,18,0,2023-11-13 16:37:44+00:00,[],None
324,https://github.com/weixiang1118/soclab5.git,2023-11-11 11:45:18+00:00,,0,weixiang1118/soclab5,717403464,Verilog,soclab5,409,0,2023-11-14 05:09:56+00:00,[],None
325,https://github.com/SEU-MSLab/vck190-platform.git,2023-11-13 08:29:25+00:00,The VCK190 radio frequency and ADC/DAC platform,0,SEU-MSLab/vck190-platform,718033404,Verilog,vck190-platform,175,0,2024-01-17 02:04:26+00:00,[],None
326,https://github.com/drelectro/doctored-SAG1021I.git,2023-11-17 00:14:13+00:00,Custom gateware and firmware for the SAG1021I ARB generator ,0,drelectro/doctored-SAG1021I,719810366,Verilog,doctored-SAG1021I,85,0,2023-11-17 00:50:58+00:00,[],None
327,https://github.com/ahmed-kabil/MIPS_Single_Cycle.git,2023-11-25 16:58:55+00:00,,0,ahmed-kabil/MIPS_Single_Cycle,723436430,Verilog,MIPS_Single_Cycle,516,0,2024-01-26 08:44:10+00:00,[],None
328,https://github.com/ZacharyMar/FPGArt.git,2023-11-16 22:11:45+00:00,Drawing tool for the DE1-SoC FPGA and VGA output created using Verilog,0,ZacharyMar/FPGArt,719779837,Verilog,FPGArt,411,0,2023-12-23 01:01:16+00:00,[],None
329,https://github.com/frank1809/UABC_PRUEBA.git,2023-11-11 21:37:25+00:00,,0,frank1809/UABC_PRUEBA,717569166,Verilog,UABC_PRUEBA,10,0,2024-02-06 15:40:03+00:00,[],https://api.github.com/licenses/apache-2.0
330,https://github.com/EddieTGH/ATM-Coin-Machine.git,2023-11-13 18:00:04+00:00,CPU+Integrations Implementation for an ATM Coin Machine ,1,EddieTGH/ATM-Coin-Machine,718258310,Verilog,ATM-Coin-Machine,6338,0,2024-02-17 17:58:04+00:00,[],None
331,https://github.com/mikiken/mkcpu.git,2023-11-26 14:36:19+00:00,,0,mikiken/mkcpu,723710658,Verilog,mkcpu,119,0,2024-02-22 03:27:54+00:00,[],https://api.github.com/licenses/unlicense
332,https://github.com/AndrewTabs1038/hardwareFFT.git,2023-11-20 09:52:08+00:00,FFT implementation in Verilog,0,AndrewTabs1038/hardwareFFT,721071320,Verilog,hardwareFFT,41,0,2024-02-20 18:29:38+00:00,[],None
333,https://github.com/huangxc6/verilog_practice.git,2023-11-24 07:43:02+00:00,Verilog implementation of some simple modules,0,huangxc6/verilog_practice,722891393,Verilog,verilog_practice,3026,0,2023-11-24 07:46:34+00:00,[],https://api.github.com/licenses/mit
334,https://github.com/rogeermv/tt_um_hjgf.git,2023-11-11 16:26:55+00:00,,0,rogeermv/tt_um_hjgf,717490515,Verilog,tt_um_hjgf,18,0,2023-11-11 16:27:01+00:00,[],https://api.github.com/licenses/apache-2.0
335,https://github.com/oalvarobraz/OAC-II.git,2023-11-09 11:56:51+00:00,,0,oalvarobraz/OAC-II,716562743,Verilog,OAC-II,21,0,2023-11-12 18:49:47+00:00,[],https://api.github.com/licenses/mit
336,https://github.com/Jboyrox/RC5_Encryption.git,2023-11-12 20:39:08+00:00,AHD HW 4,0,Jboyrox/RC5_Encryption,717864021,Verilog,RC5_Encryption,11,0,2023-11-12 20:54:46+00:00,[],None
337,https://github.com/kevin127lam/ECE128-Lab8.git,2023-11-13 16:44:18+00:00,,0,kevin127lam/ECE128-Lab8,718228547,Verilog,ECE128-Lab8,6,0,2023-11-13 16:45:17+00:00,[],None
338,https://github.com/EthanL3/EC311_lab1.git,2023-11-13 22:02:56+00:00,3-bit ALU,0,EthanL3/EC311_lab1,718339846,Verilog,EC311_lab1,302,0,2023-11-13 23:12:49+00:00,[],None
339,https://github.com/Sudha-24/100_days_rtl.git,2023-11-14 14:54:31+00:00,,0,Sudha-24/100_days_rtl,718665653,Verilog,100_days_rtl,78,0,2023-11-14 16:36:48+00:00,[],None
340,https://github.com/Hariharanaidu/simple-pipelined-processor.git,2023-11-16 20:31:07+00:00,A basic processor is designed in pipeline implementation using verilog HDL.,0,Hariharanaidu/simple-pipelined-processor,719750190,Verilog,simple-pipelined-processor,7,0,2023-11-16 22:32:44+00:00,[],None
341,https://github.com/shengnian6/led_04.git,2023-11-16 09:23:22+00:00,,0,shengnian6/led_04,719488597,Verilog,led_04,32,0,2023-11-16 09:26:49+00:00,[],None
342,https://github.com/sHHenXian/0273.git,2023-11-16 05:15:15+00:00,高精度多通道音频处理系统,0,sHHenXian/0273,719409128,Verilog,0273,952,0,2023-11-16 05:19:40+00:00,[],None
343,https://github.com/yuchengliu0519/2023Fall_NTU_soc_lab4-1.git,2023-11-16 08:28:41+00:00,,0,yuchengliu0519/2023Fall_NTU_soc_lab4-1,719468953,Verilog,2023Fall_NTU_soc_lab4-1,542,0,2023-11-16 08:46:38+00:00,[],None
344,https://github.com/LinjieT/CrazyFishGame.git,2023-11-16 08:12:58+00:00,,0,LinjieT/CrazyFishGame,719463226,Verilog,CrazyFishGame,22788,0,2023-11-16 08:14:22+00:00,[],None
345,https://github.com/Ivan890129/Soc_lab04.git,2023-11-07 13:54:55+00:00,,0,Ivan890129/Soc_lab04,715615721,Verilog,Soc_lab04,3282,0,2023-11-16 08:52:31+00:00,[],None
346,https://github.com/fff1214/SOC-lab4-1.git,2023-11-16 13:39:17+00:00,,0,fff1214/SOC-lab4-1,719587041,Verilog,SOC-lab4-1,14970,0,2023-11-16 14:18:39+00:00,[],None
347,https://github.com/charlesvt/SHA1-on-Nexys-A7-100T.git,2023-11-17 20:27:10+00:00,,0,charlesvt/SHA1-on-Nexys-A7-100T,720208186,Verilog,SHA1-on-Nexys-A7-100T,1661,0,2023-11-17 20:29:52+00:00,[],https://api.github.com/licenses/apache-2.0
348,https://github.com/vivekkj123/ktu-s4-csl-202-digital-lab.git,2023-11-18 14:48:35+00:00,KTU S5 Digital Lab Verilog (CSL 202) Programs (2019 - Scheme),0,vivekkj123/ktu-s4-csl-202-digital-lab,720457263,Verilog,ktu-s4-csl-202-digital-lab,3,0,2023-11-18 14:48:58+00:00,[],None
349,https://github.com/Yumonor/FindMedian-version2.git,2023-11-18 02:05:10+00:00,Find Median number,0,Yumonor/FindMedian-version2,720279427,Verilog,FindMedian-version2,603,0,2023-11-18 02:06:12+00:00,[],None
350,https://github.com/afasolino/ProjectEfabless.git,2023-11-18 09:30:49+00:00,,0,afasolino/ProjectEfabless,720373338,Verilog,ProjectEfabless,11927,0,2023-11-18 09:31:37+00:00,[],https://api.github.com/licenses/apache-2.0
351,https://github.com/KaiChen18/SOC_LAB4_2.git,2023-11-19 11:51:24+00:00,lab4_2,0,KaiChen18/SOC_LAB4_2,720721298,Verilog,SOC_LAB4_2,61335,0,2023-11-19 12:33:30+00:00,[],None
352,https://github.com/Lo-kesh4/bfloat_adder.git,2023-11-20 04:45:36+00:00,,0,Lo-kesh4/bfloat_adder,720970784,Verilog,bfloat_adder,11927,0,2023-11-20 04:46:18+00:00,[],https://api.github.com/licenses/apache-2.0
353,https://github.com/Hamhunter23/DDCO-2023.git,2023-11-20 04:36:51+00:00,"A repo containing all assignment, project codes of DDCO '23",0,Hamhunter23/DDCO-2023,720968745,Verilog,DDCO-2023,4779,0,2023-11-20 04:39:21+00:00,[],None
354,https://github.com/ananya343B/4-bit-Bidirectional_counter.git,2023-11-21 12:37:25+00:00,4 bit bidirectional counter with reset,0,ananya343B/4-bit-Bidirectional_counter,721618579,Verilog,4-bit-Bidirectional_counter,11927,0,2023-11-21 12:40:26+00:00,[],https://api.github.com/licenses/apache-2.0
355,https://github.com/mansithakare123/tracedata.git,2023-11-14 02:12:54+00:00,,1,mansithakare123/tracedata,718404611,Verilog,tracedata,6,0,2023-11-14 02:13:21+00:00,[],None
356,https://github.com/lalithlochanr/fibonacci_seq_calc.git,2023-11-23 19:01:02+00:00,,0,lalithlochanr/fibonacci_seq_calc,722711329,Verilog,fibonacci_seq_calc,11927,0,2023-11-23 19:05:42+00:00,[],https://api.github.com/licenses/apache-2.0
357,https://github.com/richardsie25/32-Bit-Pipelined-Processor.git,2023-11-24 02:23:27+00:00,32 Bit Pipelined Processor in Verilog,0,richardsie25/32-Bit-Pipelined-Processor,722810101,Verilog,32-Bit-Pipelined-Processor,14,0,2023-11-24 02:28:50+00:00,[],None
358,https://github.com/apoorvaaaa5/uarxtxp.git,2023-11-24 07:56:58+00:00,,0,apoorvaaaa5/uarxtxp,722895801,Verilog,uarxtxp,11927,0,2023-11-24 07:57:48+00:00,[],https://api.github.com/licenses/apache-2.0
359,https://github.com/poornima-chetty/serializer.git,2023-11-24 09:30:01+00:00,,0,poornima-chetty/serializer,722928168,Verilog,serializer,11927,0,2023-11-24 09:30:45+00:00,[],https://api.github.com/licenses/apache-2.0
360,https://github.com/taffarel55/yosys-exploration.git,2023-11-24 23:43:17+00:00,,0,taffarel55/yosys-exploration,723203935,Verilog,yosys-exploration,31,0,2023-11-24 23:43:23+00:00,[],None
361,https://github.com/FabricioChavez/Arch_project.git,2023-11-17 22:33:51+00:00,,0,FabricioChavez/Arch_project,720239558,Verilog,Arch_project,49,0,2023-11-17 22:43:26+00:00,[],None
362,https://github.com/pathivadaPratyusha/AHB2APB.git,2023-11-25 13:47:51+00:00,,0,pathivadaPratyusha/AHB2APB,723382349,Verilog,AHB2APB,5,0,2023-11-27 09:19:25+00:00,[],None
363,https://github.com/vachas23/Arithematic-Logic-Unit.git,2023-11-26 04:35:31+00:00,Arithematic Logic Unit ,0,vachas23/Arithematic-Logic-Unit,723569879,Verilog,Arithematic-Logic-Unit,1,0,2023-11-26 04:38:41+00:00,[],None
364,https://github.com/skudlur/pes_sysarray_tapeout.git,2023-11-26 17:03:44+00:00,,0,skudlur/pes_sysarray_tapeout,723754898,Verilog,pes_sysarray_tapeout,11927,0,2023-11-26 17:04:33+00:00,[],https://api.github.com/licenses/apache-2.0
365,https://github.com/kevin127lam/ECE128-Lab10.git,2023-11-26 16:38:36+00:00,,0,kevin127lam/ECE128-Lab10,723747205,Verilog,ECE128-Lab10,3,0,2023-11-26 16:39:02+00:00,[],None
366,https://github.com/msp5382/hw-syn-lab-project.git,2023-11-07 04:04:34+00:00,,0,msp5382/hw-syn-lab-project,715399993,Verilog,hw-syn-lab-project,6,0,2023-11-07 04:15:23+00:00,[],None
367,https://github.com/cristibercea/MicroElectronix.git,2023-11-09 21:11:07+00:00,Old internship activities...,0,cristibercea/MicroElectronix,716776259,Verilog,MicroElectronix,862,0,2023-12-01 22:32:56+00:00,[],None
368,https://github.com/Muhammadussain/UART.git,2023-11-12 12:40:44+00:00,,0,Muhammadussain/UART,717737910,Verilog,UART,1200,0,2023-11-12 12:41:25+00:00,[],None
369,https://github.com/eeplayground/verilog-projects-public.git,2023-11-21 23:35:34+00:00,,0,eeplayground/verilog-projects-public,721862710,Verilog,verilog-projects-public,5,0,2023-12-02 18:41:44+00:00,[],https://api.github.com/licenses/mit
370,https://github.com/Abdelmohsenn/Risc-v-Processor-Verilog.git,2023-11-17 13:56:23+00:00,Pipelined Risc-V Processor using verilog,0,Abdelmohsenn/Risc-v-Processor-Verilog,720062905,Verilog,Risc-v-Processor-Verilog,18,0,2023-12-02 13:48:50+00:00,[],None
371,https://github.com/brayangiraldo02/Procesador_Segmentado.git,2023-11-12 02:52:48+00:00,,0,brayangiraldo02/Procesador_Segmentado,717621091,Verilog,Procesador_Segmentado,26,0,2023-11-29 20:14:42+00:00,[],None
372,https://github.com/hae325/Lab10.git,2023-11-23 18:28:23+00:00,,0,hae325/Lab10,722701605,Verilog,Lab10,11,0,2023-11-26 22:00:21+00:00,[],None
373,https://github.com/GuhanRajasekar/ESDCS_FFT_Project.git,2023-11-08 02:00:29+00:00,Final project for ESDCS course,0,GuhanRajasekar/ESDCS_FFT_Project,715870640,Verilog,ESDCS_FFT_Project,80527,0,2023-11-29 10:30:08+00:00,[],None
374,https://github.com/darkblackv32/Project-CS3051.git,2023-11-12 16:16:56+00:00,,0,darkblackv32/Project-CS3051,717795963,Verilog,Project-CS3051,104,0,2023-12-11 12:38:03+00:00,[],None
375,https://github.com/BatmanNelson/verilog-processor.git,2023-11-10 21:37:39+00:00,Digital systems final project - Basys 3 FPGA processor,0,BatmanNelson/verilog-processor,717230804,Verilog,verilog-processor,584,0,2023-12-09 20:14:14+00:00,[],None
376,https://github.com/donovanclay/CSE-371.git,2023-11-13 06:13:33+00:00,,0,donovanclay/CSE-371,717992710,Verilog,CSE-371,103691,0,2023-11-13 06:16:08+00:00,[],None
377,https://github.com/MichalKaiser/Root-of-Trust.git,2023-11-17 17:37:38+00:00,Hardware security project,0,MichalKaiser/Root-of-Trust,720154213,Verilog,Root-of-Trust,824,0,2023-11-18 00:31:21+00:00,[],None
378,https://github.com/AbhigokulK/ECE241_Pong_Game.git,2023-11-21 17:10:33+00:00,,0,AbhigokulK/ECE241_Pong_Game,721737592,Verilog,ECE241_Pong_Game,40165,0,2023-12-09 00:16:26+00:00,[],None
379,https://github.com/LTKNgan/HDL_SPI.git,2023-11-12 09:47:49+00:00,,0,LTKNgan/HDL_SPI,717698574,Verilog,HDL_SPI,2,0,2023-11-12 17:19:40+00:00,[],None
380,https://github.com/Porg0/ECE-2372.git,2023-11-10 23:42:16+00:00,,0,Porg0/ECE-2372,717257434,Verilog,ECE-2372,460,0,2024-02-01 03:54:29+00:00,[],None
381,https://github.com/junaidhas/Verilog_projects.git,2023-11-24 09:20:40+00:00,A collection of Verilog Projects implemented by me to improve my proficiency in verilog,0,junaidhas/Verilog_projects,722924721,Verilog,Verilog_projects,4551,0,2023-11-24 12:23:29+00:00,[],None
382,https://github.com/Hingguripongpong/MIPS.git,2023-11-13 05:05:29+00:00,,1,Hingguripongpong/MIPS,717976500,Verilog,MIPS,239,0,2023-11-13 09:38:14+00:00,[],None
383,https://github.com/Zazhito/1-Wire-DHT11-FPGA-DigitaII.git,2023-11-19 22:38:24+00:00,"Creado por Davidson Camilo Acuña Romero de la Universidad Nacional de Colombia,Este es un protocolo de comunicacion 1-wire para el sensor DHT11 para una FPGA Colorlight",0,Zazhito/1-Wire-DHT11-FPGA-DigitaII,720892235,Verilog,1-Wire-DHT11-FPGA-DigitaII,526,0,2023-12-25 14:38:40+00:00,[],None
384,https://github.com/samarqureshii/ByteBasher.git,2023-11-09 20:38:41+00:00,A game for visually impaired people using a dev board equipped with an Intel/Altera Cyclone V FPGA and Arduino MCU,1,samarqureshii/ByteBasher,716766618,Verilog,ByteBasher,5217,0,2023-12-26 16:59:47+00:00,"['fpga', 'verilog', 'arduino', 'cyclone-v']",https://api.github.com/licenses/mit
385,https://github.com/ReverseRain/DigitalLogic_project.git,2023-11-26 11:23:26+00:00,,0,ReverseRain/DigitalLogic_project,723657571,Verilog,DigitalLogic_project,98,0,2023-11-26 11:46:23+00:00,[],None
386,https://github.com/IRiDecenT/computer-organization-labs.git,2023-11-13 09:29:47+00:00,,0,IRiDecenT/computer-organization-labs,718055244,Verilog,computer-organization-labs,7062,0,2023-11-13 11:59:48+00:00,[],https://api.github.com/licenses/mit
387,https://github.com/robert-gabriel-gaube/16BitProcessor.git,2023-11-14 19:53:55+00:00,Project for fundamentals of computer engineering ,1,robert-gabriel-gaube/16BitProcessor,718786924,Verilog,16BitProcessor,99,0,2023-11-21 05:12:45+00:00,[],None
388,https://github.com/ashleyleal/Whack.git,2023-11-09 04:18:22+00:00,ECE241 Final Project,0,ashleyleal/Whack,716407298,Verilog,Whack,282,0,2024-01-06 21:41:16+00:00,[],None
389,https://github.com/YUNA-dBu/dds-verilog.git,2023-11-22 18:49:28+00:00,,0,YUNA-dBu/dds-verilog,722246900,Verilog,dds-verilog,9,0,2023-11-22 18:49:51+00:00,[],None
390,https://github.com/Vivekanandan97/APB-PROTOCOl.git,2023-11-14 07:13:50+00:00,,0,Vivekanandan97/APB-PROTOCOl,718485422,Verilog,APB-PROTOCOl,4,0,2023-11-18 14:48:56+00:00,[],None
391,https://github.com/r11921075/SoC-Lab-4-1.git,2023-11-10 12:30:05+00:00,,0,r11921075/SoC-Lab-4-1,717042237,Verilog,SoC-Lab-4-1,9842,0,2023-11-10 12:34:00+00:00,[],None
392,https://github.com/hikalium/liumcore0.git,2023-11-10 11:03:18+00:00,,0,hikalium/liumcore0,717011589,Verilog,liumcore0,11921,0,2023-11-10 11:04:01+00:00,[],https://api.github.com/licenses/apache-2.0
393,https://github.com/artvvb/pulse-analyzer.git,2023-11-11 02:59:10+00:00,,0,artvvb/pulse-analyzer,717292749,Verilog,pulse-analyzer,7,0,2023-11-11 03:00:44+00:00,[],https://api.github.com/licenses/mit
394,https://github.com/angardo/test.git,2023-11-11 03:44:19+00:00,,0,angardo/test,717301092,Verilog,test,42,0,2023-11-11 03:44:24+00:00,[],https://api.github.com/licenses/apache-2.0
395,https://github.com/SelasiEtch/ECE216A_Project.git,2023-11-08 00:21:40+00:00,,0,SelasiEtch/ECE216A_Project,715845850,Verilog,ECE216A_Project,75,0,2023-11-14 03:01:03+00:00,[],None
396,https://github.com/hdwbuilder/aes.git,2023-11-14 00:55:32+00:00,AES Algo,0,hdwbuilder/aes,718385427,Verilog,aes,2275,0,2023-11-14 00:56:44+00:00,[],None
397,https://github.com/Ponponri/SOC_Design_lab4-2.git,2023-11-16 10:45:58+00:00,,0,Ponponri/SOC_Design_lab4-2,719519602,Verilog,SOC_Design_lab4-2,6985,0,2023-11-16 11:04:59+00:00,[],None
398,https://github.com/KaiChen18/SOC_LAB4_1.git,2023-11-16 13:24:32+00:00,lab4_1,0,KaiChen18/SOC_LAB4_1,719580730,Verilog,SOC_LAB4_1,19543,0,2023-11-16 13:50:46+00:00,[],None
399,https://github.com/srosales700/gf180.git,2023-11-16 21:40:50+00:00,,0,srosales700/gf180,719771502,Verilog,gf180,11927,0,2023-11-16 21:41:42+00:00,[],https://api.github.com/licenses/apache-2.0
400,https://github.com/ozan956/fpga-fir.git,2023-11-10 08:54:17+00:00,3rd Order Moving Average(FIR) Filter Implementation On FPGA.,0,ozan956/fpga-fir,716965343,Verilog,fpga-fir,172,0,2023-11-10 09:32:17+00:00,"['finite-impulse-response', 'fpga', 'verilog', 'xilinx', 'xilinx-vivado']",None
401,https://github.com/nguyenducthe/nguyenduc.git,2023-11-08 20:13:13+00:00,,0,nguyenducthe/nguyenduc,716283136,Verilog,nguyenduc,12,0,2023-11-08 20:17:38+00:00,[],None
402,https://github.com/RedTheTrainerNumber0/8-bit-carry-look-ahead-adder.git,2023-11-15 22:58:34+00:00,8-bit carry look-ahead adder using 10 switches as inputs and 3 7-segment displays as output,0,RedTheTrainerNumber0/8-bit-carry-look-ahead-adder,719316336,Verilog,8-bit-carry-look-ahead-adder,1,0,2023-11-15 22:59:19+00:00,[],None
403,https://github.com/Attilas98/ProjectProva.git,2023-11-17 16:28:49+00:00,,0,Attilas98/ProjectProva,720128525,Verilog,ProjectProva,11927,0,2023-11-17 16:29:35+00:00,[],https://api.github.com/licenses/apache-2.0
404,https://github.com/Attilas98/ProjectEfabless.git,2023-11-17 16:20:24+00:00,,0,Attilas98/ProjectEfabless,720125240,Verilog,ProjectEfabless,11927,0,2023-11-17 16:21:11+00:00,[],https://api.github.com/licenses/apache-2.0
405,https://github.com/wakky92/ALU-implementation-Verilog.git,2023-11-18 17:17:02+00:00,,0,wakky92/ALU-implementation-Verilog,720500672,Verilog,ALU-implementation-Verilog,2,0,2023-11-18 17:18:45+00:00,[],None
406,https://github.com/dsatizabal/cpuy-stack.git,2023-11-11 15:59:52+00:00,,0,dsatizabal/cpuy-stack,717482942,Verilog,cpuy-stack,485,0,2023-11-18 12:48:21+00:00,[],https://api.github.com/licenses/gpl-3.0
407,https://github.com/julianferr/miscv.git,2023-11-17 20:22:10+00:00,,0,julianferr/miscv,720206811,Verilog,miscv,1577,0,2023-11-17 20:23:35+00:00,[],None
408,https://github.com/Yumonor/TrafficLightControl.git,2023-11-18 01:59:44+00:00,Traffic Light Control,0,Yumonor/TrafficLightControl,720278548,Verilog,TrafficLightControl,571,0,2023-11-18 02:07:24+00:00,[],None
409,https://github.com/Shahabaz-gaucho/Priority_Encoder_RTL.git,2023-11-19 15:06:00+00:00,,0,Shahabaz-gaucho/Priority_Encoder_RTL,720774322,Verilog,Priority_Encoder_RTL,21,0,2023-11-19 15:24:14+00:00,[],None
410,https://github.com/emma16163/SOC_LAB_4-2.git,2023-11-19 10:56:53+00:00,,0,emma16163/SOC_LAB_4-2,720708646,Verilog,SOC_LAB_4-2,29499,0,2023-11-19 11:02:04+00:00,[],None
411,https://github.com/deboradum/risc-v-processor-core.git,2023-11-20 06:32:57+00:00,Pipelined- & hazard preventing RISC V core written in Verilog,0,deboradum/risc-v-processor-core,720999868,Verilog,risc-v-processor-core,8,0,2023-11-20 06:33:41+00:00,[],None
412,https://github.com/HoseinBayati/CAD_CA_1.git,2023-11-20 12:53:35+00:00,,0,HoseinBayati/CAD_CA_1,721143596,Verilog,CAD_CA_1,10,0,2023-11-20 12:55:33+00:00,[],None
413,https://github.com/Parkjihoonsuri/Project1.git,2023-11-21 07:41:18+00:00,,0,Parkjihoonsuri/Project1,721502881,Verilog,Project1,30,0,2023-11-21 07:45:47+00:00,[],None
414,https://github.com/ankitkr437/smart-parking-system.git,2023-11-21 15:23:42+00:00,,0,ankitkr437/smart-parking-system,721692144,Verilog,smart-parking-system,3,0,2023-11-21 15:24:21+00:00,[],None
415,https://github.com/kirsjo/ECE128-Lab10.git,2023-11-21 19:53:28+00:00,,0,kirsjo/ECE128-Lab10,721801997,Verilog,ECE128-Lab10,3,0,2023-11-21 19:54:05+00:00,[],None
416,https://github.com/Tawfeeq2507/4-Bit-Ring-Counter.git,2023-11-21 19:53:58+00:00,My Project,0,Tawfeeq2507/4-Bit-Ring-Counter,721802149,Verilog,4-Bit-Ring-Counter,11927,0,2023-11-21 19:54:50+00:00,[],https://api.github.com/licenses/apache-2.0
417,https://github.com/Manan1602/embedded.git,2023-11-23 10:00:42+00:00,,0,Manan1602/embedded,722510858,Verilog,embedded,129,0,2023-11-23 10:06:03+00:00,[],None
418,https://github.com/NatsukiDeng/hello.git,2023-11-23 03:44:55+00:00,learn,0,NatsukiDeng/hello,722393887,Verilog,hello,0,0,2023-11-23 04:50:26+00:00,[],None
419,https://github.com/shengnian6/uart.git,2023-11-23 17:54:12+00:00,,0,shengnian6/uart,722690639,Verilog,uart,44,0,2023-11-23 17:55:47+00:00,[],None
420,https://github.com/ShizzleBlitz/Verilog-Pipelined-RISC-Processor.git,2023-11-24 20:18:44+00:00,This is a pipelined RISC processor created in verilog using a number of modules connected to each other.,0,ShizzleBlitz/Verilog-Pipelined-RISC-Processor,723148242,Verilog,Verilog-Pipelined-RISC-Processor,12,0,2023-11-24 20:20:15+00:00,[],None
421,https://github.com/vachas23/Full-adder-using-half-adder.git,2023-11-26 04:46:33+00:00,Full adder using half adder,0,vachas23/Full-adder-using-half-adder,723571754,Verilog,Full-adder-using-half-adder,1,0,2023-11-26 05:02:40+00:00,[],None
422,https://github.com/rafaelpinheiro32/DFFr-4bit.git,2023-11-25 19:41:36+00:00,4 bit D-type flip flop in Verilog,0,rafaelpinheiro32/DFFr-4bit,723476608,Verilog,DFFr-4bit,9,0,2023-11-25 19:44:31+00:00,[],None
423,https://github.com/vsaosuo/Gym-TrAIner.git,2023-11-17 06:46:11+00:00,This is a group project that aims to create an intelligent AI trainer for users to monitor and get feedback on their body posture for the exercises they perform.,0,vsaosuo/Gym-TrAIner,719908024,Verilog,Gym-TrAIner,54537,0,2023-11-27 07:11:39+00:00,"['camera-module', 'fpga', 'ml', 'mobile-app', 'server-side']",https://api.github.com/licenses/mit
424,https://github.com/faisalill/verilog.git,2023-11-07 17:15:41+00:00,,0,faisalill/verilog,715710017,Verilog,verilog,465,0,2023-11-07 17:48:49+00:00,[],None
425,https://github.com/shawntsai0312/NTUEE_COMPUTER_ARCHITECTURE_23FALL_FINAL_PROJECT.git,2023-11-21 16:56:57+00:00,,0,shawntsai0312/NTUEE_COMPUTER_ARCHITECTURE_23FALL_FINAL_PROJECT,721732051,Verilog,NTUEE_COMPUTER_ARCHITECTURE_23FALL_FINAL_PROJECT,6376,0,2024-01-04 07:40:50+00:00,[],None
426,https://github.com/WTrenyer/rode-of-verlog.git,2023-11-10 12:27:59+00:00,我的verlog学习之路,0,WTrenyer/rode-of-verlog,717041478,Verilog,rode-of-verlog,19,0,2023-12-25 13:09:03+00:00,[],https://api.github.com/licenses/unlicense
427,https://github.com/PCZNB/CE-Lab3.git,2023-11-12 21:06:55+00:00,CE Lab3 project based on lab2,0,PCZNB/CE-Lab3,717870505,Verilog,CE-Lab3,301,0,2023-11-12 21:09:30+00:00,[],None
428,https://github.com/cipherKT/EC_201_codes.git,2023-11-12 07:53:34+00:00,,0,cipherKT/EC_201_codes,717675991,Verilog,EC_201_codes,855,0,2023-11-12 08:00:33+00:00,[],None
429,https://github.com/theriders/vrased_project.git,2023-11-17 05:43:44+00:00,,0,theriders/vrased_project,719889784,Verilog,vrased_project,40620,0,2023-12-10 01:42:23+00:00,[],https://api.github.com/licenses/gpl-3.0
430,https://github.com/dsatizabal/cpuy.git,2023-11-14 14:12:45+00:00,,1,dsatizabal/cpuy,718646204,Verilog,cpuy,92,0,2023-11-17 15:54:38+00:00,[],https://api.github.com/licenses/gpl-3.0
431,https://github.com/kaupupu/verilog.git,2023-11-07 08:36:28+00:00,,0,kaupupu/verilog,715484871,Verilog,verilog,51,0,2023-12-12 13:59:30+00:00,[],None
432,https://github.com/LeoMattosMartins/EC311_Project.git,2023-11-21 14:56:29+00:00,,0,LeoMattosMartins/EC311_Project,721680486,Verilog,EC311_Project,3034,0,2023-12-11 09:44:01+00:00,[],None
433,https://github.com/FHDO-ICLAB/RISC-V-FPGA.git,2023-11-22 13:03:20+00:00,"FPGA version of the Fraunhofer AIRISC RISC-V Core with HDL code, program code, constraint files etc.",0,FHDO-ICLAB/RISC-V-FPGA,722108540,Verilog,RISC-V-FPGA,13535,0,2023-11-28 14:28:53+00:00,[],None
434,https://github.com/SeyyedAhmadRokni/Maxnet-neural-network.git,2023-11-09 09:34:14+00:00,,0,SeyyedAhmadRokni/Maxnet-neural-network,716507260,Verilog,Maxnet-neural-network,1212,0,2023-11-28 10:46:28+00:00,[],None
435,https://github.com/devadigapratham/RISC-V-PathPlanner.git,2023-11-19 04:46:49+00:00,Implementing a RISC-V CPU in Verilog that can run the Path Planning Algorithm,1,devadigapratham/RISC-V-PathPlanner,720634460,Verilog,RISC-V-PathPlanner,4,0,2023-12-16 10:36:14+00:00,[],None
436,https://github.com/SREE1949/Verilog.git,2023-11-26 16:58:22+00:00,,0,SREE1949/Verilog,723753326,Verilog,Verilog,67,0,2023-12-20 18:18:27+00:00,[],None
437,https://github.com/amraliraqi/IEE754-32bits-Floating-Numbers-Adder-Using-Verilog.git,2023-11-25 15:29:20+00:00,I designed a floating point arithmetic unit for adding and subtraction using Verilog HDL. I utilized the IEEE-754 single precision floating point standard.,0,amraliraqi/IEE754-32bits-Floating-Numbers-Adder-Using-Verilog,723411284,Verilog,IEE754-32bits-Floating-Numbers-Adder-Using-Verilog,459,0,2024-01-31 19:43:40+00:00,[],None
438,https://github.com/Justsomebody1234/RRISC-V-32I-RTL.git,2023-11-24 15:12:06+00:00,RISC_V 32bit Integer instruction computer architecture RTL using HDL   ,0,Justsomebody1234/RRISC-V-32I-RTL,723054273,Verilog,RRISC-V-32I-RTL,25,0,2023-11-29 15:37:35+00:00,[],None
439,https://github.com/koross49/CSA_Lab.git,2023-11-12 11:49:00+00:00,,0,koross49/CSA_Lab,717725161,Verilog,CSA_Lab,23,0,2023-11-12 13:07:45+00:00,[],None
440,https://github.com/Poulami2515/RISC_V_Single_Cycle.git,2023-11-10 18:18:50+00:00,,0,Poulami2515/RISC_V_Single_Cycle,717173722,Verilog,RISC_V_Single_Cycle,354,0,2023-11-10 18:20:22+00:00,[],None
441,https://github.com/MarcoAntonioVA/Example.git,2023-11-13 18:06:25+00:00,,0,MarcoAntonioVA/Example,718260658,Verilog,Example,11,0,2023-11-13 18:14:06+00:00,[],https://api.github.com/licenses/apache-2.0
442,https://github.com/Youngbeom94/HDL_bits_solution.git,2023-11-07 14:33:47+00:00,,0,Youngbeom94/HDL_bits_solution,715636153,Verilog,HDL_bits_solution,16,0,2023-11-08 03:10:27+00:00,"['hdlbits', 'hdlbitssolution']",https://api.github.com/licenses/mit
443,https://github.com/pieceofApple/-50K_-.git,2023-11-14 10:20:26+00:00,,0,pieceofApple/-50K_-,718553182,Verilog,-50K_-,16135,0,2023-11-14 10:35:43+00:00,[],None
444,https://github.com/mtomlin5/test.git,2023-11-14 22:49:13+00:00,,0,mtomlin5/test,718843722,Verilog,test,12,0,2023-11-14 22:49:19+00:00,[],https://api.github.com/licenses/apache-2.0
445,https://github.com/zaid2046/Advanced-Encryption-Standard-RTL-to-GDS-flow.git,2023-11-07 06:55:25+00:00,,0,zaid2046/Advanced-Encryption-Standard-RTL-to-GDS-flow,715448435,Verilog,Advanced-Encryption-Standard-RTL-to-GDS-flow,1033,0,2023-11-07 09:05:34+00:00,[],None
446,https://github.com/mlmartin99/Verilog_DE10_Stopwatch.git,2023-11-08 20:44:39+00:00,Stopwatch on 7 segment displays of DE10 Standard Board using Verilog,0,mlmartin99/Verilog_DE10_Stopwatch,716293265,Verilog,Verilog_DE10_Stopwatch,8,0,2023-11-08 21:19:31+00:00,[],None
447,https://github.com/AmirhosseinZanjani/GT.git,2023-11-08 21:02:00+00:00,,0,AmirhosseinZanjani/GT,716298509,Verilog,GT,215573,0,2023-11-08 21:02:51+00:00,[],https://api.github.com/licenses/apache-2.0
448,https://github.com/Dannyracho1/LVDS_VC707_Test.git,2023-11-08 11:18:36+00:00,,0,Dannyracho1/LVDS_VC707_Test,716050831,Verilog,LVDS_VC707_Test,36,0,2023-11-08 11:21:38+00:00,[],None
449,https://github.com/JudeHoog/caravel_user_projectH.git,2023-11-16 03:25:26+00:00,https://caravel-user-project.readthedocs.io/en/latest/#overview,0,JudeHoog/caravel_user_projectH,719382188,Verilog,caravel_user_projectH,11927,0,2023-11-16 03:29:18+00:00,[],https://api.github.com/licenses/apache-2.0
450,https://github.com/nekoday/ElecDesign-Contest-University-2021.git,2023-11-15 15:10:49+00:00,Adjustable sinusoidal signal generator based on FPGA,0,nekoday/ElecDesign-Contest-University-2021,719154100,Verilog,ElecDesign-Contest-University-2021,27,0,2023-11-16 05:57:45+00:00,"['dac', 'dds', 'fpga', 'verilog-hdl']",None
451,https://github.com/izaazm/Systolic-Array.git,2023-11-16 02:21:46+00:00,"An implementation of 8x8 systolic array written in Verilog, compatible to synthesize with Vivado 2023.01",0,izaazm/Systolic-Array,719364834,Verilog,Systolic-Array,15,0,2023-11-16 02:23:03+00:00,[],None
452,https://github.com/srosales700/caravel_user_project.git,2023-11-16 22:08:30+00:00,,0,srosales700/caravel_user_project,719778911,Verilog,caravel_user_project,11927,0,2023-11-16 22:09:19+00:00,[],https://api.github.com/licenses/apache-2.0
453,https://github.com/asanaullah/gdb_test.git,2023-11-16 20:05:37+00:00,,0,asanaullah/gdb_test,719742175,Verilog,gdb_test,219,0,2023-11-16 20:06:55+00:00,[],None
454,https://github.com/Peggyliao/Lab-4-2.git,2023-11-16 14:08:41+00:00,,0,Peggyliao/Lab-4-2,719600158,Verilog,Lab-4-2,15,0,2023-11-16 16:04:07+00:00,[],None
455,https://github.com/JadenAntM/Combo-Lock-FSM.git,2023-11-18 23:52:50+00:00,,0,JadenAntM/Combo-Lock-FSM,720587622,Verilog,Combo-Lock-FSM,4,0,2023-11-19 23:45:13+00:00,[],None
456,https://github.com/holyuming/CDC-synchronizers.git,2023-11-18 14:06:40+00:00,"Various kinds of ""Clock Domain Crossing"" synchronizers implmented in Verilog",0,holyuming/CDC-synchronizers,720444784,Verilog,CDC-synchronizers,130,0,2023-11-18 14:07:27+00:00,[],None
457,https://github.com/saneeaman9/pes_tlc_tapeout.git,2023-11-18 06:56:59+00:00,,0,saneeaman9/pes_tlc_tapeout,720337935,Verilog,pes_tlc_tapeout,11932,0,2023-11-18 06:57:47+00:00,[],https://api.github.com/licenses/apache-2.0
458,https://github.com/youssifabuzied/RV32I-Pipelined-Processor.git,2023-11-14 21:08:33+00:00,,0,youssifabuzied/RV32I-Pipelined-Processor,718811652,Verilog,RV32I-Pipelined-Processor,16,0,2023-11-15 14:07:50+00:00,[],None
459,https://github.com/EthanL3/ec311_lab3.git,2023-11-13 21:48:35+00:00,Temperature sensor,0,EthanL3/ec311_lab3,718335991,Verilog,ec311_lab3,78,0,2023-11-18 22:13:36+00:00,[],None
460,https://github.com/Suraj21209/RISC-V-Processor-RTL.git,2023-11-19 18:39:22+00:00,RTL Design of 5-stage pipelined RISC-V processor,0,Suraj21209/RISC-V-Processor-RTL,720835796,Verilog,RISC-V-Processor-RTL,134,0,2023-11-20 10:02:22+00:00,[],None
461,https://github.com/Aditya-0109/Group11_CA_Project_5.git,2023-11-20 07:34:04+00:00,,0,Aditya-0109/Group11_CA_Project_5,721019093,Verilog,Group11_CA_Project_5,14,0,2023-11-20 07:38:53+00:00,[],None
462,https://github.com/Yumonor/studies.git,2023-11-21 02:06:40+00:00,大學專題,0,Yumonor/studies,721409328,Verilog,studies,3594,0,2023-11-21 02:07:44+00:00,[],None
463,https://github.com/gajeradhrumil38/Verilog_Project.git,2023-11-21 17:41:17+00:00,,0,gajeradhrumil38/Verilog_Project,721750342,Verilog,Verilog_Project,1370,0,2023-11-21 18:00:44+00:00,[],None
464,https://github.com/jonathanfoohy/D1DesignProject.git,2023-11-22 11:54:16+00:00,"Design Project For D1, Designing a FIR ",0,jonathanfoohy/D1DesignProject,722081988,Verilog,D1DesignProject,2035,0,2023-11-22 11:54:25+00:00,[],None
465,https://github.com/Pallavi068/RiscV_Processor.git,2023-11-21 15:09:03+00:00,,0,Pallavi068/RiscV_Processor,721685894,Verilog,RiscV_Processor,84,0,2023-11-21 15:39:11+00:00,[],None
466,https://github.com/AbdulMoizSheikh1/Crypto_blake2s.git,2023-11-22 15:52:17+00:00,,0,AbdulMoizSheikh1/Crypto_blake2s,722180301,Verilog,Crypto_blake2s,93689,0,2023-11-22 16:50:20+00:00,[],https://api.github.com/licenses/apache-2.0
467,https://github.com/spurthimalode/18_demux.git,2023-11-24 09:56:01+00:00,,0,spurthimalode/18_demux,722937670,Verilog,18_demux,14595,0,2023-11-24 09:56:51+00:00,[],https://api.github.com/licenses/apache-2.0
468,https://github.com/JacobLouie/Efabless-testing.git,2023-11-25 03:12:55+00:00,Testing,0,JacobLouie/Efabless-testing,723238873,Verilog,Efabless-testing,11927,0,2023-11-25 03:15:43+00:00,[],https://api.github.com/licenses/apache-2.0
469,https://github.com/NandeeshaSwamy/icg_design.git,2023-11-21 18:49:52+00:00,,0,NandeeshaSwamy/icg_design,721776779,Verilog,icg_design,11933,0,2023-11-25 02:25:51+00:00,[],https://api.github.com/licenses/apache-2.0
470,https://github.com/Davucas/CORDIC-Algorithm.git,2023-11-25 18:15:57+00:00,A project I did for a class where I had to implement the CORDIC algorithm in C and in Verilog,0,Davucas/CORDIC-Algorithm,723456382,Verilog,CORDIC-Algorithm,7,0,2023-11-25 18:16:54+00:00,[],None
471,https://github.com/iamgeeyuh/CS2204.git,2023-11-25 22:51:29+00:00,Digital Logic,0,iamgeeyuh/CS2204,723514917,Verilog,CS2204,242,0,2023-11-25 22:53:20+00:00,[],None
472,https://github.com/Vishnu1426/pes_ram_design_tapeout.git,2023-11-25 11:21:38+00:00,,0,Vishnu1426/pes_ram_design_tapeout,723344711,Verilog,pes_ram_design_tapeout,45742,0,2023-11-25 11:22:23+00:00,[],https://api.github.com/licenses/apache-2.0
473,https://github.com/akarxxx1030/pes_karatsuba_multiplier_tapeout.git,2023-11-26 16:24:40+00:00,,0,akarxxx1030/pes_karatsuba_multiplier_tapeout,723743198,Verilog,pes_karatsuba_multiplier_tapeout,11927,0,2023-11-26 16:25:28+00:00,[],https://api.github.com/licenses/apache-2.0
474,https://github.com/masoud-babaabasi/RGB-Dot-Matrix-Display.git,2023-11-24 12:37:41+00:00,,0,masoud-babaabasi/RGB-Dot-Matrix-Display,722995423,Verilog,RGB-Dot-Matrix-Display,5289,0,2023-11-24 12:39:45+00:00,[],None
475,https://github.com/Cesar1019FV/proyectoFinal-CircuitosDigitales1-C-sar-Jostin-Steven.git,2023-11-21 23:18:42+00:00,"En este repositorio se alojará el proyecto final del curso Circuitos Digitales 1 de los estudiantes César, Jostin y Steven",0,Cesar1019FV/proyectoFinal-CircuitosDigitales1-C-sar-Jostin-Steven,721859066,Verilog,proyectoFinal-CircuitosDigitales1-C-sar-Jostin-Steven,2701,0,2023-11-22 02:02:48+00:00,[],None
476,https://github.com/ebankstori/ICProject.git,2023-11-14 18:52:53+00:00,ECED4260 Final Project,0,ebankstori/ICProject,718765041,Verilog,ICProject,85,0,2023-11-14 20:07:36+00:00,[],None
477,https://github.com/aniketh-g/CAD-for-VLSI.git,2023-11-11 05:41:11+00:00,Final project for the course CS6230: CAD for VLSI Systems,0,aniketh-g/CAD-for-VLSI,717323585,Verilog,CAD-for-VLSI,1593,0,2023-12-10 07:08:27+00:00,[],None
478,https://github.com/diy-ic/openlane-manchester-baby.git,2023-11-14 20:06:22+00:00,,0,diy-ic/openlane-manchester-baby,718791487,Verilog,openlane-manchester-baby,38216,0,2023-12-05 12:42:33+00:00,[],None
479,https://github.com/siri-n-shetty/Car-Parking-System-iverilog.git,2023-11-21 22:11:12+00:00,Laboratory Mini Project for the Course - Digital Design and Computer Organization (UE22CS251A),0,siri-n-shetty/Car-Parking-System-iverilog,721842160,Verilog,Car-Parking-System-iverilog,1411,0,2023-12-22 07:47:18+00:00,"['car-parking-system', 'ddco', 'gtkwave', 'iverilog']",None
480,https://github.com/Jinghao-Tu/my_cpu.git,2023-11-08 00:17:15+00:00,,0,Jinghao-Tu/my_cpu,715844738,Verilog,my_cpu,363,0,2023-12-19 16:06:18+00:00,[],None
481,https://github.com/johnmmower/AWSR_1M.git,2023-11-16 16:45:51+00:00,AWSR upgrade on ZCU111 and nonlinear characterization,0,johnmmower/AWSR_1M,719667526,Verilog,AWSR_1M,950,0,2023-12-08 07:59:19+00:00,[],None
482,https://github.com/RustColeone/216AProject.git,2023-11-14 03:44:35+00:00,,0,RustColeone/216AProject,718428769,Verilog,216AProject,76,0,2023-11-30 23:59:33+00:00,[],None
483,https://github.com/MarlonNorman/vlsimarlon.git,2023-11-11 21:41:44+00:00,,0,MarlonNorman/vlsimarlon,717570004,Verilog,vlsimarlon,12,0,2024-01-14 12:56:21+00:00,[],https://api.github.com/licenses/apache-2.0
484,https://github.com/cl-liamchiu/CA.git,2023-11-16 07:08:20+00:00,Some practice in RISC-V assembly language and Verilog programs.,0,cl-liamchiu/CA,719441598,Verilog,CA,5137,0,2024-01-21 10:15:08+00:00,[],None
485,https://github.com/ronnyismael1/Verilog-Projects.git,2023-11-13 05:32:55+00:00,Collection of Verilog projects using Quartus Prime and ModelSIM,0,ronnyismael1/Verilog-Projects,717982613,Verilog,Verilog-Projects,31599,0,2024-01-26 20:56:14+00:00,[],None
486,https://github.com/amraliraqi/RiscV-Single-Cycle-Using-Verilog.git,2023-11-25 15:46:11+00:00,I created a RISC-V single cycle 32-bits processor using Verilog HDL. I read and utilized chapter 7 of the reference “Digital Design and Computer Architecture RISC-V Edition”.,0,amraliraqi/RiscV-Single-Cycle-Using-Verilog,723415992,Verilog,RiscV-Single-Cycle-Using-Verilog,6,0,2024-01-31 19:43:01+00:00,[],None
487,https://github.com/jdtech3/FlightGPA.git,2023-11-08 21:17:19+00:00,Implementing a flight simulator (term used loosely...) game in FPGA on the DE1 SoC,0,jdtech3/FlightGPA,716302934,Verilog,FlightGPA,16141,0,2023-11-08 21:35:50+00:00,[],None
488,https://github.com/mdelduca/FPGA-Dinosaur-Game.git,2023-11-14 19:31:59+00:00,,0,mdelduca/FPGA-Dinosaur-Game,718779081,Verilog,FPGA-Dinosaur-Game,41069,0,2024-02-25 02:58:30+00:00,[],None
489,https://github.com/ThienNguyen15/First_In_First_Out.git,2023-11-14 05:00:06+00:00,Hardware Design Language,0,ThienNguyen15/First_In_First_Out,718447189,Verilog,First_In_First_Out,629,0,2024-02-29 05:01:14+00:00,[],None
490,https://github.com/VientoGuo/HDLBits-Answer.git,2023-11-13 20:34:13+00:00,HDLBits Answer,0,VientoGuo/HDLBits-Answer,718313692,Verilog,HDLBits-Answer,80,0,2023-11-13 20:36:35+00:00,[],None
491,https://github.com/TinyTapeout/tinytapeout-05-reharden.git,2023-11-23 23:47:36+00:00,Source code for all OpenLane Tiny Tapeout 05 projects + GitHub action to reharden,0,TinyTapeout/tinytapeout-05-reharden,722778791,Verilog,tinytapeout-05-reharden,70006,0,2023-11-24 00:17:50+00:00,[],None
492,https://github.com/Suhyun1006/Verilog_Project.git,2023-11-14 07:26:18+00:00,,0,Suhyun1006/Verilog_Project,718489380,Verilog,Verilog_Project,6,0,2023-11-15 10:57:05+00:00,[],None
493,https://github.com/SHAWN-HOSIK-CHOO/TinyProj.git,2023-11-24 07:12:24+00:00,,0,SHAWN-HOSIK-CHOO/TinyProj,722881786,Verilog,TinyProj,16,0,2024-04-05 15:12:45+00:00,[],None
494,https://github.com/rogeermv/ELEC_UABC.git,2023-11-11 03:26:09+00:00,,0,rogeermv/ELEC_UABC,717297780,Verilog,ELEC_UABC,18,0,2023-11-11 03:26:15+00:00,[],https://api.github.com/licenses/apache-2.0
495,https://github.com/angardo/TT_demo.git,2023-11-11 05:27:34+00:00,,0,angardo/TT_demo,717320184,Verilog,TT_demo,10,0,2023-11-11 05:27:39+00:00,[],https://api.github.com/licenses/apache-2.0
496,https://github.com/rogeermv/tt_um_zafari.git,2023-11-11 04:58:21+00:00,,0,rogeermv/tt_um_zafari,717314553,Verilog,tt_um_zafari,16,0,2023-11-11 04:58:26+00:00,[],https://api.github.com/licenses/apache-2.0
497,https://github.com/rogeermv/prueba4353.git,2023-11-11 18:25:57+00:00,,0,rogeermv/prueba4353,717526414,Verilog,prueba4353,22,0,2023-11-11 18:26:01+00:00,[],https://api.github.com/licenses/apache-2.0
498,https://github.com/CCstar0918/five_stage_pipeling.git,2023-11-13 04:29:10+00:00,,0,CCstar0918/five_stage_pipeling,717968318,Verilog,five_stage_pipeling,14,0,2023-11-13 04:30:12+00:00,[],None
499,https://github.com/caden-miller/simulARM.git,2023-11-13 15:33:39+00:00,ARM visualizer using C++ and Verilog ,0,caden-miller/simulARM,718198926,Verilog,simulARM,39,0,2023-11-13 21:59:27+00:00,[],https://api.github.com/licenses/mit
500,https://github.com/Muzamil-Sikander/coal-lab3-task-2.git,2023-11-14 08:50:14+00:00,,0,Muzamil-Sikander/coal-lab3-task-2,718519133,Verilog,coal-lab3-task-2,2,0,2023-11-14 08:51:04+00:00,[],None
501,https://github.com/singulardroid/8-bit-cpu.git,2023-11-14 18:05:50+00:00,my prj,0,singulardroid/8-bit-cpu,718746713,Verilog,8-bit-cpu,11927,0,2023-11-14 18:06:45+00:00,[],https://api.github.com/licenses/apache-2.0
502,https://github.com/huaizhenchen/RISC-V-CPU-DESIGN.git,2023-11-17 21:46:52+00:00,,0,huaizhenchen/RISC-V-CPU-DESIGN,720228659,Verilog,RISC-V-CPU-DESIGN,7,0,2023-11-17 21:49:01+00:00,[],None
503,https://github.com/LiuGengyin/SOC-lab.git,2023-11-17 14:45:23+00:00,My Computer Architecture lab in UCAS. Developed a SOC system,0,LiuGengyin/SOC-lab,720084092,Verilog,SOC-lab,715,0,2023-11-17 14:46:58+00:00,[],None
504,https://github.com/lowry0502/SOC_LAB4-2.git,2023-11-21 04:40:38+00:00,,0,lowry0502/SOC_LAB4-2,721448621,Verilog,SOC_LAB4-2,14498,0,2023-11-21 05:33:54+00:00,[],None
505,https://github.com/anirudhprabhakaran3/efabless-github-runner.git,2023-11-20 16:49:03+00:00,,0,anirudhprabhakaran3/efabless-github-runner,721245435,Verilog,efabless-github-runner,11230,0,2023-11-20 16:56:08+00:00,[],https://api.github.com/licenses/apache-2.0
506,https://github.com/ranan-usp/my_gf180.git,2023-11-19 07:23:55+00:00,,0,ranan-usp/my_gf180,720664410,Verilog,my_gf180,95448,0,2023-11-19 07:42:29+00:00,[],https://api.github.com/licenses/apache-2.0
507,https://github.com/M-ArafatZaman/fpga-fsm-even-num.git,2023-11-22 05:06:54+00:00,"A finite state machine that generates even number implemented using system verilog, and blasted into an FPGA board. ",0,M-ArafatZaman/fpga-fsm-even-num,721939691,Verilog,fpga-fsm-even-num,18,0,2023-11-22 05:07:09+00:00,[],None
508,https://github.com/gwlee1998/RADAR_PIM_RTL.git,2023-11-23 06:14:17+00:00,RADAR_PIM_RTL,0,gwlee1998/RADAR_PIM_RTL,722432085,Verilog,RADAR_PIM_RTL,79007,0,2023-11-23 06:16:00+00:00,[],None
509,https://github.com/hishamelreedy/AES.git,2023-11-23 20:09:57+00:00,,0,hishamelreedy/AES,722730567,Verilog,AES,11927,0,2023-11-23 20:10:43+00:00,[],https://api.github.com/licenses/apache-2.0
510,https://github.com/RandomHero07/T5-S2-main.git,2023-11-15 10:25:46+00:00,,0,RandomHero07/T5-S2-main,719041998,Verilog,T5-S2-main,29,0,2023-11-24 05:34:47+00:00,[],None
511,https://github.com/DineshVenkatG/Dinesh_Float_Comp_Tapeout.git,2023-11-24 14:27:51+00:00,,0,DineshVenkatG/Dinesh_Float_Comp_Tapeout,723037318,Verilog,Dinesh_Float_Comp_Tapeout,11927,0,2023-11-24 14:28:41+00:00,[],https://api.github.com/licenses/apache-2.0
512,https://github.com/vachas23/Cyclic-shift.git,2023-11-26 05:12:28+00:00,An ITC cyclic shift was seen,0,vachas23/Cyclic-shift,723576606,Verilog,Cyclic-shift,1,0,2023-11-26 05:13:00+00:00,[],None
513,https://github.com/Huffer342-WSH/multimedia_video_processor.git,2023-11-11 12:47:31+00:00,,0,Huffer342-WSH/multimedia_video_processor,717418897,Verilog,multimedia_video_processor,127967,0,2023-11-11 12:48:36+00:00,[],None
514,https://github.com/amith-bharadwaj/Sparse_matrix_multiplication.git,2023-11-26 13:10:49+00:00,,0,amith-bharadwaj/Sparse_matrix_multiplication,723685440,Verilog,Sparse_matrix_multiplication,8,0,2023-11-30 05:25:52+00:00,[],None
515,https://github.com/ushikawa93/efficient_lockin.git,2023-11-07 20:17:18+00:00,,0,ushikawa93/efficient_lockin,715778796,Verilog,efficient_lockin,114661,0,2023-11-07 20:23:28+00:00,[],None
516,https://github.com/ericmaclean/Digital-Design-.git,2023-11-22 22:34:59+00:00,,0,ericmaclean/Digital-Design-,722323900,Verilog,Digital-Design-,20,0,2023-11-23 00:07:49+00:00,[],None
517,https://github.com/shubham-swadi/memory-bist.git,2023-11-10 14:26:40+00:00,,0,shubham-swadi/memory-bist,717086565,Verilog,memory-bist,4,0,2023-12-08 17:46:15+00:00,[],None
518,https://github.com/lkl110137918218/SOC_lab_caravel_fir.git,2023-11-17 04:22:24+00:00,,0,lkl110137918218/SOC_lab_caravel_fir,719869828,Verilog,SOC_lab_caravel_fir,13878,0,2023-11-17 04:44:48+00:00,[],None
519,https://github.com/jjagerezjimenez/AyDCI-Multiplicador.git,2023-11-13 02:26:21+00:00,,0,jjagerezjimenez/AyDCI-Multiplicador,717939767,Verilog,AyDCI-Multiplicador,117052,0,2023-12-03 22:52:04+00:00,[],None
520,https://github.com/1102131860/EEE339.git,2023-11-15 09:05:15+00:00,This is my EEE339 assigment project,0,1102131860/EEE339,719012088,Verilog,EEE339,1322,0,2023-11-15 09:08:43+00:00,[],None
521,https://github.com/IvonLuiz/PCID-Processador-Trabalho.git,2023-11-25 23:47:39+00:00,,0,IvonLuiz/PCID-Processador-Trabalho,723523881,Verilog,PCID-Processador-Trabalho,1197,0,2023-12-08 04:05:55+00:00,[],None
522,https://github.com/kietuan/RISC-V.git,2023-11-19 06:37:06+00:00,A Single Cycle RV32IM,0,kietuan/RISC-V,720655099,Verilog,RISC-V,271,0,2023-12-14 01:50:14+00:00,[],
523,https://github.com/guillebrito/proyecto-AYDCI.git,2023-11-16 18:08:03+00:00,,0,guillebrito/proyecto-AYDCI,719700622,Verilog,proyecto-AYDCI,72423,0,2023-12-12 21:54:46+00:00,[],None
524,https://github.com/s5das/0181.git,2023-11-15 13:22:28+00:00,,0,s5das/0181,719107418,Verilog,0181,66398,0,2023-11-15 13:26:04+00:00,[],None
525,https://github.com/HoseinBayati/Computer_Architecture_LAB_ARM.git,2023-11-21 14:05:56+00:00,,0,HoseinBayati/Computer_Architecture_LAB_ARM,721657203,Verilog,Computer_Architecture_LAB_ARM,62,0,2023-11-21 14:18:04+00:00,[],None
526,https://github.com/hoangtan2002/conv.git,2023-11-25 14:11:35+00:00,,0,hoangtan2002/conv,723389151,Verilog,conv,11,0,2024-01-11 05:33:16+00:00,[],None
527,https://github.com/eminakgun/mips-alu.git,2023-11-26 19:50:07+00:00,,0,eminakgun/mips-alu,723800606,Verilog,mips-alu,395,0,2023-11-26 19:56:55+00:00,[],None
528,https://github.com/gtxzsxxk/close-a216.git,2023-11-21 14:07:24+00:00,A toy,0,gtxzsxxk/close-a216,721657948,Verilog,close-a216,129,0,2024-01-22 17:23:58+00:00,[],None
529,https://github.com/Alvaroxx1/Digital_Logic_Design.git,2023-11-09 06:58:26+00:00,,0,Alvaroxx1/Digital_Logic_Design,716451827,Verilog,Digital_Logic_Design,4617,0,2024-02-01 15:27:17+00:00,[],None
530,https://github.com/marcols-esq/multicore-processor.git,2023-11-10 15:15:04+00:00,,0,marcols-esq/multicore-processor,717106672,Verilog,multicore-processor,127,0,2023-11-18 20:04:13+00:00,[],None
531,https://github.com/conquerorcj26/i2C_Protocol_simulation.git,2023-11-10 16:53:52+00:00,The objective of this project is to design and simulate  i2C protocol using Verilog in Xilinx Vivado.,0,conquerorcj26/i2C_Protocol_simulation,717143794,Verilog,i2C_Protocol_simulation,3421,0,2024-02-25 15:12:13+00:00,"['i2c', 'verilog', 'xilinx-vivado']",https://api.github.com/licenses/gpl-3.0
532,https://github.com/KeLiu54/MyTreasure.git,2023-11-11 15:33:30+00:00,,0,KeLiu54/MyTreasure,717475845,Verilog,MyTreasure,4506,0,2023-11-11 15:46:15+00:00,[],None
533,https://github.com/TeeWrath/HDL-Codes.git,2023-11-26 20:54:09+00:00,All my Hardware Description Language (HDL) Codes written in 3rd sem of college,0,TeeWrath/HDL-Codes,723817382,Verilog,HDL-Codes,7,0,2024-02-26 14:10:47+00:00,[],None
534,https://github.com/lsy1205/CVSD_Final_QR_Decomposition.git,2023-11-20 14:04:51+00:00,,0,lsy1205/CVSD_Final_QR_Decomposition,721173902,Verilog,CVSD_Final_QR_Decomposition,41984,0,2024-02-29 16:53:46+00:00,[],None
535,https://github.com/Yashh2385/antim-c.git,2023-11-07 08:42:17+00:00,,1,Yashh2385/antim-c,715487103,Verilog,antim-c,648,0,2024-03-20 18:00:29+00:00,[],None
536,https://github.com/F102M8/UT_CAD.git,2023-11-09 00:40:12+00:00,,0,F102M8/UT_CAD,716353190,Verilog,UT_CAD,43398,0,2024-03-31 14:17:42+00:00,[],None
537,https://github.com/plxj6666/Verilog_note.git,2023-11-17 11:18:07+00:00,,0,plxj6666/Verilog_note,720003437,Verilog,Verilog_note,1241,0,2024-04-07 12:12:10+00:00,[],None
538,https://github.com/Fourier8089/Active-noise-reduction-based-on-artificial-bee-colony-algorithm.git,2023-11-13 07:47:13+00:00,"""Active noise reduction based on artificial bee colony algorithm.""",0,Fourier8089/Active-noise-reduction-based-on-artificial-bee-colony-algorithm,718019433,Verilog,Active-noise-reduction-based-on-artificial-bee-colony-algorithm,8173,0,2023-11-13 08:00:38+00:00,[],None
539,https://github.com/nehranarendra/7_DIFFERENT_FREQUENCY_CLOCK_FROM_1_CLOCK.git,2023-11-08 21:13:11+00:00,,0,nehranarendra/7_DIFFERENT_FREQUENCY_CLOCK_FROM_1_CLOCK,716301746,Verilog,7_DIFFERENT_FREQUENCY_CLOCK_FROM_1_CLOCK,104,0,2023-11-08 21:13:54+00:00,[],https://api.github.com/licenses/mit
540,https://github.com/IObundle/caravel_project.git,2023-11-15 14:18:01+00:00,,0,IObundle/caravel_project,719130885,Verilog,caravel_project,11927,0,2023-11-15 14:18:49+00:00,[],https://api.github.com/licenses/apache-2.0
541,https://github.com/kkuoo7/CSED311.git,2023-11-15 22:23:50+00:00,POSTECH Computer Architecture,0,kkuoo7/CSED311,719307942,Verilog,CSED311,6132,0,2023-11-15 22:34:43+00:00,[],None
542,https://github.com/shimulin/Digital_system.git,2023-11-07 08:10:40+00:00,,0,shimulin/Digital_system,715474848,Verilog,Digital_system,8,0,2023-11-07 09:35:50+00:00,[],None
543,https://github.com/jimmy20000314/lab4-1.git,2023-11-07 08:55:12+00:00,caravel soc userproject interface,0,jimmy20000314/lab4-1,715492094,Verilog,lab4-1,39551,0,2023-11-07 09:00:44+00:00,[],None
544,https://github.com/M11107004/SOC_LAB4-1.git,2023-11-10 09:44:52+00:00,,0,M11107004/SOC_LAB4-1,716983683,Verilog,SOC_LAB4-1,496,0,2023-11-10 10:07:47+00:00,[],None
545,https://github.com/Srivathsa2304/GIT_PRACTICE.git,2023-11-14 15:32:58+00:00,Trying to explore git,0,Srivathsa2304/GIT_PRACTICE,718682813,Verilog,GIT_PRACTICE,2,0,2023-11-16 06:36:37+00:00,[],None
546,https://github.com/Kingcela/Project_Firefly.git,2023-11-17 03:23:09+00:00,,0,Kingcela/Project_Firefly,719855710,Verilog,Project_Firefly,102247,0,2023-11-17 03:47:14+00:00,[],None
547,https://github.com/aatmanp4/FPU.git,2023-11-18 02:11:25+00:00,,0,aatmanp4/FPU,720280519,Verilog,FPU,8,0,2023-11-18 02:14:06+00:00,[],None
548,https://github.com/proconlon/ec311_lab4.git,2023-11-11 04:09:00+00:00,,1,proconlon/ec311_lab4,717305549,Verilog,ec311_lab4,412,0,2023-11-14 20:53:24+00:00,[],None
549,https://github.com/IanBoyanZhang/HDLBits.git,2023-11-15 09:36:17+00:00,,0,IanBoyanZhang/HDLBits,719023444,Verilog,HDLBits,9,0,2023-11-15 09:41:01+00:00,[],None
550,https://github.com/taeho0311/my-project.git,2023-11-19 04:11:44+00:00,,0,taeho0311/my-project,720628543,Verilog,my-project,13,0,2023-11-19 04:14:21+00:00,[],None
551,https://github.com/shrikantpatilvlsi/testing_git.git,2023-11-12 22:30:07+00:00,,0,shrikantpatilvlsi/testing_git,717889635,Verilog,testing_git,1761,0,2023-11-19 05:07:21+00:00,[],None
552,https://github.com/afasolino28/DAA_project.git,2023-11-16 10:16:12+00:00,,0,afasolino28/DAA_project,719508583,Verilog,DAA_project,11927,0,2023-11-16 10:17:01+00:00,[],https://api.github.com/licenses/apache-2.0
553,https://github.com/afasolino28/ProjectEfabless.git,2023-11-16 11:00:34+00:00,,0,afasolino28/ProjectEfabless,719525094,Verilog,ProjectEfabless,123084,0,2023-11-16 11:01:15+00:00,[],https://api.github.com/licenses/apache-2.0
554,https://github.com/afasolino28/Prova23.11.17.git,2023-11-17 09:18:42+00:00,,0,afasolino28/Prova23.11.17,719960054,Verilog,Prova23.11.17,11927,0,2023-11-17 09:19:31+00:00,[],https://api.github.com/licenses/apache-2.0
555,https://github.com/lowry0502/SOC_LAB4-1.git,2023-11-20 14:46:57+00:00,,0,lowry0502/SOC_LAB4-1,721193377,Verilog,SOC_LAB4-1,1968,0,2023-11-20 14:58:47+00:00,[],None
556,https://github.com/kaveri307/Single-Port-RAM.git,2023-11-22 11:36:53+00:00,This repository consists of the RTL design and related essentials of Single Port RAM design written in Verilog.,0,kaveri307/Single-Port-RAM,722075505,Verilog,Single-Port-RAM,58,0,2023-11-22 11:39:30+00:00,[],None
557,https://github.com/shriyanschavan/HDL_codes.git,2023-11-22 12:37:31+00:00,HDL codes containing VHDL and Verilog codes ,0,shriyanschavan/HDL_codes,722098463,Verilog,HDL_codes,6,0,2023-11-22 12:41:50+00:00,[],None
558,https://github.com/devaka207/VLSI_minproj.git,2023-11-24 13:04:11+00:00,,0,devaka207/VLSI_minproj,723005535,Verilog,VLSI_minproj,1,0,2023-11-24 13:04:45+00:00,[],None
559,https://github.com/vachas23/Ring-Counter.git,2023-11-26 05:13:34+00:00,A ring counter was generated,0,vachas23/Ring-Counter,723576782,Verilog,Ring-Counter,1,0,2023-11-26 05:14:20+00:00,[],None
560,https://github.com/vachas23/LED-SHIFTING.git,2023-11-26 04:59:48+00:00,A test case on how Led shifts on an FPGA board,0,vachas23/LED-SHIFTING,723574147,Verilog,LED-SHIFTING,1,0,2023-11-26 05:00:38+00:00,[],None
561,https://github.com/Pavan2280/pes_binary_to_gray_tapeout.git,2023-11-24 11:41:43+00:00,,0,Pavan2280/pes_binary_to_gray_tapeout,722976112,Verilog,pes_binary_to_gray_tapeout,11951,0,2023-11-24 11:42:32+00:00,[],https://api.github.com/licenses/apache-2.0
562,https://github.com/Shubhashree359/jc_tapeout.git,2023-11-26 13:30:55+00:00,,0,Shubhashree359/jc_tapeout,723691270,Verilog,jc_tapeout,11927,0,2023-11-26 13:31:41+00:00,[],https://api.github.com/licenses/apache-2.0
563,https://github.com/adamb0403/ELEC473_assignment1.git,2023-11-17 14:22:25+00:00,,0,adamb0403/ELEC473_assignment1,720074514,Verilog,ELEC473_assignment1,20232,0,2023-11-24 16:32:21+00:00,[],None
564,https://github.com/gafrust/Praktik_Fpga.git,2023-11-22 14:46:52+00:00,,0,gafrust/Praktik_Fpga,722152596,Verilog,Praktik_Fpga,3736,0,2023-11-22 14:51:37+00:00,[],None
565,https://github.com/Gior-gio/ADC_LogiCompilation-gf180.git,2023-11-18 02:27:56+00:00,Compilation of three different ADC digital logics for GFMPW-1,0,Gior-gio/ADC_LogiCompilation-gf180,720283686,Verilog,ADC_LogiCompilation-gf180,36715,0,2023-11-18 02:28:42+00:00,[],https://api.github.com/licenses/apache-2.0
566,https://github.com/asi-f-khan/Cyclic-Round-Robin-Arbiter-for-Resource-Allocation.git,2023-11-24 05:37:55+00:00,,0,asi-f-khan/Cyclic-Round-Robin-Arbiter-for-Resource-Allocation,722854597,Verilog,Cyclic-Round-Robin-Arbiter-for-Resource-Allocation,373,0,2023-11-24 05:41:46+00:00,[],None
567,https://github.com/sUhAs1011/Carry-Look-Ahead.git,2023-11-21 17:40:21+00:00,,0,sUhAs1011/Carry-Look-Ahead,721749982,Verilog,Carry-Look-Ahead,24,0,2023-11-21 17:41:09+00:00,[],None
568,https://github.com/ericmaclean/4DigitPasscodelock.git,2023-11-22 23:15:09+00:00,,0,ericmaclean/4DigitPasscodelock,722332924,Verilog,4DigitPasscodelock,11,0,2023-11-22 23:22:09+00:00,[],None
569,https://github.com/RaymondMeng/encryption_caravel_user_project.git,2023-11-26 07:52:51+00:00,DES encryption with GFMPW1,0,RaymondMeng/encryption_caravel_user_project,723608744,Verilog,encryption_caravel_user_project,96082,0,2023-12-05 13:26:28+00:00,[],https://api.github.com/licenses/apache-2.0
570,https://github.com/Jthater1/ReRAM_Crossbar_Project.git,2023-11-22 23:26:13+00:00,,0,Jthater1/ReRAM_Crossbar_Project,722335323,Verilog,ReRAM_Crossbar_Project,45180,0,2023-12-03 02:33:06+00:00,[],https://api.github.com/licenses/apache-2.0
571,https://github.com/rebek-007/riscv-based-cpu.git,2023-11-23 10:57:50+00:00,,0,rebek-007/riscv-based-cpu,722532706,Verilog,riscv-based-cpu,5,0,2023-12-25 12:30:23+00:00,[],None
572,https://github.com/vanphuc1208/FIFO-with-Verilog.git,2023-11-09 06:25:03+00:00,,0,vanphuc1208/FIFO-with-Verilog,716441279,Verilog,FIFO-with-Verilog,629,0,2023-11-09 06:25:28+00:00,[],None
573,https://github.com/hgrover19/ECE241_Home_Simulation_Final_Project.git,2023-11-21 20:35:02+00:00,Home automation simulation project created for the UofT ECE241 course. Worked on by Harsh Grover and Joonseo Park. More details in README,0,hgrover19/ECE241_Home_Simulation_Final_Project,721815144,Verilog,ECE241_Home_Simulation_Final_Project,571,0,2024-01-19 04:20:47+00:00,"['digital-system-design', 'verilog']",None
574,https://github.com/FrancoNB/ARQ_ICOMP_2023-TP_FINAL.git,2023-11-13 19:16:26+00:00,"Implementación de un procesador MIPS. Trabajo práctico final de la materia Arquitectura de Computadoras. Facultad de Ciencias Exactas, Física y Naturales de la Universidad Nacional de Córdoba. Ingeniería en Computación.",0,FrancoNB/ARQ_ICOMP_2023-TP_FINAL,718286250,Verilog,ARQ_ICOMP_2023-TP_FINAL,3297,0,2023-12-22 20:20:35+00:00,[],https://api.github.com/licenses/gpl-3.0
575,https://github.com/LittleBlackCQ/ECE3700J-Computer-Organization.git,2023-11-09 12:11:56+00:00,This is the repo of lab code in ECE3700J of UM-SJTU JI 2023 fall semester.,0,LittleBlackCQ/ECE3700J-Computer-Organization,716568376,Verilog,ECE3700J-Computer-Organization,84,0,2024-04-05 10:04:13+00:00,[],None
576,https://github.com/dayadim/178-project.git,2023-11-26 21:49:29+00:00,"currently ""Nios II pod"" a music player",0,dayadim/178-project,723831579,Verilog,178-project,75114,0,2024-04-05 18:30:52+00:00,[],None
577,https://github.com/EricW1118/SimpleCPU.git,2023-11-13 20:26:36+00:00,,0,EricW1118/SimpleCPU,718311167,Verilog,SimpleCPU,6139,0,2023-12-18 23:20:20+00:00,[],None
578,https://github.com/rogeermv/UABC_PORFA.git,2023-11-11 03:56:39+00:00,,0,rogeermv/UABC_PORFA,717303313,Verilog,UABC_PORFA,10,0,2023-11-11 03:56:44+00:00,[],https://api.github.com/licenses/apache-2.0
579,https://github.com/shubhamparmar1/Verilog-Basics.git,2023-11-11 04:01:46+00:00,"Combinational and sequential circuit verification using testbench in Verilog, Here we are using xilinx vivado software",0,shubhamparmar1/Verilog-Basics,717304250,Verilog,Verilog-Basics,4023,0,2023-11-11 06:09:24+00:00,[],None
580,https://github.com/aignacio/pcie_example.git,2023-11-11 11:27:15+00:00,,0,aignacio/pcie_example,717399440,Verilog,pcie_example,19713,0,2023-11-11 11:27:54+00:00,[],None
581,https://github.com/Adrian-Cespedes/arch_lab6.git,2023-11-11 15:03:17+00:00,,0,Adrian-Cespedes/arch_lab6,717464769,Verilog,arch_lab6,11,0,2023-11-11 15:04:24+00:00,[],None
582,https://github.com/AnantKamat12/PWM_shiftregister.git,2023-11-10 20:34:14+00:00,"Utilizing Verilog for digital signal processing, this project focuses on generating PWM signals with dynamic duty cycles.",0,AnantKamat12/PWM_shiftregister,717214697,Verilog,PWM_shiftregister,21,0,2023-11-10 20:58:13+00:00,[],None
583,https://github.com/rui-fag/game_of_life_ip.git,2023-11-12 03:54:09+00:00,,0,rui-fag/game_of_life_ip,717632565,Verilog,game_of_life_ip,116656,0,2023-11-12 04:11:09+00:00,[],None
584,https://github.com/Shion-KR/Verilog_WEEK11.git,2023-11-12 19:33:02+00:00,,0,Shion-KR/Verilog_WEEK11,717847748,Verilog,Verilog_WEEK11,8,0,2023-11-12 19:34:15+00:00,[],None
585,https://github.com/muhammad-guluzade/Verilog.git,2023-11-12 14:59:00+00:00,These are the projects which I wrote in Verilog HDL.,0,muhammad-guluzade/Verilog,717774610,Verilog,Verilog,3,0,2023-11-13 04:10:29+00:00,[],None
586,https://github.com/gli38/Pipelined-Processor-Design.git,2023-11-13 04:33:03+00:00,,0,gli38/Pipelined-Processor-Design,717969177,Verilog,Pipelined-Processor-Design,9,0,2023-11-13 04:35:39+00:00,[],None
587,https://github.com/Linkspline/Low_Pass_Filter_System_Base_on_Anlu_FPGA.git,2023-11-14 05:21:08+00:00,"Based on Anlu FPGA development board, this project mainly includes FIR filter, self-made DDS signal generator, ADC-FMC driver, Ethernet module and Python oscilloscope, which are used for digital signal receiving and sending.",0,Linkspline/Low_Pass_Filter_System_Base_on_Anlu_FPGA,718452415,Verilog,Low_Pass_Filter_System_Base_on_Anlu_FPGA,47359,0,2023-11-14 06:07:12+00:00,[],None
588,https://github.com/adamrt27/ECE241_Synth.git,2023-11-12 23:23:45+00:00,,0,adamrt27/ECE241_Synth,717899783,Verilog,ECE241_Synth,25249,0,2023-12-28 18:39:38+00:00,[],None
589,https://github.com/ChSotiriou/riscv-from-scratch.git,2023-11-11 10:03:33+00:00,,0,ChSotiriou/riscv-from-scratch,717380335,Verilog,riscv-from-scratch,914,0,2024-01-14 12:54:31+00:00,[],None
590,https://github.com/LPT0317/Steganography.git,2023-11-08 07:40:41+00:00,,0,LPT0317/Steganography,715965706,Verilog,Steganography,683,0,2023-11-08 07:48:45+00:00,[],None
591,https://github.com/visionvlsi/Proj_Bhoj_AES_FPGA_2023.git,2023-11-25 04:23:02+00:00,,0,visionvlsi/Proj_Bhoj_AES_FPGA_2023,723251274,Verilog,Proj_Bhoj_AES_FPGA_2023,2730,0,2023-11-26 03:29:27+00:00,[],None
592,https://github.com/Ranko1911/emtrega_2_EC.git,2023-11-13 14:08:11+00:00,,0,Ranko1911/emtrega_2_EC,718161027,Verilog,emtrega_2_EC,19,0,2023-11-15 12:55:34+00:00,[],None
593,https://github.com/RuthBezabeh/VerilogAudio.git,2023-11-07 19:08:18+00:00,Uses Verilog code and a DE10-lite board to play audio saved to the board based on switch selection ,0,RuthBezabeh/VerilogAudio,715754369,Verilog,VerilogAudio,6734,0,2023-11-07 19:13:31+00:00,[],None
594,https://github.com/aliceelenabucur140799/RISC-Processor.git,2023-11-08 09:22:39+00:00,,0,aliceelenabucur140799/RISC-Processor,716003020,Verilog,RISC-Processor,89,0,2023-11-08 09:27:12+00:00,[],None
595,https://github.com/fff1214/SOC-lab4-2.git,2023-11-19 11:41:14+00:00,,0,fff1214/SOC-lab4-2,720718864,Verilog,SOC-lab4-2,29497,0,2023-11-19 13:08:51+00:00,[],None
596,https://github.com/Kai-Dun/AMBA_AXI.git,2023-11-19 13:12:24+00:00,,0,Kai-Dun/AMBA_AXI,720741635,Verilog,AMBA_AXI,11,0,2023-11-19 13:18:24+00:00,[],None
597,https://github.com/Rasouli13/SingleCycle_Core.git,2023-11-20 17:51:38+00:00,,0,Rasouli13/SingleCycle_Core,721269976,Verilog,SingleCycle_Core,1548,0,2023-11-20 17:57:58+00:00,[],None
598,https://github.com/afasolino28/ProjectProva.git,2023-11-17 08:20:45+00:00,,0,afasolino28/ProjectProva,719938966,Verilog,ProjectProva,11927,0,2023-11-17 08:21:45+00:00,[],https://api.github.com/licenses/apache-2.0
599,https://github.com/Abdelmohsenn/Verilog_CalculatorProject.git,2023-11-17 13:49:14+00:00,,0,Abdelmohsenn/Verilog_CalculatorProject,720059735,Verilog,Verilog_CalculatorProject,7,0,2023-11-17 13:51:21+00:00,[],None
600,https://github.com/shengnian6/PWM_LED.git,2023-11-17 10:51:00+00:00,,0,shengnian6/PWM_LED,719993825,Verilog,PWM_LED,40,0,2023-11-17 10:54:02+00:00,[],None
601,https://github.com/AliMomtahen/Risk_V_Multy_C.git,2023-11-21 14:45:35+00:00,,0,AliMomtahen/Risk_V_Multy_C,721675412,Verilog,Risk_V_Multy_C,6,0,2023-11-21 14:46:29+00:00,[],None
602,https://github.com/Anas2108/Verilog_Projects.git,2023-11-22 07:05:37+00:00,,0,Anas2108/Verilog_Projects,721974704,Verilog,Verilog_Projects,4,0,2023-11-22 07:11:56+00:00,[],None
603,https://github.com/ramdev604/half-adder.git,2023-11-18 06:47:29+00:00,,0,ramdev604/half-adder,720335625,Verilog,half-adder,11938,0,2023-11-18 06:48:17+00:00,[],https://api.github.com/licenses/apache-2.0
604,https://github.com/kaveri307/Dual-Port-RAM.git,2023-11-24 12:06:30+00:00,This repository consists of the RTL design and related essentials of Dual Port RAM written in Verilog.,0,kaveri307/Dual-Port-RAM,722984422,Verilog,Dual-Port-RAM,85,0,2023-11-24 12:08:05+00:00,[],None
605,https://github.com/MohamedAKonsowa/Bank-queue-using-verilog-.git,2023-11-23 11:25:54+00:00,,0,MohamedAKonsowa/Bank-queue-using-verilog-,722542948,Verilog,Bank-queue-using-verilog-,5388,0,2023-11-23 11:27:08+00:00,[],None
606,https://github.com/shreyakotagal/pes_graycode_tapeout.git,2023-11-23 08:44:15+00:00,,0,shreyakotagal/pes_graycode_tapeout,722481692,Verilog,pes_graycode_tapeout,11930,0,2023-11-23 08:45:06+00:00,[],https://api.github.com/licenses/apache-2.0
607,https://github.com/anhnt060901/caravel_uniccas_example.git,2023-11-24 14:09:02+00:00,,0,anhnt060901/caravel_uniccas_example,723030041,Verilog,caravel_uniccas_example,162690,0,2023-11-24 14:39:45+00:00,[],https://api.github.com/licenses/apache-2.0
608,https://github.com/Akshay1000101/pes_sipo_akshay.git,2023-11-24 05:52:27+00:00,,0,Akshay1000101/pes_sipo_akshay,722858359,Verilog,pes_sipo_akshay,26437,0,2023-11-24 05:53:14+00:00,[],https://api.github.com/licenses/apache-2.0
609,https://github.com/KKiranR/riscv_control_unit_tapeout.git,2023-11-17 09:08:38+00:00,,0,KKiranR/riscv_control_unit_tapeout,719956266,Verilog,riscv_control_unit_tapeout,26557,0,2023-11-17 09:09:26+00:00,[],https://api.github.com/licenses/apache-2.0
610,https://github.com/Sameersinghere/lowpowercomparision.git,2023-11-23 12:06:47+00:00,This Repo contains my codes for my project on Comparative study on low power techniques,1,Sameersinghere/lowpowercomparision,722558098,Verilog,lowpowercomparision,16,0,2023-11-23 12:08:28+00:00,[],None
611,https://github.com/StefoKV/test.git,2023-11-22 22:01:54+00:00,,0,StefoKV/test,722316052,Verilog,test,36,0,2023-11-22 22:02:00+00:00,[],https://api.github.com/licenses/apache-2.0
612,https://github.com/Noha-sherif12/I2c.git,2023-11-24 22:27:20+00:00,,0,Noha-sherif12/I2c,723190229,Verilog,I2c,5,0,2023-11-24 22:34:23+00:00,[],None
613,https://github.com/Srini-web/piso_tapeout.git,2023-11-24 05:11:09+00:00,PISO circuit tapeout ,0,Srini-web/piso_tapeout,722848242,Verilog,piso_tapeout,20831,0,2023-11-24 05:11:58+00:00,[],https://api.github.com/licenses/apache-2.0
614,https://github.com/Abhi9108865162/-freq_divider.git,2023-11-26 06:38:46+00:00,,0,Abhi9108865162/-freq_divider,723593240,Verilog,-freq_divider,11927,0,2023-11-26 06:39:35+00:00,[],https://api.github.com/licenses/apache-2.0
615,https://github.com/Nado15/Tri-State-Buffer-Bus.git,2023-11-19 16:21:13+00:00,Educational example of a tri-state buffer bus,0,Nado15/Tri-State-Buffer-Bus,720796143,Verilog,Tri-State-Buffer-Bus,115,0,2023-11-19 20:45:23+00:00,[],None
616,https://github.com/dtantalidis2002/vdatp.git,2023-11-26 22:54:45+00:00,,0,dtantalidis2002/vdatp,723855780,Verilog,vdatp,25624,0,2023-11-26 22:55:19+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
617,https://github.com/MuhammadWamiq003/UART.git,2023-11-14 12:14:45+00:00,,0,MuhammadWamiq003/UART,718595791,Verilog,UART,1195,0,2023-11-14 12:18:33+00:00,[],None
618,https://github.com/henryshy/fpga-exps.git,2023-11-13 09:40:31+00:00,basic fpga exps on cyclone E series chip,0,henryshy/fpga-exps,718059260,Verilog,fpga-exps,31160,0,2023-11-22 10:27:43+00:00,[],None
619,https://github.com/AndrewDoucet/S-Machine.git,2023-11-19 23:13:59+00:00,IC Design Project,0,AndrewDoucet/S-Machine,720899208,Verilog,S-Machine,2464,0,2023-12-02 15:12:11+00:00,[],None
620,https://github.com/daveho/icevga2.git,2023-11-24 21:50:02+00:00,Another attempt at an ICE40-based 800x600 SVGA text mode display,0,daveho/icevga2,723182648,Verilog,icevga2,6233,0,2023-11-28 15:00:09+00:00,[],None
621,https://github.com/jpowell24/learningVerilog.git,2023-11-23 14:52:00+00:00,just practicin',0,jpowell24/learningVerilog,722625658,Verilog,learningVerilog,2,0,2023-11-23 16:08:33+00:00,[],None
622,https://github.com/samuelcwait/ComputerArchitecture.git,2023-11-08 20:39:56+00:00,,0,samuelcwait/ComputerArchitecture,716291783,Verilog,ComputerArchitecture,9871,0,2023-12-12 21:49:07+00:00,[],None
623,https://github.com/zhhangBian/Computer-Organization.git,2023-11-23 05:49:40+00:00,code and notes when learning Computer Organization,0,zhhangBian/Computer-Organization,722425211,Verilog,Computer-Organization,2716,0,2024-02-17 09:02:08+00:00,[],None
624,https://github.com/Invisiphantom/Verilog-Table.git,2023-11-17 06:22:49+00:00,,0,Invisiphantom/Verilog-Table,719901089,Verilog,Verilog-Table,148,0,2023-11-17 06:27:26+00:00,[],None
625,https://github.com/emaarnolfo/UART_Module.git,2023-11-09 23:19:11+00:00,,0,emaarnolfo/UART_Module,716809133,Verilog,UART_Module,34,0,2023-11-09 23:22:44+00:00,[],None
626,https://github.com/rogeermv/prueba_777.git,2023-11-11 04:34:20+00:00,,0,rogeermv/prueba_777,717310114,Verilog,prueba_777,10,0,2023-11-11 04:34:25+00:00,[],https://api.github.com/licenses/apache-2.0
627,https://github.com/efabless/sky130_ef_ip__rc_osc_500k_DI.git,2023-11-07 09:02:22+00:00,,0,efabless/sky130_ef_ip__rc_osc_500k_DI,715494894,Verilog,sky130_ef_ip__rc_osc_500k_DI,180,0,2023-11-07 09:02:33+00:00,[],None
628,https://github.com/koodok/DigitalSystemDesign.git,2023-11-10 08:50:03+00:00,Altera Quartus툴을 사용하여 FPGA에 VHDL로 자동차 기능을 프로그래밍,0,koodok/DigitalSystemDesign,716963927,Verilog,DigitalSystemDesign,1922,0,2023-11-13 08:24:46+00:00,[],None
629,https://github.com/mountains-high/tt05-Exp-IF-Model-in-Silicon.git,2023-11-13 12:36:04+00:00,,0,mountains-high/tt05-Exp-IF-Model-in-Silicon,718123258,Verilog,tt05-Exp-IF-Model-in-Silicon,87,0,2023-11-13 23:10:22+00:00,[],https://api.github.com/licenses/apache-2.0
630,https://github.com/asgarisepide/DROICv3_CPLD_Verilog.git,2023-11-07 01:51:02+00:00,,0,asgarisepide/DROICv3_CPLD_Verilog,715364360,Verilog,DROICv3_CPLD_Verilog,5,0,2023-11-07 02:14:12+00:00,[],None
631,https://github.com/stephen-kao/course-lab_4_2.git,2023-11-09 13:51:14+00:00,,0,stephen-kao/course-lab_4_2,716608840,Verilog,course-lab_4_2,25952,0,2023-11-09 14:28:21+00:00,[],None
632,https://github.com/MohamedhaysamECE/32-bit-Risc-v.git,2023-11-09 14:36:02+00:00,,0,MohamedhaysamECE/32-bit-Risc-v,716628790,Verilog,32-bit-Risc-v,153,0,2023-11-09 14:50:12+00:00,[],None
633,https://github.com/thejas-dev/vlsi.git,2023-11-16 21:11:55+00:00,,0,thejas-dev/vlsi,719762939,Verilog,vlsi,5,0,2023-11-16 21:12:59+00:00,[],None
634,https://github.com/PatriChou/lab-caravel-fir.git,2023-11-07 12:39:28+00:00,,0,PatriChou/lab-caravel-fir,715581372,Verilog,lab-caravel-fir,3892,0,2023-11-08 15:59:44+00:00,[],None
635,https://github.com/HITCai/lab1.git,2023-11-17 12:15:42+00:00,,0,HITCai/lab1,720023940,Verilog,lab1,23,0,2023-11-17 13:26:58+00:00,[],None
636,https://github.com/shrekliao/CSE320-MIPS-CPU-Verilog-Implementation.git,2023-11-18 10:48:59+00:00,This is a design of a 5-stage pipeline MIPS CPU with word addressable and 7 bits PC (128 memory address). ,0,shrekliao/CSE320-MIPS-CPU-Verilog-Implementation,720392427,Verilog,CSE320-MIPS-CPU-Verilog-Implementation,4,0,2023-11-18 10:49:23+00:00,[],None
637,https://github.com/guotaiyuan018/Lab5_Keyboard_and_Audio.git,2023-11-21 12:09:28+00:00,,0,guotaiyuan018/Lab5_Keyboard_and_Audio,721607027,Verilog,Lab5_Keyboard_and_Audio,14,0,2023-11-21 12:50:20+00:00,[],None
638,https://github.com/Magaspa/Booth-Multiplier.git,2023-11-21 04:30:18+00:00,,0,Magaspa/Booth-Multiplier,721446024,Verilog,Booth-Multiplier,0,0,2023-11-21 04:32:04+00:00,[],None
639,https://github.com/luv2985/ece552hw.git,2023-11-17 22:14:52+00:00,,0,luv2985/ece552hw,720235215,Verilog,ece552hw,3,0,2023-11-19 00:05:10+00:00,[],None
640,https://github.com/2427jim2427/lab4_2.git,2023-11-20 10:20:23+00:00,,0,2427jim2427/lab4_2,721083097,Verilog,lab4_2,589,0,2023-11-20 18:50:53+00:00,[],None
641,https://github.com/KevinMathewEC/FFT_ESDCS_Project.git,2023-11-07 16:54:38+00:00,,1,KevinMathewEC/FFT_ESDCS_Project,715700582,Verilog,FFT_ESDCS_Project,749,0,2023-11-07 17:59:27+00:00,[],None
642,https://github.com/madhumadhu1318/pes_cla_adder_tapeout.git,2023-11-24 04:57:03+00:00,,0,madhumadhu1318/pes_cla_adder_tapeout,722844720,Verilog,pes_cla_adder_tapeout,11927,0,2023-11-24 04:57:50+00:00,[],https://api.github.com/licenses/apache-2.0
643,https://github.com/AniruddhaN2203/pes_ripple_counter_tapeout.git,2023-11-17 13:55:15+00:00,,0,AniruddhaN2203/pes_ripple_counter_tapeout,720062427,Verilog,pes_ripple_counter_tapeout,11947,0,2023-11-17 13:56:06+00:00,[],https://api.github.com/licenses/apache-2.0
644,https://github.com/gathik-jindal/DD_assignment_verilog.git,2023-11-22 07:59:45+00:00,digital design assignment solutions,0,gathik-jindal/DD_assignment_verilog,721992711,Verilog,DD_assignment_verilog,959,0,2023-11-23 18:08:58+00:00,[],None
645,https://github.com/ewkuvsh/ENGL393.git,2023-11-24 16:09:37+00:00,,0,ewkuvsh/ENGL393,723074642,Verilog,ENGL393,12,0,2023-11-24 16:29:57+00:00,[],None
646,https://github.com/Shashanksharma280201/pes_async_dff_tape_out.git,2023-11-18 06:57:32+00:00,,0,Shashanksharma280201/pes_async_dff_tape_out,720338056,Verilog,pes_async_dff_tape_out,11942,0,2023-11-18 06:58:17+00:00,[],https://api.github.com/licenses/apache-2.0
647,https://github.com/Asguirre/IELE-2210-RoadFighter.git,2023-11-25 01:38:54+00:00,sí,0,Asguirre/IELE-2210-RoadFighter,723223213,Verilog,IELE-2210-RoadFighter,122,0,2023-11-25 03:09:15+00:00,[],None
648,https://github.com/Spybuoy/hdlbits_solutions.git,2023-11-22 05:29:40+00:00,,0,Spybuoy/hdlbits_solutions,721945848,Verilog,hdlbits_solutions,28,0,2023-11-22 06:42:24+00:00,[],None
649,https://github.com/diy-ic/tt05-full-adder.git,2023-11-14 17:04:00+00:00,,0,diy-ic/tt05-full-adder,718721909,Verilog,tt05-full-adder,14,0,2023-11-26 15:26:36+00:00,[],https://api.github.com/licenses/apache-2.0
650,https://github.com/visionvlsi/Proj_Bhoj_Multipliers_ASIC_2023.git,2023-11-25 05:03:57+00:00,,0,visionvlsi/Proj_Bhoj_Multipliers_ASIC_2023,723258781,Verilog,Proj_Bhoj_Multipliers_ASIC_2023,609,0,2023-11-26 03:27:49+00:00,[],None
651,https://github.com/vachas23/Sequence-Detector.git,2023-11-26 05:10:07+00:00,A particular sequence was detected,0,vachas23/Sequence-Detector,723576163,Verilog,Sequence-Detector,1,0,2023-11-26 05:10:54+00:00,[],None
652,https://github.com/vachas23/Barrel-Shifter.git,2023-11-26 04:43:22+00:00,Barrel Shifter Combinational Circuit,0,vachas23/Barrel-Shifter,723571201,Verilog,Barrel-Shifter,1,0,2023-11-26 05:01:58+00:00,[],None
653,https://github.com/zoldar/riscy.git,2023-11-19 21:15:47+00:00,Fumbling my way through learning about hardware implementation of RISCV,0,zoldar/riscy,720874492,Verilog,riscy,19,0,2023-11-19 21:16:12+00:00,[],None
654,https://github.com/duchungle/present.git,2023-11-26 03:09:20+00:00,,0,duchungle/present,723555456,Verilog,present,8282,0,2023-11-27 00:12:47+00:00,[],https://api.github.com/licenses/apache-2.0
655,https://github.com/ranan-usp/dpll-project.git,2023-11-24 07:16:30+00:00,,0,ranan-usp/dpll-project,722883101,Verilog,dpll-project,95742,0,2023-11-24 07:39:21+00:00,[],https://api.github.com/licenses/apache-2.0
656,https://github.com/ericmaclean/ICE40HX1K-Simple-Projects.git,2023-11-22 23:31:05+00:00,,0,ericmaclean/ICE40HX1K-Simple-Projects,722336272,Verilog,ICE40HX1K-Simple-Projects,15,0,2023-11-22 23:33:11+00:00,[],None
657,https://github.com/matthewyjiang/fpga-blind-maze.git,2023-11-09 02:07:00+00:00,EE354 (Intro to Digital Circuit Design) - Final Project by Matthew Jiang and Kelvin Cao,0,matthewyjiang/fpga-blind-maze,716374094,Verilog,fpga-blind-maze,72,0,2023-11-21 03:39:10+00:00,"['fpga', 'fpga-programming', 'game-development']",None
658,https://github.com/Miical/NJUDigitalLabs.git,2023-11-13 14:29:10+00:00,,0,Miical/NJUDigitalLabs,718170462,Verilog,NJUDigitalLabs,21,0,2023-11-13 15:07:44+00:00,[],None
659,https://github.com/Tom00v00/-mdio_interface.git,2023-11-17 06:41:46+00:00,MDIO接口收发模块,0,Tom00v00/-mdio_interface,719906696,Verilog,-mdio_interface,10,0,2023-11-20 06:38:35+00:00,[],None
660,https://github.com/chickenchennnn/lab-caravel_fir.git,2023-11-15 15:35:38+00:00,2023-fall-SOC,0,chickenchennnn/lab-caravel_fir,719164932,Verilog,lab-caravel_fir,14996,0,2023-12-05 07:58:56+00:00,[],None
661,https://github.com/F23-Omar-Bavly-Architecture/pipelinedRV32.git,2023-11-22 16:41:48+00:00,"A 5 stage pipelined, single memory implementation of a RV32 CPU. The CPU will support all RV32I base instructions (except for ecall). Stretch goals include: stall on a memory access to avoid structural hazard, support M + C extension, move branch outcome & target address computation to ID stage, and implement 2-bit dynamic branch prediction",0,F23-Omar-Bavly-Architecture/pipelinedRV32,722200051,Verilog,pipelinedRV32,1930,0,2024-01-22 13:48:58+00:00,[],https://api.github.com/licenses/gpl-3.0
662,https://github.com/indrajit522/RISC-V.git,2023-11-19 07:24:13+00:00,,0,indrajit522/RISC-V,720664472,Verilog,RISC-V,21,0,2023-11-19 14:40:50+00:00,[],None
663,https://github.com/terrisa0407/ECE241-Final-Project.git,2023-11-25 02:12:13+00:00,,0,terrisa0407/ECE241-Final-Project,723228344,Verilog,ECE241-Final-Project,200,0,2024-01-24 05:40:10+00:00,[],None
664,https://github.com/ryanhaus/ili9341_controller.git,2023-11-14 01:10:04+00:00,ILI9341 TFT LCD display controller,0,ryanhaus/ili9341_controller,718388817,Verilog,ili9341_controller,25037,0,2023-11-29 23:26:07+00:00,[],None
665,https://github.com/an9le/ECE369-MIPS-Processor.git,2023-11-19 19:59:01+00:00,"This is my group's five stage MIPS Processor with hazard detection. Our branches and unconditional jumps are resolved in the Decode stage. It was designed to run our vbsme.s file, that accommodates for the following instructions: add, addi, sub, mul, sw, sb, sh, lw, lb, lh, beq, bne, bgtz, bgez, blez, bltz, j, jr, jal, and, andi, or, ori, xor, xori",0,an9le/ECE369-MIPS-Processor,720856207,Verilog,ECE369-MIPS-Processor,4361,0,2023-11-25 00:51:22+00:00,[],None
666,https://github.com/AntonyFleck/DSD.git,2023-11-14 10:11:42+00:00,,0,AntonyFleck/DSD,718549727,Verilog,DSD,3235,0,2023-11-14 21:18:47+00:00,[],None
667,https://github.com/emshao/pacman-fpga.git,2023-11-09 19:56:06+00:00,,0,emshao/pacman-fpga,716753336,Verilog,pacman-fpga,31116,0,2023-11-30 22:39:42+00:00,[],None
668,https://github.com/gonsolo/caravel_gfmpw1.git,2023-11-09 16:12:18+00:00,,0,gonsolo/caravel_gfmpw1,716670329,Verilog,caravel_gfmpw1,239433,0,2023-11-09 16:17:18+00:00,[],https://api.github.com/licenses/apache-2.0
669,https://github.com/hadixcr/ECE287_Final.git,2023-11-14 17:34:19+00:00,Final project for Digital Systems Design. Sound analyzer that transforms sounds to actions.,0,hadixcr/ECE287_Final,718734274,Verilog,ECE287_Final,2176,0,2023-12-14 17:26:56+00:00,[],None
670,https://github.com/cagiurumescu/beaglev-fire-dev.git,2023-11-16 08:01:18+00:00,,0,cagiurumescu/beaglev-fire-dev,719459085,Verilog,beaglev-fire-dev,4128,0,2023-11-16 11:35:28+00:00,[],None
671,https://github.com/basil-ali-khan/Aeroplane-Dodging-Game.git,2023-11-17 07:53:59+00:00,,0,basil-ali-khan/Aeroplane-Dodging-Game,719929823,Verilog,Aeroplane-Dodging-Game,108,0,2023-12-15 08:31:16+00:00,[],None
672,https://github.com/ZakWillCode/RiskyArchitecture.git,2023-11-17 19:59:44+00:00,,0,ZakWillCode/RiskyArchitecture,720200166,Verilog,RiskyArchitecture,1615,0,2023-11-17 20:01:01+00:00,[],None
673,https://github.com/caraxesmsc/EDA-ATM-Bank-System-Verilog.git,2023-11-23 22:41:05+00:00,,0,caraxesmsc/EDA-ATM-Bank-System-Verilog,722765869,Verilog,EDA-ATM-Bank-System-Verilog,406,0,2023-11-23 22:43:11+00:00,[],None
674,https://github.com/ewanmurphy/Simple-As-Possible-Computer.git,2023-11-17 11:17:23+00:00,,0,ewanmurphy/Simple-As-Possible-Computer,720003196,Verilog,Simple-As-Possible-Computer,1369,0,2023-11-21 09:26:30+00:00,[],None
675,https://github.com/Hkmt68/LFSR_in_verilog.git,2023-11-07 00:37:49+00:00,,0,Hkmt68/LFSR_in_verilog,715345938,Verilog,LFSR_in_verilog,6,0,2023-12-23 13:40:19+00:00,[],None
676,https://github.com/popajn3w/RISC_microcoprocessor_599506842.git,2023-11-11 16:32:44+00:00,"Design and verification of a pipeline RISC processor, with parallel execution units and advanced management of data and control dependencies. The project is done in Verilog language, employing the industry standard Xilinx Vivado tool.",0,popajn3w/RISC_microcoprocessor_599506842,717493464,Verilog,RISC_microcoprocessor_599506842,31,0,2023-11-11 16:39:24+00:00,[],None
677,https://github.com/hassanassar/MaliGNNoma.git,2023-11-22 15:27:11+00:00,,0,hassanassar/MaliGNNoma,722169609,Verilog,MaliGNNoma,46463,0,2024-02-27 13:32:13+00:00,[],None
678,https://github.com/H4D32/Comp-Architecture.git,2023-11-21 01:10:12+00:00,"Computer Architecture projects, C++ and Verilog",0,H4D32/Comp-Architecture,721394435,Verilog,Comp-Architecture,507,0,2024-03-01 07:38:48+00:00,[],None
679,https://github.com/srsapireddy/SPI-and-UART-Protocol.git,2023-11-20 11:15:10+00:00,,0,srsapireddy/SPI-and-UART-Protocol,721104638,Verilog,SPI-and-UART-Protocol,40,0,2024-03-03 02:03:36+00:00,[],https://api.github.com/licenses/gpl-3.0
680,https://github.com/JavierG4/estructuraspr2.git,2023-11-19 18:33:45+00:00,,0,JavierG4/estructuraspr2,720834320,Verilog,estructuraspr2,18,0,2024-03-06 11:55:57+00:00,[],None
681,https://github.com/psuggate/misc-verilog-cores.git,2023-11-23 22:38:05+00:00,"A library of useful logic cores (Verilog, and optimised for FPGAs)",0,psuggate/misc-verilog-cores,722765274,Verilog,misc-verilog-cores,650,0,2023-11-23 22:59:59+00:00,[],https://api.github.com/licenses/mit
682,https://github.com/MananJoshi07/75-DAYS-RTL.git,2023-11-18 14:32:37+00:00,,0,MananJoshi07/75-DAYS-RTL,720452524,Verilog,75-DAYS-RTL,86,0,2023-11-18 15:40:15+00:00,[],None
683,https://github.com/wontothree/fpga-calculator.git,2023-11-14 05:34:39+00:00,"A multi-function FPGA Calculator capable of addition, subtraction, multiplication, and division.",0,wontothree/fpga-calculator,718455895,Verilog,fpga-calculator,4912,0,2023-11-23 14:48:06+00:00,[],None
684,https://github.com/Sandeshg25/JTAG.git,2023-11-19 11:08:28+00:00,,0,Sandeshg25/JTAG,720711215,Verilog,JTAG,1401,0,2024-03-25 04:19:38+00:00,[],None
685,https://github.com/mcclure/openfpga-litex-junk.git,2023-11-26 16:38:16+00:00,fork of agg23/openfpga-litex,0,mcclure/openfpga-litex-junk,723747100,,openfpga-litex-junk,2251,0,2024-04-10 20:38:40+00:00,[],https://api.github.com/licenses/mit
686,https://github.com/sijan67/Just-For-Kiks-Party-Games.git,2023-11-13 07:42:27+00:00,,0,sijan67/Just-For-Kiks-Party-Games,718017836,Verilog,Just-For-Kiks-Party-Games,303925,0,2023-11-13 07:46:34+00:00,[],None
687,https://github.com/haicarrick97/caravel_learn.git,2023-11-13 03:52:22+00:00,,0,haicarrick97/caravel_learn,717960162,Verilog,caravel_learn,11921,0,2023-11-13 03:53:07+00:00,[],https://api.github.com/licenses/apache-2.0
688,https://github.com/Fuwn/iverilog-test-bench.git,2023-11-14 01:45:27+00:00,☀️ Icarus Verilog Test-bench Template,0,Fuwn/iverilog-test-bench,718397535,Verilog,iverilog-test-bench,2,0,2023-11-14 01:46:04+00:00,"['de10', 'icarus-verilog', 'verilog']",https://api.github.com/licenses/unlicense
689,https://github.com/pjb325/ECE-128-Lab9.git,2023-11-14 20:13:02+00:00,,0,pjb325/ECE-128-Lab9,718793763,Verilog,ECE-128-Lab9,3,0,2023-11-14 20:14:34+00:00,[],None
690,https://github.com/LiamOswald/IMPACT_Custom_SRAM_02.git,2023-11-15 18:11:46+00:00,Building off of IMPACT_01 design to include 4T and Truncation SRAM.,0,LiamOswald/IMPACT_Custom_SRAM_02,719224844,Verilog,IMPACT_Custom_SRAM_02,17111,0,2023-11-15 18:12:36+00:00,[],https://api.github.com/licenses/apache-2.0
691,https://github.com/chickenchennnn/lab-exmem_fir.git,2023-11-15 14:50:42+00:00,2023-fall-SOC,0,chickenchennnn/lab-exmem_fir,719145206,Verilog,lab-exmem_fir,15025,0,2023-11-16 15:07:24+00:00,[],None
692,https://github.com/cp024s/Single-cycle-RISC.git,2023-11-16 16:05:52+00:00,A single cycle pipelined architecture in RISC ,0,cp024s/Single-cycle-RISC,719650836,Verilog,Single-cycle-RISC,506,0,2023-11-17 01:53:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
693,https://github.com/hbx1241/SoC_lab4-1.git,2023-11-07 04:08:16+00:00,,0,hbx1241/SoC_lab4-1,715400963,Verilog,SoC_lab4-1,2,0,2023-11-07 04:37:55+00:00,[],None
694,https://github.com/nehranarendra/ALU_FOR_MICROCONTROLLER.git,2023-11-08 20:14:07+00:00,,0,nehranarendra/ALU_FOR_MICROCONTROLLER,716283419,Verilog,ALU_FOR_MICROCONTROLLER,5,0,2023-11-08 20:14:34+00:00,[],https://api.github.com/licenses/mit
695,https://github.com/Essenceia/tcp.git,2023-11-07 19:50:42+00:00,RTL implementation of the a single socket TCP client,0,Essenceia/tcp,715769525,Verilog,tcp,375,0,2023-11-07 19:51:57+00:00,"['rtl', 'tcp-client', 'verilog']",None
696,https://github.com/rogeermv/PRUEBA_UABC_MEXICALI.git,2023-11-07 23:18:02+00:00,,0,rogeermv/PRUEBA_UABC_MEXICALI,715830843,Verilog,PRUEBA_UABC_MEXICALI,45,0,2023-11-07 23:18:08+00:00,[],https://api.github.com/licenses/apache-2.0
697,https://github.com/BingHangLi/SOC-Lab_lab3.git,2023-11-19 15:40:30+00:00,,0,BingHangLi/SOC-Lab_lab3,720784424,Verilog,SOC-Lab_lab3,2056,0,2023-11-19 16:06:47+00:00,[],None
698,https://github.com/Krishd177/canny-edge-detection.git,2023-11-18 10:49:10+00:00,,0,Krishd177/canny-edge-detection,720392464,Verilog,canny-edge-detection,120,0,2023-11-18 10:57:07+00:00,[],None
699,https://github.com/BasmaGFawzy/Single-Cycle-RISC-V-Processor.git,2023-11-20 15:48:20+00:00,,0,BasmaGFawzy/Single-Cycle-RISC-V-Processor,721219986,Verilog,Single-Cycle-RISC-V-Processor,1299,0,2023-11-20 15:50:46+00:00,[],https://api.github.com/licenses/gpl-3.0
700,https://github.com/RahulGanta2/Agri-rain-alarm-system-main-.git,2023-11-14 16:40:12+00:00,,0,RahulGanta2/Agri-rain-alarm-system-main-,718711763,Verilog,Agri-rain-alarm-system-main-,2133,0,2023-11-14 16:50:05+00:00,[],None
701,https://github.com/JDSyys/CPU.git,2023-11-21 13:19:33+00:00,RISC-V计算机组成与设计单周期CPU+流水线CPU实现37条指令,0,JDSyys/CPU,721636697,Verilog,CPU,1233,0,2023-11-21 13:27:24+00:00,[],None
702,https://github.com/ooops-t/xilinx-zynq7000-pl-demo.git,2023-11-22 01:23:40+00:00,Xilinx ZYNQ7000 PL demo,0,ooops-t/xilinx-zynq7000-pl-demo,721885778,Verilog,xilinx-zynq7000-pl-demo,12,0,2023-11-22 01:26:57+00:00,[],None
703,https://github.com/DishanChulawnasa/Single-Cycle-MIPS_Processor.git,2023-11-20 16:10:29+00:00,,0,DishanChulawnasa/Single-Cycle-MIPS_Processor,721229394,Verilog,Single-Cycle-MIPS_Processor,16,0,2023-11-21 09:10:31+00:00,[],None
704,https://github.com/NishitaNJ/R2_4BM.git,2023-11-24 13:45:23+00:00,Project,0,NishitaNJ/R2_4BM,723021334,Verilog,R2_4BM,11927,0,2023-11-24 13:46:10+00:00,[],https://api.github.com/licenses/apache-2.0
705,https://github.com/SudeepJoshi22/FFT_HARDWARE.git,2023-11-07 16:45:09+00:00,FFT Hardware written in TL-Verilog.,0,SudeepJoshi22/FFT_HARDWARE,715696453,Verilog,FFT_HARDWARE,41,0,2023-11-07 16:47:02+00:00,[],None
706,https://github.com/rohithgopakumar/seq_moore_fsm.git,2023-11-24 15:15:22+00:00,,0,rohithgopakumar/seq_moore_fsm,723055489,Verilog,seq_moore_fsm,11927,0,2023-11-24 15:16:17+00:00,[],https://api.github.com/licenses/apache-2.0
707,https://github.com/aaronghosh/pes_bupc_tapeout.git,2023-11-24 17:33:42+00:00,,0,aaronghosh/pes_bupc_tapeout,723102662,Verilog,pes_bupc_tapeout,11930,0,2023-11-24 17:34:32+00:00,[],https://api.github.com/licenses/apache-2.0
708,https://github.com/khaiminhma/GFMPW-1_test.git,2023-11-25 03:39:19+00:00,TODO,0,khaiminhma/GFMPW-1_test,723243563,Verilog,GFMPW-1_test,33339,0,2023-11-25 06:31:58+00:00,[],https://api.github.com/licenses/apache-2.0
709,https://github.com/kbashus/Bashus_ECE128_Lab10.git,2023-11-26 21:22:05+00:00,,0,kbashus/Bashus_ECE128_Lab10,723824491,Verilog,Bashus_ECE128_Lab10,9,0,2023-11-26 23:05:07+00:00,[],None
710,https://github.com/its224/ece128-lab10.git,2023-11-21 19:16:01+00:00,,0,its224/ece128-lab10,721785825,Verilog,ece128-lab10,4,0,2023-11-21 19:17:53+00:00,[],None
711,https://github.com/LucasDamo22/xtea-verilog.git,2023-11-24 14:49:45+00:00,,0,LucasDamo22/xtea-verilog,723045745,Verilog,xtea-verilog,35,0,2023-11-24 14:50:55+00:00,[],None
712,https://github.com/Brethan/sysc4310.git,2023-11-17 20:18:33+00:00,,0,Brethan/sysc4310,720205743,Verilog,sysc4310,29,0,2023-11-17 20:21:53+00:00,[],None
713,https://github.com/NeftaliHer/SIMON_Final_Project.git,2023-11-25 14:15:17+00:00,,0,NeftaliHer/SIMON_Final_Project,723390286,Verilog,SIMON_Final_Project,4547,0,2023-11-30 04:27:01+00:00,[],None
714,https://github.com/JungSungYeob/2022-2_KW_Computer_Engineering2.git,2023-11-15 09:29:59+00:00,2022년 광운대학교 2학년 2학기 컴퓨터공학기초실험 백업,0,JungSungYeob/2022-2_KW_Computer_Engineering2,719021240,Verilog,2022-2_KW_Computer_Engineering2,15491,0,2023-11-15 09:31:30+00:00,[],None
715,https://github.com/pouree/SOC_LAB_4-2.git,2023-11-19 12:18:41+00:00,,0,pouree/SOC_LAB_4-2,720727614,Verilog,SOC_LAB_4-2,29483,0,2023-11-19 12:21:30+00:00,[],None
716,https://github.com/pouree/SOC_LAB_4-1-main.git,2023-11-16 15:07:17+00:00,,0,pouree/SOC_LAB_4-1-main,719626273,Verilog,SOC_LAB_4-1-main,19540,0,2023-11-16 15:45:25+00:00,[],None
717,https://github.com/VardhanSuroshi/Vedic-Multiplier-Efabless-Tapeout.git,2023-11-24 16:45:22+00:00,,0,VardhanSuroshi/Vedic-Multiplier-Efabless-Tapeout,723087048,Verilog,Vedic-Multiplier-Efabless-Tapeout,11927,0,2024-01-23 17:49:14+00:00,[],https://api.github.com/licenses/apache-2.0
718,https://github.com/JPHAJP/FPGA-Atari-Breakout-.git,2023-11-16 21:25:24+00:00,Verilog code for an FPGA D10lite,0,JPHAJP/FPGA-Atari-Breakout-,719767037,Verilog,FPGA-Atari-Breakout-,109,0,2023-11-29 18:54:52+00:00,"['verilog-project', 'vga', 'fpga-d10lite']",None
719,https://github.com/PeePeePooPoo-Software-Industries-LTC/VoiceGame_VHDL.git,2023-11-16 11:10:45+00:00,"The VHDL/FPGA side of the project, meant to sythesize into hardware through the DE2-115 Board.",0,PeePeePooPoo-Software-Industries-LTC/VoiceGame_VHDL,719528830,Verilog,VoiceGame_VHDL,198933,0,2023-12-12 09:58:11+00:00,[],https://api.github.com/licenses/gpl-3.0
720,https://github.com/Noah-DuVal/ECE-437---Sensors-and-Instruments.git,2023-11-21 01:01:41+00:00,,0,Noah-DuVal/ECE-437---Sensors-and-Instruments,721392390,Verilog,ECE-437---Sensors-and-Instruments,6482,0,2024-01-02 19:47:29+00:00,[],None
721,https://github.com/kieroid/ECE-2372-Capstone.git,2023-11-26 22:51:05+00:00,ECE 2372 Capstone Project,0,kieroid/ECE-2372-Capstone,723855071,Verilog,ECE-2372-Capstone,145446,0,2024-01-07 11:17:51+00:00,[],None
722,https://github.com/Sadra0058/System-Digital.git,2023-11-11 13:41:30+00:00,,0,Sadra0058/System-Digital,717437292,Verilog,System-Digital,20029,0,2023-11-29 09:25:12+00:00,[],None
723,https://github.com/Rb-Ach/Tinker.git,2023-11-21 15:57:45+00:00,,1,Rb-Ach/Tinker,721707313,Verilog,Tinker,45,0,2023-11-21 15:58:32+00:00,[],None
724,https://github.com/sankeerthan2000/fpga.git,2023-11-22 07:02:15+00:00,,0,sankeerthan2000/fpga,721973631,Verilog,fpga,3670,0,2023-11-22 07:47:47+00:00,[],None
725,https://github.com/amrle/fetro.git,2023-11-16 17:37:47+00:00,Block Stacking on the DE1-SoC.,0,amrle/fetro,719687894,Verilog,fetro,35,0,2024-01-16 02:40:10+00:00,[],None
726,https://github.com/Sadra-Sh/241_project.git,2023-11-10 13:21:20+00:00,,0,Sadra-Sh/241_project,717061303,Verilog,241_project,17305,0,2024-02-04 16:37:24+00:00,[],None
727,https://github.com/Arpitgrg/100_days_verilog_code.git,2023-11-18 14:19:28+00:00,,0,Arpitgrg/100_days_verilog_code,720448668,Verilog,100_days_verilog_code,95,0,2023-11-18 15:45:47+00:00,[],None
728,https://github.com/MoonGrt/elitestek_videoscaler.git,2023-11-15 14:37:36+00:00,,0,MoonGrt/elitestek_videoscaler,719139497,Verilog,elitestek_videoscaler,34225,0,2023-11-15 14:42:02+00:00,[],https://api.github.com/licenses/mit
729,https://github.com/elsie43/RISCV-Single-Cycle-CPU.git,2023-11-08 03:46:34+00:00,,0,elsie43/RISCV-Single-Cycle-CPU,715898639,Verilog,RISCV-Single-Cycle-CPU,1260,0,2023-11-08 03:47:45+00:00,[],None
730,https://github.com/haniakashif/Bubble-Sort-on-Pipelined-RISC-V-Processor.git,2023-11-08 13:12:54+00:00,This is the repo for our CA Project for Fall 23 in which we are implementing the pipelining for RISC V Processor in Verilog on Vivado,0,haniakashif/Bubble-Sort-on-Pipelined-RISC-V-Processor,716108605,Verilog,Bubble-Sort-on-Pipelined-RISC-V-Processor,585,0,2024-03-10 09:55:45+00:00,[],None
731,https://github.com/giuliocellesi/ThermostatHouseSystem.git,2023-11-10 19:54:47+00:00,,0,giuliocellesi/ThermostatHouseSystem,717203493,Verilog,ThermostatHouseSystem,17508,0,2023-11-10 20:17:50+00:00,[],None
732,https://github.com/Alanqq9930/soc_lab4-2.git,2023-11-10 11:55:01+00:00,,0,Alanqq9930/soc_lab4-2,717029602,Verilog,soc_lab4-2,16313,0,2023-11-10 13:04:01+00:00,[],None
733,https://github.com/rogeermv/UABC_PRUEBA.git,2023-11-09 02:49:58+00:00,,0,rogeermv/UABC_PRUEBA,716385035,Verilog,UABC_PRUEBA,57,0,2023-11-09 02:50:03+00:00,[],https://api.github.com/licenses/apache-2.0
734,https://github.com/Sebassc8/GC_Version2.git,2023-11-12 09:00:56+00:00,,0,Sebassc8/GC_Version2,717689099,Verilog,GC_Version2,72188,0,2023-11-12 09:01:47+00:00,[],None
735,https://github.com/mysun1995/rs485_fork7.git,2023-11-12 07:06:54+00:00,screen for K7,0,mysun1995/rs485_fork7,717666825,Verilog,rs485_fork7,22,0,2023-11-12 08:38:49+00:00,[],None
736,https://github.com/marianne-jecruz/MatrixMultiplier.git,2023-11-08 04:41:24+00:00,,0,marianne-jecruz/MatrixMultiplier,715912399,Verilog,MatrixMultiplier,23,0,2023-11-08 04:42:08+00:00,[],None
737,https://github.com/KuantekAS/KNT-Embedded-Design-Flow.git,2023-11-07 07:48:17+00:00,,0,KuantekAS/KNT-Embedded-Design-Flow,715466870,Verilog,KNT-Embedded-Design-Flow,3592,0,2023-11-07 07:54:44+00:00,[],None
738,https://github.com/kirsjo/ECE128-Lab9.git,2023-11-14 18:19:24+00:00,,0,kirsjo/ECE128-Lab9,718752228,Verilog,ECE128-Lab9,3,0,2023-11-14 19:58:53+00:00,[],None
739,https://github.com/reidja/icestick.git,2023-11-15 16:20:38+00:00,Verilog modules for the FPGA icestick,0,reidja/icestick,719183281,Verilog,icestick,6,0,2023-11-15 16:27:36+00:00,[],https://api.github.com/licenses/mit
740,https://github.com/Ponponri/SOC_Design_lab4-1.git,2023-11-16 12:00:35+00:00,,0,Ponponri/SOC_Design_lab4-1,719547371,Verilog,SOC_Design_lab4-1,27395,0,2023-11-16 12:21:48+00:00,[],None
741,https://github.com/eslami200117/DLD-Lab.git,2023-11-16 06:21:06+00:00,,0,eslami200117/DLD-Lab,719427009,Verilog,DLD-Lab,178,0,2023-11-19 07:45:49+00:00,[],None
742,https://github.com/Rasouli13/ElevatorSimulation.git,2023-11-20 17:37:53+00:00,,0,Rasouli13/ElevatorSimulation,721264707,Verilog,ElevatorSimulation,767,0,2023-11-20 17:38:58+00:00,[],None
743,https://github.com/Shahabaz-gaucho/Comparator_RTL.git,2023-11-18 14:26:49+00:00,,0,Shahabaz-gaucho/Comparator_RTL,720450866,Verilog,Comparator_RTL,39,0,2023-11-18 15:27:16+00:00,[],None
744,https://github.com/louzhuzz/seg_key.git,2023-11-17 02:40:18+00:00,,0,louzhuzz/seg_key,719845044,Verilog,seg_key,3,0,2023-11-17 02:42:54+00:00,[],None
745,https://github.com/kbashus/Bashus_ECE128_Lab9.git,2023-11-19 16:31:47+00:00,,0,kbashus/Bashus_ECE128_Lab9,720799281,Verilog,Bashus_ECE128_Lab9,7,0,2023-11-19 18:50:44+00:00,[],None
746,https://github.com/YMCK0528/Local-Binary-pattern-encoder.git,2023-11-21 15:05:11+00:00,,0,YMCK0528/Local-Binary-pattern-encoder,721684241,Verilog,Local-Binary-pattern-encoder,5,0,2023-11-21 16:15:28+00:00,[],None
747,https://github.com/nehranarendra/VENDING-MACHINE.git,2023-11-07 19:48:30+00:00,,0,nehranarendra/VENDING-MACHINE,715768793,Verilog,VENDING-MACHINE,154,0,2023-11-08 20:01:37+00:00,[],https://api.github.com/licenses/mit
748,https://github.com/Muzamil-Sikander/2nd-class-of-coal-lab.git,2023-11-07 07:54:23+00:00,,0,Muzamil-Sikander/2nd-class-of-coal-lab,715469039,Verilog,2nd-class-of-coal-lab,3,0,2023-11-07 07:57:25+00:00,[],None
749,https://github.com/rogeermv/NOMBRE_DISPLAY.git,2023-11-08 06:30:10+00:00,,0,rogeermv/NOMBRE_DISPLAY,715942335,Verilog,NOMBRE_DISPLAY,30,0,2023-11-08 06:30:15+00:00,[],https://api.github.com/licenses/apache-2.0
750,https://github.com/ValueAchooMatthew/2DA4-Verilog-Code.git,2023-11-07 04:01:44+00:00,Storage for the Verilog Code I have created in my systems design course,0,ValueAchooMatthew/2DA4-Verilog-Code,715399335,Verilog,2DA4-Verilog-Code,2,0,2023-11-07 04:01:50+00:00,[],None
751,https://github.com/peace0627/PID-controller-for-FPGA.git,2023-11-07 04:15:39+00:00,,0,peace0627/PID-controller-for-FPGA,715402921,Verilog,PID-controller-for-FPGA,1,0,2023-11-07 04:16:59+00:00,[],None
752,https://github.com/TylerABarnes/PS-2-DSP-Interfaced-To-Python-Terasic-DE1-Altera-Development-Board-With-RS-232-To-USB-Output.git,2023-11-10 05:01:01+00:00,Digital Signal Processing of PS/2 signals through Verilog. Processed data sent to Python via RS-232 to USB protocol conversion for the Terasic DE1 Altera Development Board.,0,TylerABarnes/PS-2-DSP-Interfaced-To-Python-Terasic-DE1-Altera-Development-Board-With-RS-232-To-USB-Output,716892625,Verilog,PS-2-DSP-Interfaced-To-Python-Terasic-DE1-Altera-Development-Board-With-RS-232-To-USB-Output,14,0,2023-11-10 05:04:54+00:00,[],None
753,https://github.com/hishamelreedy/aes-128.git,2023-11-23 21:01:53+00:00,,0,hishamelreedy/aes-128,722743727,Verilog,aes-128,5060,0,2023-11-23 21:02:06+00:00,[],https://api.github.com/licenses/apache-2.0
754,https://github.com/Vivekanandan97/ASYNCHRONOUS_FIFO.git,2023-11-22 18:39:29+00:00,,0,Vivekanandan97/ASYNCHRONOUS_FIFO,722243501,Verilog,ASYNCHRONOUS_FIFO,3,0,2023-11-22 18:53:51+00:00,[],None
755,https://github.com/Tech-mohankrishna/BCD_TO_BINARY.git,2023-11-24 09:13:57+00:00,repository for tapeout,0,Tech-mohankrishna/BCD_TO_BINARY,722922220,Verilog,BCD_TO_BINARY,11927,0,2023-11-24 09:14:46+00:00,[],https://api.github.com/licenses/apache-2.0
756,https://github.com/Pranav1723/pes_rca_tapeout.git,2023-11-24 17:36:49+00:00,,0,Pranav1723/pes_rca_tapeout,723103664,Verilog,pes_rca_tapeout,11929,0,2023-11-24 17:37:40+00:00,[],https://api.github.com/licenses/apache-2.0
757,https://github.com/dheerajcl/Implementation-of-Booths-Algorithm.git,2023-11-25 14:00:28+00:00,,0,dheerajcl/Implementation-of-Booths-Algorithm,723385999,Verilog,Implementation-of-Booths-Algorithm,4,0,2023-11-25 14:02:39+00:00,[],None
758,https://github.com/kietuan/MIPS.git,2023-11-25 10:00:11+00:00,,0,kietuan/MIPS,723324597,Verilog,MIPS,73,0,2023-11-25 10:00:39+00:00,[],https://api.github.com/licenses/gpl-3.0
759,https://github.com/vicharak-in/apb_bus_communication.git,2023-11-08 10:46:58+00:00,,0,vicharak-in/apb_bus_communication,716035620,Verilog,apb_bus_communication,52,0,2023-11-25 09:48:37+00:00,[],None
760,https://github.com/YOUXUANCHEN/FPGA.git,2023-11-15 09:58:46+00:00,源代码工程文件,0,YOUXUANCHEN/FPGA,719031777,Verilog,FPGA,60,0,2023-11-15 10:03:59+00:00,[],None
761,https://github.com/Pinigelbard/UART-protocol.git,2023-11-26 14:52:43+00:00,,0,Pinigelbard/UART-protocol,723715543,Verilog,UART-protocol,1,0,2023-11-26 14:53:08+00:00,[],None
762,https://github.com/JSM1997/Verilog_projects.git,2023-11-21 20:57:41+00:00,All the verilog projects i've had worked on ,1,JSM1997/Verilog_projects,721822161,Verilog,Verilog_projects,26,0,2023-11-23 03:51:14+00:00,[],None
763,https://github.com/PranayB003/RISC-V_Processor.git,2023-11-13 18:54:44+00:00,Design and implementation of a 5-stage pipelined RISC-V processor that can execute the RV32I base instruction set.,0,PranayB003/RISC-V_Processor,718278340,Verilog,RISC-V_Processor,105,0,2023-12-01 10:08:13+00:00,[],None
764,https://github.com/LBJuanLB/RiscV_Pipeline.git,2023-11-23 15:19:14+00:00,,0,LBJuanLB/RiscV_Pipeline,722636480,Verilog,RiscV_Pipeline,12730,0,2023-11-23 15:22:06+00:00,[],None
765,https://github.com/Kodai-Uozumi/verilog.git,2023-11-12 17:33:33+00:00,,0,Kodai-Uozumi/verilog,717816836,Verilog,verilog,206,0,2023-11-12 17:35:24+00:00,[],None
766,https://github.com/accelr-net/axis_fifo_unit_test.git,2023-11-23 05:10:17+00:00,Unit test for AXIS FIFO that uses the Xilinx AXI4 stream VIP,0,accelr-net/axis_fifo_unit_test,722414655,Verilog,axis_fifo_unit_test,348,0,2023-12-04 08:39:40+00:00,[],https://api.github.com/licenses/apache-2.0
767,https://github.com/tux550/ArchP1.git,2023-11-13 00:24:24+00:00,,0,tux550/ArchP1,717910811,Verilog,ArchP1,1205,0,2023-12-06 05:23:58+00:00,[],None
768,https://github.com/JZ2003/CS152A-Final-Project.git,2023-11-21 23:42:01+00:00,,0,JZ2003/CS152A-Final-Project,721864026,Verilog,CS152A-Final-Project,15,0,2023-11-21 23:51:44+00:00,[],None
769,https://github.com/TomGoh/ESE5700-Fall23-Project2.git,2023-11-24 20:07:21+00:00,Project 2 of ESE 5700 Fall 23 at UPenn,0,TomGoh/ESE5700-Fall23-Project2,723145553,Verilog,ESE5700-Fall23-Project2,799,0,2023-12-08 04:29:42+00:00,[],None
770,https://github.com/pqcfox/velox.git,2023-11-10 23:07:46+00:00,A sleek parallel SHA-1 hash cracker aimed at the Arty A7-100T FPGA board.,0,pqcfox/velox,717250718,Verilog,velox,5,0,2023-11-11 10:51:18+00:00,[],https://api.github.com/licenses/mit
771,https://github.com/xuanhienn/SquareRoot-verilog.git,2023-11-10 18:13:47+00:00,,0,xuanhienn/SquareRoot-verilog,717172028,Verilog,SquareRoot-verilog,1271,0,2023-12-10 14:16:14+00:00,[],None
772,https://github.com/hjk-hub/Multimedia-video-processing-magic-box.git,2023-11-16 03:35:25+00:00,,0,hjk-hub/Multimedia-video-processing-magic-box,719384502,Verilog,Multimedia-video-processing-magic-box,56622,0,2023-11-16 05:19:42+00:00,[],None
773,https://github.com/beilingly/RTL_FOD.git,2023-11-24 04:00:54+00:00,,0,beilingly/RTL_FOD,722832286,Verilog,RTL_FOD,99,0,2023-11-24 04:31:20+00:00,[],None
774,https://github.com/Jasperora/CA_final_project.git,2023-11-24 02:17:55+00:00,,0,Jasperora/CA_final_project,722808889,Verilog,CA_final_project,3412,0,2024-01-05 09:59:40+00:00,[],None
775,https://github.com/caiotravain/PING-PONG_memory.git,2023-11-16 21:13:15+00:00,,0,caiotravain/PING-PONG_memory,719763315,Verilog,PING-PONG_memory,94143,0,2024-01-18 19:11:01+00:00,[],None
776,https://github.com/oruccakir/RISC-V-Processor-Design.git,2023-11-08 05:53:28+00:00,A processor design with RISC-V instructions will be done via verilog,0,oruccakir/RISC-V-Processor-Design,715931516,Verilog,RISC-V-Processor-Design,390,0,2024-01-29 05:19:21+00:00,[],None
777,https://github.com/TeeWrath/Arithematic-Logic-Unit.git,2023-11-26 20:59:26+00:00,Arithematic Logical Unit written in Verilog,0,TeeWrath/Arithematic-Logic-Unit,723818919,Verilog,Arithematic-Logic-Unit,2,0,2024-02-26 14:11:22+00:00,[],None
778,https://github.com/GiovanniThysMichel/ECE393FinalProject.git,2023-11-09 22:30:30+00:00,,0,GiovanniThysMichel/ECE393FinalProject,716797337,Verilog,ECE393FinalProject,2978,0,2023-11-12 04:44:27+00:00,[],https://api.github.com/licenses/mit
779,https://github.com/rogemv/tt_um_youtube.git,2023-11-11 04:17:48+00:00,,0,rogemv/tt_um_youtube,717307094,Verilog,tt_um_youtube,10,0,2023-11-11 04:17:55+00:00,[],https://api.github.com/licenses/apache-2.0
780,https://github.com/StephenLubitz/lab5.git,2023-11-12 19:07:51+00:00,,0,StephenLubitz/lab5,717841329,Verilog,lab5,4,0,2023-11-12 19:09:04+00:00,[],None
781,https://github.com/dsatizabal/cpuy-fetcher.git,2023-11-14 10:56:11+00:00,,0,dsatizabal/cpuy-fetcher,718566823,Verilog,cpuy-fetcher,14,0,2023-11-14 14:11:04+00:00,[],https://api.github.com/licenses/gpl-3.0
782,https://github.com/Marconia40/tp2UARTTT.git,2023-11-08 20:51:28+00:00,,0,Marconia40/tp2UARTTT,716295417,Verilog,tp2UARTTT,5,0,2023-11-08 21:02:05+00:00,[],None
783,https://github.com/tim21525/SOC-lab4-2.git,2023-11-09 09:36:11+00:00,,0,tim21525/SOC-lab4-2,716508108,Verilog,SOC-lab4-2,9107,0,2023-11-09 09:39:54+00:00,[],None
784,https://github.com/camilacareggio/uart-fpga.git,2023-11-16 01:00:33+00:00,TP2 Arquitectura,0,camilacareggio/uart-fpga,719343870,Verilog,uart-fpga,63,0,2023-11-16 01:05:59+00:00,[],None
785,https://github.com/rebek-007/logicgates.git,2023-11-08 10:00:42+00:00,,0,rebek-007/logicgates,716017961,Verilog,logicgates,4,0,2023-11-08 10:31:59+00:00,[],None
786,https://github.com/AMT314/RISCProcessor.git,2023-11-16 04:50:16+00:00,,0,AMT314/RISCProcessor,719403131,Verilog,RISCProcessor,3,0,2023-11-16 04:54:08+00:00,[],None
787,https://github.com/ChengWeiYo/SoC_Lab4-1.git,2023-11-16 14:54:49+00:00,,0,ChengWeiYo/SoC_Lab4-1,719621115,Verilog,SoC_Lab4-1,951,0,2023-11-16 14:59:23+00:00,[],None
788,https://github.com/Wi11iamC/lab04_wc.git,2023-11-18 02:49:36+00:00,Repo that contains the zip file of lab04 implementation,0,Wi11iamC/lab04_wc,720287624,Verilog,lab04_wc,3234,0,2023-11-18 02:53:47+00:00,[],https://api.github.com/licenses/mit
789,https://github.com/androny1012/cocotb-matmulPE.git,2023-11-20 02:42:40+00:00,,0,androny1012/cocotb-matmulPE,720942025,Verilog,cocotb-matmulPE,13,0,2023-11-20 02:44:00+00:00,[],None
790,https://github.com/JJ2820/16-bit-RISC-Processor.git,2023-11-19 23:14:33+00:00,CAPSTONE PROJECT 16-bit RISC Processor,0,JJ2820/16-bit-RISC-Processor,720899311,Verilog,16-bit-RISC-Processor,1369,0,2023-11-19 23:18:16+00:00,[],None
791,https://github.com/Si7845140/Traffic-light-Controller.git,2023-11-16 13:58:29+00:00,,0,Si7845140/Traffic-light-Controller,719595692,Verilog,Traffic-light-Controller,73,0,2023-11-17 09:57:09+00:00,[],None
792,https://github.com/lzh-tec/caravel_user_project.git,2023-11-20 17:52:02+00:00,,0,lzh-tec/caravel_user_project,721270108,Verilog,caravel_user_project,11927,0,2023-11-20 17:52:57+00:00,[],https://api.github.com/licenses/apache-2.0
793,https://github.com/Inyanjali/CA_Project_Group_13.git,2023-11-21 18:03:38+00:00,,0,Inyanjali/CA_Project_Group_13,721759246,Verilog,CA_Project_Group_13,31,0,2023-11-21 18:07:02+00:00,[],None
794,https://github.com/6Kotnk/efabless_async.git,2023-11-22 22:09:41+00:00,Efabless open MPW submission,0,6Kotnk/efabless_async,722317947,Verilog,efabless_async,11927,0,2023-11-22 22:10:30+00:00,[],https://api.github.com/licenses/apache-2.0
795,https://github.com/vaishbv/tff_tapeout.git,2023-11-23 16:31:32+00:00,,0,vaishbv/tff_tapeout,722663057,Verilog,tff_tapeout,11927,0,2023-11-23 16:32:20+00:00,[],https://api.github.com/licenses/apache-2.0
796,https://github.com/Akarsh-Hegde/pes_fullsub_tapeout.git,2023-11-24 04:58:14+00:00,,0,Akarsh-Hegde/pes_fullsub_tapeout,722844977,Verilog,pes_fullsub_tapeout,11927,0,2023-11-24 04:58:59+00:00,[],https://api.github.com/licenses/apache-2.0
797,https://github.com/kamildamudi21/pes_ic_tp.git,2023-11-24 05:54:05+00:00,tape out,0,kamildamudi21/pes_ic_tp,722858767,Verilog,pes_ic_tp,11943,0,2023-11-24 05:54:53+00:00,[],https://api.github.com/licenses/apache-2.0
798,https://github.com/Johnathan219/Lab2_Logic_Design.git,2023-11-24 14:00:50+00:00,,0,Johnathan219/Lab2_Logic_Design,723026880,Verilog,Lab2_Logic_Design,6240,0,2023-11-24 14:03:07+00:00,[],None
799,https://github.com/Pinigelbard/sequence-detector.git,2023-11-25 18:26:32+00:00,,0,Pinigelbard/sequence-detector,723459065,Verilog,sequence-detector,0,0,2023-11-25 18:26:52+00:00,[],None
800,https://github.com/ughdeiek/pes_nirupama_pm.git,2023-11-26 05:31:28+00:00,My_project,0,ughdeiek/pes_nirupama_pm,723580136,Verilog,pes_nirupama_pm,11927,0,2023-11-26 05:32:14+00:00,[],https://api.github.com/licenses/apache-2.0
801,https://github.com/benedict04/decoder_tapeout.git,2023-11-25 04:24:37+00:00,,0,benedict04/decoder_tapeout,723251586,Verilog,decoder_tapeout,21345,0,2023-11-25 04:25:24+00:00,[],https://api.github.com/licenses/apache-2.0
802,https://github.com/sohanshanbhag1502/ShiftRegister.git,2023-11-15 12:05:25+00:00,,0,sohanshanbhag1502/ShiftRegister,719078017,Verilog,ShiftRegister,5,0,2023-11-15 12:07:28+00:00,[],None
803,https://github.com/gregdavill/frosty-ferret-soc.git,2023-11-12 04:18:17+00:00,,0,gregdavill/frosty-ferret-soc,717637711,Verilog,frosty-ferret-soc,174,0,2023-11-12 04:18:53+00:00,[],https://api.github.com/licenses/bsd-2-clause
804,https://github.com/Vufoo/All-Digital-PLL.git,2023-11-22 15:57:03+00:00,Design of All Digital PLL VLSI Final Project,1,Vufoo/All-Digital-PLL,722182252,Verilog,All-Digital-PLL,3,0,2023-11-22 16:06:14+00:00,[],None
805,https://github.com/Vasco-Luz/design_verilog.git,2023-11-15 17:12:40+00:00,,0,Vasco-Luz/design_verilog,719203278,Verilog,design_verilog,29,0,2023-11-15 18:44:53+00:00,[],None
806,https://github.com/born2win685/float_mul.git,2023-11-20 10:59:26+00:00,,0,born2win685/float_mul,721098880,Verilog,float_mul,14151,0,2023-11-22 16:28:58+00:00,[],None
807,https://github.com/cadeberkeley/hammer_work_genus.git,2023-11-21 04:11:34+00:00,,0,cadeberkeley/hammer_work_genus,721441242,Verilog,hammer_work_genus,44810,0,2023-11-21 04:12:14+00:00,[],None
808,https://github.com/pjb325/ECE-128-Lab-10.git,2023-11-21 20:04:59+00:00,,0,pjb325/ECE-128-Lab-10,721805686,Verilog,ECE-128-Lab-10,4,0,2023-11-21 20:05:59+00:00,[],None
809,https://github.com/asvithreddy/Barrel-shifter.git,2023-11-22 07:20:23+00:00,,1,asvithreddy/Barrel-shifter,721979631,Verilog,Barrel-shifter,12,0,2023-11-22 07:21:30+00:00,[],None
810,https://github.com/Raleigh-Wang/AHD_Final.git,2023-11-26 21:29:57+00:00,,0,Raleigh-Wang/AHD_Final,723826825,Verilog,AHD_Final,7,0,2023-11-26 21:40:44+00:00,[],None
811,https://github.com/a3510377/verilog-library.git,2023-11-17 05:19:25+00:00,"A very simple Verilog library, including Verilog and Symbol",0,a3510377/verilog-library,719883436,Verilog,verilog-library,1556,0,2023-12-01 04:01:59+00:00,"['verilog-library', 'verilog']",https://api.github.com/licenses/mit
812,https://github.com/MeoLamBao/RiSC-V-Processor-For-Fun.git,2023-11-23 05:33:05+00:00,,0,MeoLamBao/RiSC-V-Processor-For-Fun,722420580,Verilog,RiSC-V-Processor-For-Fun,8,0,2023-11-23 05:34:13+00:00,[],None
813,https://github.com/cp024s/MIPS-Processor-Verification-UVM.git,2023-11-20 15:49:41+00:00,A 16 bit Five Stage Pipelined MIPS Processor Verification using UVM,0,cp024s/MIPS-Processor-Verification-UVM,721220567,Verilog,MIPS-Processor-Verification-UVM,34,0,2023-11-23 15:25:49+00:00,"['computer-architecture', 'mips', 'uvm-verification']",https://api.github.com/licenses/gpl-3.0
814,https://github.com/harryrz/PitchPerfect.git,2023-11-23 15:08:12+00:00,"This project utilizes Verilog, FPGA Programming, complex FSM controlpath and datapath modeling, Audio and ps2 Keyboard interface manipulation, together with on-chip memory to create a game that trains players to identify the correct notes",0,harryrz/PitchPerfect,722632147,Verilog,PitchPerfect,43,0,2023-11-23 15:27:21+00:00,[],None
815,https://github.com/drandyhaas/ft232h_245fifo.git,2023-11-17 18:18:10+00:00,,2,drandyhaas/ft232h_245fifo,720168243,Verilog,ft232h_245fifo,891,0,2023-11-17 18:22:30+00:00,[],None
816,https://github.com/MarinosGkizas/Digital-System-Design-using-ECAD-tools.git,2023-11-10 11:27:33+00:00,,0,MarinosGkizas/Digital-System-Design-using-ECAD-tools,717020161,Verilog,Digital-System-Design-using-ECAD-tools,5437,0,2023-12-12 21:40:37+00:00,[],None
817,https://github.com/chaozhuIP/IREControlBoardScreen.git,2023-11-07 13:35:24+00:00,1、触摸屏调节参数,0,chaozhuIP/IREControlBoardScreen,715605703,Verilog,IREControlBoardScreen,574,0,2024-01-11 08:56:58+00:00,[],None
818,https://github.com/LancelotShih/momentumGO.git,2023-11-13 06:00:21+00:00,ECE241 University of Toronto Final project,0,LancelotShih/momentumGO,717989117,Verilog,momentumGO,15580,0,2023-11-13 16:21:46+00:00,[],None
819,https://github.com/edwu0029/Sequence-Memory.git,2023-11-17 04:45:33+00:00,Sequence Memory Game on a DE1-SOC FPGA,0,edwu0029/Sequence-Memory,719875258,Verilog,Sequence-Memory,31,0,2023-12-27 20:27:35+00:00,[],https://api.github.com/licenses/mit
820,https://github.com/zainmo11/8259A-PROGRAMMABLE-INTERRUPT-CONTROLLER.git,2023-11-23 20:35:43+00:00,8259A Programmable Interrupt Controller,3,zainmo11/8259A-PROGRAMMABLE-INTERRUPT-CONTROLLER,722737157,Verilog,8259A-PROGRAMMABLE-INTERRUPT-CONTROLLER,179,0,2024-01-03 03:10:56+00:00,[],None
821,https://github.com/shawntsai0312/NTUEE_ICDESIGN_23FALL_HW3.git,2023-11-09 03:29:37+00:00,,0,shawntsai0312/NTUEE_ICDESIGN_23FALL_HW3,716395000,Verilog,NTUEE_ICDESIGN_23FALL_HW3,43682,0,2024-01-04 07:39:31+00:00,[],None
822,https://github.com/AlexMPhil/Build-A-GPU.git,2023-11-22 17:00:38+00:00,Aiming to build a simple 2D GPU and implement it on an FPGA,0,AlexMPhil/Build-A-GPU,722207268,Verilog,Build-A-GPU,14,0,2024-02-06 13:05:30+00:00,[],None
823,https://github.com/yigitbektasgursoy/WallaceTreeMultiplier.git,2023-11-22 16:29:47+00:00,Wallace Tree Multiplier using Verilog,0,yigitbektasgursoy/WallaceTreeMultiplier,722195402,Verilog,WallaceTreeMultiplier,621,0,2023-11-22 16:43:29+00:00,[],None
824,https://github.com/parkjbdev/ECE358_Elevator.git,2023-11-21 17:27:50+00:00,Simple Elevator Controller based on State Machine,0,parkjbdev/ECE358_Elevator,721744877,Verilog,ECE358_Elevator,1698,0,2024-03-10 16:26:46+00:00,[],None
825,https://github.com/hocamole/sv.study.git,2023-11-25 02:55:28+00:00,System Verilog Study,0,hocamole/sv.study,723235831,Verilog,sv.study,520,0,2024-02-20 01:20:09+00:00,[],None
826,https://github.com/chandana38/RISCVerse.git,2023-11-21 13:29:16+00:00,,0,chandana38/RISCVerse,721640986,Verilog,RISCVerse,86,0,2024-03-19 14:11:57+00:00,[],None
827,https://github.com/cars-lab-repo/LIANA.git,2023-11-22 21:10:59+00:00,Reconfigurable Run-Time Hardware Trojan Mitigation,0,cars-lab-repo/LIANA,722303295,Verilog,LIANA,1030,0,2024-04-01 22:09:31+00:00,[],https://api.github.com/licenses/mit
828,https://github.com/ArthurNieh/Computer_Architecture_Assignment.git,2023-11-20 07:09:15+00:00,,0,ArthurNieh/Computer_Architecture_Assignment,721011100,Verilog,Computer_Architecture_Assignment,29,0,2024-04-04 07:03:50+00:00,[],None
829,https://github.com/devinatkin/tt06-fastreadout.git,2023-11-14 21:06:00+00:00,Prototyping A Fast Readout For an Image Sensor,0,devinatkin/tt06-fastreadout,718810823,Verilog,tt06-fastreadout,1533,0,2024-04-05 20:11:31+00:00,[],https://api.github.com/licenses/apache-2.0
830,https://github.com/White-Sunday/ZYNQ_NVDLA_SMALL.git,2023-11-23 07:31:43+00:00,,0,White-Sunday/ZYNQ_NVDLA_SMALL,722456535,Verilog,ZYNQ_NVDLA_SMALL,22000,0,2023-11-23 07:35:14+00:00,[],None
831,https://github.com/rogeermv/ROGELIO_MORALES.git,2023-11-11 03:19:40+00:00,,0,rogeermv/ROGELIO_MORALES,717296542,Verilog,ROGELIO_MORALES,12,0,2023-11-11 03:19:45+00:00,[],https://api.github.com/licenses/apache-2.0
832,https://github.com/ivzap/RegisterFile.git,2023-11-10 22:57:13+00:00,Implementation of a register file using verilog,0,ivzap/RegisterFile,717248556,Verilog,RegisterFile,136,0,2023-11-10 23:02:55+00:00,[],None
833,https://github.com/ivzap/ProgramCounter.git,2023-11-10 23:05:12+00:00,Implementation of a program counter in verilog,0,ivzap/ProgramCounter,717250170,Verilog,ProgramCounter,3,0,2023-11-10 23:07:40+00:00,[],None
834,https://github.com/AdharshAlluri/or_example.git,2023-11-07 09:28:15+00:00,,0,AdharshAlluri/or_example,715505306,Verilog,or_example,22350,0,2023-11-07 09:52:12+00:00,[],None
835,https://github.com/Jaanai-Liu/complex-impedance-measurement.git,2023-11-12 06:33:19+00:00,Measure the complex impedance of the position element,0,Jaanai-Liu/complex-impedance-measurement,717660648,Verilog,complex-impedance-measurement,161,0,2023-11-12 06:38:37+00:00,[],None
836,https://github.com/kanuar/DIT-IDIT-chip-design.git,2023-11-10 13:12:35+00:00,,0,kanuar/DIT-IDIT-chip-design,717057978,Verilog,DIT-IDIT-chip-design,5761,0,2023-11-10 13:49:32+00:00,[],None
837,https://github.com/Xilluill/FPGA_video.git,2023-11-14 09:23:54+00:00,,0,Xilluill/FPGA_video,718531716,Verilog,FPGA_video,21112,0,2023-11-14 09:45:57+00:00,[],None
838,https://github.com/jjv224/ECE128---Lab-8.git,2023-11-14 20:40:30+00:00,,0,jjv224/ECE128---Lab-8,718802714,Verilog,ECE128---Lab-8,4,0,2023-11-14 20:43:22+00:00,[],None
839,https://github.com/logpum/xidian_scale_fpga.git,2023-11-16 03:14:44+00:00,,0,logpum/xidian_scale_fpga,719379360,Verilog,xidian_scale_fpga,18910,0,2023-11-16 03:27:48+00:00,[],None
840,https://github.com/kaveri307/Minority-Detector.git,2023-11-10 11:19:23+00:00,This repository consists of the RTL design and related essentials of Minority Generator written in Verilog.,0,kaveri307/Minority-Detector,717017351,Verilog,Minority-Detector,24,0,2023-11-16 11:53:14+00:00,[],None
841,https://github.com/gafrust/praktik_n.git,2023-11-16 10:22:05+00:00,,0,gafrust/praktik_n,719510897,Verilog,praktik_n,372,0,2023-11-16 10:30:03+00:00,[],None
842,https://github.com/gaerini/RISC-V-5stage-piplining.git,2023-11-15 14:26:19+00:00,this source code could treat only data hazards. Not control hazards,0,gaerini/RISC-V-5stage-piplining,719134563,Verilog,RISC-V-5stage-piplining,102,0,2023-11-15 14:35:18+00:00,[],None
843,https://github.com/DKPRRR/mySubjectCompetition.git,2023-11-15 18:37:32+00:00,mySubjectCompetition,0,DKPRRR/mySubjectCompetition,719234037,Verilog,mySubjectCompetition,7346,0,2023-11-15 18:40:42+00:00,[],https://api.github.com/licenses/unlicense
844,https://github.com/LazySheeeeep/CA_lab3-7_pipeline-cpu.git,2023-11-07 13:50:46+00:00,"Experiments of computer architecture, a tricky course in junior year 2nd semester held by school of computer science and technology in DUT.",0,LazySheeeeep/CA_lab3-7_pipeline-cpu,715613497,Verilog,CA_lab3-7_pipeline-cpu,12099,0,2023-11-07 14:13:11+00:00,[],None
845,https://github.com/MaddNik/Queue-Arbiter.git,2023-11-08 18:25:47+00:00,,0,MaddNik/Queue-Arbiter,716244684,Verilog,Queue-Arbiter,2,0,2023-11-08 18:28:27+00:00,[],None
846,https://github.com/GangaKM/CLIPSAFE.git,2023-11-08 13:10:48+00:00,,0,GangaKM/CLIPSAFE,716107666,Verilog,CLIPSAFE,97,0,2023-11-08 13:10:55+00:00,[],https://api.github.com/licenses/apache-2.0
847,https://github.com/Panda-Code-Master/laundromatv2.git,2023-11-10 03:08:57+00:00,,0,Panda-Code-Master/laundromatv2,716864350,Verilog,laundromatv2,5,0,2023-11-10 03:14:22+00:00,[],None
848,https://github.com/Wendy5755/LAB4-1.git,2023-11-14 18:28:34+00:00,,0,Wendy5755/LAB4-1,718755839,Verilog,LAB4-1,31,0,2023-11-15 16:03:47+00:00,[],None
849,https://github.com/Wendy5755/LAB4-2.git,2023-11-15 16:04:27+00:00,,0,Wendy5755/LAB4-2,719176585,Verilog,LAB4-2,105,0,2023-11-15 16:05:39+00:00,[],None
850,https://github.com/iamdiegosanches/OAC_II.git,2023-11-08 00:57:56+00:00,Repositório para a disciplina de Organização e Arquitetura de Dados II,0,iamdiegosanches/OAC_II,715854723,Verilog,OAC_II,16,0,2023-11-08 01:09:21+00:00,[],None
851,https://github.com/Yumonor/AdderSubtractor.git,2023-11-18 01:48:32+00:00,8-bit AdderSubtractor,0,Yumonor/AdderSubtractor,720276575,Verilog,AdderSubtractor,1476,0,2023-11-18 02:08:24+00:00,[],None
852,https://github.com/saitejagln/sds-project.git,2023-11-17 18:14:56+00:00,,0,saitejagln/sds-project,720167050,Verilog,sds-project,2,0,2023-11-17 18:16:14+00:00,[],None
853,https://github.com/Si7845140/ripple_adder.git,2023-11-17 09:57:17+00:00,,0,Si7845140/ripple_adder,719974116,Verilog,ripple_adder,52,0,2023-11-17 10:04:17+00:00,[],None
854,https://github.com/aviv-L/UART.git,2023-11-18 11:40:04+00:00,,0,aviv-L/UART,720404956,Verilog,UART,3,0,2023-11-18 11:41:24+00:00,[],None
855,https://github.com/LHneto/CD---CCS1.git,2023-11-19 16:24:54+00:00,,0,LHneto/CD---CCS1,720797230,Verilog,CD---CCS1,1,0,2023-11-19 16:31:33+00:00,[],None
856,https://github.com/Efesasa0/32-bit-cpu.git,2023-11-21 05:31:26+00:00,"In CMPSC 331 2019, I implemented a design of 32-bit-pipelined cpu design.",0,Efesasa0/32-bit-cpu,721461675,Verilog,32-bit-cpu,812,0,2023-11-21 05:53:03+00:00,"['pipeline', 'verilog-hdl', '32-bit-cpu']",None
857,https://github.com/GraDMM/Library.git,2023-11-21 13:20:37+00:00,,0,GraDMM/Library,721637128,Verilog,Library,109,0,2023-11-21 13:24:57+00:00,[],None
858,https://github.com/gaarauchiha/Pyramid-Counter.git,2023-11-23 01:01:50+00:00,Pyramid Counter in Verilog,0,gaarauchiha/Pyramid-Counter,722354842,Verilog,Pyramid-Counter,1,0,2023-11-23 01:02:24+00:00,[],None
859,https://github.com/sukiperumal/4-Bit-Counter.git,2023-11-23 09:31:13+00:00,,0,sukiperumal/4-Bit-Counter,722499825,Verilog,4-Bit-Counter,1,0,2023-11-23 09:32:44+00:00,[],None
860,https://github.com/ArjunBasandrai/verilog-reference.git,2023-11-22 12:51:08+00:00,Verilog programs for VIT Vellore Digital System Design Lab course (2023),0,ArjunBasandrai/verilog-reference,722103841,Verilog,verilog-reference,18,0,2023-11-23 09:24:46+00:00,"['digital-system-design', 'verilog', 'verilog-hdl', 'vit', 'vit-vellore', 'dsd', 'vellore-institute-of-technology']",None
861,https://github.com/Shahabaz-gaucho/mux_81_RTL.git,2023-11-24 00:46:17+00:00,,0,Shahabaz-gaucho/mux_81_RTL,722789620,Verilog,mux_81_RTL,49,0,2023-11-24 00:56:34+00:00,[],None
862,https://github.com/directsgg/microchip_v.git,2023-11-24 04:38:46+00:00,prueba y ejemplo del diseño de un microchip,0,directsgg/microchip_v,722840700,Verilog,microchip_v,11927,0,2023-11-24 04:39:32+00:00,[],https://api.github.com/licenses/apache-2.0
863,https://github.com/ShashidharReddy01/cache_compression_tapeout.git,2023-11-24 03:26:30+00:00,,0,ShashidharReddy01/cache_compression_tapeout,722824730,Verilog,cache_compression_tapeout,11927,0,2023-11-24 03:27:18+00:00,[],https://api.github.com/licenses/apache-2.0
864,https://github.com/Akarsh-Hegde/pes_full_subtractor_tapeout.git,2023-11-24 10:02:26+00:00,,0,Akarsh-Hegde/pes_full_subtractor_tapeout,722939934,Verilog,pes_full_subtractor_tapeout,11934,0,2023-11-24 10:03:16+00:00,[],https://api.github.com/licenses/apache-2.0
865,https://github.com/mauriya0202/tapeout_fmul.git,2023-11-24 15:37:44+00:00,,0,mauriya0202/tapeout_fmul,723063685,Verilog,tapeout_fmul,11927,0,2023-11-24 15:38:26+00:00,[],https://api.github.com/licenses/apache-2.0
866,https://github.com/vaishbv/pes_tflipflop_tapeout.git,2023-11-24 03:38:34+00:00,,0,vaishbv/pes_tflipflop_tapeout,722827369,Verilog,pes_tflipflop_tapeout,11943,0,2023-11-24 03:39:21+00:00,[],https://api.github.com/licenses/apache-2.0
867,https://github.com/kushal2710/car-ps.git,2023-11-24 14:25:26+00:00,tapeout,0,kushal2710/car-ps,723036321,Verilog,car-ps,11929,0,2023-11-24 14:26:10+00:00,[],https://api.github.com/licenses/apache-2.0
868,https://github.com/corbbo/SD_Trabalho_4.git,2023-11-23 22:53:20+00:00,Trabalho 4 de Sistemas Digitais: módulos de decrypt e encrypt,0,corbbo/SD_Trabalho_4,722768477,Verilog,SD_Trabalho_4,4,0,2023-11-23 22:55:35+00:00,[],None
869,https://github.com/Gowda07/smartlocksystem_tapeout.git,2023-11-25 02:39:07+00:00,my project,0,Gowda07/smartlocksystem_tapeout,723232962,Verilog,smartlocksystem_tapeout,11929,0,2023-11-25 02:39:49+00:00,[],https://api.github.com/licenses/apache-2.0
870,https://github.com/Veda1809/Pulse-width-modulator.git,2023-11-25 05:16:15+00:00,,0,Veda1809/Pulse-width-modulator,723261133,Verilog,Pulse-width-modulator,21264,0,2023-11-25 05:17:00+00:00,[],https://api.github.com/licenses/apache-2.0
871,https://github.com/Syedhasan7/pulsewm.git,2023-11-24 13:26:15+00:00,,0,Syedhasan7/pulsewm,723014172,Verilog,pulsewm,12072,0,2023-11-24 13:27:02+00:00,[],https://api.github.com/licenses/apache-2.0
872,https://github.com/LikhitDaggubati/8-bit-cpu.git,2023-11-25 17:47:11+00:00,,0,LikhitDaggubati/8-bit-cpu,723449122,Verilog,8-bit-cpu,11927,0,2023-11-25 17:47:58+00:00,[],https://api.github.com/licenses/apache-2.0
873,https://github.com/MohamSadeghi/DLD_Lab2.git,2023-11-26 20:09:48+00:00,,0,MohamSadeghi/DLD_Lab2,723805644,Verilog,DLD_Lab2,1372,0,2023-11-26 20:14:30+00:00,[],None
874,https://github.com/itakatoshi/32_32_LED_MATRIX_INVADER2.git,2023-11-15 12:41:52+00:00,32×32LEDマトリックス,0,itakatoshi/32_32_LED_MATRIX_INVADER2,719091297,Verilog,32_32_LED_MATRIX_INVADER2,81,0,2023-11-15 12:46:57+00:00,[],None
875,https://github.com/SamehM20/Verilog-Tutorial.git,2023-11-15 06:36:47+00:00,,0,SamehM20/Verilog-Tutorial,718962850,Verilog,Verilog-Tutorial,2043,0,2023-11-15 09:10:20+00:00,[],None
876,https://github.com/CodyTinker/RTLExercises.git,2023-11-07 01:10:24+00:00,Sample RTL coding exercises,0,CodyTinker/RTLExercises,715353829,Verilog,RTLExercises,5,0,2023-11-07 01:52:04+00:00,[],None
877,https://github.com/Muzamil-Sikander/2nd-class-of-coal-lab-task2.git,2023-11-07 08:10:47+00:00,,0,Muzamil-Sikander/2nd-class-of-coal-lab-task2,715474888,Verilog,2nd-class-of-coal-lab-task2,2,0,2023-11-07 08:11:49+00:00,[],None
878,https://github.com/srosales700/i2c-test.git,2023-11-07 18:53:35+00:00,,0,srosales700/i2c-test,715748711,Verilog,i2c-test,11921,0,2023-11-07 18:54:23+00:00,[],https://api.github.com/licenses/apache-2.0
879,https://github.com/rportocarrero/GFMPW-1-Project1.git,2023-11-07 14:23:31+00:00,This is a project for the open silicon GFMPW-1 shuttle,0,rportocarrero/GFMPW-1-Project1,715631041,Verilog,GFMPW-1-Project1,11921,0,2023-11-07 14:24:21+00:00,[],https://api.github.com/licenses/apache-2.0
880,https://github.com/thhongee/SoC_lab4_2.git,2023-11-09 14:26:16+00:00,,0,thhongee/SoC_lab4_2,716624585,Verilog,SoC_lab4_2,846,0,2023-11-09 14:43:15+00:00,[],None
881,https://github.com/MohamedAliYounis/GP22_ASU_GF180.git,2023-11-09 11:50:11+00:00,GP22 Project,0,MohamedAliYounis/GP22_ASU_GF180,716560305,Verilog,GP22_ASU_GF180,11921,0,2023-11-09 11:50:59+00:00,[],https://api.github.com/licenses/apache-2.0
882,https://github.com/kaveri307/Moore-Sequence-Detector.git,2023-11-08 12:14:33+00:00,This repository consists of the RTL design and related essentials of Moore Sequence Detector written in Verilog.,0,kaveri307/Moore-Sequence-Detector,716079852,Verilog,Moore-Sequence-Detector,66,0,2023-11-08 12:16:13+00:00,[],None
883,https://github.com/adammlove/single-cycle-processor.git,2023-11-07 22:52:28+00:00,,0,adammlove/single-cycle-processor,715824573,Verilog,single-cycle-processor,299,0,2023-11-07 22:59:47+00:00,[],None
884,https://github.com/gixurupita/nRiscAoc1.git,2023-11-25 21:02:27+00:00,,0,gixurupita/nRiscAoc1,723494269,Verilog,nRiscAoc1,48,0,2023-11-26 02:47:46+00:00,[],None
885,https://github.com/kuederleR/ECE215_Final_Project.git,2023-11-07 16:12:43+00:00,,0,kuederleR/ECE215_Final_Project,715682126,Verilog,ECE215_Final_Project,10560,0,2023-11-16 17:27:53+00:00,[],None
886,https://github.com/kazi-m22/chipwhisperer_test.git,2023-11-25 22:59:40+00:00,,0,kazi-m22/chipwhisperer_test,723516301,Verilog,chipwhisperer_test,30,0,2023-11-25 23:00:50+00:00,[],None
887,https://github.com/liuweiseu/hercules-FPGA.git,2023-11-22 20:30:25+00:00,,0,liuweiseu/hercules-FPGA,722287845,Verilog,hercules-FPGA,85539,0,2024-01-29 17:57:39+00:00,[],None
888,https://github.com/yuan-ie/Advanced-Processor-Systems-Final-Project.git,2023-11-17 03:46:52+00:00,,0,yuan-ie/Advanced-Processor-Systems-Final-Project,719861167,Verilog,Advanced-Processor-Systems-Final-Project,26,0,2024-02-15 21:35:29+00:00,[],None
889,https://github.com/ereiss123/Brick_Breaker.git,2023-11-16 20:49:22+00:00,This game is the final project in Reconfigurable Computing (ECE 5730) at Utah State University. ,0,ereiss123/Brick_Breaker,719756156,Verilog,Brick_Breaker,236,0,2023-12-07 18:37:58+00:00,[],https://api.github.com/licenses/mit
890,https://github.com/navin9212/RISC-V.git,2023-11-23 08:34:44+00:00,,0,navin9212/RISC-V,722478053,Verilog,RISC-V,6714,0,2024-01-14 07:12:51+00:00,[],https://api.github.com/licenses/apache-2.0
891,https://github.com/FhelipeAllves/-RISC-V.git,2023-11-11 22:00:47+00:00,Processador RISC-V ciclo único,0,FhelipeAllves/-RISC-V,717573647,Verilog,-RISC-V,21,0,2024-01-14 12:56:42+00:00,[],None
892,https://github.com/ksungkeun84/verilog.git,2023-11-21 19:16:47+00:00,,0,ksungkeun84/verilog,721786081,Verilog,verilog,15109,0,2023-12-08 23:21:04+00:00,[],None
893,https://github.com/johnmaxrin/AF754.git,2023-11-15 13:16:04+00:00,"A collection of  activation functions implemented in Bluespec for integration with hardware designs, ensuring IEEE 754 compliance",0,johnmaxrin/AF754,719104747,Verilog,AF754,268,0,2023-12-10 09:53:11+00:00,"['bluespec', 'bluespec-systemverilog', 'bluespec-systemverilog-language', 'cordic', 'cordic-algorithm', 'hardware', 'hdl', 'systemverilog', 'verilog', 'vhdl']",None
894,https://github.com/JaeBin2019/2023_LogicCircuit.git,2023-11-22 08:59:20+00:00,2023 논리회로설계 및 실험,0,JaeBin2019/2023_LogicCircuit,722014651,Verilog,2023_LogicCircuit,10016,0,2023-11-27 08:33:07+00:00,[],None
895,https://github.com/Rou7e/altera-i2s-dsm.git,2023-11-25 21:57:34+00:00,"Delta-Sigma Modulation, implemented on Altera CPLD/FPGA",0,Rou7e/altera-i2s-dsm,723505273,Verilog,altera-i2s-dsm,310,0,2024-01-16 17:22:21+00:00,[],https://api.github.com/licenses/mpl-2.0
896,https://github.com/kir486680/NeuroCore.git,2023-11-18 01:16:38+00:00,,0,kir486680/NeuroCore,720271102,Verilog,NeuroCore,211,0,2023-11-18 01:17:21+00:00,[],None
897,https://github.com/alissonpef/Linguagem-e-Descricao-de-Hardware.git,2023-11-26 18:45:37+00:00,,0,alissonpef/Linguagem-e-Descricao-de-Hardware,723783692,Verilog,Linguagem-e-Descricao-de-Hardware,18,0,2023-11-26 18:47:25+00:00,[],None
898,https://github.com/PIONEER-Experiment/cfpga.git,2023-11-13 20:58:50+00:00,Channel FPGA firmware for Cornell WFD5 module,0,PIONEER-Experiment/cfpga,718321491,Verilog,cfpga,30167,0,2024-01-22 14:44:02+00:00,[],None
899,https://github.com/AkashRK1216/QKD_FPGAkash.git,2023-11-21 17:32:41+00:00,implementing quantum key distribution on fpga,0,AkashRK1216/QKD_FPGAkash,721746727,Verilog,QKD_FPGAkash,12,0,2023-11-21 17:33:27+00:00,[],https://api.github.com/licenses/mit
900,https://github.com/gregdavill/gf180-mpw1-frosty-ferret.git,2023-11-11 06:53:24+00:00,LiteX generated SoC with Hyperbus interface,0,gregdavill/gf180-mpw1-frosty-ferret,717340386,Verilog,gf180-mpw1-frosty-ferret,73647,0,2023-11-11 07:00:13+00:00,[],https://api.github.com/licenses/apache-2.0
901,https://github.com/Tonr01/Bayer2fullColor.git,2023-11-11 10:38:33+00:00,,0,Tonr01/Bayer2fullColor,717388297,Verilog,Bayer2fullColor,23432,0,2023-11-11 10:46:12+00:00,[],None
902,https://github.com/kbashus/Bashus_ECE128_Lab8.git,2023-11-08 02:00:10+00:00,,0,kbashus/Bashus_ECE128_Lab8,715870555,Verilog,Bashus_ECE128_Lab8,12,0,2023-11-11 16:40:33+00:00,[],None
903,https://github.com/bugraduman/caravel_walkthrough.git,2023-11-10 15:42:53+00:00,,0,bugraduman/caravel_walkthrough,717117624,Verilog,caravel_walkthrough,11921,0,2023-11-12 11:07:49+00:00,[],https://api.github.com/licenses/apache-2.0
904,https://github.com/Cam2024/Neural-Network-Hardware-Acceleration.git,2023-11-12 03:25:42+00:00,,0,Cam2024/Neural-Network-Hardware-Acceleration,717626345,Verilog,Neural-Network-Hardware-Acceleration,200,0,2023-11-12 03:31:47+00:00,[],None
905,https://github.com/Neha2411-source/Battery-management-system-ASIC-MPW-.git,2023-11-12 08:36:04+00:00,,0,Neha2411-source/Battery-management-system-ASIC-MPW-,717684154,Verilog,Battery-management-system-ASIC-MPW-,11921,0,2023-11-12 08:36:52+00:00,[],https://api.github.com/licenses/apache-2.0
906,https://github.com/HPC-SDC/Extensor-Scanner.git,2023-11-13 01:30:19+00:00,The implementation of scanner in verilog,0,HPC-SDC/Extensor-Scanner,717924050,Verilog,Extensor-Scanner,4,0,2023-11-13 01:35:40+00:00,[],None
907,https://github.com/gonsolo/caravel_user_project.git,2023-11-13 17:13:04+00:00,,0,gonsolo/caravel_user_project,718240333,Verilog,caravel_user_project,11921,0,2023-11-13 17:14:04+00:00,[],https://api.github.com/licenses/apache-2.0
908,https://github.com/aboabra/P2_SDPROG.git,2023-11-07 17:59:16+00:00,,0,aboabra/P2_SDPROG,715727833,Verilog,P2_SDPROG,8359,0,2023-11-07 18:00:09+00:00,[],None
909,https://github.com/Ritvik123487/ECELAB-7.git,2023-11-14 09:19:17+00:00,,0,Ritvik123487/ECELAB-7,718529985,Verilog,ECELAB-7,4,0,2023-11-14 09:22:52+00:00,[],None
910,https://github.com/pranav189/Time-Appliance-Project.git,2023-11-14 05:56:10+00:00,,0,pranav189/Time-Appliance-Project,718461631,Verilog,Time-Appliance-Project,1138059,0,2023-11-14 06:40:20+00:00,[],https://api.github.com/licenses/mit
911,https://github.com/Muzamil-Sikander/coal-lab3.git,2023-11-14 08:03:05+00:00,,0,Muzamil-Sikander/coal-lab3,718501607,Verilog,coal-lab3,3,0,2023-11-14 08:03:45+00:00,[],None
912,https://github.com/rllycool/32x4Memory.git,2023-11-07 21:17:40+00:00,in verilog,0,rllycool/32x4Memory,715797892,Verilog,32x4Memory,15,0,2023-11-07 21:18:45+00:00,[],None
913,https://github.com/Temistat/Verilog.git,2023-11-20 00:43:55+00:00,,0,Temistat/Verilog,720916062,Verilog,Verilog,1620,0,2023-11-20 00:58:33+00:00,[],None
914,https://github.com/emaarnolfo/TP2-arquitectura.git,2023-11-20 13:37:16+00:00,Modulo UART diseñado en verilog,0,emaarnolfo/TP2-arquitectura,721161850,Verilog,TP2-arquitectura,9,0,2023-11-20 13:39:13+00:00,[],None
915,https://github.com/Anish-aak/comparch-lab-solutions.git,2023-11-20 14:56:07+00:00,"Solutions to lab sheets and lab tests of CS F342: Computer Architecture, BITS Pilani",0,Anish-aak/comparch-lab-solutions,721197733,Verilog,comparch-lab-solutions,126,0,2023-11-20 15:00:37+00:00,[],None
916,https://github.com/shrekliao/Weight-Stationary-Scalable-TPUv1-like-Systolic-Array.git,2023-11-18 10:29:33+00:00,,0,shrekliao/Weight-Stationary-Scalable-TPUv1-like-Systolic-Array,720387572,Verilog,Weight-Stationary-Scalable-TPUv1-like-Systolic-Array,56,0,2023-11-18 10:33:00+00:00,[],None
917,https://github.com/Rasouli13/MipsCore_piplined.git,2023-11-20 17:41:26+00:00,,0,Rasouli13/MipsCore_piplined,721266069,Verilog,MipsCore_piplined,6,0,2023-11-20 17:48:29+00:00,[],None
918,https://github.com/Muzamil-Sikander/coal-lab-4.git,2023-11-21 08:55:16+00:00,,0,Muzamil-Sikander/coal-lab-4,721530189,Verilog,coal-lab-4,2,0,2023-11-21 08:55:53+00:00,[],None
919,https://github.com/Magaspa/MAC.git,2023-11-21 04:27:19+00:00,"This project aims to create and deploy a 16-bit Multiply-Accumulate (MAC) unit that can handle two inputs. Each input comprises a single sign bit, three integer bits, and twelve fractional bits. The primary objective is to effectively accumulate the product of these inputs while preserving precision throughout the computational process",1,Magaspa/MAC,721445252,Verilog,MAC,3,0,2023-11-21 04:28:33+00:00,[],None
920,https://github.com/YukunXue/IC_lib.git,2023-11-22 07:23:12+00:00,Use verilog to design some common circuit blocks,0,YukunXue/IC_lib,721980558,Verilog,IC_lib,17,0,2023-11-22 07:26:18+00:00,[],None
921,https://github.com/hardshah/Stationary-G-Circuit-Simulation.git,2023-11-22 02:31:29+00:00,Various projects from 192L,0,hardshah/Stationary-G-Circuit-Simulation,721901746,Verilog,Stationary-G-Circuit-Simulation,34,0,2023-11-22 02:41:16+00:00,[],None
922,https://github.com/Dawae111/Elevator-Control.git,2023-11-22 00:58:58+00:00,,1,Dawae111/Elevator-Control,721880330,Verilog,Elevator-Control,4,0,2023-11-22 01:38:45+00:00,[],None
923,https://github.com/utkarshhh1710/--RTL-Design-of-5-stage-pipelined-RISC-V-processor.git,2023-11-21 13:06:29+00:00,Implemented a processor based on the RV32I variant of RISCV ISA,0,utkarshhh1710/--RTL-Design-of-5-stage-pipelined-RISC-V-processor,721631036,Verilog,--RTL-Design-of-5-stage-pipelined-RISC-V-processor,13,0,2023-11-22 16:32:55+00:00,[],None
924,https://github.com/ericmaclean/UART.git,2023-11-22 23:44:28+00:00,,0,ericmaclean/UART,722338871,Verilog,UART,6,0,2023-11-22 23:52:34+00:00,[],None
925,https://github.com/Shrachinag/pesalarm_clock.git,2023-11-24 07:30:06+00:00,,0,Shrachinag/pesalarm_clock,722887349,Verilog,pesalarm_clock,11927,0,2023-11-24 07:30:53+00:00,[],https://api.github.com/licenses/apache-2.0
926,https://github.com/Edhey/Estructura-de-Computadores-Verilog-Practica-2.git,2023-11-22 13:22:53+00:00,,0,Edhey/Estructura-de-Computadores-Verilog-Practica-2,722116450,Verilog,Estructura-de-Computadores-Verilog-Practica-2,1253,0,2023-11-24 10:01:59+00:00,[],None
927,https://github.com/pranv777/DDCO.git,2023-11-23 18:47:55+00:00,Hello,0,pranv777/DDCO,722707475,Verilog,DDCO,4,0,2023-11-23 18:49:16+00:00,[],None
928,https://github.com/SR-Rishab/Divider_tape_out.git,2023-11-24 03:05:22+00:00,GDS tapeout repository for 32 bit unsigned divider ,0,SR-Rishab/Divider_tape_out,722819803,Verilog,Divider_tape_out,22452,0,2023-11-24 03:06:12+00:00,[],https://api.github.com/licenses/apache-2.0
929,https://github.com/vaishbv/pes_tff_tapeout.git,2023-11-22 13:27:02+00:00,,0,vaishbv/pes_tff_tapeout,722118221,Verilog,pes_tff_tapeout,11928,0,2023-11-22 13:27:51+00:00,[],https://api.github.com/licenses/apache-2.0
930,https://github.com/suitehome/SeonghyeonKim.git,2023-11-24 01:57:32+00:00,,0,suitehome/SeonghyeonKim,722804360,Verilog,SeonghyeonKim,1132,0,2023-11-25 03:15:05+00:00,[],None
931,https://github.com/ShashidharReddy01/cache_compression.git,2023-11-25 08:50:06+00:00,,0,ShashidharReddy01/cache_compression,723307825,Verilog,cache_compression,11927,0,2023-11-25 08:50:53+00:00,[],https://api.github.com/licenses/apache-2.0
932,https://github.com/nancy22165/round_robin_arb.git,2023-11-25 12:25:08+00:00,,0,nancy22165/round_robin_arb,723360313,Verilog,round_robin_arb,11927,0,2023-11-25 12:25:56+00:00,[],https://api.github.com/licenses/apache-2.0
933,https://github.com/charleshenville/verilog-gpu.git,2023-11-17 23:37:22+00:00,Rendering rudimentary 3D meshes on a DE1-SoC FPGA by use of a VGA display using verilog.,0,charleshenville/verilog-gpu,720253028,Verilog,verilog-gpu,78014,0,2023-11-18 03:30:15+00:00,[],None
934,https://github.com/Aniket210702/Maven-Silicon.git,2023-11-13 19:32:03+00:00,RISC V RV32I RTL design using verilog HDL,0,Aniket210702/Maven-Silicon,718291990,Verilog,Maven-Silicon,3130,0,2023-12-04 18:23:04+00:00,[],None
935,https://github.com/KM4500/assignment-2-interfaces-KM4500.git,2023-11-09 17:49:37+00:00,,0,KM4500/assignment-2-interfaces-KM4500,716709107,Verilog,assignment-2-interfaces-KM4500,28,0,2023-11-09 18:06:02+00:00,[],None
936,https://github.com/ks-vandana/fp_division_tapeout.git,2023-11-24 09:03:16+00:00,,0,ks-vandana/fp_division_tapeout,722918364,Verilog,fp_division_tapeout,26799,0,2023-11-24 09:03:59+00:00,[],https://api.github.com/licenses/apache-2.0
937,https://github.com/rafaelpinheiro32/4-bit-register.git,2023-11-26 01:31:22+00:00,4-bit register in verilog,0,rafaelpinheiro32/4-bit-register,723539763,Verilog,4-bit-register,5,0,2023-11-26 01:55:06+00:00,[],None
938,https://github.com/Navya-tayi/pes_rr_arbiter_tapeout.git,2023-11-24 17:18:10+00:00,,0,Navya-tayi/pes_rr_arbiter_tapeout,723097753,Verilog,pes_rr_arbiter_tapeout,30388,0,2023-11-24 17:19:01+00:00,[],https://api.github.com/licenses/apache-2.0
939,https://github.com/vachas23/Counter.git,2023-11-26 05:05:37+00:00,Counter using load,0,vachas23/Counter,723575237,Verilog,Counter,1,0,2023-11-26 05:06:18+00:00,[],None
940,https://github.com/L-add7/sdram_control.git,2023-11-24 02:48:40+00:00,sdram_control,0,L-add7/sdram_control,722816032,Verilog,sdram_control,1675,0,2023-11-24 02:49:48+00:00,[],None
941,https://github.com/OliverQueen1466/Gluttonous_Snake_by_LED_Matrix.git,2023-11-16 07:46:32+00:00,,0,OliverQueen1466/Gluttonous_Snake_by_LED_Matrix,719454122,Verilog,Gluttonous_Snake_by_LED_Matrix,13918,0,2023-11-16 07:51:17+00:00,[],None
942,https://github.com/Eeveelution/FFR.git,2023-11-10 18:13:25+00:00,Custom RISC CPU Architecture,0,Eeveelution/FFR,717171910,Verilog,FFR,209,0,2023-11-10 18:14:17+00:00,[],https://api.github.com/licenses/gpl-2.0
943,https://github.com/Mrbest2023/354-project.git,2023-11-13 17:49:44+00:00,,0,Mrbest2023/354-project,718254327,Verilog,354-project,321,0,2023-11-22 01:11:03+00:00,[],None
944,https://github.com/ColinGMcMillen/Simple-Instruction-Set-CPU-Verilog.git,2023-11-21 04:20:58+00:00,,0,ColinGMcMillen/Simple-Instruction-Set-CPU-Verilog,721443507,Verilog,Simple-Instruction-Set-CPU-Verilog,21,0,2023-11-22 20:14:25+00:00,[],None
945,https://github.com/MingZwhy/UCAS-Calab.git,2023-11-20 19:22:39+00:00,中国科学院大学-计算机体系结构研讨,0,MingZwhy/UCAS-Calab,721302330,Verilog,UCAS-Calab,3494,0,2023-11-20 19:24:17+00:00,[],None
946,https://github.com/WayneJiangCN/Reciprocal.git,2023-11-15 12:56:40+00:00,,0,WayneJiangCN/Reciprocal,719096939,Verilog,Reciprocal,4244,0,2023-11-16 03:15:28+00:00,[],None
947,https://github.com/sirazenkov/ContraFPGA.git,2023-11-26 11:32:05+00:00,FPGA implementations of contrast enhancement methods,0,sirazenkov/ContraFPGA,723659681,Verilog,ContraFPGA,752,0,2023-11-26 12:17:54+00:00,[],https://api.github.com/licenses/gpl-3.0
948,https://github.com/NguyenHaiMinh-UIT/risc-v.git,2023-11-08 06:00:57+00:00,,0,NguyenHaiMinh-UIT/risc-v,715933665,Verilog,risc-v,21,0,2023-11-16 16:04:27+00:00,[],None
949,https://github.com/Kukulkan14/ECE287FINAL.git,2023-11-10 19:10:15+00:00,,0,Kukulkan14/ECE287FINAL,717190199,Verilog,ECE287FINAL,27728,0,2023-12-08 17:05:09+00:00,[],None
950,https://github.com/yousungyeh/course-lab_4-2.git,2023-11-07 21:56:28+00:00,,0,yousungyeh/course-lab_4-2,715809404,Verilog,course-lab_4-2,14449,0,2023-11-07 21:59:16+00:00,[],None
951,https://github.com/Yoppai/Yoppai-Pico.git,2023-11-07 03:59:54+00:00,,0,Yoppai/Yoppai-Pico,715398833,Verilog,Yoppai-Pico,11921,0,2023-11-07 04:00:37+00:00,[],https://api.github.com/licenses/apache-2.0
952,https://github.com/TINGxTING/Soc-Lab4-2.git,2023-11-07 07:09:08+00:00,,0,TINGxTING/Soc-Lab4-2,715453036,Verilog,Soc-Lab4-2,298,0,2023-11-08 14:04:23+00:00,[],None
953,https://github.com/yinhe321/top_ziguang.git,2023-11-14 18:14:18+00:00,jingsai_fpga,0,yinhe321/top_ziguang,718750330,Verilog,top_ziguang,103566,0,2023-11-15 13:41:33+00:00,[],None
954,https://github.com/hsuting0627/ICLAB.git,2023-11-26 06:52:47+00:00,,0,hsuting0627/ICLAB,723596167,Verilog,ICLAB,69,0,2023-11-26 06:53:39+00:00,[],None
955,https://github.com/RunzeZhu28/Melody-Odyssey.git,2023-11-14 01:33:39+00:00,,0,RunzeZhu28/Melody-Odyssey,718394590,Verilog,Melody-Odyssey,8167,0,2023-12-13 19:41:45+00:00,[],None
956,https://github.com/RamaManoj/CS6230-EE20B148-EE20B128.git,2023-11-26 18:12:18+00:00,,0,RamaManoj/CS6230-EE20B148-EE20B128,723774651,Verilog,CS6230-EE20B148-EE20B128,2204,0,2023-12-14 06:13:16+00:00,[],None
957,https://github.com/NehalNN10/DLD-Final-Project.git,2023-11-22 11:49:09+00:00,,0,NehalNN10/DLD-Final-Project,722079996,Verilog,DLD-Final-Project,19891,0,2023-12-16 10:36:13+00:00,[],None
958,https://github.com/renatopierri/fpga.git,2023-11-23 10:34:16+00:00,"Estudos de Verilog, VHDL, fpga...",0,renatopierri/fpga,722523685,Verilog,fpga,9341,0,2023-11-23 10:34:25+00:00,[],None
959,https://github.com/subhamball/Design-of-FSM-to-detect-the-sequence-1011-using-Verilog.git,2023-11-22 07:10:43+00:00,,0,subhamball/Design-of-FSM-to-detect-the-sequence-1011-using-Verilog,721976378,Verilog,Design-of-FSM-to-detect-the-sequence-1011-using-Verilog,569,0,2023-12-15 04:10:33+00:00,[],None
960,https://github.com/Karthikdhondi/Verilog.git,2023-11-10 09:38:01+00:00,Verilog Based Projects done in Lab at IIT Palakkad,0,Karthikdhondi/Verilog,716981182,Verilog,Verilog,550,0,2023-11-10 11:15:01+00:00,[],None
961,https://github.com/isa-gr9/digital_arith.git,2023-11-13 14:28:28+00:00,,0,isa-gr9/digital_arith,718170183,Verilog,digital_arith,2678,0,2023-12-07 17:44:08+00:00,[],None
962,https://github.com/ngocrc3108/Image_Processing.git,2023-11-19 08:02:17+00:00,,0,ngocrc3108/Image_Processing,720672068,Verilog,Image_Processing,6022,0,2023-11-19 08:03:23+00:00,[],None
963,https://github.com/Samara-Ferreira/PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida.git,2023-11-25 22:06:45+00:00,Projeto desenvolvido na disciplina MI — Sistemas Digitais (TEC499).,0,Samara-Ferreira/PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida,723507005,Verilog,PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida,546564,0,2024-01-01 17:18:08+00:00,[],None
964,https://github.com/ShubhamRaut9922/100daysrtl.git,2023-11-09 08:43:20+00:00,,0,ShubhamRaut9922/100daysrtl,716487799,Verilog,100daysrtl,134,0,2023-11-23 13:18:37+00:00,[],None
965,https://github.com/VinayakPrakashh/FPGA.git,2023-11-25 13:26:17+00:00,,0,VinayakPrakashh/FPGA,723376330,Verilog,FPGA,57458,0,2023-11-25 13:31:31+00:00,[],None
966,https://github.com/Ahmed-AbdElmotagly/VLSI_Projects_and_study.git,2023-11-19 18:32:04+00:00,,0,Ahmed-AbdElmotagly/VLSI_Projects_and_study,720833844,Verilog,VLSI_Projects_and_study,3,0,2024-03-27 13:51:35+00:00,[],None
967,https://github.com/MahdyZ7/ClockDividerV2.git,2023-11-16 07:20:48+00:00,,0,MahdyZ7/ClockDividerV2,719445710,Verilog,ClockDividerV2,31768,0,2023-11-16 07:21:12+00:00,[],None
968,https://github.com/TristanV1/Compressed_DCS_ACF.git,2023-11-07 21:21:08+00:00,An FPGA-Based Compressed DCS Auto Correlator for the USF TROPICS Lab.,0,TristanV1/Compressed_DCS_ACF,715798934,Verilog,Compressed_DCS_ACF,38141,0,2023-12-19 22:05:18+00:00,[],None
