
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 386.621 ; gain = 98.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'transmit_engine' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/transmit_engine.v:23]
INFO: [Synth 8-6157] synthesizing module 'sr_flop' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/sr_flop.v:18]
INFO: [Synth 8-6155] done synthesizing module 'sr_flop' (1#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/sr_flop.v:18]
INFO: [Synth 8-6157] synthesizing module 'd_flop' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/d_flop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'd_flop' (2#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/d_flop.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'd' does not match port width (1) of module 'd_flop' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/transmit_engine.v:56]
WARNING: [Synth 8-689] width (8) of port connection 'q' does not match port width (1) of module 'd_flop' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/transmit_engine.v:57]
INFO: [Synth 8-6157] synthesizing module 'decode' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode' (3#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/shift_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (4#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/shift_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_decode' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/baud_decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baud_decode' (5#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/baud_decode.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'baud' does not match port width (4) of module 'baud_decode' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/transmit_engine.v:95]
INFO: [Synth 8-6157] synthesizing module 'bit_time_counter' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_time_counter.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_time_counter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'bit_time_counter' (6#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_time_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'bit_counter' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_counter.v:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'bit_counter' (7#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_counter.v:16]
INFO: [Synth 8-6155] done synthesizing module 'transmit_engine' (8#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/transmit_engine.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'BAUD' does not match port width (1) of module 'transmit_engine' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/top_module.v:37]
WARNING: [Synth 8-350] instance 't_e' of module 'transmit_engine' requires 11 connections, but only 10 given [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/top_module.v:32]
INFO: [Synth 8-6157] synthesizing module 'PED' [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/PED.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PED' (9#1) [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/PED.v:16]
INFO: [Synth 8-6157] synthesizing module 'tramelblaze_top' [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze_top.v:37]
INFO: [Synth 8-6157] synthesizing module 'tramelblaze' [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze.v:52]
	Parameter INTERRUPT_ADDRESS bound to: 16'b0000111111111110 
	Parameter FETCH bound to: 5'b00000 
	Parameter DECODE bound to: 5'b00001 
	Parameter SECOND bound to: 5'b00010 
	Parameter THIRD bound to: 5'b00011 
	Parameter EXECUTE bound to: 5'b00100 
	Parameter ENDIT bound to: 5'b00101 
	Parameter ENDCALL bound to: 5'b00110 
	Parameter ENDRET bound to: 5'b00111 
	Parameter ENDRET2 bound to: 5'b01000 
	Parameter ENDRET3 bound to: 5'b01001 
	Parameter OUTPUT_XK_2 bound to: 5'b01010 
	Parameter OUTPUT_XY_2 bound to: 5'b01011 
	Parameter INPUT_XP_2 bound to: 5'b01100 
	Parameter INPUT_XY_2 bound to: 5'b01101 
	Parameter FETCH_XK_2 bound to: 5'b01110 
	Parameter FETCH_XY_2 bound to: 5'b01111 
	Parameter STORE_XK_2 bound to: 5'b10000 
	Parameter STORE_XY_2 bound to: 5'b10001 
	Parameter NOTHING bound to: 5'b00000 
	Parameter ADD bound to: 5'b00001 
	Parameter ADDC bound to: 5'b00010 
	Parameter AND bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter OR bound to: 5'b00101 
	Parameter RLX bound to: 5'b00110 
	Parameter RRX bound to: 5'b00111 
	Parameter SL0X bound to: 5'b01000 
	Parameter SL1X bound to: 5'b01001 
	Parameter SLAX bound to: 5'b01010 
	Parameter SLXX bound to: 5'b01011 
	Parameter SR0X bound to: 5'b01100 
	Parameter SR1X bound to: 5'b01101 
	Parameter SRAX bound to: 5'b01110 
	Parameter SRXX bound to: 5'b01111 
	Parameter XOR bound to: 5'b10000 
	Parameter SUBC bound to: 5'b10001 
	Parameter NOP bound to: 7'b0000000 
	Parameter ADD_XK bound to: 7'b0000010 
	Parameter ADD_XY bound to: 7'b0000100 
	Parameter ADDCY_XK bound to: 7'b0000110 
	Parameter ADDCY_XY bound to: 7'b0001000 
	Parameter AND_XK bound to: 7'b0001010 
	Parameter AND_XY bound to: 7'b0001100 
	Parameter CALL_AAA bound to: 7'b0001110 
	Parameter CALLC_AAA bound to: 7'b0010000 
	Parameter CALLNC_AAA bound to: 7'b0010010 
	Parameter CALLZ_AAA bound to: 7'b0010100 
	Parameter CALLNZ_AAA bound to: 7'b0010110 
	Parameter COMP_XK bound to: 7'b0011000 
	Parameter COMP_XY bound to: 7'b0011010 
	Parameter DISINT bound to: 7'b0011100 
	Parameter ENINT bound to: 7'b0011110 
	Parameter INPUT_XY bound to: 7'b0100000 
	Parameter INPUT_XP bound to: 7'b0100010 
	Parameter JUMP_AAA bound to: 7'b0100100 
	Parameter JUMPC_AAA bound to: 7'b0100110 
	Parameter JUMPNC_AAA bound to: 7'b0101000 
	Parameter JUMPZ_AAA bound to: 7'b0101010 
	Parameter JUMPNZ_AAA bound to: 7'b0101100 
	Parameter LOAD_XK bound to: 7'b0101110 
	Parameter LOAD_XY bound to: 7'b0110000 
	Parameter OR_XK bound to: 7'b0110010 
	Parameter OR_XY bound to: 7'b0110100 
	Parameter OUTPUT_XY bound to: 7'b0110110 
	Parameter OUTPUT_XK bound to: 7'b0111000 
	Parameter RETURN bound to: 7'b0111010 
	Parameter RETURN_C bound to: 7'b0111100 
	Parameter RETURN_NC bound to: 7'b0111110 
	Parameter RETURN_Z bound to: 7'b1000000 
	Parameter RETURN_NZ bound to: 7'b1000010 
	Parameter RETURN_DIS bound to: 7'b1000100 
	Parameter RETURN_EN bound to: 7'b1000110 
	Parameter RL_X bound to: 7'b1001000 
	Parameter RR_X bound to: 7'b1001010 
	Parameter SL0_X bound to: 7'b1001100 
	Parameter SL1_X bound to: 7'b1001110 
	Parameter SLA_X bound to: 7'b1010000 
	Parameter SLX_X bound to: 7'b1010010 
	Parameter SR0_X bound to: 7'b1010100 
	Parameter SR1_X bound to: 7'b1010110 
	Parameter SRA_X bound to: 7'b1011000 
	Parameter SRX_X bound to: 7'b1011010 
	Parameter SUB_XK bound to: 7'b1011100 
	Parameter SUB_XY bound to: 7'b1011110 
	Parameter SUBC_XK bound to: 7'b1100000 
	Parameter SUBC_XY bound to: 7'b1100010 
	Parameter TEST_XK bound to: 7'b1100100 
	Parameter TEST_XY bound to: 7'b1100110 
	Parameter XOR_XK bound to: 7'b1101000 
	Parameter XOR_XY bound to: 7'b1101010 
	Parameter FETCH_XK bound to: 7'b1110000 
	Parameter FETCH_XY bound to: 7'b1110010 
	Parameter STORE_XK bound to: 7'b1110100 
	Parameter STORE_XY bound to: 7'b1110110 
INFO: [Synth 8-6157] synthesizing module 'stack_ram' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.runs/synth_1/.Xil/Vivado-6288-DESKTOP-2ECK0P9/realtime/stack_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stack_ram' (10#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.runs/synth_1/.Xil/Vivado-6288-DESKTOP-2ECK0P9/realtime/stack_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'scratch_ram' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.runs/synth_1/.Xil/Vivado-6288-DESKTOP-2ECK0P9/realtime/scratch_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scratch_ram' (11#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.runs/synth_1/.Xil/Vivado-6288-DESKTOP-2ECK0P9/realtime/scratch_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tramelblaze' (12#1) [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze.v:52]
INFO: [Synth 8-6157] synthesizing module 'tb_rom' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.runs/synth_1/.Xil/Vivado-6288-DESKTOP-2ECK0P9/realtime/tb_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tb_rom' (13#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.runs/synth_1/.Xil/Vivado-6288-DESKTOP-2ECK0P9/realtime/tb_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tramelblaze_top' (14#1) [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze_top.v:37]
WARNING: [Synth 8-689] width (16) of port connection 'READ_STROBE' does not match port width (1) of module 'tramelblaze_top' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/top_module.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'WRITE_STROBE' does not match port width (1) of module 'tramelblaze_top' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/top_module.v:67]
INFO: [Synth 8-6157] synthesizing module 'dec_4_16' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/3_8_dec.v:15]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/3_8_dec.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dec_4_16' (15#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/3_8_dec.v:15]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (16#1) [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/top_module.v:23]
WARNING: [Synth 8-3331] design decode has unconnected port D_in[5]
WARNING: [Synth 8-3331] design decode has unconnected port D_in[4]
WARNING: [Synth 8-3331] design decode has unconnected port D_in[3]
WARNING: [Synth 8-3331] design decode has unconnected port D_in[2]
WARNING: [Synth 8-3331] design decode has unconnected port D_in[1]
WARNING: [Synth 8-3331] design decode has unconnected port D_in[0]
WARNING: [Synth 8-3331] design transmit_engine has unconnected port out_port[7]
WARNING: [Synth 8-3331] design transmit_engine has unconnected port out_port[6]
WARNING: [Synth 8-3331] design transmit_engine has unconnected port out_port[5]
WARNING: [Synth 8-3331] design transmit_engine has unconnected port out_port[4]
WARNING: [Synth 8-3331] design transmit_engine has unconnected port out_port[3]
WARNING: [Synth 8-3331] design transmit_engine has unconnected port out_port[2]
WARNING: [Synth 8-3331] design transmit_engine has unconnected port out_port[1]
WARNING: [Synth 8-3331] design top_module has unconnected port baud[3]
WARNING: [Synth 8-3331] design top_module has unconnected port baud[2]
WARNING: [Synth 8-3331] design top_module has unconnected port baud[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 440.660 ; gain = 152.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 440.660 ; gain = 152.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 440.660 ; gain = 152.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/ip/tb_rom/tb_rom/tb_rom_in_context.xdc] for cell 'tb_top/your_instance_name'
Finished Parsing XDC File [c:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/ip/tb_rom/tb_rom/tb_rom_in_context.xdc] for cell 'tb_top/your_instance_name'
Parsing XDC File [c:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/ip/stack_ram/stack_ram/stack_ram_in_context.xdc] for cell 'tb_top/tramelblaze/stkr'
Finished Parsing XDC File [c:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/ip/stack_ram/stack_ram/stack_ram_in_context.xdc] for cell 'tb_top/tramelblaze/stkr'
Parsing XDC File [c:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/ip/scratch_ram/scratch_ram/scratch_ram_in_context.xdc] for cell 'tb_top/tramelblaze/sr'
Finished Parsing XDC File [c:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/ip/scratch_ram/scratch_ram/scratch_ram_in_context.xdc] for cell 'tb_top/tramelblaze/sr'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 788.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 788.996 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 788.996 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for tb_top/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tb_top/tramelblaze/stkr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tb_top/tramelblaze/sr. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 788.996 ; gain = 500.992
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ldflagPQ_reg' into 'interruptackQ_reg' [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze.v:389]
WARNING: [Synth 8-6014] Unused sequential element ldflagPQ_reg was removed.  [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze.v:389]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze.v:340]
INFO: [Synth 8-802] inferred FSM for state register 'stateQ_reg' in module 'tramelblaze'
INFO: [Synth 8-5544] ROM "regfile_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wtsrX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_alubX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enintX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disintX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_portidX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_rfwX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flag_selX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_opX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableportidX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableinportX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableoutportX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "writestrobeX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readstrobeX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                             0000 |                             0000
                  DECODE |                             0001 |                             0001
                  SECOND |                             0010 |                             0010
                   THIRD |                             0011 |                             0011
                 EXECUTE |                             0100 |                             0100
                 ENDCALL |                             0101 |                             0110
              FETCH_XY_2 |                             0110 |                             1111
              FETCH_XK_2 |                             0111 |                             1110
              INPUT_XY_2 |                             1000 |                             1101
              INPUT_XP_2 |                             1001 |                             1100
             OUTPUT_XK_2 |                             1010 |                             1010
             OUTPUT_XY_2 |                             1011 |                             1011
                   ENDIT |                             1100 |                             0101
                  ENDRET |                             1101 |                             0111
                 ENDRET2 |                             1110 |                             1000
                 ENDRET3 |                             1111 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateQ_reg' using encoding 'sequential' in module 'tramelblaze'
WARNING: [Synth 8-327] inferring latch for variable 'o_reg' [C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/3_8_dec.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 788.996 ; gain = 500.992
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'read' (dec_4_16) to 'write'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
	                1 Bit    Wide XORs := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 19    
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  59 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  59 Input      4 Bit        Muxes := 1     
	  59 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	  59 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 20    
	  59 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sr_flop 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module d_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module decode 
Detailed RTL Component Info : 
+---XORs : 
	                1 Bit    Wide XORs := 2     
Module shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bit_time_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   4 Input     19 Bit        Muxes := 1     
Module bit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module transmit_engine 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module PED 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tramelblaze 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 19    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  59 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  59 Input      4 Bit        Muxes := 1     
	  59 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	  59 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	  59 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "enableoutportX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableinportX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enableportidX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_opX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flag_selX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_rfwX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_portidX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disintX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enintX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_alubX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtsrX" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top_module has unconnected port baud[3]
WARNING: [Synth 8-3331] design top_module has unconnected port baud[2]
WARNING: [Synth 8-3331] design top_module has unconnected port baud[1]
WARNING: [Synth 8-3331] design top_module has unconnected port out_port[7]
WARNING: [Synth 8-3331] design top_module has unconnected port out_port[6]
WARNING: [Synth 8-3331] design top_module has unconnected port out_port[5]
WARNING: [Synth 8-3331] design top_module has unconnected port out_port[4]
WARNING: [Synth 8-3331] design top_module has unconnected port out_port[3]
WARNING: [Synth 8-3331] design top_module has unconnected port out_port[2]
WARNING: [Synth 8-3331] design top_module has unconnected port out_port[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\read/o_reg[15] )
WARNING: [Synth 8-3332] Sequential element (tb_top/tramelblaze/enableinportQ_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (tb_top/tramelblaze/readstrobeQ_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (tb_top/tramelblaze/writestrobeQ_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (read/o_reg[15]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 788.996 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|tramelblaze | wtrfX      | 128x1         | LUT            | 
|tramelblaze | ldflagX    | 128x1         | LUT            | 
|tramelblaze | wtrfX      | 128x1         | LUT            | 
|tramelblaze | ldflagX    | 128x1         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 788.996 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 788.996 ; gain = 500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 811.535 ; gain = 523.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 811.535 ; gain = 523.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 811.535 ; gain = 523.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 811.535 ; gain = 523.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 811.535 ; gain = 523.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 811.535 ; gain = 523.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 811.535 ; gain = 523.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |tb_rom        |         1|
|2     |stack_ram     |         1|
|3     |scratch_ram   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |scratch_ram |     1|
|2     |stack_ram   |     1|
|3     |tb_rom      |     1|
|4     |BUFG        |     1|
|5     |CARRY4      |    30|
|6     |LUT1        |    33|
|7     |LUT2        |    71|
|8     |LUT3        |    85|
|9     |LUT4        |    63|
|10    |LUT5        |    87|
|11    |LUT6        |   301|
|12    |MUXF7       |   100|
|13    |MUXF8       |    16|
|14    |FDCE        |   394|
|15    |FDPE        |    17|
|16    |LD          |    15|
|17    |IBUF        |     8|
|18    |OBUF        |    49|
+------+------------+------+

Report Instance Areas: 
+------+----------------+-----------------+------+
|      |Instance        |Module           |Cells |
+------+----------------+-----------------+------+
|1     |top             |                 |  1318|
|2     |  ped           |PED              |     4|
|3     |  read          |dec_4_16         |    15|
|4     |  sr            |sr_flop          |     2|
|5     |  t_e           |transmit_engine  |    96|
|6     |    bc          |bit_counter      |    10|
|7     |    btc         |bit_time_counter |    53|
|8     |    d_ff        |d_flop           |     2|
|9     |    d_ld        |d_flop_0         |     1|
|10    |    d_no_ld2    |d_flop_1         |     3|
|11    |    sft_reg     |shift_reg        |    22|
|12    |    sr          |sr_flop_2        |     3|
|13    |  tb_top        |tramelblaze_top  |  1140|
|14    |    tramelblaze |tramelblaze      |  1124|
+------+----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 811.535 ; gain = 523.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 811.535 ; gain = 175.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 811.535 ; gain = 523.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'tramelblaze' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 811.535 ; gain = 535.004
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 811.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 23:40:51 2019...
