// Seed: 1438961013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 ();
  wand id_2, id_3, id_5;
  id_6(
      'b0, 1, id_2
  );
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = ~1'd0;
  wire id_8;
  wire id_9;
  assign id_8 = 1 & 1;
  reg id_10, id_11;
  always begin : LABEL_0
    id_7 <= id_11;
  end
  assign id_3 = 1;
  wire id_12, id_13;
  always_comb $display({1}, 1);
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5,
      id_12,
      id_13
  );
endmodule
