<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="kp_502_7" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="A" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="A_0" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="A_1" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="A_2" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="A_3" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="A_4" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="A_5" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="A_6" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="A_7" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="B" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="B_0" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="B_1" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="B_2" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="B_3" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="B_4" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="B_5" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="B_6" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="B_7" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="C" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="C_0" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="C_1" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="C_2" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="C_3" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="C_4" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="C_5" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="C_6" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="C_7" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="X1" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X1_0" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X1_1" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X1_2" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X1_3" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X1_4" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X1_5" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X1_6" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X1_7" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="X2" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X2_0" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X2_1" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X2_2" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X2_3" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X2_4" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X2_5" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X2_6" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="X2_7" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="D" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="D_0" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="D_1" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="D_2" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="D_3" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="D_4" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="D_5" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="D_6" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="D_7" hw_bitwidth="32" hw_size_or_depth="2">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
