sv xpm -i "../../../../../../Xilinx-Vivado/2025.1/data/rsb/busdef" --include "../../ipstatic" \
"/home/grey/Documents/Xilinx-Vivado/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/home/grey/Documents/Xilinx-Vivado/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_11 -i "../../../../../../Xilinx-Vivado/2025.1/data/rsb/busdef" --include "../../ipstatic" \
"../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib -i "../../../../../../Xilinx-Vivado/2025.1/data/rsb/busdef" --include "../../ipstatic" \
"../../../DigilentArty_PMOD-OLED-bitmap.gen/sources_1/ip/mem_oled_char_lib/sim/mem_oled_char_lib.v" \
"../../../DigilentArty_PMOD-OLED-bitmap.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../DigilentArty_PMOD-OLED-bitmap.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib -i "../../../../../../Xilinx-Vivado/2025.1/data/rsb/busdef" --include "../../ipstatic" \
"../../../DigilentArty_PMOD-OLED-bitmap.srcs/sources_1/new/tb_top.sv" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
