{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476723169195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476723169195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 12:52:48 2016 " "Processing started: Mon Oct 17 12:52:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476723169195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476723169195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4p2ex -c lab4p2ex " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4p2ex -c lab4p2ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476723169195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1476723169570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1476723169570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4p2ex.v 5 5 " "Found 5 design units, including 5 entities, in source file lab4p2ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4p2ex " "Found entity 1: lab4p2ex" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476723177167 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEX " "Found entity 2: HEX" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476723177167 ""} { "Info" "ISGN_ENTITY_NAME" "3 FA " "Found entity 3: FA" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476723177167 ""} { "Info" "ISGN_ENTITY_NAME" "4 ABadder " "Found entity 4: ABadder" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476723177167 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALUreg " "Found entity 5: ALUreg" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476723177167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476723177167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4p2ex " "Elaborating entity \"lab4p2ex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476723177198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUreg ALUreg:m " "Elaborating entity \"ALUreg\" for hierarchy \"ALUreg:m\"" {  } { { "lab4p2ex.v" "m" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476723177214 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUout lab4p2ex.v(241) " "Verilog HDL Always Construct warning at lab4p2ex.v(241): inferring latch(es) for variable \"ALUout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476723177214 "|lab4p2ex|ALUreg:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[5\] lab4p2ex.v(241) " "Inferred latch for \"ALUout\[5\]\" at lab4p2ex.v(241)" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476723177214 "|lab4p2ex|ALUreg:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[6\] lab4p2ex.v(241) " "Inferred latch for \"ALUout\[6\]\" at lab4p2ex.v(241)" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476723177214 "|lab4p2ex|ALUreg:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[7\] lab4p2ex.v(241) " "Inferred latch for \"ALUout\[7\]\" at lab4p2ex.v(241)" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476723177214 "|lab4p2ex|ALUreg:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABadder ALUreg:m\|ABadder:u " "Elaborating entity \"ABadder\" for hierarchy \"ALUreg:m\|ABadder:u\"" {  } { { "lab4p2ex.v" "u" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476723177214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALUreg:m\|ABadder:u\|FA:b0 " "Elaborating entity \"FA\" for hierarchy \"ALUreg:m\|ABadder:u\|FA:b0\"" {  } { { "lab4p2ex.v" "b0" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476723177214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEX:h0 " "Elaborating entity \"HEX\" for hierarchy \"HEX:h0\"" {  } { { "lab4p2ex.v" "h0" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476723177229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1476723177916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUreg:m\|ALUout\[5\] " "Latch ALUreg:m\|ALUout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[2\] " "Ports D and ENA on the latch are fed by the same signal KEY\[2\]" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476723177994 ""}  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476723177994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUreg:m\|ALUout\[6\] " "Latch ALUreg:m\|ALUout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[2\] " "Ports D and ENA on the latch are fed by the same signal KEY\[2\]" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476723177994 ""}  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476723177994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUreg:m\|ALUout\[7\] " "Latch ALUreg:m\|ALUout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476723177994 ""}  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476723177994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476723178040 "|lab4p2ex|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1476723178040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476723178118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476723178680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476723178680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476723178883 "|lab4p2ex|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476723178883 "|lab4p2ex|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476723178883 "|lab4p2ex|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476723178883 "|lab4p2ex|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab4p2ex.v" "" { Text "W:/ECE241/Lab4Part2/lab4p2ex.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476723178883 "|lab4p2ex|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476723178883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476723178883 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476723178883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476723178883 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1476723178883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476723178883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "894 " "Peak virtual memory: 894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476723178945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 12:52:58 2016 " "Processing ended: Mon Oct 17 12:52:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476723178945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476723178945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476723178945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476723178945 ""}
