#PART	EK-KD1EA-MM-001
#TITLE	KD11-EA Central Processor Maintenance Manual
1	Chapter 1	Overall Description
1	Chapter 2	Instruction Set
2	2.1	Introduction
2	2.2	Addressing Modes
2	2.3	PDP-11/34A Instructions
2	2.4	Instruction Execution Time
3	2.4.1	Basic Instruction Set Timing
3	2.4.2	Bus Latency Times
2	2.5	Extended Instruction Set
2	2.6	Instruction Set Differences
1	Chapter 3	CPU Operating Specifications
1	Chapter 4	Detailed Hardware Description
2	4.1	Introduction
2	4.2	Data Path
3	4.2.1	General Description
3	4.2.2	Arithmetic Logic Unit (ALU)
3	4.2.3	Scratchpad
3	4.2.4	B Leg
3	4.2.5	ALU Multiplexer (AMUX)
3	4.2.6	Processor Status Word
2	4.3	Condition Codes
3	4.3.1	Instruction Categorizing ROM
3	4.3.2	Byte Multiplexer (BYTE MUX)
3	4.3.3	C and V Decode ROM
3	4.3.4	Condition Code Signal CC Z H
2	4.4	Unibus Address and Data Interface
3	4.4.1	Unibus Drivers and Receivers
3	4.4.2	Unibus Address Generation Circuitry
3	4.4.3	Internal Address Decoder
2	4.5	Instruction Decoding
3	4.5.1	General Description
3	4.5.2	Instruction Register
3	4.5.3	Instruction Decoder
4	4.5.3.1	Instruction Decoder Circuitry
4	4.5.3.2	Double-Operand Instructions
4	4.5.3.3	Single-Operand Instructions
4	4.5.3.4	Branch Instructions
4	4.5.3.5	Operate Instructions
2	4.6	Auxiliary ALU Control
2	4.7	Data Transfer Circuitry
3	4.7.1	General Description
3	4.7.2	Control Circuitry
4	4.7.2.1	Processor Clock Inhibit
4	4.7.2.2	Unibus Synchronization
4	4.7.2.3	Bus Control
4	4.7.2.4	NO-SACK Timeout Circuitry
4	4.7.2.5	MSYN/SSYN Time-Out Circuitry
4	4.7.2.6	Bus Errors
4	4.7.2.7	Parity Errors
4	4.7.2.8	End of Transfer Circuitry
4	4.7.2.9	Data-in-Pause Transfer
4	4.7.2.10	Odd Address Detection
2	4.8	Power Fail/Auto Restart
2	4.9	Processor Clock
2	4.10	Priority Arbitration
3	4.10.1	Bus Requests
3	4.10.2	Nonprocessor Requests (NPRs)
3	4.10.3	Halt Grant Requests
2	4.11	Service Traps
3	4.11.1	General Description
3	4.11.2	Circuit Operation
2	4.12	Memory Management
3	4.12.1	General
4	4.12.1.1	Introduction
4	4.12.1.2	Programming
4	4.12.1.3	Basic Addressing
4	4.12.1.4	Active Page Registers
4	4.12.1.5	Capabilities Provided by Memory Management
3	4.12.2	Relocation
4	4.12.2.1	Virtual Addressing
4	4.12.2.2	Program Relocation
4	4.12.2.3	Memory Units
3	4.12.3	Protection
4	4.12.3.1	Inaccessible Memory
4	4.12.3.2	Read-Only Memory
4	4.12.3.3	Multiple Address Space
3	4.12.4	Active Page Registers
4	4.12.4.1	Page Address Registers (PAR)
4	4.12.4.2	Page Descriptor Registers
3	4.12.5	Virtual and Physical Address
4	4.12.5.1	Construction of a Physical Address
4	4.12.5.2	Determining the Program Physical Address
3	4.12.6	Status Registers
4	4.12.6.1	Status Register 0 (SR0)
4	4.12.6.2	Status Register 2 (SR2)
3	4.12.7	Mode Description
3	4.12.8	Interrupt Conditions
2	4.13	Control Store
3	4.13.1	General Description
3	4.13.2	Branching Within Microroutines
3	4.13.3	Control Store Fields
1	Chapter 5	Microcode
2	5.1	Microprogram Flows
2	5.2	Flow Notation Glossary
