============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 19:25:03 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-1001 : 283 feed throughs used by 68 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  7.653749s wall, 7.468750s user + 0.156250s system = 7.625000s CPU (99.6%)

RUN-1004 : used memory is 760 MB, reserved memory is 714 MB, peak memory is 809 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  18.186590s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (0.6%)

RUN-1004 : used memory is 800 MB, reserved memory is 756 MB, peak memory is 815 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.415191s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (1.2%)

RUN-1004 : used memory is 800 MB, reserved memory is 756 MB, peak memory is 815 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file mux2_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in D:/anlu/xuezhang/fpga_Runs/phy_1
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 256 feed throughs used by 60 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  7.112915s wall, 6.875000s user + 0.218750s system = 7.093750s CPU (99.7%)

RUN-1004 : used memory is 813 MB, reserved memory is 769 MB, peak memory is 841 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.481528s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (0.9%)

RUN-1004 : used memory is 830 MB, reserved memory is 786 MB, peak memory is 848 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  17.703805s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (1.4%)

RUN-1004 : used memory is 830 MB, reserved memory is 786 MB, peak memory is 848 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file mux2_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 251 feed throughs used by 67 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.884802s wall, 4.718750s user + 0.203125s system = 4.921875s CPU (100.8%)

RUN-1004 : used memory is 855 MB, reserved memory is 813 MB, peak memory is 884 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.947639s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (0.3%)

RUN-1004 : used memory is 872 MB, reserved memory is 831 MB, peak memory is 890 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.182330s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (1.2%)

RUN-1004 : used memory is 872 MB, reserved memory is 831 MB, peak memory is 890 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file get_fre.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xe8'' in get_fre.v(170)
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(6)
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(173)
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(176)
HDL-8007 ERROR: ignore module module due to previous errors in get_fre.v(1)
HDL-1007 : Verilog file 'get_fre.v' ignored due to errors
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(6)
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(173)
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(176)
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(6)
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(173)
HDL-5007 WARNING: 'data_fx' is not declared in get_fre.v(176)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_5 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  1.306175s wall, 1.265625s user + 0.093750s system = 1.359375s CPU (104.1%)

RUN-1004 : used memory is 717 MB, reserved memory is 683 MB, peak memory is 894 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.505944s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (2.0%)

RUN-1004 : used memory is 741 MB, reserved memory is 703 MB, peak memory is 894 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  17.756083s wall, 0.390625s user + 0.093750s system = 0.484375s CPU (2.7%)

RUN-1004 : used memory is 741 MB, reserved memory is 703 MB, peak memory is 894 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_5 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  1.264498s wall, 1.140625s user + 0.156250s system = 1.296875s CPU (102.6%)

RUN-1004 : used memory is 730 MB, reserved memory is 692 MB, peak memory is 894 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.934910s wall, 0.625000s user + 0.187500s system = 0.812500s CPU (4.5%)

RUN-1004 : used memory is 752 MB, reserved memory is 710 MB, peak memory is 894 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.145739s wall, 0.703125s user + 0.187500s system = 0.890625s CPU (4.9%)

RUN-1004 : used memory is 752 MB, reserved memory is 710 MB, peak memory is 894 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_5 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  1.165229s wall, 1.125000s user + 0.140625s system = 1.265625s CPU (108.6%)

RUN-1004 : used memory is 730 MB, reserved memory is 690 MB, peak memory is 894 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.910421s wall, 0.312500s user + 0.296875s system = 0.609375s CPU (3.4%)

RUN-1004 : used memory is 752 MB, reserved memory is 709 MB, peak memory is 894 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.121361s wall, 0.390625s user + 0.312500s system = 0.703125s CPU (3.9%)

RUN-1004 : used memory is 752 MB, reserved memory is 709 MB, peak memory is 894 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 251 feed throughs used by 67 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  5.412515s wall, 5.250000s user + 0.281250s system = 5.531250s CPU (102.2%)

RUN-1004 : used memory is 933 MB, reserved memory is 893 MB, peak memory is 941 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.910546s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (1.0%)

RUN-1004 : used memory is 951 MB, reserved memory is 911 MB, peak memory is 969 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.141710s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (1.6%)

RUN-1004 : used memory is 951 MB, reserved memory is 911 MB, peak memory is 969 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top_module.v(77)
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
HDL-8007 ERROR: ignore module module due to previous errors in top_module.v(23)
HDL-1007 : Verilog file 'top_module.v' ignored due to errors
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_5 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  1.613580s wall, 1.578125s user + 0.156250s system = 1.734375s CPU (107.5%)

RUN-1004 : used memory is 810 MB, reserved memory is 780 MB, peak memory is 969 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.980499s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (0.5%)

RUN-1004 : used memory is 816 MB, reserved memory is 782 MB, peak memory is 969 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.189914s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (1.2%)

RUN-1004 : used memory is 816 MB, reserved memory is 782 MB, peak memory is 969 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 24 feed throughs used by 19 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  5.179078s wall, 5.140625s user + 0.187500s system = 5.328125s CPU (102.9%)

RUN-1004 : used memory is 948 MB, reserved memory is 908 MB, peak memory is 969 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.910460s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (0.5%)

RUN-1004 : used memory is 967 MB, reserved memory is 927 MB, peak memory is 985 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.129236s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (0.9%)

RUN-1004 : used memory is 967 MB, reserved memory is 927 MB, peak memory is 985 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file mux2_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 19 feed throughs used by 14 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.485816s wall, 4.437500s user + 0.093750s system = 4.531250s CPU (101.0%)

RUN-1004 : used memory is 918 MB, reserved memory is 879 MB, peak memory is 985 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.397783s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (1.1%)

RUN-1004 : used memory is 937 MB, reserved memory is 898 MB, peak memory is 985 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  17.616332s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (1.5%)

RUN-1004 : used memory is 937 MB, reserved memory is 898 MB, peak memory is 985 MB
GUI-1001 : Downloading succeeded!
GUI-1001 : User opens ChipWatcher ...
PRG-1000 : <!-- HMAC is: 049c9398c5203d670c2a490dbb04e5e9a7641914e367fcab5142236971c88a32 -->
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net da_clk_syn_5 will be merged with clock da_clk_dup_1
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 14 feed throughs used by 10 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.959459s wall, 4.890625s user + 0.109375s system = 5.000000s CPU (100.8%)

RUN-1004 : used memory is 957 MB, reserved memory is 920 MB, peak memory is 985 MB
RUN-1002 : start command "config_chipwatcher -sync FRE.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 64 trigger nets, 64 data nets.
GUI-1001 : Import FRE.cwc success!
RUN-1002 : start command "download -bit fpga_Runs/phy_1/fpga.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.663190s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (1.6%)

RUN-1004 : used memory is 958 MB, reserved memory is 919 MB, peak memory is 985 MB
RUN-1003 : finish command "download -bit fpga_Runs/phy_1/fpga.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  17.907086s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (2.1%)

RUN-1004 : used memory is 958 MB, reserved memory is 919 MB, peak memory is 985 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000010000000010000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X0005 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0005 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0006 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0006 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0007 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0007 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0008 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0008 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0009 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0009 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000A successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000B -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000B successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
SYN-2541 : Attrs-to-init for 8 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000010000000010000000000000000000
GUI-1001 : User closes ChipWatcher ...
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
HDL-5007 WARNING: 'flag' is not declared in get_fre.v(174)
HDL-5007 WARNING: 'flag' is not declared in get_fre.v(178)
HDL-5007 WARNING: 'flag' is not declared in get_fre.v(174)
HDL-5007 WARNING: 'flag' is not declared in get_fre.v(178)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
HDL-8007 ERROR: no definition could be found for port 'flag' in get_fre.v(9)
HDL-8007 ERROR: ignore module module due to previous errors in get_fre.v(1)
HDL-1007 : Verilog file 'get_fre.v' ignored due to errors
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file get_fre.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net da_clk_syn_5 will be merged with clock da_clk_dup_1
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 14 feed throughs used by 10 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.944184s wall, 4.828125s user + 0.109375s system = 4.937500s CPU (99.9%)

RUN-1004 : used memory is 955 MB, reserved memory is 918 MB, peak memory is 985 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.685927s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (0.5%)

RUN-1004 : used memory is 974 MB, reserved memory is 937 MB, peak memory is 991 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  17.909037s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (1.1%)

RUN-1004 : used memory is 974 MB, reserved memory is 937 MB, peak memory is 991 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net da_clk_syn_5 will be merged with clock da_clk_dup_1
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 14 feed throughs used by 10 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.919235s wall, 4.843750s user + 0.171875s system = 5.015625s CPU (102.0%)

RUN-1004 : used memory is 958 MB, reserved memory is 923 MB, peak memory is 991 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  17.838176s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (0.4%)

RUN-1004 : used memory is 977 MB, reserved memory is 941 MB, peak memory is 995 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.057072s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (1.0%)

RUN-1004 : used memory is 977 MB, reserved memory is 941 MB, peak memory is 995 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "config_chipwatcher FRE.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 64 trigger nets, 64 data nets.
KIT-1004 : Chipwatcher code = 0010111110111011
GUI-1001 : User opens ChipWatcher ...
PRG-1000 : <!-- HMAC is: 24af515326b4f2bfba7b10b4b93cc171b1e4f9ca4469fd728df45e3a1bc90163 -->
PRG-1000 : <!-- HMAC is: 24af515326b4f2bfba7b10b4b93cc171b1e4f9ca4469fd728df45e3a1bc90163 -->
GUI-1001 : User closes ChipWatcher ...
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file mux2_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net da_clk_syn_5 will be merged with clock da_clk_dup_1
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 43 feed throughs used by 25 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  5.149729s wall, 5.125000s user + 0.187500s system = 5.312500s CPU (103.2%)

RUN-1004 : used memory is 845 MB, reserved memory is 938 MB, peak memory is 995 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  18.165108s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (1.2%)

RUN-1004 : used memory is 864 MB, reserved memory is 956 MB, peak memory is 995 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.385600s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (1.6%)

RUN-1004 : used memory is 864 MB, reserved memory is 956 MB, peak memory is 995 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
HDL-8007 ERROR: syntax error near 'input' in pulse.v(2)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in pulse.v(2)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in pulse.v(1)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in pulse.v(1)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in pulse.v(10)
HDL-8007 ERROR: 'pulse' is already declared in pulse.v(11)
HDL-1007 : previous declaration of 'pulse' is from here in pulse.v(1)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in pulse.v(11)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in pulse.v(12)
HDL-8007 ERROR: syntax error near 'assign' in pulse.v(13)
HDL-8007 ERROR: Verilog 2000 keyword 'assign' used in incorrect context in pulse.v(13)
HDL-1007 : Verilog file 'pulse.v' ignored due to errors
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file pulse.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
HDL-1007 : undeclared symbol 'PULSE', assumed default net type 'wire' in top_module.v(84)
HDL-7007 CRITICAL-WARNING: 'PULSE' is already implicitly declared on line 84 in top_module.v(88)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
HDL-1007 : undeclared symbol 'PULSE', assumed default net type 'wire' in top_module.v(84)
HDL-7007 CRITICAL-WARNING: 'PULSE' is already implicitly declared on line 84 in top_module.v(88)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
HDL-1007 : undeclared symbol 'PULSE', assumed default net type 'wire' in top_module.v(84)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(82)
HDL-1007 : undeclared symbol 'PULSE_G', assumed default net type 'wire' in top_module.v(84)
HDL-7007 CRITICAL-WARNING: 'PULSE_G' is already implicitly declared on line 84 in top_module.v(88)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(84)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(84)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/syn_1/fpga_gate.db" in  1.159368s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (102.4%)

RUN-1004 : used memory is 777 MB, reserved memory is 863 MB, peak memory is 995 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  1.382742s wall, 1.375000s user + 0.078125s system = 1.453125s CPU (105.1%)

RUN-1004 : used memory is 857 MB, reserved memory is 940 MB, peak memory is 995 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  18.245123s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (0.9%)

RUN-1004 : used memory is 859 MB, reserved memory is 941 MB, peak memory is 995 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.458748s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (1.3%)

RUN-1004 : used memory is 859 MB, reserved memory is 941 MB, peak memory is 995 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net fre/clk_ext_syn_3 will be merged with clock fre/clk_ext
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 34 feed throughs used by 20 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.761289s wall, 4.609375s user + 0.187500s system = 4.796875s CPU (100.7%)

RUN-1004 : used memory is 866 MB, reserved memory is 954 MB, peak memory is 995 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  18.257316s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (0.6%)

RUN-1004 : used memory is 885 MB, reserved memory is 972 MB, peak memory is 995 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.489392s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (1.1%)

RUN-1004 : used memory is 885 MB, reserved memory is 972 MB, peak memory is 995 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in top_module.v(84)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net fre/clk_ext_syn_3 will be merged with clock fre/clk_ext
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 34 feed throughs used by 20 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.925714s wall, 4.828125s user + 0.156250s system = 4.984375s CPU (101.2%)

RUN-1004 : used memory is 868 MB, reserved memory is 947 MB, peak memory is 995 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  18.266531s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (0.9%)

RUN-1004 : used memory is 887 MB, reserved memory is 966 MB, peak memory is 995 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.487477s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (1.4%)

RUN-1004 : used memory is 887 MB, reserved memory is 966 MB, peak memory is 995 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net fre/clk_ext_syn_3 will be merged with clock fre/clk_ext
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 26 feed throughs used by 16 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.876843s wall, 4.906250s user + 0.078125s system = 4.984375s CPU (102.2%)

RUN-1004 : used memory is 876 MB, reserved memory is 955 MB, peak memory is 995 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  18.277114s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (0.4%)

RUN-1004 : used memory is 895 MB, reserved memory is 973 MB, peak memory is 995 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.497752s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (1.1%)

RUN-1004 : used memory is 895 MB, reserved memory is 973 MB, peak memory is 995 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-8007 ERROR: syntax error near 'output' in top_module.v(44)
HDL-8007 ERROR: Verilog 2000 keyword 'output' used in incorrect context in top_module.v(44)
HDL-1007 : Verilog file 'top_module.v' ignored due to errors
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in top_module.v(83)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in top_module.v(83)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 20 feed throughs used by 18 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  5.251265s wall, 5.125000s user + 0.234375s system = 5.359375s CPU (102.1%)

RUN-1004 : used memory is 886 MB, reserved memory is 965 MB, peak memory is 995 MB
GUI-5004 WARNING: PULSE_G has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 15 feed throughs used by 13 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.990295s wall, 4.875000s user + 0.140625s system = 5.015625s CPU (100.5%)

RUN-1004 : used memory is 909 MB, reserved memory is 987 MB, peak memory is 995 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  18.274895s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (0.4%)

RUN-1004 : used memory is 928 MB, reserved memory is 1005 MB, peak memory is 995 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.495900s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (1.0%)

RUN-1004 : used memory is 928 MB, reserved memory is 1005 MB, peak memory is 995 MB
GUI-1001 : Downloading succeeded!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
HDL-1007 : analyze verilog file top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in top_module.v(72)
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/anlu/xuezhang/fpga_Runs/phy_1/fpga.bit does not exist!
RUN-6001 WARNING: Load IPC file error: a, this IP's generated file D:/anlu/xuezhang/al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 142 feed throughs used by 53 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/anlu/xuezhang/fpga_Runs/phy_1/fpga_pr.db" in  4.818066s wall, 4.765625s user + 0.265625s system = 5.031250s CPU (104.4%)

RUN-1004 : used memory is 897 MB, reserved memory is 975 MB, peak memory is 995 MB
RUN-1002 : start command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_20K_BGA256X
RUN-1002 : start command "bit_to_vec -chip EAGLE_20K_BGA256X -m jtag_burst -freq 4 -bit fpga_Runs/phy_1/fpga.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  18.228783s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (0.7%)

RUN-1004 : used memory is 916 MB, reserved memory is 993 MB, peak memory is 995 MB
RUN-1003 : finish command "download -bit fpga_Runs\phy_1\fpga.bit -mode jtag -spd 7 -sec 64 -cable 0" in  18.447390s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (1.1%)

RUN-1004 : used memory is 916 MB, reserved memory is 993 MB, peak memory is 995 MB
GUI-1001 : Downloading succeeded!
