# AXI-memory-RTL-and-verification
Project on the verilog implementation of AXI lite Memory and its verification using Universal verification methodology in system verilog
