$date
	Sun Oct 23 04:34:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#619045
b10111 !
1"
#619046
b10111 &
b10111 %
1$
#619047
0"
#619050
b1000110 &
b1000110 %
#619054
b100011 &
b100011 %
#619058
b1101010 &
b1101010 %
#619062
b110101 &
b110101 %
#619066
b10100000 &
b10100000 %
#619070
b1010000 &
b1010000 %
#619074
b101000 &
b101000 %
#619078
b10100 &
b10100 %
#619082
b1010 &
b1010 %
#619086
b101 &
b101 %
#619090
b10000 &
b10000 %
#619094
b1000 &
b1000 %
#619098
b100 &
b100 %
#619102
b10 &
b10 %
#619106
b1 &
b1 %
1#
#619110
b0 &
0#
b0 %
0$
#1564390
b10 &
b10 %
1$
b10 !
1"
#1564391
0"
#1564394
b1 &
b1 %
1#
#1564398
b0 &
0#
b0 %
0$
#2546123
b1001 !
1"
#2546126
b1001 &
b1001 %
1$
#2546127
0"
#2546130
b11100 &
b11100 %
#2546134
b1110 &
b1110 %
#2546138
b111 &
b111 %
#2546142
b10110 &
b10110 %
#2546146
b1011 &
b1011 %
#2546150
b100010 &
b100010 %
#2546154
b10001 &
b10001 %
#2546158
b110100 &
b110100 %
#2546162
b11010 &
b11010 %
#2546166
b1101 &
b1101 %
#2546170
b101000 &
b101000 %
#2546174
b10100 &
b10100 %
#2546178
b1010 &
b1010 %
#2546182
b101 &
b101 %
#2546186
b10000 &
b10000 %
#2546190
b1000 &
b1000 %
#2546194
b100 &
b100 %
#2546198
b10 &
b10 %
#2546202
b1 &
b1 %
1#
#2546206
b0 &
0#
b0 %
0$
#4500012
