

================================================================
== Vivado HLS Report for 'MatrixBackPropagatio_1'
================================================================
* Date:           Mon Oct 31 21:59:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   88|   88|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   87|   87|        29|          -|          -|     3|    no    |
        | + Loop 1.1  |   27|   27|         9|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     64|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     71|    -|
|Register         |        -|      -|      92|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     447|    487|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fmul_32cud_U90  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    |forw_back_fsub_32ncg_U89  |forw_back_fsub_32ncg  |        0|      2|  227|  214|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln101_fu_145_p2   |     +    |      0|  0|  15|           5|           5|
    |i_fu_105_p2           |     +    |      0|  0|   9|           2|           1|
    |j_fu_139_p2           |     +    |      0|  0|   9|           2|           1|
    |sub_ln101_fu_123_p2   |     -    |      0|  0|  15|           5|           5|
    |icmp_ln100_fu_133_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln99_fu_99_p2    |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  64|          18|          16|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  53|         12|    1|         12|
    |i_0_reg_63  |   9|          2|    2|          4|
    |j_0_reg_74  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  71|         16|    5|         20|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  11|   0|   11|          0|
    |i_0_reg_63                  |   2|   0|    2|          0|
    |i_reg_168                   |   2|   0|    2|          0|
    |input_matrix_load_reg_196   |  32|   0|   32|          0|
    |j_0_reg_74                  |   2|   0|    2|          0|
    |j_reg_181                   |   2|   0|    2|          0|
    |output_matrix_addr_reg_186  |   4|   0|    4|          0|
    |sub_ln101_reg_173           |   5|   0|    5|          0|
    |tmp_reg_201                 |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  92|   0|   92|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|input_matrix_address0   | out |    4|  ap_memory |      input_matrix      |     array    |
|input_matrix_ce0        | out |    1|  ap_memory |      input_matrix      |     array    |
|input_matrix_q0         |  in |   32|  ap_memory |      input_matrix      |     array    |
|output_matrix_address0  | out |    4|  ap_memory |      output_matrix     |     array    |
|output_matrix_ce0       | out |    1|  ap_memory |      output_matrix     |     array    |
|output_matrix_we0       | out |    1|  ap_memory |      output_matrix     |     array    |
|output_matrix_d0        | out |   32|  ap_memory |      output_matrix     |     array    |
|output_matrix_q0        |  in |   32|  ap_memory |      output_matrix     |     array    |
|lr                      |  in |   32|   ap_none  |           lr           |    scalar    |
+------------------------+-----+-----+------------+------------------------+--------------+

