{"sha": "d3f952c5e03e5eb0382e8b24fe8339728a66b922", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDNmOTUyYzVlMDNlNWViMDM4MmU4YjI0ZmU4MzM5NzI4YTY2YjkyMg==", "commit": {"author": {"name": "Jim Wilson", "email": "jimw@sifive.com", "date": "2018-01-27T00:00:11Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "2018-01-27T00:00:11Z"}, "message": "RISC-V: Allow register pairs for 64-bit target.\n\n\tgcc/\n\t* config/riscv/riscv.h (MAX_FIXED_MODE_SIZE): New.\n\nFrom-SVN: r257114", "tree": {"sha": "6aacd69c700f38c060cba145fbc700ae7b2a8fe9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6aacd69c700f38c060cba145fbc700ae7b2a8fe9"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d3f952c5e03e5eb0382e8b24fe8339728a66b922", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d3f952c5e03e5eb0382e8b24fe8339728a66b922", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d3f952c5e03e5eb0382e8b24fe8339728a66b922", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d3f952c5e03e5eb0382e8b24fe8339728a66b922/comments", "author": null, "committer": null, "parents": [{"sha": "cc24ff0dc2b163e10afaca62b25de74c5dc313fd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cc24ff0dc2b163e10afaca62b25de74c5dc313fd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cc24ff0dc2b163e10afaca62b25de74c5dc313fd"}], "stats": {"total": 6, "additions": 6, "deletions": 0}, "files": [{"sha": "bcf3ffd079f3725b393e73442fdeb79ef421e55b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d3f952c5e03e5eb0382e8b24fe8339728a66b922/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d3f952c5e03e5eb0382e8b24fe8339728a66b922/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d3f952c5e03e5eb0382e8b24fe8339728a66b922", "patch": "@@ -1,5 +1,7 @@\n 2018-01-26  Jim Wilson  <jimw@sifive.com>\n \n+\t* config/riscv/riscv.h (MAX_FIXED_MODE_SIZE): New.\n+\n \t* config/riscv/elf.h (LIB_SPEC): Don't include -lgloss when nosys.specs\n \tspecified.\n "}, {"sha": "1c1c3431119d49b8f5eb6e46f3f4c60306b958df", "filename": "gcc/config/riscv/riscv.h", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d3f952c5e03e5eb0382e8b24fe8339728a66b922/gcc%2Fconfig%2Friscv%2Friscv.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d3f952c5e03e5eb0382e8b24fe8339728a66b922/gcc%2Fconfig%2Friscv%2Friscv.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.h?ref=d3f952c5e03e5eb0382e8b24fe8339728a66b922", "patch": "@@ -158,6 +158,10 @@ along with GCC; see the file COPYING3.  If not see\n \n #define PCC_BITFIELD_TYPE_MATTERS 1\n \n+/* An integer expression for the size in bits of the largest integer machine\n+   mode that should actually be used.  We allow pairs of registers.  */\n+#define MAX_FIXED_MODE_SIZE GET_MODE_BITSIZE (TARGET_64BIT ? TImode : DImode)\n+\n /* If defined, a C expression to compute the alignment for a static\n    variable.  TYPE is the data type, and ALIGN is the alignment that\n    the object would ordinarily have.  The value of this macro is used"}]}