Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct 10 21:44:28 2022
| Host         : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cfo_correction_wrapper_control_sets_placed.rpt
| Design       : cfo_correction_wrapper
| Device       : xczu28dr
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4613 |          685 |
| No           | No                    | Yes                    |              76 |           19 |
| No           | Yes                   | No                     |            1651 |          232 |
| Yes          | No                    | No                     |             308 |           43 |
| Yes          | No                    | Yes                    |              29 |            9 |
| Yes          | Yes                   | No                     |             101 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                                                  Enable Signal                                                                  |                                                Set/Reset Signal                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  axis_aclk_IBUF_BUFGCE | axis_aresetn_IBUF_inst/O                                                                                                                        | cfo_correction_i/sum_0/inst/m_axis_tdata0                                                                     |                1 |              1 |         1.00 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              6 |         2.00 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              6 |         1.50 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/delay_1/inst/quiet_counter[6]_i_1_n_0                                                        |                2 |              7 |         3.50 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/delay_0/inst/p_0_in_0                                                                                                          | cfo_correction_i/delay_0/inst/active_counter[6]_i_1_n_0                                                       |                1 |              7 |         7.00 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/cp_rm2_0/inst/ltOp                                                                                                             | cfo_correction_i/cp_rm2_0/inst/r_tvalid_rising                                                                |                2 |              8 |         4.00 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/delay_0/inst/quiet_counter[8]_i_1_n_0                                                        |                2 |              9 |         4.50 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/delay_0/inst/counter[8]_i_1_n_0                                                                                                | axis_aresetn_IBUF_inst/O                                                                                      |                2 |              9 |         4.50 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/delay_1/inst/p_0_in_0                                                                                                          | cfo_correction_i/delay_1/inst/active_counter[8]_i_1_n_0                                                       |                2 |              9 |         4.50 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/cp_rm_0/inst/out_counter[9]_i_1_n_0                                                                                            | axis_aresetn_IBUF_inst/O                                                                                      |                3 |             10 |         3.33 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/delay_1/inst/counter[9]_i_1_n_0                                                                                                | axis_aresetn_IBUF_inst/O                                                                                      |                4 |             10 |         2.50 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                             | cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             18 |         6.00 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             18 |         3.60 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             20 |         3.33 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                             | cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             20 |         4.00 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/scale_0/inst/m_axis_tdata[28]_i_1_n_0                                                                                          |                                                                                                               |                4 |             25 |         6.25 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                           |               10 |             32 |         3.20 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                             |                                                                                                               |                9 |             32 |         3.56 |
|  axis_aclk_IBUF_BUFGCE | axis_aresetn_IBUF_inst/O                                                                                                                        |                                                                                                               |               10 |             64 |         6.40 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | axis_aresetn_IBUF_inst/O                                                                                      |               19 |             76 |         4.00 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/complex_mult_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR        |               15 |            112 |         7.47 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/Mixer/mixer_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR         |               15 |            112 |         7.47 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR        |               18 |            112 |         6.22 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR        |               15 |            112 |         7.47 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/Mixer/mixer_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR         |               15 |            112 |         7.47 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/Mixer/mixer_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR         |               14 |            112 |         8.00 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/Mixer/mixer_0/inst/gen_mults[0].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR         |               16 |            118 |         7.38 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/complex_mult_0/inst/gen_mults[0].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/SCLR        |               16 |            118 |         7.38 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/delay_1/inst/delay_valid                                                                     |               25 |            128 |         5.12 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/delay_0/inst/delay_valid                                                                     |               20 |            128 |         6.40 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/cp_rm2_0/inst/m_axis_tdata[127]_i_1_n_0                                                      |               33 |            130 |         3.94 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/cp_rm_0/inst/m_cp_axis_tdata[127]_i_1_n_0                                                    |               28 |            145 |         5.18 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 | cfo_correction_i/cp_rm_0/inst/m_axis_tdata[127]_i_1_n_0                                                       |               34 |            146 |         4.29 |
|  axis_aclk_IBUF_BUFGCE | cfo_correction_i/Mixer/dds_top_0/inst/r_axis_tvalid                                                                                             |                                                                                                               |               24 |            190 |         7.92 |
|  axis_aclk_IBUF_BUFGCE |                                                                                                                                                 |                                                                                                               |              685 |           4622 |         6.75 |
+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


