$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Fri Sep 09 14:07:21 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [14] $end
$var wire 1 ' LEDR [13] $end
$var wire 1 ( LEDR [12] $end
$var wire 1 ) LEDR [11] $end
$var wire 1 * LEDR [10] $end
$var wire 1 + LEDR [9] $end
$var wire 1 , LEDR [8] $end
$var wire 1 - LEDR [7] $end
$var wire 1 . LEDR [6] $end
$var wire 1 / LEDR [5] $end
$var wire 1 0 LEDR [4] $end
$var wire 1 1 LEDR [3] $end
$var wire 1 2 LEDR [2] $end
$var wire 1 3 LEDR [1] $end
$var wire 1 4 LEDR [0] $end
$var wire 1 5 PC_OUT [8] $end
$var wire 1 6 PC_OUT [7] $end
$var wire 1 7 PC_OUT [6] $end
$var wire 1 8 PC_OUT [5] $end
$var wire 1 9 PC_OUT [4] $end
$var wire 1 : PC_OUT [3] $end
$var wire 1 ; PC_OUT [2] $end
$var wire 1 < PC_OUT [1] $end
$var wire 1 = PC_OUT [0] $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var wire 1 A devoe $end
$var wire 1 B devclrn $end
$var wire 1 C devpor $end
$var wire 1 D ww_devoe $end
$var wire 1 E ww_devclrn $end
$var wire 1 F ww_devpor $end
$var wire 1 G ww_CLOCK_50 $end
$var wire 1 H ww_KEY [3] $end
$var wire 1 I ww_KEY [2] $end
$var wire 1 J ww_KEY [1] $end
$var wire 1 K ww_KEY [0] $end
$var wire 1 L ww_PC_OUT [8] $end
$var wire 1 M ww_PC_OUT [7] $end
$var wire 1 N ww_PC_OUT [6] $end
$var wire 1 O ww_PC_OUT [5] $end
$var wire 1 P ww_PC_OUT [4] $end
$var wire 1 Q ww_PC_OUT [3] $end
$var wire 1 R ww_PC_OUT [2] $end
$var wire 1 S ww_PC_OUT [1] $end
$var wire 1 T ww_PC_OUT [0] $end
$var wire 1 U ww_LEDR [14] $end
$var wire 1 V ww_LEDR [13] $end
$var wire 1 W ww_LEDR [12] $end
$var wire 1 X ww_LEDR [11] $end
$var wire 1 Y ww_LEDR [10] $end
$var wire 1 Z ww_LEDR [9] $end
$var wire 1 [ ww_LEDR [8] $end
$var wire 1 \ ww_LEDR [7] $end
$var wire 1 ] ww_LEDR [6] $end
$var wire 1 ^ ww_LEDR [5] $end
$var wire 1 _ ww_LEDR [4] $end
$var wire 1 ` ww_LEDR [3] $end
$var wire 1 a ww_LEDR [2] $end
$var wire 1 b ww_LEDR [1] $end
$var wire 1 c ww_LEDR [0] $end
$var wire 1 d \CLOCK_50~input_o\ $end
$var wire 1 e \KEY[1]~input_o\ $end
$var wire 1 f \KEY[2]~input_o\ $end
$var wire 1 g \KEY[3]~input_o\ $end
$var wire 1 h \KEY[0]~input_o\ $end
$var wire 1 i \incrementaPC|Add0~1_sumout\ $end
$var wire 1 j \incrementaPC|Add0~2\ $end
$var wire 1 k \incrementaPC|Add0~5_sumout\ $end
$var wire 1 l \incrementaPC|Add0~6\ $end
$var wire 1 m \incrementaPC|Add0~9_sumout\ $end
$var wire 1 n \incrementaPC|Add0~10\ $end
$var wire 1 o \incrementaPC|Add0~13_sumout\ $end
$var wire 1 p \~GND~combout\ $end
$var wire 1 q \incrementaPC|Add0~14\ $end
$var wire 1 r \incrementaPC|Add0~17_sumout\ $end
$var wire 1 s \incrementaPC|Add0~18\ $end
$var wire 1 t \incrementaPC|Add0~21_sumout\ $end
$var wire 1 u \incrementaPC|Add0~22\ $end
$var wire 1 v \incrementaPC|Add0~25_sumout\ $end
$var wire 1 w \incrementaPC|Add0~26\ $end
$var wire 1 x \incrementaPC|Add0~29_sumout\ $end
$var wire 1 y \incrementaPC|Add0~30\ $end
$var wire 1 z \incrementaPC|Add0~33_sumout\ $end
$var wire 1 { \ROM1|memROM~5_combout\ $end
$var wire 1 | \ROM1|memROM~1_combout\ $end
$var wire 1 } \ROM1|memROM~0_combout\ $end
$var wire 1 ~ \ROM1|memROM~4_combout\ $end
$var wire 1 !! \ROM1|memROM~3_combout\ $end
$var wire 1 "! \ROM1|memROM~2_combout\ $end
$var wire 1 #! \PC|DOUT\ [8] $end
$var wire 1 $! \PC|DOUT\ [7] $end
$var wire 1 %! \PC|DOUT\ [6] $end
$var wire 1 &! \PC|DOUT\ [5] $end
$var wire 1 '! \PC|DOUT\ [4] $end
$var wire 1 (! \PC|DOUT\ [3] $end
$var wire 1 )! \PC|DOUT\ [2] $end
$var wire 1 *! \PC|DOUT\ [1] $end
$var wire 1 +! \PC|DOUT\ [0] $end
$var wire 1 ,! \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 -! \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 .! \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 /! \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 0! \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 1! \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 2! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 3! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 4! \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 5! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 6! \ROM1|ALT_INV_memROM~5_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0>
1?
x@
1A
1B
1C
1D
1E
1F
xG
xd
xe
xf
xg
1h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
1|
1}
1~
0!!
0"!
05!
06!
x"
x#
x$
1%
xH
xI
xJ
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
1-!
1.!
1/!
10!
11!
12!
13!
14!
1&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
$end
#25000
0%
0K
0h
#50000
1%
1K
1h
1)!
02!
1m
0~
1"!
1R
1;
#75000
0%
0K
0h
#100000
1%
1K
1h
0)!
1+!
04!
12!
0m
0i
1j
1~
1T
0R
1k
1=
0;
#125000
0%
0K
0h
#150000
1%
1K
1h
1)!
02!
1m
0|
0~
0"!
1R
1;
0U
0&
#175000
0%
0K
0h
#200000
1%
1K
1h
1*!
0+!
14!
03!
0k
1l
1i
0j
1|
1~
1!!
0T
1S
1k
0l
0m
1n
0=
1<
1o
1m
0n
1U
0o
1&
#225000
0%
0K
0h
#250000
1%
1K
1h
#275000
0%
0K
0h
#300000
1%
1K
1h
#325000
0%
0K
0h
#350000
1%
1K
1h
#375000
0%
0K
0h
#400000
1%
1K
1h
#425000
0%
0K
0h
#450000
1%
1K
1h
#475000
0%
0K
0h
#500000
1%
1K
1h
#525000
0%
0K
0h
#550000
1%
1K
1h
#575000
0%
0K
0h
#600000
1%
1K
1h
#625000
0%
0K
0h
#650000
1%
1K
1h
#675000
0%
0K
0h
#700000
1%
1K
1h
#725000
0%
0K
0h
#750000
1%
1K
1h
#775000
0%
0K
0h
#800000
1%
1K
1h
#825000
0%
0K
0h
#850000
1%
1K
1h
#875000
0%
0K
0h
#900000
1%
1K
1h
#925000
0%
0K
0h
#950000
1%
1K
1h
#975000
0%
0K
0h
#1000000
