Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon May 03 21:49:36 2021
| Host         : DESKTOP-MVCFNNV running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file OpenSSD2_clock_utilization_placed.rpt
| Design       : OpenSSD2
| Device       : xc7z045
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X0Y1
10. Net wise resources used in clock region X1Y1
11. Net wise resources used in clock region X0Y2
12. Net wise resources used in clock region X1Y2
13. Net wise resources used in clock region X0Y3
14. Net wise resources used in clock region X1Y3
15. Net wise resources used in clock region X0Y4
16. Net wise resources used in clock region X1Y4
17. Net wise resources used in clock region X0Y5
18. Net wise resources used in clock region X1Y5
19. Net wise resources used in clock region X0Y6
20. Net wise resources used in clock region X1Y6

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   11 |        32 |         0 |
| BUFH  |    0 |       168 |         0 |
| BUFIO |    0 |        32 |         0 |
| MMCM  |    2 |         8 |         0 |
| PLL   |    0 |         8 |         0 |
| BUFR  |    0 |        32 |         0 |
| BUFMR |    0 |        16 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------+-------+---------------+-----------+
|       |                                                                                                                                           |                                                                                                                         |   Num Loads   |       |               |           |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                                                                                                                 | Net Name                                                                                                                |  BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+---------------+-----------+
|     1 | CH0MMCMC1H200/inst/clkf_buf                                                                                                               | CH0MMCMC1H200/inst/clkfbout_buf_OpenSSD2_clk_wiz_0_0                                                                    |     1 |     1 |    no |         1.726 |     0.086 |
|     2 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i    | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk |     1 |     1 |    no |         1.252 |     0.063 |
|     3 | CH0MMCMC1H200/inst/clkout1_buf                                                                                                            | CH0MMCMC1H200/inst/clk_out1                                                                                             |    44 |    44 |    no |         1.517 |     1.517 |
|     4 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst                                   | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                    |    72 |    16 |    no |         1.292 |     0.084 |
|     5 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1   | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out                                                |   170 |    55 |    no |         1.271 |     0.126 |
|     6 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i       | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk                                                |   786 |   263 |    no |         1.441 |     0.270 |
|     7 | PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG                                                                                                 | PS/inst/FCLK_CLK2                                                                                                       |  2106 |   667 |    no |         1.731 |     0.615 |
|     8 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out                                           |  2547 |   878 |    no |         1.363 |     0.237 |
|     9 | PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG                                                                                                 | PS/inst/FCLK_CLK3                                                                                                       |  4668 |  1282 |    no |         1.575 |     0.463 |
|    10 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1   | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out                                                |  6036 |  1773 |    no |         1.529 |     0.436 |
|    11 | PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG                                                                                                 | PS/inst/FCLK_CLK0                                                                                                       | 24447 |  7387 |    no |         1.731 |     0.632 |
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+---------------+-----------+


+-------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                                                                         |                                                                                                                             |   Num Loads  |       |               |           |
+-------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                                                                                                               | Net Name                                                                                                                    | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | CH0MMCMC1H200/inst/mmcm_adv_inst                                                                                        | CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0                                                                            |    1 |     1 |    no |         2.060 |     0.103 |
|     2 | CH0MMCMC1H200/inst/mmcm_adv_inst                                                                                        | CH0MMCMC1H200/inst/clkfbout_OpenSSD2_clk_wiz_0_0                                                                            |    1 |     1 |    no |         2.060 |     0.103 |
|     3 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz |    1 |     1 |    no |         1.398 |     0.070 |
|     4 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb    |    1 |     1 |    no |         0.011 |     0.001 |
|     5 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1   |    1 |     1 |    no |         1.398 |     0.070 |
|     6 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2   |    1 |     1 |    no |         1.398 |     0.070 |
|     7 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz |    2 |     2 |    no |         1.398 |     0.070 |
+-------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                                                            |                                                                                                                |   Num Loads  |       |               |           |
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                                                                              | Net Name                                                                                                       | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2  | Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2  |    5 |     2 |    no |         0.528 |     0.151 |
|     2 | Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0 | Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0 |    5 |     2 |    no |         0.540 |     0.075 |
|     3 | Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2  | Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2  |    5 |     2 |    no |         0.402 |     0.032 |
|     4 | Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0 | Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0 |    5 |     2 |    no |         0.498 |     0.119 |
|     5 | V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY                     | V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS                            |   62 |    30 |   yes |         2.299 |     1.365 |
|     6 | V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY                     | V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS                            |   62 |    28 |   yes |         2.299 |     1.467 |
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |  Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 36000 |    0 |  6400 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |     0 | 29600 |    0 |  4200 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 36000 |    0 |  6400 |    0 |    80 |    1 |    40 |    0 |    80 |
| X1Y1              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    18 | 29600 |    0 |  4200 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   16 |    50 |   33 |    50 |   159 | 36000 |   14 |  6400 |    2 |    80 |    5 |    40 |    0 |    80 |
| X1Y2              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  1737 | 29600 |   26 |  4200 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y3              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    9 |    50 |  5558 | 36000 |  246 |  6400 |    2 |    80 |    9 |    40 |    0 |    80 |
| X1Y3              |    7 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    1 |     1 |    0 |     0 |    0 |     0 |  4767 | 28400 |   30 |  4000 |    7 |    70 |   13 |    35 |    0 |    60 |
| X0Y4              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 10775 | 36000 | 1872 |  6400 |    6 |    80 |   16 |    40 |    0 |    80 |
| X1Y4              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  7743 | 32800 |    0 |  4600 |    4 |   100 |   11 |    50 |    0 |    60 |
| X0Y5              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  5716 | 25600 |  405 |  4000 |    2 |    40 |    6 |    20 |    0 |    40 |
| X1Y5              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  1372 | 28000 |    0 |  4600 |    1 |   100 |    3 |    50 |    0 |    60 |
| X0Y6              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |   305 | 25600 |   40 |  4000 |    0 |    40 |    0 |    20 |    0 |    40 |
| X1Y6              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 28000 |    0 |  4600 |    0 |   100 |    0 |    50 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |   Clock Net Name  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 |   0 |     0 |        0 | PS/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+


10. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                              Clock Net Name                              |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  18 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------+


11. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                      Clock Net Name                                                     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |      33 |   0 |     0 |        0 | CH0MMCMC1H200/inst/clk_out1                                                                                             |
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        14 |       0 |      33 |  63 |    14 |        0 | PS/inst/FCLK_CLK0                                                                                                       |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                            Clock Net Name                                            |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    8 |    26 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
| BUFG        |     ---     |   no  |         0 |        0 |       5 |         0 |       0 |       0 |  407 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk                             |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |      16 |         0 |       0 |       0 | 1322 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------------+


13. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                              Clock Net Name                              |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       9 |    0 |     0 |        0 | CH0MMCMC1H200/inst/clk_out1                                              |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   99 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        22 |       0 |       9 | 5449 |   246 |        0 | PS/inst/FCLK_CLK0                                                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+


14. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                            Clock Net Name                                            |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    8 |    30 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |       0 |   25 |     0 |        0 | PS/inst/FCLK_CLK3                                                                                    |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   68 |     0 |        0 | PS/inst/FCLK_CLK2                                                                                    |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        16 |       0 |       0 |  161 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out                             |
| BUFG        |     ---     |   no  |         0 |        0 |       5 |         0 |       0 |       0 |  351 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk                             |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |      16 |         0 |       0 |       0 | 1216 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out                        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        23 |       0 |       0 | 2938 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------------------------------------------------------------------------------------+


15. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |   Clock Net Name  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    9 |     0 |        0 | PS/inst/FCLK_CLK2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 | 1117 |   152 |        0 | PS/inst/FCLK_CLK3 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        40 |       0 |       0 | 9639 |  1720 |        0 | PS/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------+


16. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                              Clock Net Name                              |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         5 |       0 |       0 |  170 |     0 |        0 | PS/inst/FCLK_CLK3                                                        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 | 1356 |     0 |        0 | PS/inst/FCLK_CLK2                                                        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        17 |       0 |       0 | 2970 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 | 3247 |     0 |        0 | PS/inst/FCLK_CLK0                                                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+


17. Net wise resources used in clock region X0Y5
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |   Clock Net Name  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  357 |    44 |        0 | PS/inst/FCLK_CLK2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 2456 |   232 |        0 | PS/inst/FCLK_CLK0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 2893 |   129 |        0 | PS/inst/FCLK_CLK3 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------+


18. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                              Clock Net Name                              |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    3 |     0 |        0 | NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    8 |     0 |        0 | PS/inst/FCLK_CLK2                                                        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  166 |     0 |        0 | PS/inst/FCLK_CLK3                                                        |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 1195 |     0 |        0 | PS/inst/FCLK_CLK0                                                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------+


19. Net wise resources used in clock region X0Y6
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |   Clock Net Name  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | PS/inst/FCLK_CLK3 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  72 |    14 |        0 | PS/inst/FCLK_CLK0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 233 |    26 |        0 | PS/inst/FCLK_CLK2 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+


20. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                    Clock Net Name                    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | CH0MMCMC1H200/inst/clkfbout_buf_OpenSSD2_clk_wiz_0_0 |
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | PS/inst/FCLK_CLK0                                    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y19 [get_cells CH0MMCMC1H200/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y21 [get_cells CH0MMCMC1H200/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y20 [get_cells NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst]
set_property LOC BUFGCTRL_X0Y22 [get_cells NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i]
set_property LOC BUFGCTRL_X0Y1 [get_cells NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y3 [get_cells NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y0 [get_cells NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1]
set_property LOC BUFGCTRL_X0Y16 [get_cells PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y18 [get_cells PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG]
set_property LOC BUFGCTRL_X0Y17 [get_cells PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y6 [get_cells CH0MMCMC1H200/inst/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X0Y2 [get_cells NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IPAD_X1Y99 [get_ports pcie_ref_clk_n]
set_property LOC IPAD_X1Y98 [get_ports pcie_ref_clk_p]

# Clock net "CH0MMCMC1H200/inst/clk_out1" driven by instance "CH0MMCMC1H200/inst/clkout1_buf" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock CLKAG_CH0MMCMC1H200/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_CH0MMCMC1H200/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CH0MMCMC1H200/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_CH0MMCMC1H200/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk" driven by instance "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
add_cells_to_pblock [get_pblocks  CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk"}]]]
resize_pblock [get_pblocks CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" driven by instance "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst" located at site "BUFGCTRL_X0Y20"
#startgroup
create_pblock CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
add_cells_to_pblock [get_pblocks  CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk"}]]]
resize_pblock [get_pblocks CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out" driven by instance "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
add_cells_to_pblock [get_pblocks  CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out"}]]]
resize_pblock [get_pblocks CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out" driven by instance "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
add_cells_to_pblock [get_pblocks  CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out"}]]]
resize_pblock [get_pblocks CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out" driven by instance "NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
add_cells_to_pblock [get_pblocks  CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out"}]]]
resize_pblock [get_pblocks CLKAG_NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "PS/inst/FCLK_CLK0" driven by instance "PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_PS/inst/FCLK_CLK0
add_cells_to_pblock [get_pblocks  CLKAG_PS/inst/FCLK_CLK0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=CH0MMCMC1H200/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PS/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks CLKAG_PS/inst/FCLK_CLK0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "PS/inst/FCLK_CLK2" driven by instance "PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock CLKAG_PS/inst/FCLK_CLK2
add_cells_to_pblock [get_pblocks  CLKAG_PS/inst/FCLK_CLK2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PS/inst/FCLK_CLK2"}]]]
resize_pblock [get_pblocks CLKAG_PS/inst/FCLK_CLK2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "PS/inst/FCLK_CLK3" driven by instance "PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_PS/inst/FCLK_CLK3
add_cells_to_pblock [get_pblocks  CLKAG_PS/inst/FCLK_CLK3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PS/inst/FCLK_CLK3"}]]]
resize_pblock [get_pblocks CLKAG_PS/inst/FCLK_CLK3] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2" driven by instance "Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2" located at site "SLICE_X52Y240"
#startgroup
create_pblock CLKAG_Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2
add_cells_to_pblock [get_pblocks  CLKAG_Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2"}]]]
resize_pblock [get_pblocks CLKAG_Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0" driven by instance "Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0" located at site "SLICE_X50Y239"
#startgroup
create_pblock CLKAG_Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0
add_cells_to_pblock [get_pblocks  CLKAG_Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0"}]]]
resize_pblock [get_pblocks CLKAG_Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2" driven by instance "Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rNextState_reg[4]_i_2" located at site "SLICE_X37Y271"
#startgroup
create_pblock CLKAG_Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2
add_cells_to_pblock [get_pblocks  CLKAG_Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2"}]]]
resize_pblock [get_pblocks CLKAG_Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/n_0_rNextState_reg[4]_i_2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0" driven by instance "Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rNextState_reg[4]_i_2__0" located at site "SLICE_X40Y268"
#startgroup
create_pblock CLKAG_Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0
add_cells_to_pblock [get_pblocks  CLKAG_Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0"}]]]
resize_pblock [get_pblocks CLKAG_Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/n_0_rNextState_reg[4]_i_2__0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS" driven by instance "V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY" located at site "IDELAY_X0Y128"
#startgroup
create_pblock CLKAG_V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
add_cells_to_pblock [get_pblocks  CLKAG_V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS"}]]]
resize_pblock [get_pblocks CLKAG_V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS" driven by instance "V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY" located at site "IDELAY_X0Y122"
#startgroup
create_pblock CLKAG_V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
add_cells_to_pblock [get_pblocks  CLKAG_V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS"}]]]
resize_pblock [get_pblocks CLKAG_V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup
