Active-HDL 10.3.3558.6081  2018-08-07 10:49:29

Elaboration top modules:
Verilog Module                adder1_tb


-------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
adder1_tb               | work    |      | 10.3.3558.6081  (Windows) | -dbg
adder1                  | work    |      | 10.3.3558.6081  (Windows) | -dbg
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
work                    | None
-------------------------------------------------------------------------------------------


Simulation Options: vsim +access +r adder1_tb -PL pmi_work -L ovi_machxo2


The performance of simulation is reduced. Version Lattice Edition
