

================================================================
== Vivado HLS Report for 'gen_pwm'
================================================================
* Date:           Tue Oct 13 10:18:11 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        hls_pwm
* Solution:       solution_pwm
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|      2.52|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|    113|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     32|
|Register         |        -|      -|     33|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     33|    145|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |i_1_fu_74_p2   |     +    |      0|  0|  31|          31|           1|
    |ap_sig_bdd_36  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_88  |    and   |      0|  0|   1|           1|           1|
    |out_r          |   icmp   |      0|  0|  40|          32|          32|
    |tmp_fu_69_p2   |   icmp   |      0|  0|  40|          32|          32|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0| 113|          97|          67|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    |i_reg_53   |  31|          2|   31|         62|
    +-----------+----+-----------+-----+-----------+
    |Total      |  32|          5|   32|         65|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   2|   0|    2|          0|
    |i_reg_53   |  31|   0|   31|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  33|   0|   33|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    gen_pwm   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    gen_pwm   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    gen_pwm   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    gen_pwm   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    gen_pwm   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    gen_pwm   | return value |
|ap_ce         |  in |    1| ap_ctrl_hs |    gen_pwm   | return value |
|duty          |  in |   32|   ap_none  |     duty     |    scalar    |
|freq          |  in |   32|   ap_none  |     freq     |    scalar    |
|out_r         | out |    1|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld  | out |    1|   ap_vld   |     out_r    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

