C:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1   -part GW1N_1  -package QFN48  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\synlog\report\Tang_Nano_CPU_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  CPU  -implementation  rev_1  -flow mapping  -multisrs  -ta_num_paths  0  -ta_num_points  0  -ovm  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\Tang_Nano_CPU.vm   -autoconstraint  -freq 100.000   D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\synwork\Tang_Nano_CPU_prem.srd  -sap  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\Tang_Nano_CPU.sap  -otap  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\Tang_Nano_CPU.tap  -omap  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\Tang_Nano_CPU.map  -devicelib  "C:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\generic\gw1n.v"  -ologparam  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\syntmp\Tang_Nano_CPU.plg  -osyn  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\Tang_Nano_CPU.srm  -prjdir  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\  -prjname  Tang_Nano_CPU  -log  D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\synlog\Tang_Nano_CPU_fpga_mapper.srr  -sn  2019.09  -jobname  "fpga_mapper" 
relcom:C:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_1 -package QFN48 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\Tang_Nano_CPU_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module CPU -implementation rev_1 -flow mapping -multisrs -ta_num_paths 0 -ta_num_points 0 -ovm ..\Tang_Nano_CPU.vm -autoconstraint -freq 100.000 ..\synwork\Tang_Nano_CPU_prem.srd -sap ..\Tang_Nano_CPU.sap -otap ..\Tang_Nano_CPU.tap -omap ..\Tang_Nano_CPU.map -devicelib "C:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\generic\gw1n.v" -ologparam Tang_Nano_CPU.plg -osyn ..\Tang_Nano_CPU.srm -prjdir ..\..\ -prjname Tang_Nano_CPU -log ..\synlog\Tang_Nano_CPU_fpga_mapper.srr -sn 2019.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:7
file:..\Tang_Nano_CPU.vm|io:o|time:1589716206|size:83462|exec:0|csum:
file:..\synwork\Tang_Nano_CPU_prem.srd|io:i|time:1589716199|size:42291|exec:0|csum:F3E07A633D8E92FE0A2D87FBE7A57B30
file:..\Tang_Nano_CPU.sap|io:o|time:1589716200|size:1526|exec:0|csum:
file:..\Tang_Nano_CPU.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Tang_Nano_CPU.map|io:o|time:1589716207|size:28|exec:0|csum:
file:C:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1582921032|size:163365|exec:0|csum:72413FD6C24A44A1AD96655FFF460C2D
file:Tang_Nano_CPU.plg|io:o|time:1589716207|size:970|exec:0|csum:
file:..\Tang_Nano_CPU.srm|io:o|time:1589716205|size:15387|exec:0|csum:
file:..\synlog\Tang_Nano_CPU_fpga_mapper.srr|io:o|time:1589716207|size:10150|exec:0|csum:
file:C:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1583356322|size:41925120|exec:1|csum:F16849560D7337BE2F854162B25FBD4B
