Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 19:06:10 2025
| Host         : DESKTOP-P5G18T7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2606 |
|    Minimum number of control sets                        |  2606 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  6881 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2606 |
| >= 0 to < 4        |   207 |
| >= 4 to < 6        |   522 |
| >= 6 to < 8        |   140 |
| >= 8 to < 10       |   380 |
| >= 10 to < 12      |   153 |
| >= 12 to < 14      |   147 |
| >= 14 to < 16      |    49 |
| >= 16              |  1008 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7888 |         1569 |
| No           | No                    | Yes                    |             221 |           75 |
| No           | Yes                   | No                     |            7206 |         2139 |
| Yes          | No                    | No                     |           17022 |         3668 |
| Yes          | No                    | Yes                    |             331 |          107 |
| Yes          | Yes                   | No                     |           18355 |         4839 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                                                      Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                               | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                            | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_addr_posted_cntr_reg_3_sn_1                                                                  | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                     | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd_reg_0                                                                                                                                   | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                             | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                           | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                               | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                             | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                                   |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_7[0]                                                                                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                   | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                  |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_addr_posted_cntr_reg[3]                                                                        | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
| ~base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                   | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                               | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                            | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                          |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                         |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                                |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                           |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                          |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/gen_master_slots[11].reg_slice_mi/reset                                                                                                                                                |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                        | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                             |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                         |                1 |              2 |         2.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                       |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                   |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                         |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                   |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                         |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                           |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                        | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                             |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              2 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                     |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg_0_sn_1                                                                                              | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[7]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                   |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                   |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                      | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                      | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[9].w_issuing_cnt_reg[75][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                     | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                          | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                      | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                         | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                             | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                     | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                   | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                   | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                         | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                     | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                 | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                        | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                            | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                             | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                           | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                        | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                       | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                               | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                         | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                           | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                         | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                               | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                           | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                               |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                            |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                            |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                  | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                      | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33][0]                                                                       | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]                                                                        | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17][0]                                                                       | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0]                                                                       | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                              | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[26][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                              | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                        | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[7].r_issuing_cnt_reg[58][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[10].r_issuing_cnt_reg[82][0]                                                                                                                                                          | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[8].r_issuing_cnt_reg[66][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[9].r_issuing_cnt_reg[74][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                               | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[8].w_issuing_cnt_reg[67][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                             | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                               | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                   | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                        |                2 |              4 |         2.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                          | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                              |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                        |                2 |              4 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/proc_sys_reset_pixelclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                4 |              4 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                    |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                   | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_Deserializer/cnt_bits[0]_i_1__2_n_0                                                                                                                                                                       | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_Deserializer/cnt_bits[4]_i_1__1_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                               | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                              | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_trace_32_V_strb_V_U/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_trace_32_V_strb_V_U/ack_in_t_reg_n_6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_trace_32_V_keep_V_U/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_trace_32_V_keep_V_U/ack_in_t_reg_n_6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                           | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_capture_32_V_strb_V_U/load_p1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_capture_32_V_keep_V_U/load_p1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                      | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/match_1_reg_316_reg[0]_1[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/match_1_reg_316_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/waddr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                             | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                           | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                           | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                           | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                           | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                               | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                            | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                           | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                           | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                   | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                        | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                               | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                          | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                   | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                    | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[10].w_issuing_cnt_reg[83][0]                                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmSer_Inst/cnt_clk[0]_i_1__1_n_0                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                        | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                     | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s02_couplers/s02_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s02_couplers/s02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                       |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                     | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk3/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                       | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/waddr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                  | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                      | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2                                                                                                                                                                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2                                                                                                                                                                                         | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                        | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                              | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                          | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                                      |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg2_reg[0]                                                                                |                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                           |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0][0]                                                     | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[4][0]                                                                                   |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                       |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                               | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                      |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                      | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                        | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                               | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                  |                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                              | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0][0]                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                              |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                             |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                        | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2                                                                                                                                                                                         | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_reg[1]_1[0]                                                                                                                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_SYNCEN_BIT.dmacr_i_reg[3]_1[0]                                                                                                                                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                             | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                1 |              5 |         5.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/sel                                                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/pixel_generator_0/inst/FSM_onehot_readState[0]_i_1_n_0                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                       | base_i/video/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                       | base_i/video/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                1 |              6 |         6.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/ap_CS_fsm_state3                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                   | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                            | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/ap_CS_fsm_state3                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                                         | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                      | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                         | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                            | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | base_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                     | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                            | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                   | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_mmap_rst_reg_n_reg[0]                                                                                       |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                                        |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg                                                                                              |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[5][0]                                                                   |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                        | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/rst_ps7_0_fclk3/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | base_i/rst_ps7_0_fclk3/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg                                                                                                |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/rst_ps7_0_fclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | base_i/rst_ps7_0_fclk1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/proc_sys_reset_pixelclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | base_i/video/proc_sys_reset_pixelclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_Deserializer/cnt_clk[6]_i_1_n_0                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                                                          |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_Serializer/cnt_clk[6]_i_1__0_n_0                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/RX_FIFO_RST_I                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/TX_FIFO_RST_I                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                   | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/grp_fu_882_ce                                                                                                                                                                                    | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/grp_fu_882_ce                                                                                                                                                                                   | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                        |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                   |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                       | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                             | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                   | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                  |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                  |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                   | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_1[0]                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                                                      |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                         | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                         |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                5 |              8 |         1.60 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                           | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                           | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                           | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                             | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_144/ap_phi_reg_pp0_iter0_data55_1_3_ph_reg_126                                                                                                                                                  | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_144/ap_phi_reg_pp0_iter0_data55_1_3_ph_reg_126[23]_i_1_n_0                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                5 |              8 |         1.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                             |                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_144/ap_phi_reg_pp0_iter0_data55_1_3_ph_reg_126                                                                                                                                                  | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_144/ap_phi_reg_pp0_iter0_data55_1_3_ph_reg_126[15]_i_1_n_0                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                             |                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                3 |              8 |         2.67 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                           |                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                 | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                            | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/control_s_axi_U/int_alpha                                                                                                                                                                                                                  | base_i/video/hdmi_in/pixel_pack/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                               | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                                               |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                               | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/ar.ar_pipe/m_payload_i[10]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_in_24_V_data_V_U/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0                                                                                                                                                  | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/out2_reg_1192                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/ap_block_pp0_stage0_subdone_grp1_done_reg_reg                                                                                                                                                    | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/out1_reg_1187                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1                                                                                                                                                  | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/out3_reg_1197                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/ap_block_pp0_stage0_subdone_grp1_done_reg_reg                                                                                                                                                   | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/out1_reg_1187                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_0                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/out2_reg_1192                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                         | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                       | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/ap_block_pp0_stage0_subdone_grp1_done_reg_reg_1                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/out3_reg_1197                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_trace_64_V_keep_V_U/ack_in_t_reg_n_6                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_in_24_V_data_V_U/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                            | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                    |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                         | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                         | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/m_payload_i[10]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                       | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                        |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                             | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                       | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                     | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_DATA_IN_REG[15]_i_1_n_0                                                                                                                                                                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_DATA_IN_REG[7]_i_1_n_0                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_DATA_IN_REG[31]_i_1_n_0                                                                                                                                                                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_DATA_IN_REG[23]_i_1_n_0                                                                                                                                                                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_FIFO_CONTROL_REG[7]_i_1_n_0                                                                                                                                                                                            | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_FIFO_CONTROL_REG[23]_i_1_n_0                                                                                                                                                                                           | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0                                                                                                                                                                                       | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_RESET_REG[23]_i_1_n_0                                                                                                                                                                                                  | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_FIFO_CONTROL_REG[15]_i_1_n_0                                                                                                                                                                                           | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0                                                                                                                                                                                        | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_RESET_REG[7]_i_1_n_0                                                                                                                                                                                                   | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_FIFO_CONTROL_REG[31]_i_1_n_0                                                                                                                                                                                           | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_RESET_REG[15]_i_1_n_0                                                                                                                                                                                                  | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0                                                                                                                                                                                       | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_RESET_REG[31]_i_1_n_0                                                                                                                                                                                                  | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0                                                                                                                                                                                       | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                   | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                             |                2 |              8 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                    | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/err_i_reg[0]                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                       | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                             |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_0[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                               | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                  | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                         | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                       |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                      | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                               | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                               | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                              | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                       | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_trace_64_V_keep_V_U/load_p1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_capture_64_V_strb_V_U/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_capture_64_V_strb_V_U/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_capture_64_V_keep_V_U/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_capture_64_V_keep_V_U/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_trace_64_V_strb_V_U/ack_in_t_reg_n_6                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_trace_64_V_strb_V_U/load_p1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                      | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                           |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                       | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                       | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                  | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                               | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                               | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                               | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                           | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                               | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                               | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                               | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                               | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                              | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                         | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                        | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                        | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                        | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                    | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                   | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                            | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/err_i_reg[0]                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                           | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                              | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                           | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                  | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                             | base_i/video/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                       | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                        | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                               | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                        | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                            | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                               | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                             | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                         | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                        | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                   | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                                        | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                             |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                       |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                       |                4 |              9 |         2.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                               | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_144/ap_phi_reg_pp0_iter0_data55_1_3_ph_reg_126                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                     | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                     | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                               | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                               |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                                        | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                             |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo             |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                 |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                         |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                              | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/pixel_generator_0/inst/pixel_packer/E[0]                                                                                                                                                                                                                                 | base_i/pixel_generator_0/inst/pixel_packer/out_stream_tready_0[0]                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                               | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                               | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/int_c3_c3[9]_i_1_n_0                                                                                                                                                                                                   | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/int_c1_c3[9]_i_1_n_0                                                                                                                                                                                                   | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                            | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                  |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             10 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/int_bias_c1[9]_i_1_n_0                                                                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                  |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/p_0_in                                                                                                                                                                                                                  | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/rdata[9]_i_2_n_0                                                                                                                                                                                                        | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/int_bias_c3[9]_i_1_n_0                                                                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/int_bias_c2[9]_i_1_n_0                                                                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/int_c3_c3[9]_i_1_n_0                                                                                                                                                                                                    | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/int_c1_c3[9]_i_1_n_0                                                                                                                                                                                                    | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                     | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/int_c3_c2[9]_i_1_n_0                                                                                                                                                                                                    | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/int_c2_c3[9]_i_1_n_0                                                                                                                                                                                                    | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                        | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/int_c2_c2[9]_i_1_n_0                                                                                                                                                                                                    | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                             | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/int_bias_c2[9]_i_1_n_0                                                                                                                                                                                                  | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/int_bias_c1[9]_i_1_n_0                                                                                                                                                                                                  | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/int_bias_c3[9]_i_1_n_0                                                                                                                                                                                                  | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                          | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                       | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                  | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                              |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                       | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_144/p_22_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_144/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                   | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                          | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                     | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                   | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                              | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                      | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/rdata[9]_i_2_n_0                                                                                                                                                                                                       | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/p_0_in                                                                                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/int_c3_c2[9]_i_1_n_0                                                                                                                                                                                                   | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/int_c2_c2[9]_i_1_n_0                                                                                                                                                                                                   | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                               | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                      | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/int_c2_c3[9]_i_1_n_0                                                                                                                                                                                                   | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                       | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                       | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                |                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                                           | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                              | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                                           | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_3                                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                4 |             11 |         2.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_6                                                                                                                                                                                       | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                               | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/pixel_generator_0/inst/pixel_packer/out_stream_tready_1[0]                                                                                                                                                                                                               | base_i/pixel_generator_0/inst/pixel_packer/SR[0]                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                          | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                  |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                                       |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                         |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                       |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                      |                6 |             12 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_toggled15_out                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                                          |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                 |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                      | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                     | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0            |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_8                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_4                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |             12 |         3.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                         | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                  |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                3 |             12 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                             | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                      | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                   | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                        | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                         | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                       | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                    | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                           | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_7[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                             | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                               |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                             | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                               |                                                                                                                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                                |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                |                3 |             13 |         4.33 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                4 |             13 |         3.25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo           |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                                |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                 | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                                     |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                                       |                6 |             14 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                     |                4 |             15 |         3.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                5 |             15 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             15 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                       |                4 |             15 |         3.75 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                    | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                  | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_34[0]                                                                                                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                      | base_i/trace_analyzer_arduino/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                | base_i/trace_analyzer_arduino/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                           | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_capture_32_V_data_V_U/load_p1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                           | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                   | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]      | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                6 |             16 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                  | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                     |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_34[0]                                                                                                                         | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                               |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_trace_32_V_data_V_U/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/regslice_both_trace_32_V_data_V_U/ack_in_t_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                         | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                               |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                  | base_i/trace_analyzer_pmoda/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                        | base_i/trace_analyzer_pmoda/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                       |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_Deserializer/data_o[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmDes_Inst/dout[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                      |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmDes_Inst/pdm_clk_rising_reg_n_0                                                                                                                                                                                            | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmDes_Inst/pdm_tmp[15]_i_1_n_0                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmSer_Inst/pdm_clk_rising_reg_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                      |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                         | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                     |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                               | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                               | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                         | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                   | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]    | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             16 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_34[0]                                                                                                                         | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_Deserializer/cnt_bits[0]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                               |                4 |             17 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_120/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             17 |         2.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                9 |             17 |         1.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                4 |             17 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/regslice_both_stream_in_32_V_data_V_U/grp_pixel_unpack_Pipeline_VITIS_LOOP_68_7_fu_108_stream_in_32_TREADY                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                4 |             17 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                               |                5 |             17 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |             17 |         5.67 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |                4 |             17 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_144/p_20_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                4 |             18 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                               | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                4 |             18 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                              | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                4 |             18 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                5 |             18 |         3.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                4 |             18 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                           | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                4 |             18 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                4 |             18 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                             | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                3 |             18 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             19 |         2.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                6 |             19 |         3.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                  | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                             |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |                6 |             19 |         3.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                               |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmodb/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | base_i/iop_pmoda/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                           | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                            | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                    | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                3 |             20 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                       | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                3 |             20 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                   | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                3 |             20 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                       | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                      | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                      | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                    | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                          |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_Serializer/pdm_clk_rising                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                              | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                    | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                          |                3 |             20 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                 |                3 |             21 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                3 |             21 |         7.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                             |                4 |             21 |         5.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                8 |             21 |         2.62 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             21 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                5 |             21 |         4.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                5 |             21 |         4.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                8 |             21 |         2.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                |                4 |             21 |         5.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                6 |             21 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                6 |             21 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                             |                3 |             21 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_3                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_9                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_13                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_8                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_2                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_0                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_5                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_1                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_11                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_13                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_12                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_14                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_2                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_3                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_5                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_6                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_7                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_10                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_0                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_4                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_8                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_9                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             22 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                    |                4 |             22 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                   | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                  |                5 |             22 |         4.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             22 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             22 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             22 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                               |                5 |             22 |         4.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_1                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_6                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_11                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_7                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_14                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_12                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_10                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[15]_4                                                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                     | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                      |                6 |             23 |         3.83 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_263[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_266[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                              |                4 |             23 |         5.75 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                   | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                6 |             23 |         3.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                4 |             23 |         5.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_7                                                                                                                                                                                    | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                 | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                         |                7 |             23 |         3.29 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_273[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                               |                5 |             23 |         4.60 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_269[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_265[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                               |                4 |             23 |         5.75 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                                          |                3 |             23 |         7.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_5                                                                                                                                                                                  | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_264[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_268[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_267[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                         | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                |                6 |             23 |         3.83 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |               12 |             23 |         1.92 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                               |                5 |             23 |         4.60 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                               |                5 |             23 |         4.60 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_272[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_274[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |                3 |             23 |         7.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_271[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                           | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                4 |             23 |         5.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_270[0]                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/load_p2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/load_p1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_in_24_V_data_V_U/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                  | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                             |                                                                                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |               10 |             24 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                           | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                6 |             24 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                            | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                      |                4 |             24 |         6.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                   | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                     | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                      |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_327[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/sel                                                                                                                                                                                                         | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel                                                                                                                                                                                                         | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_328[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_326[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_334[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               11 |             24 |         2.18 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/pixel_generator_0/inst/pixel_packer/last_g[7]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_335[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_337[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_336[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                           | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/regslice_both_stream_out_24_V_data_V_U/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                   | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                  |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/regslice_both_stream_in_24_V_data_V_U/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |             24 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/regslice_both_stream_in_24_V_data_V_U/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel                                                                                                                                                                                                         | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_in_24_V_data_V_U/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/grp_pixel_unpack_Pipeline_VITIS_LOOP_51_5_fu_132/load_p2                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1016_out                                                                                                                     | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/out_pixel_data_2_reg_531[31]_i_1_n_0                                                                                                                                                                   |                9 |             25 |         2.78 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                8 |             25 |         3.12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/ap_phi_reg_pp0_iter0_buffer_1_3_ph_reg_150                                                                                                                                                  | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/ap_phi_reg_pp0_iter0_buffer_1_3_ph_reg_150[71]_i_1_n_0                                                                                                                                                 |                7 |             25 |         3.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                4 |             25 |         6.25 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/ap_phi_reg_pp0_iter0_buffer_1_3_ph_reg_150                                                                                                                                                  | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/ap_phi_reg_pp0_iter0_buffer_1_3_ph_reg_150[47]_i_1_n_0                                                                                                                                                 |                7 |             25 |         3.57 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/grp_pixel_unpack_Pipeline_VITIS_LOOP_51_5_fu_132/grp_pixel_unpack_Pipeline_VITIS_LOOP_51_5_fu_132_stream_in_32_TREADY                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_96/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/grp_pixel_unpack_Pipeline_VITIS_LOOP_85_9_fu_84/grp_pixel_unpack_Pipeline_VITIS_LOOP_85_9_fu_84_stream_in_32_TREADY                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                |                7 |             26 |         3.71 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                             |                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/in_pixel_data_5_reg_4400                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |               10 |             26 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                             |                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                           |                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/in_pixel_data_6_reg_4870                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                       | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |               10 |             26 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                6 |             27 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/color_convert/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                      |                7 |             27 |         3.86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/ap_phi_reg_pp0_iter0_buffer_1_3_ph_reg_150                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/capture_32_TDATA_reg1                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                    |                6 |             28 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                    | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                  | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                5 |             28 |         5.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |               10 |             28 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |                7 |             28 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                6 |             30 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             30 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                9 |             30 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                6 |             30 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg             | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                         |                4 |             30 |         7.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg           | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                       |                4 |             30 |         7.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                9 |             30 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                6 |             30 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                6 |             30 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[28]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                5 |             31 |         6.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[28]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             31 |         6.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                8 |             31 |         3.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                              | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmDes_Inst/pdm_clk_rising_reg_n_0                                                                                                                                                                                            | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmDes_Inst/cnt_bits[31]_i_1__0_n_0                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmSer_Inst/pdm_clk_rising_reg_n_0                                                                                                                                                                                            | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmSer_Inst/cnt_bits[31]_i_1_n_0                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/slv_reg_rden                                                                                                                                                                                                               | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                        | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                  |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/regfile[3][31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/regfile[4][31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/regfile[0][31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/regfile[1][31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/regfile[2][31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/regfile[6][31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/regfile[7][31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/regfile[5][31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                        | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/load_p2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/pixel_generator_0/inst/writeData[31]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/i_fu_72_0                                                                                                                                                                   | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                         |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/regslice_both_stream_out_32_V_data_V_U/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84_capture_32_TVALID                                                                                                         | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/flow_control_loop_pipe_sequential_init_U/samples_fu_68                                                                                                                                 |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/control_s_axi_U/int_mode                                                                                                                                                                                                                   | base_i/video/hdmi_in/pixel_pack/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/control_s_axi_U/rdata                                                                                                                                                                                                                      | base_i/video/hdmi_in/pixel_pack/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/int_trigger[63]_i_1_n_6                                                                                                                                                                                 | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/SR[0]                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/int_length_r[31]_i_1_n_6                                                                                                                                                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/SR[0]                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/int_trigger[31]_i_1_n_6                                                                                                                                                                                 | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/SR[0]                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/ar_hs                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                  | base_i/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                  |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                           | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                              | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/grp_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1_fu_86/load_p2                                                                                                                                                                   | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/grp_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1_fu_86/flow_control_loop_pipe_sequential_init_U/samples_fu_68                                                                                                                               |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/grp_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1_fu_86/i_fu_72                                                                                                                                                                   | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/grp_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                   |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                     |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                       | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                             | base_i/iop_pmoda/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s02_couplers/s02_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                  |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s02_couplers/s02_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s02_couplers/s02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                      | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/ap_CS_fsm_state2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                    | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |               32 |             32 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                        | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/regslice_both_stream_in_32_V_data_V_U/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/regslice_both_stream_in_32_V_data_V_U/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                   | base_i/iop_arduino/io_switch_0/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                   | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                   |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                               | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                       | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_180/tmp_4_reg_2430                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_180/out_pixel_data_reg_2220                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                   | base_i/video/hdmi_out/pixel_unpack/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/control_s_axi_U/int_mode[31]_i_1_n_0                                                                                                                                                                                                    | base_i/video/hdmi_out/pixel_unpack/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                             | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                              |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                   | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                  | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                    |               13 |             32 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                          | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/timer/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                        | base_i/iop_pmodb/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                     | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                               | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                    | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                   | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                              | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/audio_direct_0/inst/audio_direct_path_inst/PdmDes_Inst/clk_int                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                       | base_i/iop_pmoda/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/gpio_subsystem/ck_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg[0]                                                                |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                         | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                  | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                  |               12 |             32 |         2.67 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                   | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                              |                7 |             32 |         4.57 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                         | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                   | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                         | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/trace_cntrl_s_axi_U/int_trigger[31]_i_1_n_6                                                                                                                                                                                   | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/trace_cntrl_s_axi_U/int_length_r[31]_i_1_n_6                                                                                                                                                                                  | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/trace_cntrl_s_axi_U/ar_hs                                                                                                                                                                                                     | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/trace_cntrl_s_axi_U/rdata[31]_i_1_n_6                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | base_i/iop_pmoda/timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                               |               32 |             32 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                       | base_i/iop_pmodb/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |               10 |             32 |         3.20 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             33 |         4.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                8 |             33 |         4.12 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                |               11 |             33 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               10 |             33 |         3.30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               10 |             33 |         3.30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |               13 |             33 |         2.54 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |               10 |             33 |         3.30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |               11 |             33 |         3.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                6 |             33 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                       | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                6 |             33 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                      | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                8 |             33 |         4.12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                     | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |                8 |             33 |         4.12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/pixel_unpack/inst/grp_pixel_unpack_Pipeline_VITIS_LOOP_19_1_fu_180/last_reg_2480                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                           | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |                5 |             34 |         6.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |                5 |             34 |         6.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                        | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             34 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             34 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             34 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             34 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                8 |             34 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                  |               10 |             34 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                      | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                  |                8 |             34 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             34 |         6.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                         | base_i/video/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                6 |             34 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             34 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             34 |         6.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                      |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             35 |         5.83 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                   | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                             |                5 |             35 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                      |                9 |             35 |         3.89 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                7 |             35 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                   | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                             |                6 |             35 |         5.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             35 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                     | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                               |                8 |             35 |         4.38 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                               |                6 |             35 |         5.83 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                9 |             35 |         3.89 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                8 |             35 |         4.38 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                       | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                 |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                    |               10 |             36 |         3.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             36 |         7.20 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s02_couplers/s02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                   |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                   |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                              |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                              |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                 |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               11 |             37 |         3.36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               15 |             37 |         2.47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               17 |             37 |         2.18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               12 |             37 |         3.08 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             37 |         4.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               11 |             37 |         3.36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |                8 |             37 |         4.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                6 |             37 |         6.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             37 |         6.17 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                    | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                       |               11 |             37 |         3.36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               11 |             37 |         3.36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                8 |             38 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |               10 |             40 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/ap_CS_fsm_state2                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               10 |             40 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                       |               12 |             40 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                |               13 |             40 |         3.08 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |               10 |             41 |         4.10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                  |                9 |             41 |         4.56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |                8 |             41 |         5.12 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |               12 |             41 |         3.42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             41 |         5.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                |               10 |             41 |         4.10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             41 |         5.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[51]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             42 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[51]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             42 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[50]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             42 |         5.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |               15 |             42 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_init_reg_reg[0]                                                                                                      |               10 |             42 |         4.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                            |                6 |             42 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_subsystem/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                    |               10 |             42 |         4.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                    | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                           |               20 |             42 |         2.10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             42 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                            |                6 |             42 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                    | base_i/audio_direct_0/inst/d_axi_pdm_v1_2_S_AXI_inst/Inst_PdmCtl/Inst_PdmRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                           |               20 |             42 |         2.10 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                            | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_init_reg_reg[0]                                                                                                    |                8 |             42 |         5.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |               11 |             42 |         3.82 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             43 |         4.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             43 |         4.78 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             43 |         5.38 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                |                6 |             43 |         7.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/pixel_pack/inst/grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_193/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1016_out                                                                                                                     |                                                                                                                                                                                                                                                                                            |                6 |             43 |         7.17 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                            |                6 |             43 |         7.17 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                   |                7 |             43 |         6.14 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                     |                8 |             43 |         5.38 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_capture_64_V_data_V_U/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               13 |             44 |         3.38 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             44 |         6.29 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                           | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                       |                8 |             44 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_trace_64_V_data_V_U/ack_in_t_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             44 |         4.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |               10 |             44 |         4.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                7 |             44 |         6.29 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/regslice_both_trace_64_V_data_V_U/load_p1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               14 |             44 |         3.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                           | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                       |                7 |             44 |         6.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                8 |             44 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                      |               10 |             44 |         4.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             45 |         6.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             45 |         6.43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                              | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                              |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                |                7 |             45 |         6.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               12 |             45 |         3.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_3[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_4[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                                                                                  |                                                                                                                                                                                                                                                                                            |                7 |             45 |         6.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                7 |             45 |         6.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_5[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             45 |         6.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             45 |         6.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_6[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                7 |             46 |         6.57 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr0                      |               11 |             46 |         4.18 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                 | base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                             |               10 |             46 |         4.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             46 |         5.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               10 |             46 |         4.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                      |               12 |             46 |         3.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             46 |         5.11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             46 |         5.11 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             47 |         7.83 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             47 |         7.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             47 |         5.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                8 |             47 |         5.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             47 |         5.88 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             47 |         5.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             47 |         6.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             47 |         6.71 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                7 |             47 |         6.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             47 |         5.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             47 |         6.71 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             48 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             48 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |                6 |             48 |         8.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                6 |             48 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               11 |             48 |         4.36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                7 |             48 |         6.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             48 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             48 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               12 |             48 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             48 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             48 |         6.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               11 |             48 |         4.36 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                9 |             48 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |               11 |             48 |         4.36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                        | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               10 |             48 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                8 |             48 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                           | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                   |                9 |             50 |         5.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             50 |         7.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             50 |         7.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                             | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                           |                7 |             50 |         7.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             50 |         7.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                           | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                     |                8 |             50 |         6.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             52 |         5.78 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q_reg[1]0                                                                                                                                                                | base_i/iop_pmoda/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                 |               16 |             52 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q_reg[1]0                                                                                                                                                                | base_i/iop_pmodb/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                 |               14 |             52 |         3.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |               10 |             52 |         5.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                         |               10 |             52 |         5.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q_reg[1]0                                                                                                                                                              | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                               |               15 |             52 |         3.47 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                9 |             52 |         5.78 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                           |               17 |             53 |         3.12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |                8 |             53 |         6.62 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |               16 |             53 |         3.31 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |               14 |             54 |         3.86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/pixel_pack/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                          |               15 |             54 |         3.60 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/pixel_unpack/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |               15 |             55 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                              |               14 |             55 |         3.93 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                       | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                     |               12 |             56 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                     | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |               11 |             56 |         5.09 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                            | base_i/trace_analyzer_pmoda/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |               14 |             57 |         4.07 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                          | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |               10 |             57 |         5.70 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                |               14 |             59 |         4.21 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/grp_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1_fu_84/i_2_reg_321[31]_i_1_n_6                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               14 |             60 |         4.29 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |               18 |             61 |         3.39 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |               20 |             61 |         3.05 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                                                                            |               11 |             64 |         5.82 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                                            |               12 |             64 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                                            |               19 |             64 |         3.37 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                9 |             64 |         7.11 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               11 |             64 |         5.82 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                               |                                                                                                                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               16 |             64 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               10 |             64 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                             | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |               12 |             65 |         5.42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                   | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                             |               11 |             65 |         5.91 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |               18 |             67 |         3.72 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                        | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |               13 |             67 |         5.15 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                                                                                                            |               11 |             67 |         6.09 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                            |               11 |             67 |         6.09 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                          |               10 |             67 |         6.70 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                            | base_i/video/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                        |               20 |             67 |         3.35 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                   | base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |               14 |             67 |         4.79 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               12 |             69 |         5.75 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               14 |             69 |         4.93 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               11 |             69 |         6.27 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               15 |             69 |         4.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_pmoda/trace_cntrl_32_0/inst/trace_cntrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |               15 |             70 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/trace_cntrl_s_axi_U/SR[0]                                                                                                                                                                                                              |               23 |             70 |         3.04 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/gpio_subsystem/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |               20 |             72 |         3.60 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                              | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                     |               21 |             73 |         3.48 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |               13 |             73 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               14 |             73 |         5.21 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               12 |             73 |         6.08 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               13 |             73 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               11 |             73 |         6.64 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               12 |             74 |         6.17 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               13 |             74 |         5.69 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               11 |             75 |         6.82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               11 |             75 |         6.82 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               11 |             75 |         6.82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               11 |             75 |         6.82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               10 |             75 |         7.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               12 |             77 |         6.42 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                             |               15 |             77 |         5.13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                             |               15 |             77 |         5.13 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               14 |             77 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |               22 |             78 |         3.55 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | base_i/trace_analyzer_arduino/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                                                                                         |               15 |             78 |         5.20 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                                                                                  |               14 |             81 |         5.79 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                    | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               22 |             93 |         4.23 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                  | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               22 |             93 |         4.23 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                    | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               24 |             93 |         3.88 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/grp_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1_fu_86/ap_enable_reg_pp0_iter10                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               21 |             96 |         4.57 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               25 |            102 |         4.08 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/grp_fu_882_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               19 |            103 |         5.42 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/hdmi_out/color_convert/inst/regslice_both_stream_out_24_V_data_V_U/grp_fu_882_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               18 |            103 |         5.72 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                | base_i/trace_analyzer_arduino/trace_cntrl_64_0/inst/grp_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1_fu_86/load_p2                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               16 |            104 |         6.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               31 |            109 |         3.52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |               16 |            114 |         7.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                              |               34 |            135 |         3.97 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               35 |            141 |         4.03 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                               |               25 |            145 |         5.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               58 |            155 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               57 |            155 |         2.72 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               60 |            155 |         2.58 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                       | base_i/video/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                                     |               31 |            173 |         5.58 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                              |               29 |            173 |         5.97 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                         | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                |               38 |            173 |         4.55 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                           | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                             |               25 |            173 |         6.92 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_2                      |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               45 |            192 |         4.27 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                   | base_i/iop_pmoda/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               58 |            221 |         3.81 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                   | base_i/iop_pmodb/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               58 |            221 |         3.81 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               63 |            221 |         3.51 |
|  base_i/ps7_0/inst/FCLK_CLK3                                                |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |              127 |            544 |         4.28 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                     |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |              213 |           1137 |         5.34 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |              232 |           1137 |         4.90 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |              253 |           1244 |         4.92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |              700 |           3647 |         5.21 |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


