module mux2_1 #(parameter N=16)(
 //   input clk, rst,
    input [N - 1: 0] data_in0, data_in1,
    input sel,
    output [N - 1: 0] data_out
);

assign data_out = sel ? data_in1 : data_in0;

/*always @(posedge clk, posedge rst) begin
  if(rst != 0) begin
    data_out = 0;
  end 
  else begin
    data_out = sel ? data_in1 : data_in0;
  end
end*/

endmodule
