initSidebarItems({"mod":[["bcr","SRAM/NOR-Flash chip-select control register 2"],["bcr1","SRAM/NOR-Flash chip-select control register 1"],["btr","SRAM/NOR-Flash chip-select timing register 1"],["bwtr","SRAM/NOR-Flash write timing registers 1"],["eccr2","ECC result register 2"],["eccr3","ECC result register 3"],["patt2","Attribute memory space timing register 2"],["patt3","Attribute memory space timing register 3"],["patt4","Attribute memory space timing register 4"],["pcr2","PC Card/NAND Flash control register 2"],["pcr3","PC Card/NAND Flash control register 3"],["pcr4","PC Card/NAND Flash control register 4"],["pio4","I/O space timing register 4"],["pmem2","Common memory space timing register 2"],["pmem3","Common memory space timing register 3"],["pmem4","Common memory space timing register 4"],["sr2","FIFO status and interrupt register 2"],["sr3","FIFO status and interrupt register 3"],["sr4","FIFO status and interrupt register 4"]],"struct":[["RegisterBlock","Register block"]],"type":[["BCR","SRAM/NOR-Flash chip-select control register 2"],["BCR1","SRAM/NOR-Flash chip-select control register 1"],["BTR","SRAM/NOR-Flash chip-select timing register 1"],["BWTR","SRAM/NOR-Flash write timing registers 1"],["ECCR2","ECC result register 2"],["ECCR3","ECC result register 3"],["PATT2","Attribute memory space timing register 2"],["PATT3","Attribute memory space timing register 3"],["PATT4","Attribute memory space timing register 4"],["PCR2","PC Card/NAND Flash control register 2"],["PCR3","PC Card/NAND Flash control register 3"],["PCR4","PC Card/NAND Flash control register 4"],["PIO4","I/O space timing register 4"],["PMEM2","Common memory space timing register 2"],["PMEM3","Common memory space timing register 3"],["PMEM4","Common memory space timing register 4"],["SR2","FIFO status and interrupt register 2"],["SR3","FIFO status and interrupt register 3"],["SR4","FIFO status and interrupt register 4"]]});