{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627675316702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627675316708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 22:01:56 2021 " "Processing started: Fri Jul 30 22:01:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627675316708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675316708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_my_calculator -c e_my_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_calculator -c e_my_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675316708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627675317288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627675317288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_my_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_my_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_calculator-a_my_Calculator " "Found design unit 1: e_my_calculator-a_my_Calculator" {  } { { "e_my_calculator.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_my_calculator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326747 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_calculator " "Found entity 1: e_my_calculator" {  } { { "e_my_calculator.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_my_calculator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_my_finite_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_my_finite_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_finite_SM-a_my_finite_SM " "Found design unit 1: e_my_finite_SM-a_my_finite_SM" {  } { { "e_my_Finite_SM.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_my_Finite_SM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326749 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_finite_SM " "Found entity 1: e_my_finite_SM" {  } { { "e_my_Finite_SM.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_my_Finite_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_convert_sw_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_convert_sw_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_convert_Sw_to_integer-a_convert_Sw_to_integer " "Found design unit 1: e_convert_Sw_to_integer-a_convert_Sw_to_integer" {  } { { "e_convert_sw_to_integer.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_convert_sw_to_integer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326752 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_convert_Sw_to_integer " "Found entity 1: e_convert_Sw_to_integer" {  } { { "e_convert_sw_to_integer.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_convert_sw_to_integer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_my_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_my_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_FlipFlop-a_my_FlipFlop " "Found design unit 1: e_my_FlipFlop-a_my_FlipFlop" {  } { { "e_my_flipflop.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_my_flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326754 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_FlipFlop " "Found entity 1: e_my_FlipFlop" {  } { { "e_my_flipflop.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_my_flipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_combine_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_combine_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_combine_int-a_combine_int " "Found design unit 1: e_combine_int-a_combine_int" {  } { { "e_combine_int.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_combine_int.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326756 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_combine_int " "Found entity 1: e_combine_int" {  } { { "e_combine_int.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_combine_int.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_arithmetic_operations.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_arithmetic_operations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_arithmetic_operations-a_arithmetic_operations " "Found design unit 1: e_arithmetic_operations-a_arithmetic_operations" {  } { { "e_arithmetic_operations.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_arithmetic_operations.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326758 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_arithmetic_operations " "Found entity 1: e_arithmetic_operations" {  } { { "e_arithmetic_operations.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_arithmetic_operations.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_separate_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_separate_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_get_digit_from_int-a_get_digit_from_int " "Found design unit 1: e_get_digit_from_int-a_get_digit_from_int" {  } { { "e_separate_digits.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_separate_digits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326760 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_get_digit_from_int " "Found entity 1: e_get_digit_from_int" {  } { { "e_separate_digits.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_separate_digits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_7_seg-a_7_seg " "Found design unit 1: e_7_seg-a_7_seg" {  } { { "e_7_seg.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326762 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_7_seg " "Found entity 1: e_7_seg" {  } { { "e_7_seg.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_7_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627675326762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326762 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "digit4 e_separate_digits.vhd(34) " "VHDL error at e_separate_digits.vhd(34): object \"digit4\" is used but not declared" {  } { { "e_separate_digits.vhd" "" { Text "D:/DIT/FPGA_programming/FPGA_projects/Calculator/e_separate_digits.vhd" 34 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1627675326764 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627675326879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 30 22:02:06 2021 " "Processing ended: Fri Jul 30 22:02:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627675326879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627675326879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627675326879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627675326879 ""}
