

================================================================
== Vitis HLS Report for 'CNN'
================================================================
* Date:           Mon Jan 29 11:40:05 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.503 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%image_r_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %image_r" [model.cpp:9]   --->   Operation 5 'read' 'image_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln9 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>, i64 %image_r_read, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2, i64 %bias_conv1, i64 %kernel_conv1" [model.cpp:9]   --->   Operation 6 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln11 = call void @convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>, i64 %line_buffer_2_1, i64 %line_buffer_1_1" [model.cpp:11]   --->   Operation 7 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln9 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>, i64 %image_r_read, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2, i64 %bias_conv1, i64 %kernel_conv1" [model.cpp:9]   --->   Operation 8 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln11 = call void @convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>, i64 %line_buffer_2_1, i64 %line_buffer_1_1" [model.cpp:11]   --->   Operation 9 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.27>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%hight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hight" [model.cpp:8]   --->   Operation 10 'read' 'hight_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width" [model.cpp:8]   --->   Operation 11 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i32 %width_read" [./CNN.h:118]   --->   Operation 12 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i32 %hight_read" [./CNN.h:123]   --->   Operation 13 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%output_conv1_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %output_conv1" [./CNN.h:123]   --->   Operation 14 'read' 'output_conv1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.85ns)   --->   "%empty = icmp_sgt  i32 %hight_read, i32 0" [model.cpp:8]   --->   Operation 15 'icmp' 'empty' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln118 = add i33 %sext_ln123, i33 1" [./CNN.h:118]   --->   Operation 16 'add' 'add_ln118' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %add_ln118, i32 1, i32 32" [./CNN.h:118]   --->   Operation 17 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i32 %tmp_1" [./CNN.h:118]   --->   Operation 18 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.22ns)   --->   "%select_ln118 = select i1 %empty, i63 %sext_ln118_1, i63 0" [./CNN.h:118]   --->   Operation 19 'select' 'select_ln118' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.85ns)   --->   "%empty_37 = icmp_sgt  i32 %width_read, i32 0" [model.cpp:8]   --->   Operation 20 'icmp' 'empty_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.88ns)   --->   "%add_ln118_1 = add i33 %sext_ln118, i33 1" [./CNN.h:118]   --->   Operation 21 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %add_ln118_1, i32 1, i32 32" [./CNN.h:118]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln118_2 = sext i32 %tmp" [./CNN.h:118]   --->   Operation 23 'sext' 'sext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.22ns)   --->   "%select_ln118_1 = select i1 %empty_37, i63 %sext_ln118_2, i63 0" [./CNN.h:118]   --->   Operation 24 'select' 'select_ln118_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln118_cast = zext i63 %select_ln118" [./CNN.h:118]   --->   Operation 25 'zext' 'select_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%select_ln118_1_cast = zext i63 %select_ln118_1" [./CNN.h:118]   --->   Operation 26 'zext' 'select_ln118_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.17ns)   --->   "%bound = mul i126 %select_ln118_cast, i126 %select_ln118_1_cast" [./CNN.h:118]   --->   Operation 27 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i126.i4, i126 %bound, i4 0" [./CNN.h:118]   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = zext i130 %tmp_2" [./CNN.h:118]   --->   Operation 29 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %hight_read, i32 1, i32 31" [model.cpp:8]   --->   Operation 30 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.84ns)   --->   "%icmp = icmp_sgt  i31 %tmp_3, i31 0" [model.cpp:8]   --->   Operation 31 'icmp' 'icmp' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln8 = call void @CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3, i32 %hight_read, i132 %tmp_5, i126 %bound, i1 %icmp, i32 %width_read, i1 %empty_37, i64 %output_conv1_read, i64 %output_pooling1" [model.cpp:8]   --->   Operation 32 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.15>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %padding"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %padding, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hight"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hight, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %image_r"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv1, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_pooling1"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_pooling1, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv2"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv2, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (4.15ns)   --->   "%call_ln8 = call void @CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3, i32 %hight_read, i132 %tmp_5, i126 %bound, i1 %icmp, i32 %width_read, i1 %empty_37, i64 %output_conv1_read, i64 %output_pooling1" [model.cpp:8]   --->   Operation 48 'call' 'call_ln8' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [model.cpp:22]   --->   Operation 49 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 4.28ns
The critical path consists of the following:
	wire read operation ('hight', model.cpp:8) on port 'hight' (model.cpp:8) [30]  (0 ns)
	'add' operation ('add_ln118', ./CNN.h:118) [38]  (0.88 ns)
	'select' operation ('select_ln118', ./CNN.h:118) [41]  (0.227 ns)
	'mul' operation ('bound', ./CNN.h:118) [49]  (3.17 ns)

 <State 4>: 4.16ns
The critical path consists of the following:
	'call' operation ('call_ln8', model.cpp:8) to 'CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3' [54]  (4.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
