
`include "defines.v"

module id(

	input wire										rst,
	input wire[`InstAddrBus]			pc_i,
	input wire[`InstBus]          inst_i,

	input wire[`RegBus]           reg1_data_i,
	input wire[`RegBus]           reg2_data_i,

	//é€åˆ°regfileçš„ä¿¡æ?
	output reg                    reg1_read_o,
	output reg                    reg2_read_o,     
	output reg[`RegAddrBus]       reg1_addr_o,
	output reg[`RegAddrBus]       reg2_addr_o, 	      
	
	//é€åˆ°æ‰§è¡Œé˜¶æ®µçš„ä¿¡æ?
	output reg[`AluOpBus]         aluop_o,
	output reg[`AluSelBus]        alusel_o,
	output reg[`RegBus]           reg1_o,
	output reg[`RegBus]           reg2_o,
	output reg[`RegAddrBus]       wd_o,
	output reg                    wreg_o,

	input wire[`RegAddrBus]       ex_wd_i,
	input wire[`RegBus]           ex_wdata_i,  
	input wire                    ex_wreg_i,

	input wire[`RegAddrBus]       mem_wd_i,
	input wire[`RegBus]           mem_wdata_i,
	input wire                    mem_wreg_i

);

  wire[5:0] op = inst_i[31:26];
  wire[4:0] op2 = inst_i[10:6];
  wire[5:0] op3 = inst_i[5:0];
  wire[4:0] op4 = inst_i[20:16];
  //ä¿å­˜æŒ‡ä»¤éœ?è¦çš„ç«‹å³æ•?
  reg[`RegBus]	imm;
  //æŒ‡ä»¤æœ‰æ•ˆ
  reg instvalid;
  
 //**********   å¯¹æŒ‡ä»¤è¿›è¡Œè¯‘ç ?*********
	
always @(*) begin
   if(rst == `RstEnable) begin
        aluop_o <=  `EXE_NOP_OP;
        alusel_o <= `EXE_RES_NOP;
        wd_o    <=  `NOPRegAddr;
        wreg_o  <=  `WriteDisable;
        instvalid   <=  `InstInvalid;
        reg1_read_o <=  1'b0;
        reg2_read_o <=  1'b0;
        reg1_addr_o <=  `NOPRegAddr;
        reg2_addr_o <=  `NOPRegAddr;
        imm         <=  32'h0;
    end else begin
        aluop_o <=  `EXE_NOP_OP;
        alusel_o <= `EXE_RES_NOP;
        wd_o    <=  inst_i[15:11];
        wreg_o  <=  `WriteDisable;
        instvalid   <=  `InstInvalid;
        reg1_read_o <=  1'b0;
        reg2_read_o <=  1'b0;
        reg1_addr_o <=  inst_i[25:21];  //é»˜è®¤ç¬¬ä¸€ä¸ªæ“ä½œæ•°å¯„å­˜å™¨ä¸ºç«¯å£1è¯»å–çš„å¯„å­˜å™¨
        reg2_addr_o <=  inst_i[20:16];  //é»˜è®¤ç¬¬äºŒä¸ªæ“ä½œå¯„å­˜å™¨ä¸ºç«¯ï¿????2è¯»å–çš„å¯„å­˜å™¨
        imm         <=  `ZeroWord; 

        //åˆ¤æ–­æŒ‡ä»¤
        case (op)
            `EXE_SLTIU:begin
                //æŒ‡ä»¤å†™å…¥å¯„å­˜ï¿????
                wreg_o <= `WriteEnable;
                //è¿ç®—çš„å­ç±»å‹æ˜¯ç®—æ•°æ¯”è¾ƒè¿ï¿????		
                aluop_o <= `EXE_SLTIU_OP;
                //è¿ç®—ç±»å‹æ˜¯ç®—æœ¯è¿ï¿????
                alusel_o <= `EXE_RES_ARITHMETIC; 
                //é€šè¿‡Regfileçš„è¯»ç«¯å£1è¯»å–å¯„å­˜ï¿????
                reg1_read_o <= 1'b1;	
                reg2_read_o <= 1'b0;	
                //æŒ‡ä»¤æ‰§è¡Œï¿????è¦çš„ç«‹å³ï¿????  	
                imm <= {{16{0}}, inst_i[15:0]};//{{16{inst_i[15]}}, inst_i[15:0]}
                //æŒ‡ä»¤æ‰§è¡Œï¿????è¦å†™çš„ç›®çš„å¯„å­˜å™¨		
                wd_o <= inst_i[20:16];		  	
                instvalid <= `InstValid;   //æŒ‡ä»¤æœ‰æ•ˆ
            end 
            default:begin
            end 
        endcase
    end
end//always
	
/*********************************************************************************
***************************	ç¬¬äºŒé˜¶æ®µï¼šç¡®å®šè¿›è¡Œè¿ç®—çš„æºæ“ä½œæ•°1***************************
*********************************************************************************/
//regfileè¯»ç«¯å?1çš„è¾“å‡ºå??
always @ (*)
begin
	if(rst == `RstEnable)
		reg1_o <= `ZeroWord;
	else 
	// å¯¹äºæºæ“ä½œæ•°ï¼Œè‹¥æ˜¯ç›®å‰ç«¯å£çš„è¯»å–å¾—å¯„å­˜å™¨æ•°æ®åœ°å€æ˜?  æ‰§è¡Œé˜¶æ®µçš„è¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨  ï¼Œé‚£ä¹ˆç›´æ¥å°†æ‰§è¡Œçš„ç»“æœä½œä¸ºreg1_oçš„å?¼ã??
	//è¿™ä¸ªæ•°ç›¸å½“äºæ˜¯è¦å†™å…¥çš„æ•°æ?
		if((reg1_read_o == 1'b1) && (ex_wreg_i == 1'b1) && (ex_wd_i == reg1_addr_o) )
			reg1_o <= ex_wdata_i;	
		else
			//å¯¹äºè¦æ˜¯ç›®çš„å¯„å­˜å™¨ï¼Œæˆ‘ä»¬è¦è¯»å–çš„å¯„å­˜å™¨å…¶å®æ˜¯æœ?ç»ˆè®¿å­˜è¦å†™å…¥çš„å¯„å­˜å™¨ï¼Œé‚£ä¹ˆè®¿å­˜çš„æ•°æ®å°±ç›´æ¥ä½œä¸ºæºæ“ä½œæ•°è¿›è¡Œå¤„ç?
			if((reg1_read_o == 1'b1) && (mem_wreg_i == 1'b1) && (mem_wd_i == reg1_addr_o) )
				reg1_o <= mem_wdata_i ;
			else 
				if(reg1_read_o == 1'b1)
					reg1_o <= reg1_data_i;
				else 
					if(reg1_read_o == 1'b0)
						reg1_o <= imm;				//ç«‹å³æ•?
					else 
						reg1_o <= `ZeroWord;
end

/*********************************************************************************
***************************	ç¬¬ä¸‰é˜¶æ®µï¼šç¡®å®šè¿›è¡Œè¿ç®—çš„æºæ“ä½œæ•°2***************************
*********************************************************************************/
//regfileè¯»ç«¯å?2çš„è¾“å‡ºå??
always @ (*)
begin
	if(rst == `RstEnable)
		reg2_o <= `ZeroWord;
	else 
	// å¯¹äºæºæ“ä½œæ•°ï¼Œè‹¥æ˜¯ç›®å‰ç«¯å£çš„è¯»å–å¾—å¯„å­˜å™¨æ•°æ®åœ°å€æ˜?  æ‰§è¡Œé˜¶æ®µçš„è¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨  ï¼Œé‚£ä¹ˆç›´æ¥å°†æ‰§è¡Œçš„ç»“æœä½œä¸ºreg2_oçš„å?¼ã??
	//è¿™ä¸ªæ•°ç›¸å½“äºæ˜¯è¦å†™å…¥çš„æ•°æ?
		if((reg2_read_o == 1'b1) && (ex_wreg_i == 1'b1) && (ex_wd_i == reg2_addr_o) )
			reg2_o <= ex_wdata_i;	
		else
			//å¯¹äºè¦æ˜¯ç›®çš„å¯„å­˜å™¨ï¼Œæˆ‘ä»¬è¦è¯»å–çš„å¯„å­˜å™¨å…¶å®æ˜¯æœ?ç»ˆè®¿å­˜è¦å†™å…¥çš„å¯„å­˜å™¨ï¼Œé‚£ä¹ˆè®¿å­˜çš„æ•°æ®å°±ç›´æ¥ä½œä¸ºæºæ“ä½œæ•°è¿›è¡Œå¤„ç?
			if((reg2_read_o == 1'b1) && (mem_wreg_i == 1'b1) && (mem_wd_i == reg2_addr_o) )
				reg2_o <= mem_wdata_i ;
			else 
				if(reg2_read_o == 1'b1)
					reg2_o <= reg2_data_i;
				else 
					if(reg2_read_o == 1'b0)
						reg2_o <= imm;				//ç«‹å³æ•?
					else 
						reg2_o <= `ZeroWord;
end

endmodule