INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/pr_d_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pr_d_e
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/pr_e_m.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pr_e_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/pr_f_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pr_f_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/pr_m_w.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pr_m_w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/pr_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pr_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab11/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
