Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: SCRODQB_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SCRODQB_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SCRODQB_Top"
Output Format                      : NGC
Target Device                      : xc6slx150t-3-fgg676

---- Source Options
Top Module Name                    : SCRODQB_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../SCROD_A5_RJ45/source/Ethernet files/IPcores" "../SCROD_A5_RJ45/ipcore_dir/STATE_FIFO" "../SCROD_A5_RJ45/source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/implement" "../SCROD_A5_RJ45/ipcore_dir/CMD_FIFO_w1r8" "../../../../QBLink/QBLink/ipcore_dir" "../../../../QBLink/QBLink/cores" "../SCROD_A5_RJ45/ipcore_dir/CLK_FANOUT"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\ipcore_dir\STATE_FIFO\STATE_FIFO.vhd" into library work
Parsing entity <STATE_FIFO>.
Parsing architecture <STATE_FIFO_a> of entity <state_fifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\tx_fifo.vhd" into library work
Parsing entity <tx_fifo>.
Parsing architecture <tx_fifo_a> of entity <tx_fifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\ip_rx_bram.vhd" into library work
Parsing entity <ip_rx_bram>.
Parsing architecture <ip_rx_bram_a> of entity <ip_rx_bram>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\eth_head_fifo.vhd" into library work
Parsing entity <eth_head_fifo>.
Parsing architecture <eth_head_fifo_a> of entity <eth_head_fifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" into library work
Parsing entity <pcs_pma_s6_gtpwizard_tile>.
Parsing architecture <RTL> of entity <pcs_pma_s6_gtpwizard_tile>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard\example_design\frame_gen.vhd" into library work
Parsing entity <FRAME_GEN>.
Parsing architecture <RTL> of entity <frame_gen>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard\example_design\frame_check.vhd" into library work
Parsing entity <FRAME_CHECK>.
Parsing architecture <RTL> of entity <frame_check>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard.vhd" into library work
Parsing entity <pcs_pma_s6_gtpwizard>.
Parsing architecture <RTL> of entity <pcs_pma_s6_gtpwizard>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard\example_design\pcs_pma_s6_gtpwizard_top.vhd" into library work
Parsing entity <pcs_pma_s6_gtpwizard_top>.
Parsing architecture <RTL> of entity <pcs_pma_s6_gtpwizard_top>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\ipcore_dir\CMD_FIFO_w1r8\CMD_FIFO_w1r8.vhd" into library work
Parsing entity <CMD_FIFO_w1r8>.
Parsing architecture <CMD_FIFO_w1r8_a> of entity <cmd_fifo_w1r8>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_pselect_f.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_pselect_f>.
Parsing architecture <imp> of entity <tri_mode_eth_mac_v5_5_pselect_f>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_ipif_pkg.vhd" into library work
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_counter_f.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_counter_f>.
Parsing architecture <imp> of entity <tri_mode_eth_mac_v5_5_counter_f>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_address_decoder.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_address_decoder>.
Parsing architecture <IMP> of entity <tri_mode_eth_mac_v5_5_address_decoder>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_slave_attachment.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_slave_attachment>.
Parsing architecture <rtl> of entity <tri_mode_eth_mac_v5_5_slave_attachment>.
WARNING:HDLCompiler:443 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_slave_attachment.vhd" Line 236: Function get_addr_bits does not always return a value.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_sync_block.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_sync_block>.
Parsing architecture <structural> of entity <tri_mode_eth_mac_v5_5_sync_block>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi_lite_ipif.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_axi_lite_ipif>.
Parsing architecture <rtl> of entity <tri_mode_eth_mac_v5_5_axi_lite_ipif>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_vector_decode>.
Parsing architecture <rtl> of entity <tri_mode_eth_mac_v5_5_vector_decode>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_tx_client_fifo.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_tx_client_fifo>.
Parsing architecture <RTL> of entity <tri_mode_eth_mac_v5_5_tx_client_fifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_rx_client_fifo.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_rx_client_fifo>.
Parsing architecture <RTL> of entity <tri_mode_eth_mac_v5_5_rx_client_fifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper>.
Parsing architecture <rtl> of entity <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\tri_mode_eth_mac_v5_5.vhd" into library work
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo>.
Parsing architecture <RTL> of entity <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_reset_sync.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_reset_sync>.
Parsing architecture <rtl> of entity <tri_mode_eth_mac_v5_5_reset_sync>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_block.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_block>.
Parsing architecture <wrapper> of entity <tri_mode_eth_mac_v5_5_block>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" into library work
Parsing entity <pcs_pma_transceiver_A>.
Parsing architecture <structural> of entity <pcs_pma_transceiver_a>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma.vhd" into library work
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\UtilityPkg.vhd" into library work
Parsing package <UtilityPkg>.
Parsing package body <UtilityPkg>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_fifo_block.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_fifo_block>.
Parsing architecture <wrapper> of entity <tri_mode_eth_mac_v5_5_fifo_block>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi_lite_sm.vhd" into library work
Parsing entity <tri_mode_eth_mac_v5_5_axi_lite_sm>.
Parsing architecture <rtl> of entity <tri_mode_eth_mac_v5_5_axi_lite_sm>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_reset_sync.vhd" into library work
Parsing entity <pcs_pma_reset_sync>.
Parsing architecture <rtl> of entity <pcs_pma_reset_sync>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_block.vhd" into library work
Parsing entity <pcs_pma_block>.
Parsing architecture <block_level> of entity <pcs_pma_block>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\Encode8b10b.vhd" into library work
Parsing entity <Encode8b10b>.
Parsing architecture <rtl> of entity <encode8b10b>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd" into library work
Parsing entity <Decode8b10b>.
Parsing architecture <rtl> of entity <decode8b10b>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\QBLink\cores\serializationFifo.vhd" into library work
Parsing entity <serializationFifo>.
Parsing architecture <serializationFifo_a> of entity <serializationfifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" into library work
Parsing entity <ip_udp_tx_block>.
Parsing architecture <Behavioral> of entity <ip_udp_tx_block>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" Line 140: Actual for formal port rst is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_rx_block.vhd" into library work
Parsing entity <ip_udp_rx_block>.
Parsing architecture <rtl> of entity <ip_udp_rx_block>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_head.vhd" into library work
Parsing entity <eth_head>.
Parsing architecture <Behavioral> of entity <eth_head>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_head.vhd" Line 109: Actual for formal port rst is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" into library work
Parsing entity <eth>.
Parsing architecture <Behavioral> of entity <eth>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\SyncBit.vhd" into library work
Parsing entity <SyncBit>.
Parsing architecture <structural> of entity <syncbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceOut.vhd" into library work
Parsing entity <S6SerialInterfaceOut>.
Parsing architecture <Behavioral> of entity <s6serialinterfaceout>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceOut.vhd" Line 64: Actual for formal port rd_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceOut.vhd" Line 129: Actual for formal port c1 is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceIn.vhd" into library work
Parsing entity <S6SerialInterfaceIn>.
Parsing architecture <Behavioral> of entity <s6serialinterfacein>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceIn.vhd" Line 80: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceIn.vhd" Line 197: Actual for formal port rd_en is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\ByteLink.vhd" into library work
Parsing entity <ByteLink>.
Parsing architecture <rtl> of entity <bytelink>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\BMD_definitions.vhd" into library work
Parsing package <BMD_definitions>.
Parsing package body <BMD_definitions>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\QBLink\ipcore_dir\QBLtxFIFO.vhd" into library work
Parsing entity <QBLtxFIFO>.
Parsing architecture <QBLtxFIFO_a> of entity <qbltxfifo>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\QBLink\cores\CMD_FIFO_w8r32.vhd" into library work
Parsing entity <CMD_FIFO_w8r32>.
Parsing architecture <CMD_FIFO_w8r32_a> of entity <cmd_fifo_w8r32>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\QBLink\cores\clockgen_bytelink.vhd" into library work
Parsing entity <clockgen_bytelink>.
Parsing architecture <xilinx> of entity <clockgen_bytelink>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\udp.vhd" into library work
Parsing entity <udp>.
Parsing architecture <Behavioral> of entity <udp>.
Parsing VHDL file "C:\Users\Kevin\Desktop\QBLink\source\QBlink.vhd" into library work
Parsing entity <QBlink>.
Parsing architecture <Behavioral> of entity <qblink>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" into library work
Parsing entity <cmd_center>.
Parsing architecture <Behavioral> of entity <cmd_center>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" into library work
Parsing entity <eth_top>.
Parsing architecture <Behavioral> of entity <eth_top>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\ipcore_dir\CLK_FANOUT\CLK_FANOUT.vhd" into library work
Parsing entity <CLK_FANOUT>.
Parsing architecture <xilinx> of entity <clk_fanout>.
Parsing VHDL file "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" into library work
Parsing entity <SCRODQB_Top>.
Parsing architecture <Behavioral> of entity <scrodqb_top>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 142: Actual for formal port c1 is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SCRODQB_Top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" Line 84: Using initial value '0' for qb_rst since it is never assigned

Elaborating entity <CLK_FANOUT> (architecture <xilinx>) from library <work>.

Elaborating entity <eth_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <udp> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <eth> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" Line 568: Using initial value "00000000" for tx_ifg_delay since it is never assigned

Elaborating entity <tri_mode_eth_mac_v5_5_fifo_block> (architecture <wrapper>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_block> (architecture <wrapper>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_block.vhd" Line 435: Assignment to glbl_rst ignored, since the identifier is never used

Elaborating entity <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper> (architecture <rtl>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_axi_lite_ipif> (architecture <rtl>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_slave_attachment> (architecture <rtl>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_address_decoder> (architecture <IMP>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_address_decoder.vhd" Line 345: Range is empty (null range)

Elaborating entity <tri_mode_eth_mac_v5_5_pselect_f> (architecture <imp>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_counter_f> (architecture <imp>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_vector_decode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 219: Assignment to tx_byte_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 221: Assignment to tx_excessive_collision ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 222: Assignment to tx_late_collision ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 223: Assignment to tx_excessive_deferral ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 224: Assignment to tx_deferred ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 251: Assignment to rx_byte_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 254: Assignment to rx_out_of_bounds_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 310: Assignment to rx_bad_frame_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd" Line 599: Assignment to single_attempt ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_block.vhd" Line 207: <tri_mode_eth_mac_v5_5> remains a black-box since it has no binding entity.

Elaborating entity <tri_mode_eth_mac_v5_5_reset_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo> (architecture <RTL>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_tx_client_fifo> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_tx_client_fifo.vhd" Line 396. Case statement is complete. others clause is never selected

Elaborating entity <tri_mode_eth_mac_v5_5_sync_block> (architecture <structural>) with generics from library <work>.

Elaborating entity <BRAM_TDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 878: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 890: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 905: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 926: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 234: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 303: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 374: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 385: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 465: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 476: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 553: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 628: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 651: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 687: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 709: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1009: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1238: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 740: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 741: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 762: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 772: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 791: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 801: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 820: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 830: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1430: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1431: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1432: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1433: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1434: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1472: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1491: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1510: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1535: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1561: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1571: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1572: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1579: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1589: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1590: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1597: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1613: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1933: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 2263: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1409: Net <dia_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1410: Net <dib_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1411: Net <dipa_pattern[3]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1412: Net <dipb_pattern[3]> does not have a driver.

Elaborating entity <tri_mode_eth_mac_v5_5_rx_client_fifo> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_rx_client_fifo.vhd" Line 360. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_rx_client_fifo.vhd" Line 618. Case statement is complete. others clause is never selected

Elaborating entity <pcs_pma_block> (architecture <block_level>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_block.vhd" Line 223: <pcs_pma> remains a black-box since it has no binding entity.

Elaborating entity <pcs_pma_transceiver_A> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" Line 374: Assignment to rxbufstatus_float0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" Line 384: Assignment to txbufstatus_float0 ignored, since the identifier is never used

Elaborating entity <pcs_pma_s6_gtpwizard> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard.vhd" Line 320: Assignment to tied_to_ground_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard.vhd" Line 322: Assignment to tied_to_vcc_i ignored, since the identifier is never used

Elaborating entity <pcs_pma_s6_gtpwizard_tile> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 232: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 570: Assignment to rxchariscomma0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 572: Assignment to rxchariscomma1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 574: Assignment to rxcharisk0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 576: Assignment to rxcharisk1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 580: Assignment to rxdisperr0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 582: Assignment to rxdisperr1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 584: Assignment to rxnotintable0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 586: Assignment to rxnotintable1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 588: Assignment to rxrundisp0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd" Line 590: Assignment to rxrundisp1_float_i ignored, since the identifier is never used

Elaborating entity <pcs_pma_reset_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <tri_mode_eth_mac_v5_5_axi_lite_sm> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi_lite_sm.vhd" Line 493. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" Line 834: Assignment to enable_address_swap ignored, since the identifier is never used

Elaborating entity <tri_mode_eth_mac_v5_5_reset_sync> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" Line 914: Assignment to chk_resetn ignored, since the identifier is never used

Elaborating entity <ip_udp_tx_block> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" Line 115: Using initial value 800 for frag_wait_time since it is never assigned

Elaborating entity <tx_fifo> (architecture <tx_fifo_a>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" Line 151: Assignment to debug4 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" Line 88: Net <ip_header[159]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" Line 101: Net <udp_pseudo_header[95]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" Line 108: Net <udp_header[63]> does not have a driver.

Elaborating entity <ip_udp_rx_block> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_rx_block.vhd" Line 89: Using initial value "11000000101010000001010011111111" for broadcast_ip_addr since it is never assigned

Elaborating entity <ip_rx_bram> (architecture <ip_rx_bram_a>) from library <work>.

Elaborating entity <eth_head> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_head.vhd" Line 64: Using initial value "0000100000000000" for eth_type since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_head.vhd" Line 65: Using initial value "111111111111111111111111111111111111111111111111" for broadcast_mac_addr since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_head.vhd" Line 68: Using initial value "1011111000010001111000100101110010110000110101011010101010111011110011001101110111101110111111110000100000000000" for tx_eth_header since it is never assigned

Elaborating entity <eth_head_fifo> (architecture <eth_head_fifo_a>) from library <work>.

Elaborating entity <QBlink> (architecture <Behavioral>) from library <work>.

Elaborating entity <clockgen_bytelink> (architecture <xilinx>) from library <work>.

Elaborating entity <SyncBit> (architecture <structural>) with generics from library <work>.

Elaborating entity <S6SerialInterfaceOut> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <serializationFifo> (architecture <serializationFifo_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceOut.vhd" Line 97. Case statement is complete. others clause is never selected

Elaborating entity <S6SerialInterfaceIn> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceIn.vhd" Line 166. Case statement is complete. others clause is never selected

Elaborating entity <ByteLink> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Encode8b10b> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\QBLink\source\Encode8b10b.vhd" Line 132: Assignment to illegalk ignored, since the identifier is never used

Elaborating entity <Decode8b10b> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd" Line 107: Assignment to cdei ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd" Line 111: Assignment to p22enin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd" Line 112: Assignment to p22ei ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd" Line 113: Assignment to p31dnenin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd" Line 114: Assignment to p31e ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd" Line 149: Assignment to alt7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd" Line 156: Assignment to k28 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:\Users\Kevin\Desktop\QBLink\source\ByteLink.vhd" Line 198. Case statement is complete. others clause is never selected

Elaborating entity <QBLtxFIFO> (architecture <QBLtxFIFO_a>) from library <work>.

Elaborating entity <CMD_FIFO_w8r32> (architecture <CMD_FIFO_w8r32_a>) from library <work>.

Elaborating entity <cmd_center> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" Line 69: Using initial value '0' for wave_empty since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" Line 94: Using initial value '0' for dc_fifo_reset since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" Line 101: Using initial value "00000000000000000000000000000000" for dc_fifo_din since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" Line 107: Using initial value '0' for dc_fifo_rd_en since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" Line 108: Using initial value '0' for dc_fifo_wr_en since it is never assigned

Elaborating entity <STATE_FIFO> (architecture <STATE_FIFO_a>) from library <work>.

Elaborating entity <CMD_FIFO_w1r8> (architecture <CMD_FIFO_w1r8_a>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" Line 299: Assignment to wave_rd_en ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" Line 70: Net <wave_dout[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" Line 95: Net <dc_wr_en[2]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SCRODQB_Top>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd".
WARNING:Xst:647 - Input <MGTCLK0P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGTCLK0N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 199: Output port <localWordOutValid> of the instance <comm_process> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 199: Output port <trgLinkSynced> of the instance <comm_process> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 199: Output port <serialClkLocked> of the instance <comm_process> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<19>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<18>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<17>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<16>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<15>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<14>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<13>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<12>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<11>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<10>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<9>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<8>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<7>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<6>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<5>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<4>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<3>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<2>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\SCRODQB_Top.vhd" line 216: Output port <CONTROL_REG<0>> of the instance <cmd_interpreter> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <CommState>.
    Found 4x4-bit Read Only RAM for signal <_n0042>
    Found 1-bit 3-to-1 multiplexer for signal <CommState[1]_X_9_o_Mux_15_o> created at line 240.
WARNING:Xst:737 - Found 1-bit latch for signal <dc_cmd_valid>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd_req>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sync>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred   3 Multiplexer(s).
Unit <SCRODQB_Top> synthesized.

Synthesizing Unit <CLK_FANOUT>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\ipcore_dir\CLK_FANOUT\CLK_FANOUT.vhd".
    Summary:
	no macro.
Unit <CLK_FANOUT> synthesized.

Synthesizing Unit <eth_top>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd".
WARNING:Xst:647 - Input <mgttxfault> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mgtmod0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mgtlos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <status_vector0> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <speedis100> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <speedis10100> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <tx_statistics_s> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <rx_statistics_s> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <serial_response> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <frame_error> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <frame_errorn> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <activity_flash> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <activity_flashn> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <an_interrupt0> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <txp1> of the instance <udp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_top.vhd" line 192: Output port <txn1> of the instance <udp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <eth_top> synthesized.

Synthesizing Unit <udp>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\udp.vhd".
        ip_addr = "11000000101010000001010000000101"
        dst_ip_addr = "11000000101010000001010000000001"
        port_num = "0110000000000000"
        dst_port_num = "0111000000000000"
        mac_addr = "101010101011101111001100110111011110111011111111"
        dst_mac_addr = "101111100001000111100010010111001011000011010101"
WARNING:Xst:647 - Input <rx_udp_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\udp.vhd" line 273: Output port <tx_axis_fifo_tready> of the instance <eth_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\udp.vhd" line 273: Output port <an_done> of the instance <eth_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <frame_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <frame_errorn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <activity_flash> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <activity_flashn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <udp> synthesized.

Synthesizing Unit <eth>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd".
WARNING:Xst:647 - Input <ext_user_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gen_tx_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" line 633: Output port <mdio_o> of the instance <trimac_fifo_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" line 633: Output port <mdio_t> of the instance <trimac_fifo_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" line 728: Output port <gmii_isolate0> of the instance <core_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" line 728: Output port <mdio0_o> of the instance <core_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth.vhd" line 728: Output port <mdio0_t> of the instance <core_wrapper> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mdio_i_int>.
    Found 2-bit register for signal <present_state>.
    Found 7-bit register for signal <count>.
    Found 1-bit register for signal <enable_phy_loopback>.
    Found 1-bit register for signal <s_axi_pre_resetn>.
    Found 1-bit register for signal <s_axi_resetn>.
    Found 1-bit register for signal <gtx_pre_resetn>.
    Found 1-bit register for signal <gtx_resetn>.
    Found 1-bit register for signal <rx_statistics_valid_reg>.
    Found 30-bit register for signal <rx_stats_shift>.
    Found 1-bit register for signal <tx_statistics_valid_reg>.
    Found 34-bit register for signal <tx_stats_shift>.
    Found 18-bit register for signal <pause_shift>.
    Found 1-bit register for signal <pause_req>.
    Found 16-bit register for signal <pause_val>.
    Found 1-bit register for signal <phy_resetn>.
    Found 6-bit register for signal <phy_reset_count>.
    Found 1-bit register for signal <local_chk_reset>.
    Found 2-bit register for signal <current_state0>.
    Found 31-bit register for signal <count0>.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | mdc (falling_edge)                             |
    | Reset              | gtpreset0_1 (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <current_state0>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | userclk2_1 (rising_edge)                       |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <phy_reset_count[5]_GND_21_o_add_9_OUT> created at line 1241.
    Found 7-bit adder for signal <count[6]_GND_21_o_add_28_OUT> created at line 1241.
    Found 31-bit adder for signal <count0[30]_GND_21_o_add_41_OUT> created at line 1241.
    Found 64x2-bit Read Only RAM for signal <_n0212>
    Found 1-bit 4-to-1 multiplexer for signal <present_state[1]_count[5]_Mux_31_o> created at line 1110.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <eth> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_fifo_block>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_fifo_block.vhd".
        C_BASE_ADDRESS = "00000000000000000000000000000000"
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tdata>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tdata>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tvalid>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tlast>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tuser>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tvalid>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tready>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tlast>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tuser>.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_fifo_block.vhd" line 500: Output port <tx_fifo_status> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_fifo_block.vhd" line 500: Output port <rx_fifo_status> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_fifo_block.vhd" line 500: Output port <tx_fifo_overflow> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_fifo_block.vhd" line 500: Output port <rx_axis_mac_tready> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_fifo_block.vhd" line 500: Output port <rx_fifo_overflow> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_fifo_block> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_block>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_block.vhd".
        C_BASE_ADDRESS = "00000000000000000000000000000000"
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_block.vhd" line 519: Output port <rx_axis_filter_tuser> of the instance <trimac_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_block.vhd" line 519: Output port <mac_irq> of the instance <trimac_core> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_block> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.vhd".
        C_BASE_ADDRESS = "00000000000000000000000000000000"
        C_ADDR_RANGE_SIZE = "00000000000000000000011111111111"
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.vhd" line 222: Output port <Bus2IP_BE> of the instance <axi_lite_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.vhd" line 222: Output port <Bus2IP_RNW> of the instance <axi_lite_top> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <local_rdack>.
    Found 1-bit register for signal <cs_edge_reg>.
    Found 1-bit register for signal <local_wrack>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi_lite_ipif>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000011111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 16
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000011111111111","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000011111111111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_axi_lite_ipif> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_slave_attachment>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000011111111111","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000011111111111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000011111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 16
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_slave_attachment.vhd" line 627: Output port <Count_Out> of the instance <DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_axi_awready_reg>.
    Found 1-bit register for signal <s_axi_wready_reg>.
    Found 1-bit register for signal <s_axi_bvalid_reg>.
    Found 2-bit register for signal <s_axi_bresp_reg>.
    Found 1-bit register for signal <s_axi_arready_reg>.
    Found 32-bit register for signal <s_axi_rdata_reg>.
    Found 2-bit register for signal <s_axi_rresp_reg>.
    Found 1-bit register for signal <s_axi_rvalid_reg>.
    Found 32-bit register for signal <bus2ip_addr_reg>.
    Found 1-bit register for signal <bus2ip_rnw_reg>.
    Found 1-bit register for signal <axi_avalid_reg>.
    Found 1-bit register for signal <counter_en_reg>.
    Found 1-bit register for signal <data_timeout>.
    Found 3-bit register for signal <access_cs>.
    Found finite state machine <FSM_2> for signal <access_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_INV_12_o (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 7-to-1 multiplexer for signal <counter_en_i> created at line 405.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred  53 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_slave_attachment> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_address_decoder>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_address_decoder.vhd".
        C_BUS_AWIDTH = 11
        C_S_AXI_MIN_SIZE = "00000000000000000000011111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000011111111111","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000011111111111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Found 1-bit register for signal <rdce_out_i<1>>.
    Found 1-bit register for signal <wrce_out_i<1>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    WARNING:Xst:2404 -  FFs/Latches <cs_for_gaps_d1<0:0>> (without init value) have a constant value of 0 in block <tri_mode_eth_mac_v5_5_address_decoder>.
    WARNING:Xst:2404 -  FFs/Latches <cs_for_gaps_d2<0:0>> (without init value) have a constant value of 0 in block <tri_mode_eth_mac_v5_5_address_decoder>.
    WARNING:Xst:2404 -  FFs/Latches <CS_for_gaps<0:0>> (without init value) have a constant value of 0 in block <tri_mode_eth_mac_v5_5_address_decoder>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_mode_eth_mac_v5_5_address_decoder> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_pselect_f>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_pselect_f.vhd".
        C_AB = 0
        C_AW = 11
        C_BAR = "00000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_pselect_f> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_counter_f>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_counter_f.vhd".
        C_NUM_BITS = 4
        C_FAMILY = "nofamily"
    Found 5-bit register for signal <icount_out>.
    Found 5-bit adder for signal <icount_out_x[4]_GND_31_o_add_3_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_31_o_GND_31_o_sub_3_OUT<4:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tri_mode_eth_mac_v5_5_counter_f> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_vector_decode>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_vector_decode.vhd".
    Found 28-bit register for signal <rx_statistics_vector_reg>.
    Found 1-bit register for signal <tx_statistics_valid_reg>.
    Found 32-bit register for signal <tx_statistics_vector_reg>.
    Found 1-bit register for signal <rx_stats_valid_pipe>.
    Found 1-bit register for signal <rx_stats_valid_reg>.
    Found 1-bit register for signal <rx_good_frame_reg>.
    Found 1-bit register for signal <rx_fcs_error_reg>.
    Found 1-bit register for signal <rx_control_frame_reg>.
    Found 1-bit register for signal <rx_length_type_error_reg>.
    Found 1-bit register for signal <rx_flow_control_frame_reg>.
    Found 1-bit register for signal <rx_bad_pause_opcode_reg>.
    Found 1-bit register for signal <rx_alignment_error_reg>.
    Found 1-bit register for signal <tx_stats_valid_pipe>.
    Found 1-bit register for signal <tx_stats_valid_reg>.
    Found 1-bit register for signal <tx_good_frame_reg>.
    Found 1-bit register for signal <tx_control_frame_reg>.
    Found 1-bit register for signal <rx_oversize_frame>.
    Found 5-bit register for signal <rx_frame_length_reg<10:6>>.
    Found 1-bit register for signal <rx_mult_64>.
    Found 1-bit register for signal <tx_oversize_frame>.
    Found 5-bit register for signal <tx_frame_length_reg<10:6>>.
    Found 1-bit register for signal <tx_mult_64>.
    Found 1-bit register for signal <rx_0_63>.
    Found 1-bit register for signal <rx_64>.
    Found 1-bit register for signal <rx_65_127>.
    Found 1-bit register for signal <rx_128_255>.
    Found 1-bit register for signal <rx_256_511>.
    Found 1-bit register for signal <rx_512_1023>.
    Found 1-bit register for signal <rx_1024_max>.
    Found 1-bit register for signal <rx_oversize>.
    Found 1-bit register for signal <tx_0_64>.
    Found 1-bit register for signal <tx_65_127>.
    Found 1-bit register for signal <tx_128_255>.
    Found 1-bit register for signal <tx_256_511>.
    Found 1-bit register for signal <tx_512_1023>.
    Found 1-bit register for signal <tx_1024_max>.
    Found 1-bit register for signal <tx_oversize>.
    Found 1-bit register for signal <inc_vector<4>>.
    Found 1-bit register for signal <inc_vector<5>>.
    Found 1-bit register for signal <inc_vector<6>>.
    Found 1-bit register for signal <inc_vector<7>>.
    Found 1-bit register for signal <inc_vector<8>>.
    Found 1-bit register for signal <inc_vector<9>>.
    Found 1-bit register for signal <inc_vector<10>>.
    Found 1-bit register for signal <inc_vector<11>>.
    Found 1-bit register for signal <inc_vector<12>>.
    Found 1-bit register for signal <inc_vector<13>>.
    Found 1-bit register for signal <inc_vector<14>>.
    Found 1-bit register for signal <inc_vector<15>>.
    Found 1-bit register for signal <inc_vector<16>>.
    Found 1-bit register for signal <inc_vector<17>>.
    Found 1-bit register for signal <inc_vector<18>>.
    Found 1-bit register for signal <inc_vector<19>>.
    Found 1-bit register for signal <inc_vector<20>>.
    Found 1-bit register for signal <inc_vector<21>>.
    Found 1-bit register for signal <inc_vector<22>>.
    Found 1-bit register for signal <inc_vector<23>>.
    Found 1-bit register for signal <inc_vector<24>>.
    Found 1-bit register for signal <inc_vector<25>>.
    Found 1-bit register for signal <inc_vector<26>>.
    Found 1-bit register for signal <inc_vector<27>>.
    Found 1-bit register for signal <inc_vector<28>>.
    Found 1-bit register for signal <inc_vector<29>>.
    Found 1-bit register for signal <inc_vector<30>>.
    Found 1-bit register for signal <inc_vector<31>>.
    Found 1-bit register for signal <inc_vector<32>>.
    Found 1-bit register for signal <inc_vector<33>>.
    Found 1-bit register for signal <rx_statistics_valid_reg>.
    Found 14-bit comparator greater for signal <GND_37_o_rx_frame_length[13]_LessThan_10_o> created at line 370
    Found 14-bit comparator greater for signal <GND_37_o_rx_frame_length[13]_LessThan_11_o> created at line 371
    Found 14-bit comparator greater for signal <GND_37_o_tx_frame_length[13]_LessThan_15_o> created at line 395
    Found 14-bit comparator greater for signal <GND_37_o_tx_frame_length[13]_LessThan_16_o> created at line 396
    Summary:
	inferred 134 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <tri_mode_eth_mac_v5_5_vector_decode> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_reset_sync_1>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_reset_sync.vhd".
        INITIALISE = "11"
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg>.
    Set property "RLOC = X0Y0" for signal <reset_sync_reg>.
    Set property "shreg_extract = NO" for signal <reset_sync_reg>.
    Set property "INIT = 1" for signal <reset_sync_reg>.
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg2>.
    Set property "RLOC = X0Y0" for signal <reset_sync_reg2>.
    Set property "shreg_extract = NO" for signal <reset_sync_reg2>.
    Set property "INIT = 1" for signal <reset_sync_reg2>.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_reset_sync_1> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd".
        FULL_DUPLEX_ONLY = true
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_tx_client_fifo>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_tx_client_fifo.vhd".
        FULL_DUPLEX_ONLY = true
    Set property "ASYNC_REG = TRUE" for signal <wr_rd_addr>.
    Set property "ASYNC_REG = TRUE" for signal <wr_col_window_pipe>.
WARNING:Xst:647 - Input <tx_collision> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_retransmit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_tx_client_fifo.vhd" line 1625: Output port <DOA> of the instance <ramgen_l> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_tx_client_fifo.vhd" line 1654: Output port <DOA> of the instance <ramgen_u> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 4-bit register for signal <rd_state>.
    Found 8-bit register for signal <tx_axis_mac_tdata_int>.
    Found 1-bit register for signal <tx_axis_mac_tvalid>.
    Found 1-bit register for signal <tx_axis_mac_tlast>.
    Found 1-bit register for signal <tx_axis_mac_tuser>.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 9-bit register for signal <wr_frames>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 12-bit register for signal <wr_addr>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <wr_data_pipe<0>>.
    Found 8-bit register for signal <wr_data_pipe<1>>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 1-bit register for signal <wr_eof_reg>.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_bram>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 4-bit register for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_state>.
    Found finite state machine <FSM_4> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | tx_fifo_aclk (rising_edge)                     |
    | Reset              | tx_fifo_reset (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State data_preload2_s is never reached in FSM <rd_state>.
INFO:Xst:1799 - State wait_handshake_s is never reached in FSM <rd_state>.
INFO:Xst:1799 - State drop_err_s is never reached in FSM <rd_state>.
INFO:Xst:1799 - State drop_s is never reached in FSM <rd_state>.
INFO:Xst:1799 - State retransmit_err_s is never reached in FSM <rd_state>.
INFO:Xst:1799 - State retransmit_s is never reached in FSM <rd_state>.
    Found finite state machine <FSM_3> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | tx_mac_aclk (rising_edge)                      |
    | Reset              | tx_mac_reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <wr_frames[8]_GND_42_o_add_79_OUT> created at line 1241.
    Found 12-bit adder for signal <wr_addr[11]_GND_42_o_add_86_OUT> created at line 1241.
    Found 12-bit adder for signal <rd_addr[11]_GND_42_o_add_95_OUT> created at line 1241.
    Found 4-bit adder for signal <rd_16_count[3]_GND_42_o_add_122_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_81_OUT<8:0>> created at line 1308.
    Found 12-bit subtractor for signal <GND_42_o_GND_42_o_sub_103_OUT<11:0>> created at line 1308.
    Found 12-bit subtractor for signal <GND_42_o_GND_42_o_sub_133_OUT<11:0>> created at line 1512.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal wr_rd_addr[11]_GND_42_o_mux_130_OUT may hinder XST clustering optimizations.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 195 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_tx_client_fifo> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_sync_block>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_sync_block.vhd".
        INITIALISE = "00"
    Set property "ASYNC_REG = TRUE" for signal <data_sync1>.
    Set property "RLOC = X0Y0" for signal <data_sync1>.
    Set property "shreg_extract = NO" for signal <data_sync1>.
    Set property "ASYNC_REG = TRUE" for signal <data_sync2>.
    Set property "RLOC = X0Y0" for signal <data_sync2>.
    Set property "shreg_extract = NO" for signal <data_sync2>.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_sync_block> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd".
        BRAM_SIZE = "18Kb"
        DEVICE = "SPARTAN6"
        DOA_REG = 0
        DOB_REG = 0
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_A = "000000000000000000000000000000000000"
        INIT_B = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH_A = 9
        READ_WIDTH_B = 9
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "SAFE"
        SRVAL_A = "000000000000000000000000000000000000"
        SRVAL_B = "000000000000000000000000000000000000"
        WRITE_MODE_A = "WRITE_FIRST"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 9
        WRITE_WIDTH_B = 9
WARNING:Xst:2935 - Signal 'dia_pattern<31:8>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dib_pattern<31:8>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dipa_pattern<3:1>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dipb_pattern<3:1>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000).
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_rx_client_fifo>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_rx_client_fifo.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_rx_client_fifo.vhd" line 942: Output port <DOA> of the instance <ramgen_l> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_rx_client_fifo.vhd" line 971: Output port <DOA> of the instance <ramgen_u> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <rd_valid_pipe>.
    Found 1-bit register for signal <rx_axis_fifo_tlast_int>.
    Found 1-bit register for signal <rx_axis_fifo_tvalid>.
    Found 1-bit register for signal <rd_addr_reload>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit register for signal <rd_pull_frame>.
    Found 9-bit register for signal <rd_frames>.
    Found 3-bit register for signal <wr_state>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Found 12-bit register for signal <wr_addr>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <wr_data_pipe<0>>.
    Found 8-bit register for signal <wr_data_pipe<1>>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 3-bit register for signal <wr_dv_pipe>.
    Found 2-bit register for signal <wr_eof_bram_pipe>.
    Found 1-bit register for signal <wr_eof_bram>.
    Found 2-bit register for signal <wr_gfbf_pipe>.
    Found 1-bit register for signal <wr_gf>.
    Found 1-bit register for signal <wr_bf>.
    Found 1-bit register for signal <rx_axis_mac_tready>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rx_axis_fifo_tdata>.
    Found 1-bit register for signal <rd_eof>.
    Found 2-bit register for signal <old_rd_addr>.
    Found 1-bit register for signal <update_addr_tog>.
    Found 1-bit register for signal <update_addr_tog_sync_reg>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 3-bit register for signal <rd_state>.
    Found finite state machine <FSM_5> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | rx_mac_aclk (rising_edge)                      |
    | Reset              | rx_mac_reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | rx_fifo_aclk (rising_edge)                     |
    | Reset              | rx_fifo_reset (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <rd_frames[8]_GND_46_o_add_20_OUT> created at line 1241.
    Found 12-bit adder for signal <wr_addr[11]_GND_46_o_add_40_OUT> created at line 1241.
    Found 12-bit adder for signal <rd_addr[11]_GND_46_o_add_49_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_46_o_GND_46_o_sub_22_OUT<8:0>> created at line 1308.
    Found 12-bit subtractor for signal <GND_46_o_GND_46_o_sub_49_OUT<11:0>> created at line 1308.
    Found 12-bit subtractor for signal <wr_addr_diff_in<11:0>> created at line 253.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 158 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_rx_client_fifo> synthesized.

Synthesizing Unit <pcs_pma_block>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_block.vhd".
        SIM_GTPRESET_SPEEDUP = 1
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_block.vhd" line 382: Output port <resetdone0> of the instance <transceiver_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcs_pma_block> synthesized.

Synthesizing Unit <pcs_pma_transceiver_A>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd".
        SIM_GTPRESET_SPEEDUP = 1
    Set property "ASYNC_REG = TRUE" for signal <reset0_r>.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXCLKCORCNT1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXDATA1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXBUFSTATUS1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_GTPCLKOUT1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_TXBUFSTATUS1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RESETDONE0_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RESETDONE1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXCHARISCOMMA1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXCHARISK1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXDISPERR1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXNOTINTABLE1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXRUNDISP1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXRECCLK0_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_RXRECCLK1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_TXOUTCLK0_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_transceiver_A.vhd" line 357: Output port <TILE0_TXOUTCLK1_OUT> of the instance <GTP_1000X> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <resetdone0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <reset0_r>.
    Found 1-bit register for signal <txchardispmode_reg0>.
    Found 1-bit register for signal <txchardispval_reg0>.
    Found 1-bit register for signal <txcharisk_reg0>.
    Found 8-bit register for signal <txdata_reg0>.
    Found 1-bit register for signal <enablealign_reg0>.
    Found 1-bit register for signal <rxbuferr0>.
    Found 1-bit register for signal <rxchariscomma0>.
    Found 1-bit register for signal <rxcharisk0>.
    Found 3-bit register for signal <rxclkcorcnt0>.
    Found 8-bit register for signal <rxdata0>.
    Found 1-bit register for signal <rxdisperr0>.
    Found 1-bit register for signal <rxnotintable0>.
    Found 1-bit register for signal <rxrundisp0>.
    Found 1-bit register for signal <txbuferr0>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <pcs_pma_transceiver_A> synthesized.

Synthesizing Unit <pcs_pma_s6_gtpwizard>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard.vhd".
        WRAPPER_SIM_GTPRESET_SPEEDUP = 1
        WRAPPER_CLK25_DIVIDER_0 = 5
        WRAPPER_CLK25_DIVIDER_1 = 5
        WRAPPER_PLL_DIVSEL_FB_0 = 2
        WRAPPER_PLL_DIVSEL_FB_1 = 2
        WRAPPER_PLL_DIVSEL_REF_0 = 1
        WRAPPER_PLL_DIVSEL_REF_1 = 1
        WRAPPER_SIMULATION = 0
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard.vhd" line 370: Output port <PLLLKDET1_OUT> of the instance <tile0_pcs_pma_s6_gtpwizard_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcs_pma_s6_gtpwizard> synthesized.

Synthesizing Unit <pcs_pma_s6_gtpwizard_tile>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\IPcores\pcs_pma_s6_gtpwizard_tile.vhd".
        TILE_SIM_GTPRESET_SPEEDUP = 1
        TILE_CLK25_DIVIDER_0 = 5
        TILE_CLK25_DIVIDER_1 = 5
        TILE_PLL_DIVSEL_FB_0 = 2
        TILE_PLL_DIVSEL_FB_1 = 2
        TILE_PLL_DIVSEL_REF_0 = 1
        TILE_PLL_DIVSEL_REF_1 = 1
        TILE_PLL_SOURCE_0 = "PLL0"
        TILE_PLL_SOURCE_1 = "PLL0"
    Summary:
	no macro.
Unit <pcs_pma_s6_gtpwizard_tile> synthesized.

Synthesizing Unit <pcs_pma_reset_sync>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\pcs_pma_reset_sync.vhd".
        INITIALISE = "11"
    Set property "ASYNC_REG = TRUE" for signal <reset_out>.
    Set property "shreg_extract = no" for signal <reset_out>.
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg>.
    Set property "shreg_extract = no" for signal <reset_sync_reg>.
    Summary:
	no macro.
Unit <pcs_pma_reset_sync> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi_lite_sm>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_axi_lite_sm.vhd".
        MAC_BASE_ADDR = "00000000000000000000000000000000"
WARNING:Xst:647 - Input <s_axi_bresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_rresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <axi_state>.
    Found 1-bit register for signal <start_access>.
    Found 1-bit register for signal <start_mdio>.
    Found 1-bit register for signal <drive_mdio>.
    Found 2-bit register for signal <mdio_op>.
    Found 8-bit register for signal <mdio_reg_addr>.
    Found 1-bit register for signal <writenread>.
    Found 18-bit register for signal <addr>.
    Found 32-bit register for signal <axi_wr_data>.
    Found 2-bit register for signal <speed>.
    Found 2-bit register for signal <mdio_access_sm>.
    Found 32-bit register for signal <mdio_wr_data>.
    Found 2-bit register for signal <axi_access_sm>.
    Found 32-bit register for signal <s_axi_araddr>.
    Found 1-bit register for signal <s_axi_arvalid_int>.
    Found 1-bit register for signal <axi_status<0>>.
    Found 1-bit register for signal <s_axi_rready_int>.
    Found 1-bit register for signal <axi_status<1>>.
    Found 32-bit register for signal <axi_rd_data>.
    Found 1-bit register for signal <mdio_ready>.
    Found 32-bit register for signal <s_axi_awaddr>.
    Found 1-bit register for signal <s_axi_awvalid_int>.
    Found 1-bit register for signal <axi_status<2>>.
    Found 32-bit register for signal <s_axi_wdata>.
    Found 1-bit register for signal <s_axi_wvalid_int>.
    Found 1-bit register for signal <axi_status<3>>.
    Found 1-bit register for signal <s_axi_bready_int>.
    Found 1-bit register for signal <axi_status<4>>.
    Found 37-bit register for signal <serial_command_shift>.
    Found 1-bit register for signal <load_data>.
    Found 1-bit register for signal <capture_data>.
    Found 1-bit register for signal <write_access>.
    Found 1-bit register for signal <read_access>.
    Found 21-bit register for signal <count_shift>.
    Found 1-bit register for signal <update_speed_reg>.
    Found finite state machine <FSM_8> for signal <axi_access_sm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_a                                         |
    | Power Up State     | idle_a                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <axi_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 95                                             |
    | Inputs             | 9                                              |
    | Outputs            | 34                                             |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | startup                                        |
    | Power Up State     | startup                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <mdio_access_sm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 300 D-type flip-flop(s).
	inferred  59 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_axi_lite_sm> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_reset_sync>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\tri_mode_eth_mac_v5_5_reset_sync.vhd".
        INITIALISE = "11"
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg>.
    Set property "RLOC = X0Y0" for signal <reset_sync_reg>.
    Set property "shreg_extract = NO" for signal <reset_sync_reg>.
    Set property "INIT = 1" for signal <reset_sync_reg>.
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg2>.
    Set property "RLOC = X0Y0" for signal <reset_sync_reg2>.
    Set property "shreg_extract = NO" for signal <reset_sync_reg2>.
    Set property "INIT = 1" for signal <reset_sync_reg2>.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_reset_sync> synthesized.

Synthesizing Unit <ip_udp_tx_block>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd".
        ip_addr = "11000000101010000001010000000101"
        dst_ip_addr = "11000000101010000001010000000001"
        port_num = "0110000000000000"
        dst_port_num = "0111000000000000"
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" line 137: Output port <full> of the instance <u_tx_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_tx_block.vhd" line 137: Output port <empty> of the instance <u_tx_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'ip_header<159:144>', unconnected in block 'ip_udp_tx_block', is tied to its initial value (0100010100000000).
WARNING:Xst:2935 - Signal 'ip_header<111:110>', unconnected in block 'ip_udp_tx_block', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'ip_header<95:80>', unconnected in block 'ip_udp_tx_block', is tied to its initial value (0010000000010001).
WARNING:Xst:2935 - Signal 'ip_header<63:0>', unconnected in block 'ip_udp_tx_block', is tied to its initial value (1100000010101000000101000000010111000000101010000001010000000001).
WARNING:Xst:2935 - Signal 'udp_pseudo_header<95:16>', unconnected in block 'ip_udp_tx_block', is tied to its initial value (11000000101010000001010000000101110000001010100000010100000000010000000000010001).
WARNING:Xst:2935 - Signal 'udp_header<63:32>', unconnected in block 'ip_udp_tx_block', is tied to its initial value (01100000000000000111000000000000).
    Found 1-bit register for signal <tx_eth_valid>.
    Found 1-bit register for signal <tx_eth_last>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 1-bit register for signal <tx_udp_ready>.
    Found 11-bit register for signal <tx_count>.
    Found 16-bit register for signal <offset_count>.
    Found 16-bit register for signal <ip_id>.
    Found 17-bit register for signal <chksm_temp>.
    Found 17-bit register for signal <chksm_temp_2>.
    Found 17-bit register for signal <frag_chksm_temp>.
    Found 4-bit register for signal <tx_state>.
    Found 8-bit register for signal <tx_eth_data>.
    Found 5-bit register for signal <pre_idle_count>.
    Found 1-bit register for signal <ip_header<143>>.
    Found 1-bit register for signal <ip_header<142>>.
    Found 1-bit register for signal <ip_header<141>>.
    Found 1-bit register for signal <ip_header<140>>.
    Found 1-bit register for signal <ip_header<139>>.
    Found 1-bit register for signal <ip_header<138>>.
    Found 1-bit register for signal <ip_header<137>>.
    Found 1-bit register for signal <ip_header<136>>.
    Found 1-bit register for signal <ip_header<135>>.
    Found 1-bit register for signal <ip_header<134>>.
    Found 1-bit register for signal <ip_header<133>>.
    Found 1-bit register for signal <ip_header<132>>.
    Found 1-bit register for signal <ip_header<131>>.
    Found 1-bit register for signal <ip_header<130>>.
    Found 1-bit register for signal <ip_header<129>>.
    Found 1-bit register for signal <ip_header<128>>.
    Found 1-bit register for signal <ip_header<127>>.
    Found 1-bit register for signal <ip_header<126>>.
    Found 1-bit register for signal <ip_header<125>>.
    Found 1-bit register for signal <ip_header<124>>.
    Found 1-bit register for signal <ip_header<123>>.
    Found 1-bit register for signal <ip_header<122>>.
    Found 1-bit register for signal <ip_header<121>>.
    Found 1-bit register for signal <ip_header<120>>.
    Found 1-bit register for signal <ip_header<119>>.
    Found 1-bit register for signal <ip_header<118>>.
    Found 1-bit register for signal <ip_header<117>>.
    Found 1-bit register for signal <ip_header<116>>.
    Found 1-bit register for signal <ip_header<115>>.
    Found 1-bit register for signal <ip_header<114>>.
    Found 1-bit register for signal <ip_header<113>>.
    Found 1-bit register for signal <ip_header<112>>.
    Found 1-bit register for signal <ip_header<109>>.
    Found 1-bit register for signal <ip_header<108>>.
    Found 1-bit register for signal <ip_header<107>>.
    Found 1-bit register for signal <ip_header<106>>.
    Found 1-bit register for signal <ip_header<105>>.
    Found 1-bit register for signal <ip_header<104>>.
    Found 1-bit register for signal <ip_header<103>>.
    Found 1-bit register for signal <ip_header<102>>.
    Found 1-bit register for signal <ip_header<101>>.
    Found 1-bit register for signal <ip_header<100>>.
    Found 1-bit register for signal <ip_header<99>>.
    Found 1-bit register for signal <ip_header<98>>.
    Found 1-bit register for signal <ip_header<97>>.
    Found 1-bit register for signal <ip_header<96>>.
    Found 1-bit register for signal <ip_header<79>>.
    Found 1-bit register for signal <ip_header<78>>.
    Found 1-bit register for signal <ip_header<77>>.
    Found 1-bit register for signal <ip_header<76>>.
    Found 1-bit register for signal <ip_header<75>>.
    Found 1-bit register for signal <ip_header<74>>.
    Found 1-bit register for signal <ip_header<73>>.
    Found 1-bit register for signal <ip_header<72>>.
    Found 1-bit register for signal <ip_header<71>>.
    Found 1-bit register for signal <ip_header<70>>.
    Found 1-bit register for signal <ip_header<69>>.
    Found 1-bit register for signal <ip_header<68>>.
    Found 1-bit register for signal <ip_header<67>>.
    Found 1-bit register for signal <ip_header<66>>.
    Found 1-bit register for signal <ip_header<65>>.
    Found 1-bit register for signal <ip_header<64>>.
    Found 1-bit register for signal <udp_header<31>>.
    Found 1-bit register for signal <udp_header<30>>.
    Found 1-bit register for signal <udp_header<29>>.
    Found 1-bit register for signal <udp_header<28>>.
    Found 1-bit register for signal <udp_header<27>>.
    Found 1-bit register for signal <udp_header<26>>.
    Found 1-bit register for signal <udp_header<25>>.
    Found 1-bit register for signal <udp_header<24>>.
    Found 1-bit register for signal <udp_header<23>>.
    Found 1-bit register for signal <udp_header<22>>.
    Found 1-bit register for signal <udp_header<21>>.
    Found 1-bit register for signal <udp_header<20>>.
    Found 1-bit register for signal <udp_header<19>>.
    Found 1-bit register for signal <udp_header<18>>.
    Found 1-bit register for signal <udp_header<17>>.
    Found 1-bit register for signal <udp_header<16>>.
    Found 1-bit register for signal <udp_header<15>>.
    Found 1-bit register for signal <udp_header<14>>.
    Found 1-bit register for signal <udp_header<13>>.
    Found 1-bit register for signal <udp_header<12>>.
    Found 1-bit register for signal <udp_header<11>>.
    Found 1-bit register for signal <udp_header<10>>.
    Found 1-bit register for signal <udp_header<9>>.
    Found 1-bit register for signal <udp_header<8>>.
    Found 1-bit register for signal <udp_header<7>>.
    Found 1-bit register for signal <udp_header<6>>.
    Found 1-bit register for signal <udp_header<5>>.
    Found 1-bit register for signal <udp_header<4>>.
    Found 1-bit register for signal <udp_header<3>>.
    Found 1-bit register for signal <udp_header<2>>.
    Found 1-bit register for signal <udp_header<1>>.
    Found 1-bit register for signal <udp_header<0>>.
    Found 17-bit register for signal <tx_chksm>.
    Found 1-bit register for signal <udp_pseudo_header<15>>.
    Found 1-bit register for signal <udp_pseudo_header<14>>.
    Found 1-bit register for signal <udp_pseudo_header<13>>.
    Found 1-bit register for signal <udp_pseudo_header<12>>.
    Found 1-bit register for signal <udp_pseudo_header<11>>.
    Found 1-bit register for signal <udp_pseudo_header<10>>.
    Found 1-bit register for signal <udp_pseudo_header<9>>.
    Found 1-bit register for signal <udp_pseudo_header<8>>.
    Found 1-bit register for signal <udp_pseudo_header<7>>.
    Found 1-bit register for signal <udp_pseudo_header<6>>.
    Found 1-bit register for signal <udp_pseudo_header<5>>.
    Found 1-bit register for signal <udp_pseudo_header<4>>.
    Found 1-bit register for signal <udp_pseudo_header<3>>.
    Found 1-bit register for signal <udp_pseudo_header<2>>.
    Found 1-bit register for signal <udp_pseudo_header<1>>.
    Found 1-bit register for signal <udp_pseudo_header<0>>.
    Found 176-bit register for signal <tx_temp>.
    Found finite state machine <FSM_10> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 28                                             |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_tresetn (negative)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | tx_pre_idle                                    |
    | Power Up State     | tx_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <pre_idle_count[4]_GND_106_o_add_1_OUT> created at line 1241.
    Found 17-bit adder for signal <tx_chksm[16]_GND_106_o_add_10_OUT> created at line 228.
    Found 17-bit adder for signal <tx_chksm[16]_GND_106_o_add_12_OUT> created at line 232.
    Found 16-bit adder for signal <fifo_data_count[15]_GND_106_o_add_14_OUT> created at line 1241.
    Found 16-bit adder for signal <fifo_data_count[15]_GND_106_o_add_17_OUT> created at line 1241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_76_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_77_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_78_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_80_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_81_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_82_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_83_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_84_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp[16]_GND_106_o_add_85_OUT> created at line 275.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1025_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1026_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1027_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1028_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1029_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1030_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1031_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1032_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1033_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1034_OUT> created at line 299.
    Found 17-bit adder for signal <chksm_temp_2[16]_GND_106_o_add_1035_OUT> created at line 299.
    Found 16-bit adder for signal <fifo_data_count[15]_GND_106_o_add_2133_OUT> created at line 1241.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2194_OUT> created at line 440.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2195_OUT> created at line 440.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2196_OUT> created at line 440.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2198_OUT> created at line 440.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2199_OUT> created at line 440.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2200_OUT> created at line 440.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2201_OUT> created at line 440.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2202_OUT> created at line 440.
    Found 17-bit adder for signal <frag_chksm_temp[16]_GND_106_o_add_2203_OUT> created at line 440.
    Found 16-bit adder for signal <offset_count[15]_GND_106_o_add_3117_OUT> created at line 1241.
    Found 16-bit adder for signal <ip_id[15]_GND_106_o_add_3120_OUT> created at line 1241.
    Found 11-bit adder for signal <tx_count[10]_GND_106_o_add_3121_OUT> created at line 1241.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_10_OUT<16:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_106_o_GND_106_o_sub_22_OUT<8:0>> created at line 272.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_29_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_31_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_33_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_37_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_39_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_41_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_43_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_45_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_47_OUT<16:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_106_o_GND_106_o_sub_968_OUT<8:0>> created at line 296.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_975_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_977_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_979_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_981_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_983_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_985_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_987_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_989_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_991_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_993_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_995_OUT<16:0>> created at line 1308.
    Found 7-bit subtractor for signal <GND_106_o_GND_106_o_sub_2098_OUT<6:0>> created at line 355.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2147_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2149_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2151_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2155_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2157_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2159_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2161_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2163_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_106_o_GND_106_o_sub_2165_OUT<16:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_106_o_GND_106_o_sub_3088_OUT<8:0>> created at line 472.
    Found 17-bit comparator greater for signal <GND_106_o_tx_chksm[16]_LessThan_8_o> created at line 224
    Found 16-bit comparator greater for signal <GND_106_o_fifo_data_count[15]_LessThan_17_o> created at line 240
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_25_o> created at line 272
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_116_o> created at line 272
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_207_o> created at line 272
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_389_o> created at line 272
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_480_o> created at line 272
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_571_o> created at line 272
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_662_o> created at line 272
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_753_o> created at line 272
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp[16]_LessThan_844_o> created at line 272
    Found 11-bit comparator greater for signal <tx_count[10]_GND_106_o_LessThan_966_o> created at line 293
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_971_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1067_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1163_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1259_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1355_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1451_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1547_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1643_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1739_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1835_o> created at line 296
    Found 17-bit comparator greater for signal <GND_106_o_chksm_temp_2[16]_LessThan_1931_o> created at line 296
    Found 11-bit comparator lessequal for signal <tx_count[10]_GND_106_o_LessThan_2097_o> created at line 345
    Found 16-bit comparator greater for signal <GND_106_o_fifo_data_count[15]_LessThan_2133_o> created at line 409
    Found 11-bit comparator greater for signal <tx_count[10]_GND_106_o_LessThan_2138_o> created at line 434
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2143_o> created at line 437
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2234_o> created at line 437
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2325_o> created at line 437
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2507_o> created at line 437
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2598_o> created at line 437
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2689_o> created at line 437
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2780_o> created at line 437
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2871_o> created at line 437
    Found 17-bit comparator greater for signal <GND_106_o_frag_chksm_temp[16]_LessThan_2962_o> created at line 437
    Summary:
	inferred  72 Adder/Subtractor(s).
	inferred 414 D-type flip-flop(s).
	inferred  35 Comparator(s).
	inferred 206 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ip_udp_tx_block> synthesized.

Synthesizing Unit <ip_udp_rx_block>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\ip_udp_rx_block.vhd".
        ip_addr = "11000000101010000001010000000101"
        port_num = "0110000000000000"
    Set property "KEEP = TRUE" for signal <rx_udp_valid>.
    Set property "KEEP = TRUE" for signal <ip_checksum_debug>.
    Set property "KEEP = TRUE" for signal <udp_checksum_debug>.
    Found 1-bit register for signal <rx_data_wr_en>.
    Found 1-bit register for signal <rx_udp_valid>.
    Found 16-bit register for signal <udp_count>.
    Found 16-bit register for signal <ip_count>.
    Found 17-bit register for signal <chksm_temp>.
    Found 17-bit register for signal <chksm_temp2>.
    Found 17-bit register for signal <chksm_data>.
    Found 160-bit register for signal <ip_header>.
    Found 4-bit register for signal <state>.
    Found 5-bit register for signal <rx_count>.
    Found 64-bit register for signal <udp_header>.
    Found 176-bit register for signal <udp_head_temp>.
    Found 16-bit register for signal <data_count>.
INFO:Xst:1799 - State frag_wait is never reached in FSM <state>.
INFO:Xst:1799 - State frag_ip_head is never reached in FSM <state>.
INFO:Xst:1799 - State frag_data is never reached in FSM <state>.
INFO:Xst:1799 - State frag_ip_checksum is never reached in FSM <state>.
INFO:Xst:1799 - State not_ready is never reached in FSM <state>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 3                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_108_o_GND_108_o_sub_6_OUT> created at line 178.
    Found 17-bit adder for signal <chksm_data[16]_GND_108_o_add_269_OUT> created at line 214.
    Found 17-bit adder for signal <chksm_data[16]_GND_108_o_add_275_OUT> created at line 220.
    Found 16-bit adder for signal <ip_count[15]_GND_108_o_add_278_OUT> created at line 1241.
    Found 16-bit adder for signal <udp_count[15]_GND_108_o_add_279_OUT> created at line 1241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_341_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_342_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_343_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_344_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_345_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_346_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_347_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_348_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_349_OUT> created at line 241.
    Found 17-bit adder for signal <chksm_temp[16]_GND_108_o_add_350_OUT> created at line 241.
    Found 5-bit adder for signal <rx_count[4]_GND_108_o_add_1236_OUT> created at line 1241.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1295_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1296_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1297_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1298_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1299_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1300_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1301_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1302_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1303_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1304_OUT> created at line 267.
    Found 17-bit adder for signal <chksm_temp2[16]_GND_108_o_add_1305_OUT> created at line 267.
    Found 16-bit adder for signal <data_count[15]_GND_108_o_add_2332_OUT> created at line 1241.
    Found 7-bit subtractor for signal <GND_108_o_GND_108_o_sub_192_OUT<6:0>> created at line 193.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_269_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_275_OUT<16:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_108_o_GND_108_o_sub_287_OUT<8:0>> created at line 238.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_294_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_296_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_298_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_300_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_302_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_304_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_306_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_308_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_310_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_312_OUT<16:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_108_o_GND_108_o_sub_1238_OUT<8:0>> created at line 264.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1245_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1247_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1249_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1251_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1253_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1255_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1257_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1259_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1261_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1263_OUT<16:0>> created at line 1308.
    Found 17-bit subtractor for signal <GND_108_o_GND_108_o_sub_1265_OUT<16:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_108_o_GND_108_o_sub_2331_OUT<15:0>> created at line 1308.
    Found 17-bit comparator greater for signal <GND_108_o_chksm_data[16]_LessThan_267_o> created at line 211
    Found 17-bit comparator greater for signal <GND_108_o_chksm_data[16]_LessThan_273_o> created at line 217
    Found 5-bit comparator greater for signal <rx_count[4]_GND_108_o_LessThan_285_o> created at line 235
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_290_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_381_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_472_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_563_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_654_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_745_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_836_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_927_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_1018_o> created at line 238
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp[16]_LessThan_1109_o> created at line 238
    Found 5-bit comparator greater for signal <rx_count[4]_GND_108_o_LessThan_1236_o> created at line 262
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_1241_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_1337_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_1433_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_1529_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_1625_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_1721_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_1817_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_1913_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_2009_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_2105_o> created at line 264
    Found 17-bit comparator greater for signal <GND_108_o_chksm_temp2[16]_LessThan_2201_o> created at line 264
    Found 16-bit comparator equal for signal <GND_108_o_data_count[15]_equal_2332_o> created at line 287
    Summary:
	inferred  55 Adder/Subtractor(s).
	inferred 506 D-type flip-flop(s).
	inferred  26 Comparator(s).
	inferred 278 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ip_udp_rx_block> synthesized.

Synthesizing Unit <eth_head>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_head.vhd".
        mac_addr = "101010101011101111001100110111011110111011111111"
        dst_mac_addr = "101111100001000111100010010111001011000011010101"
WARNING:Xst:647 - Input <tx_eth_last> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_head.vhd" line 106: Output port <full> of the instance <eth_head_tx_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_A5_RJ45\source\Ethernet files\eth_head.vhd" line 106: Output port <empty> of the instance <eth_head_tx_fifo_1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <tx_temac_last>.
    Found 1-bit register for signal <tx_temac_valid>.
    Found 1-bit register for signal <tx_temac_rd_en>.
    Found 1-bit register for signal <rx_eth_valid>.
    Found 1-bit register for signal <rx_eth_last>.
    Found 8-bit register for signal <tx_temac_data>.
    Found 8-bit register for signal <rx_eth_data>.
    Found 4-bit register for signal <rx_count>.
    Found 4-bit register for signal <tx_count>.
    Found 2-bit register for signal <tx_state>.
    Found 112-bit register for signal <rx_eth_header>.
    Found 2-bit register for signal <rx_state>.
    Found finite state machine <FSM_12> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Power Up State     | tx_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Power Up State     | rx_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_110_o_GND_110_o_sub_3_OUT> created at line 148.
    Found 8-bit subtractor for signal <GND_110_o_GND_110_o_sub_54_OUT> created at line 222.
    Found 4-bit adder for signal <tx_count[3]_GND_110_o_add_36_OUT> created at line 1241.
    Found 4-bit adder for signal <rx_count[3]_GND_110_o_add_181_OUT> created at line 1241.
    Found 8-bit 3-to-1 multiplexer for signal <tx_state[1]_X_44_o_wide_mux_42_OUT> created at line 131.
    Found 8-bit 3-to-1 multiplexer for signal <rx_state[1]_X_44_o_wide_mux_192_OUT> created at line 196.
    Found 1-bit 3-to-1 multiplexer for signal <rx_state[1]_X_44_o_Mux_193_o> created at line 196.
    Found 1-bit 3-to-1 multiplexer for signal <rx_state[1]_X_44_o_Mux_194_o> created at line 196.
    Found 4-bit comparator greater for signal <PWR_91_o_tx_count[3]_LessThan_35_o> created at line 151
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 141 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 132 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <eth_head> synthesized.

Synthesizing Unit <QBlink>.
    Related source file is "C:\Users\Kevin\Desktop\QBLink\source\QBlink.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\QBLink\source\QBlink.vhd" line 150: Output port <full> of the instance <QBlink_TX_FIFO_W32R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\QBLink\source\QBlink.vhd" line 150: Output port <overflow> of the instance <QBlink_TX_FIFO_W32R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\QBLink\source\QBlink.vhd" line 170: Output port <full> of the instance <QBlink_RX_FIFO_W8R32> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <QBlink> synthesized.

Synthesizing Unit <clockgen_bytelink>.
    Related source file is "C:\Users\Kevin\Desktop\QBLink\QBLink\cores\clockgen_bytelink.vhd".
    Summary:
	no macro.
Unit <clockgen_bytelink> synthesized.

Synthesizing Unit <SyncBit>.
    Related source file is "C:\Users\Kevin\Desktop\QBLink\source\SyncBit.vhd".
        SYNC_STAGES_G = 2
        CLK_POL_G = '1'
        RST_POL_G = '1'
        INIT_STATE_G = '1'
    Summary:
	no macro.
Unit <SyncBit> synthesized.

Synthesizing Unit <S6SerialInterfaceOut>.
    Related source file is "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceOut.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceOut.vhd" line 57: Output port <full> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <r_dataWord>.
    Found 4-bit register for signal <r_bitCount>.
    Found 1-bit register for signal <r_serialDataOutRising>.
    Found 1-bit register for signal <r_serialDataOutFalling>.
    Found 1-bit register for signal <r_state>.
    Found 5-bit subtractor for signal <n0042[4:0]> created at line 89.
    Found 4-bit adder for signal <r_bitCount[3]_GND_121_o_add_7_OUT> created at line 95.
    Found 4-bit subtractor for signal <GND_121_o_GND_121_o_sub_5_OUT<3:0>> created at line 90.
    Found 1-bit 10-to-1 multiplexer for signal <GND_121_o_X_49_o_Mux_2_o> created at line 89.
    Found 1-bit 10-to-1 multiplexer for signal <GND_121_o_X_49_o_Mux_5_o> created at line 90.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <S6SerialInterfaceOut> synthesized.

Synthesizing Unit <S6SerialInterfaceIn>.
    Related source file is "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceIn.vhd".
        BITSLIP_WAIT_G = 200
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceIn.vhd" line 190: Output port <full> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\QBLink\source\S6SerialInterfaceIn.vhd" line 190: Output port <valid> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <fallingWord>.
    Found 10-bit register for signal <dataWord>.
    Found 10-bit register for signal <dataWordFlipped>.
    Found 2-bit register for signal <r_state>.
    Found 10-bit register for signal <r_dataWord>.
    Found 1-bit register for signal <r_dataWrite>.
    Found 4-bit register for signal <r_bitCount>.
    Found 16-bit register for signal <r_slipCount>.
    Found 1-bit register for signal <r_flip>.
    Found 5-bit register for signal <risingWord>.
    Found finite state machine <FSM_14> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sstX5Clk (rising_edge)                         |
    | Reset              | sstX5Rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_s                                        |
    | Power Up State     | reset_s                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <r_bitCount[3]_GND_125_o_add_6_OUT> created at line 133.
    Found 16-bit adder for signal <r_slipCount[15]_GND_125_o_add_10_OUT> created at line 151.
    Found 16-bit comparator greater for signal <r_slipCount[15]_GND_125_o_LessThan_10_o> created at line 150
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <S6SerialInterfaceIn> synthesized.

Synthesizing Unit <ByteLink>.
    Related source file is "C:\Users\Kevin\Desktop\QBLink\source\ByteLink.vhd".
        ALIGN_CYCLES_G = 100
    Found 8-bit register for signal <inputTxData8b>.
    Found 1-bit register for signal <inputTxData8bValid>.
    Found 2-bit register for signal <r_state>.
    Found 1-bit register for signal <r_aligned>.
    Found 8-bit register for signal <r_rxData8b>.
    Found 1-bit register for signal <r_rxData8bValid>.
    Found 8-bit register for signal <r_txData8b>.
    Found 1-bit register for signal <r_txDataK>.
    Found 10-bit register for signal <r_txData10b>.
    Found 32-bit register for signal <r_alignCnt>.
    Found 10-bit register for signal <inputRxData10b>.
    Found finite state machine <FSM_15> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_s                                        |
    | Power Up State     | reset_s                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <r_alignCnt[31]_GND_128_o_add_4_OUT> created at line 174.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ByteLink> synthesized.

Synthesizing Unit <Encode8b10b>.
    Related source file is "C:\Users\Kevin\Desktop\QBLink\source\Encode8b10b.vhd".
    Found 1-bit register for signal <dispOut>.
    Found 10-bit register for signal <dataOut>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Encode8b10b> synthesized.

Synthesizing Unit <Decode8b10b>.
    Related source file is "C:\Users\Kevin\Desktop\QBLink\source\Decode8b10b.vhd".
    Found 1-bit register for signal <dataKOut>.
    Found 1-bit register for signal <dispOut>.
    Found 1-bit register for signal <codeErr>.
    Found 1-bit register for signal <dispErr>.
    Found 8-bit register for signal <dataOut>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Decode8b10b> synthesized.

Synthesizing Unit <cmd_center>.
    Related source file is "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" line 170: Output port <full> of the instance <PC_SCROD_RX_FIFO_W8R32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" line 183: Output port <full> of the instance <REG_READ_BACK_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" line 196: Output port <full> of the instance <DC_MAS_RX_FIFO_W1R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" line 196: Output port <empty> of the instance <DC_MAS_RX_FIFO_W1R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" line 208: Output port <dout> of the instance <DC_MAS_RX_FIFO_W8R32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" line 208: Output port <full> of the instance <DC_MAS_RX_FIFO_W8R32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" line 208: Output port <empty> of the instance <DC_MAS_RX_FIFO_W8R32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\HMB\EIC-Beamtest-FW\SCROD_A5_RJ45\SCROD_Rev1\cmd_center.vhd" line 220: Output port <full> of the instance <DC_REG_FIFO_W1R8> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <CONTROL_REG<19>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<17>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CONTROL_REG<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <COMMAND> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wave_dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dc_wr_en<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <rx_udp_data_i<5>>.
    Found 8-bit register for signal <rx_udp_data_i<4>>.
    Found 8-bit register for signal <rx_udp_data_i<3>>.
    Found 8-bit register for signal <rx_udp_data_i<2>>.
    Found 8-bit register for signal <rx_udp_data_i<1>>.
    Found 8-bit register for signal <rx_udp_data_i<0>>.
    Found 1-bit register for signal <cmd_fifo_reset>.
    Found 7-bit register for signal <rx_udp_valid_i>.
    Found 1-bit register for signal <rx_fifo_rd_en>.
    Found 1-bit register for signal <reg_rb_en>.
    Found 3-bit register for signal <CCState>.
    Found 16-bit register for signal <output_reg<19>>.
    Found 16-bit register for signal <output_reg<18>>.
    Found 16-bit register for signal <output_reg<17>>.
    Found 16-bit register for signal <output_reg<16>>.
    Found 16-bit register for signal <output_reg<15>>.
    Found 16-bit register for signal <output_reg<14>>.
    Found 16-bit register for signal <output_reg<13>>.
    Found 16-bit register for signal <output_reg<12>>.
    Found 16-bit register for signal <output_reg<11>>.
    Found 16-bit register for signal <output_reg<10>>.
    Found 16-bit register for signal <output_reg<9>>.
    Found 16-bit register for signal <output_reg<8>>.
    Found 16-bit register for signal <output_reg<7>>.
    Found 16-bit register for signal <output_reg<6>>.
    Found 16-bit register for signal <output_reg<5>>.
    Found 16-bit register for signal <output_reg<4>>.
    Found 16-bit register for signal <output_reg<3>>.
    Found 16-bit register for signal <output_reg<2>>.
    Found 16-bit register for signal <output_reg<1>>.
    Found 16-bit register for signal <output_reg<0>>.
    Found 4-bit register for signal <dc_num>.
    Found 4-bit register for signal <cmd_type>.
    Found 8-bit register for signal <scrod_reg>.
    Found 16-bit register for signal <reg_data>.
    Found 16-bit register for signal <reg_value>.
    Found 4-bit register for signal <fifo_sel>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 1-bit register for signal <reg_update>.
    Found 1-bit register for signal <reg_fifo_rst>.
    Found 32-bit register for signal <reg_fifo_din>.
    Found 1-bit register for signal <reg_fifo_wr_en>.
    Found 5-bit register for signal <PCtxSt>.
    Found 32-bit register for signal <ready_wait>.
    Found 8-bit register for signal <rx_udp_data_i<6>>.
    Found finite state machine <FSM_16> for signal <CCState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | DATA_CLK (rising_edge)                         |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State dc_wait_count is never reached in FSM <PCtxSt>.
INFO:Xst:1799 - State dc_wait_lo is never reached in FSM <PCtxSt>.
INFO:Xst:1799 - State reg_fifo_load5 is never reached in FSM <PCtxSt>.
    Found finite state machine <FSM_17> for signal <PCtxSt>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 32                                             |
    | Inputs             | 6                                              |
    | Outputs            | 40                                             |
    | Clock              | udp_usr_clk (rising_edge)                      |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <ready_wait[31]_GND_134_o_add_154_OUT> created at line 422.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <output_reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 20-to-1 multiplexer for signal <scrod_reg[4]_X_57_o_wide_mux_43_OUT> created at line 277.
    Found 1-bit 4-to-1 multiplexer for signal <_n0371> created at line 85.
    Found 32-bit comparator greater for signal <GND_134_o_ready_wait[31]_LessThan_154_o> created at line 421
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 506 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <cmd_center> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x4-bit single-port Read Only RAM                     : 1
 64x2-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 152
 11-bit adder                                          : 1
 12-bit adder                                          : 3
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 3
 16-bit adder                                          : 9
 16-bit subtractor                                     : 1
 17-bit adder                                          : 54
 17-bit subtractor                                     : 53
 31-bit adder                                          : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit subtractor                                      : 2
 9-bit addsub                                          : 2
 9-bit subtractor                                      : 6
# Registers                                            : 406
 1-bit register                                        : 249
 10-bit register                                       : 7
 11-bit register                                       : 1
 112-bit register                                      : 1
 12-bit register                                       : 13
 16-bit register                                       : 32
 160-bit register                                      : 1
 17-bit register                                       : 7
 176-bit register                                      : 2
 18-bit register                                       : 2
 2-bit register                                        : 15
 21-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 2
 30-bit register                                       : 1
 31-bit register                                       : 1
 32-bit register                                       : 12
 34-bit register                                       : 1
 37-bit register                                       : 1
 4-bit register                                        : 11
 5-bit register                                        : 7
 6-bit register                                        : 1
 64-bit register                                       : 1
 7-bit register                                        : 2
 8-bit register                                        : 31
 9-bit register                                        : 3
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 68
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 4
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 3
 17-bit comparator greater                             : 53
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 874
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 678
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 18
 112-bit 2-to-1 multiplexer                            : 3
 12-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 8
 16-bit 20-to-1 multiplexer                            : 1
 17-bit 2-to-1 multiplexer                             : 68
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 34
 34-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 9
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 18
 8-bit 3-to-1 multiplexer                              : 2
# FSMs                                                 : 18
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit pcs_pma_transceiver_A Conflict on KEEP property on signal reset0_r<2> and n0047<3> n0047<3> signal will be lost.
WARNING:Xst:638 - in unit pcs_pma_transceiver_A Conflict on KEEP property on signal reset0_r<1> and n0047<2> n0047<2> signal will be lost.
WARNING:Xst:638 - in unit pcs_pma_transceiver_A Conflict on KEEP property on signal reset0_r<0> and n0047<1> n0047<1> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../SCROD_A5_RJ45/source/Ethernet files/IPcores/tx_fifo.ngc>.
Reading core <../SCROD_A5_RJ45/source/Ethernet files/IPcores/tri_mode_eth_mac_v5_5.ngc>.
INFO:coreutil - Design Linking license for component <tri_mode_eth_mac> found. This license does not allow you to generate bitstreams for designs that incorporate this component. You may generate functional simulation netlists, but you may not evaluate this component in hardware.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Design Linking license for component <tri_mode_eth_mac> found. This license does not allow you to generate bitstreams for designs that incorporate this component. You may generate functional simulation netlists, but you may not evaluate this component in hardware.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
Reading core <../SCROD_A5_RJ45/source/Ethernet files/IPcores/pcs_pma.ngc>.
Reading core <../SCROD_A5_RJ45/source/Ethernet files/IPcores/eth_head_fifo.ngc>.
Reading core <../SCROD_A5_RJ45/source/Ethernet files/IPcores/ip_rx_bram.ngc>.
Reading core <../../../../QBLink/QBLink/cores/CMD_FIFO_w8r32.ngc>.
Reading core <../SCROD_A5_RJ45/ipcore_dir/CMD_FIFO_w1r8/CMD_FIFO_w1r8.ngc>.
Reading core <../SCROD_A5_RJ45/ipcore_dir/STATE_FIFO/STATE_FIFO.ngc>.
Reading core <../../../../QBLink/QBLink/ipcore_dir/QBLtxFIFO.ngc>.
Reading core <../../../../QBLink/QBLink/cores/serializationFifo.ngc>.
Loading core <tx_fifo> for timing and area information for instance <u_tx_fifo>.
Loading core <tri_mode_eth_mac_v5_5> for timing and area information for instance <trimac_core>.
Loading core <pcs_pma> for timing and area information for instance <gig_eth_pcs_pma_core_0>.
Loading core <eth_head_fifo> for timing and area information for instance <eth_head_tx_fifo_1>.
Loading core <ip_rx_bram> for timing and area information for instance <u_ip_rx_bram>.
Loading core <CMD_FIFO_w8r32> for timing and area information for instance <PC_SCROD_RX_FIFO_W8R32>.
Loading core <CMD_FIFO_w1r8> for timing and area information for instance <DC_MAS_RX_FIFO_W1R8>.
Loading core <CMD_FIFO_w8r32> for timing and area information for instance <DC_MAS_RX_FIFO_W8R32>.
Loading core <CMD_FIFO_w1r8> for timing and area information for instance <DC_REG_FIFO_W1R8>.
Loading core <STATE_FIFO> for timing and area information for instance <REG_READ_BACK_FIFO>.
Loading core <QBLtxFIFO> for timing and area information for instance <QBlink_TX_FIFO_W32R8>.
Loading core <CMD_FIFO_w8r32> for timing and area information for instance <QBlink_RX_FIFO_W8R32>.
Loading core <serializationFifo> for timing and area information for instance <U_SerializationFifo>.
Loading core <serializationFifo> for timing and area information for instance <U_SerializationFifo>.
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_6> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_22> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_5> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_21> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_15> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_31> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_4> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_20> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_14> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_30> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_3> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_19> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_13> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_29> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_2> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_18> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_12> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_28> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_1> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_17> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_11> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_27> 
INFO:Xst:2261 - The FF/Latch <tx_temp_60> in Unit <ip_udp_tx_block_inst> is equivalent to the following 23 FFs/Latches, which will be removed : <tx_temp_61> <tx_temp_62> <tx_temp_77> <tx_temp_78> <tx_temp_96> <tx_temp_100> <tx_temp_112> <tx_temp_122> <tx_temp_124> <tx_temp_131> <tx_temp_133> <tx_temp_135> <tx_temp_142> <tx_temp_143> <tx_temp_144> <tx_temp_146> <tx_temp_154> <tx_temp_156> <tx_temp_163> <tx_temp_165> <tx_temp_167> <tx_temp_174> <tx_temp_175> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_0> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_16> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_10> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_26> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_9> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_25> 
INFO:Xst:2261 - The FF/Latch <tx_temp_48> in Unit <ip_udp_tx_block_inst> is equivalent to the following 87 FFs/Latches, which will be removed : <tx_temp_49> <tx_temp_50> <tx_temp_51> <tx_temp_52> <tx_temp_53> <tx_temp_54> <tx_temp_55> <tx_temp_56> <tx_temp_57> <tx_temp_58> <tx_temp_59> <tx_temp_63> <tx_temp_64> <tx_temp_65> <tx_temp_66> <tx_temp_67> <tx_temp_68> <tx_temp_69> <tx_temp_70> <tx_temp_71> <tx_temp_72> <tx_temp_73> <tx_temp_74> <tx_temp_75> <tx_temp_76> <tx_temp_79> <tx_temp_97> <tx_temp_98> <tx_temp_99> <tx_temp_101> <tx_temp_102> <tx_temp_103> <tx_temp_104> <tx_temp_105> <tx_temp_106> <tx_temp_107> <tx_temp_108> <tx_temp_109> <tx_temp_110> <tx_temp_111> <tx_temp_113> <tx_temp_114> <tx_temp_115> <tx_temp_116> <tx_temp_117> <tx_temp_118> <tx_temp_119> <tx_temp_120> <tx_temp_121> <tx_temp_123> <tx_temp_125> <tx_temp_126> <tx_temp_127> <tx_temp_128> <tx_temp_129> <tx_temp_130> <tx_temp_132> <tx_temp_134> <tx_temp_136> <tx_temp_137> <tx_temp_138> <tx_temp_139> <tx_temp_140> <tx_temp_141> <tx_temp_145>
   <tx_temp_147> <tx_temp_148> <tx_temp_149> <tx_temp_150> <tx_temp_151> <tx_temp_152> <tx_temp_153> <tx_temp_155> <tx_temp_157> <tx_temp_158> <tx_temp_159> <tx_temp_160> <tx_temp_161> <tx_temp_162> <tx_temp_164> <tx_temp_166> <tx_temp_168> <tx_temp_169> <tx_temp_170> <tx_temp_171> <tx_temp_172> <tx_temp_173> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_8> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_24> 
INFO:Xst:2261 - The FF/Latch <udp_pseudo_header_7> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_header_23> 
INFO:Xst:2261 - The FF/Latch <tx_temp_32> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_80> 
INFO:Xst:2261 - The FF/Latch <tx_temp_33> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_81> 
INFO:Xst:2261 - The FF/Latch <tx_temp_34> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_82> 
INFO:Xst:2261 - The FF/Latch <tx_temp_35> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_83> 
INFO:Xst:2261 - The FF/Latch <tx_temp_36> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_84> 
INFO:Xst:2261 - The FF/Latch <tx_temp_37> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_85> 
INFO:Xst:2261 - The FF/Latch <tx_temp_38> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_86> 
INFO:Xst:2261 - The FF/Latch <tx_temp_39> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_87> 
INFO:Xst:2261 - The FF/Latch <tx_temp_42> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_90> 
INFO:Xst:2261 - The FF/Latch <tx_temp_40> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_88> 
INFO:Xst:2261 - The FF/Latch <tx_temp_43> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_91> 
INFO:Xst:2261 - The FF/Latch <tx_temp_41> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_89> 
INFO:Xst:2261 - The FF/Latch <tx_temp_44> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_92> 
INFO:Xst:2261 - The FF/Latch <tx_temp_45> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_93> 
INFO:Xst:2261 - The FF/Latch <tx_temp_46> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_94> 
INFO:Xst:2261 - The FF/Latch <tx_temp_47> in Unit <ip_udp_tx_block_inst> is equivalent to the following FF/Latch, which will be removed : <tx_temp_95> 
INFO:Xst:2261 - The FF/Latch <wr_rd_addr_0> in Unit <rx_fifo_i> is equivalent to the following 5 FFs/Latches, which will be removed : <wr_rd_addr_1> <wr_rd_addr_2> <wr_rd_addr_3> <wr_rd_addr_4> <wr_rd_addr_5> 
INFO:Xst:2261 - The FF/Latch <mdio_reg_addr_1> in Unit <axi_lite_controller> is equivalent to the following 4 FFs/Latches, which will be removed : <mdio_reg_addr_4> <mdio_reg_addr_5> <mdio_reg_addr_6> <mdio_reg_addr_7> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_36> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_84> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_32> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_80> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_37> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_85> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_33> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_81> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_38> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_86> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_104> in Unit <ip_udp_rx_block_inst> is equivalent to the following 7 FFs/Latches, which will be removed : <udp_head_temp_105> <udp_head_temp_106> <udp_head_temp_107> <udp_head_temp_108> <udp_head_temp_109> <udp_head_temp_110> <udp_head_temp_111> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_34> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_82> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_39> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_87> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_35> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_83> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_40> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_88> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_41> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_89> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_46> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_94> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_42> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_90> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_47> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_95> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_43> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_91> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_44> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_92> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_45> in Unit <ip_udp_rx_block_inst> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_93> 
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
WARNING:Xst:1426 - The value init of the FF/Latch sync hinder the constant cleaning in the block SCRODQB_Top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <fifo_sel_3> has a constant value of 0 in block <cmd_interpreter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <udp_head_temp_104> has a constant value of 0 in block <ip_udp_rx_block_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pause_req> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pause_shift_0> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <enable_phy_loopback> has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mdio_reg_addr_1> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_temp_48> (without init value) has a constant value of 0 in block <ip_udp_tx_block_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <serial_command_shift_0> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speed_1> (without init value) has a constant value of 1 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speed_0> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_temp_60> (without init value) has a constant value of 1 in block <ip_udp_tx_block_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rd_addr_0> (without init value) has a constant value of 0 in block <rx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <serial_command_shift_1> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_1> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_0> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_2> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_1> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_3> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_4> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_2> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_3> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_5> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_4> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_6> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_5> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_7> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_8> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_6> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_9> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_7> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_10> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_8> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_11> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_9> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_12> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_10> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_13> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_11> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_14> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_12> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_15> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_13> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_14> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_16> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_15> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_17> (without init value) has a constant value of 0 in block <eth_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <wrce_out_i_1> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <cs_out_i_1> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_1> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_21> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_23> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_24> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_25> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_26> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_28> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_29> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_30> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_1> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <scrod_reg_5> of sequential type is unconnected in block <cmd_interpreter>.
WARNING:Xst:2677 - Node <scrod_reg_6> of sequential type is unconnected in block <cmd_interpreter>.
WARNING:Xst:2677 - Node <scrod_reg_7> of sequential type is unconnected in block <cmd_interpreter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <serial_command_shift_35> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <serial_command_shift_36> is unconnected in block <axi_lite_controller>.
WARNING:Xst:2404 -  FFs/Latches <mdio_reg_addr<7:4>> (without init value) have a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>.

Synthesizing (advanced) Unit <S6SerialInterfaceIn>.
The following registers are absorbed into counter <r_slipCount>: 1 register on signal <r_slipCount>.
Unit <S6SerialInterfaceIn> synthesized (advanced).

Synthesizing (advanced) Unit <SCRODQB_Top>.
INFO:Xst:3231 - The small RAM <Mram__n0042> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CommState>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SCRODQB_Top> synthesized (advanced).

Synthesizing (advanced) Unit <cmd_center>.
The following registers are absorbed into counter <ready_wait>: 1 register on signal <ready_wait>.
Unit <cmd_center> synthesized (advanced).

Synthesizing (advanced) Unit <eth>.
The following registers are absorbed into counter <count0>: 1 register on signal <count0>.
The following registers are absorbed into counter <phy_reset_count>: 1 register on signal <phy_reset_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0212> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count<5:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <eth> synthesized (advanced).

Synthesizing (advanced) Unit <ip_udp_rx_block>.
The following registers are absorbed into counter <udp_count>: 1 register on signal <udp_count>.
The following registers are absorbed into counter <ip_count>: 1 register on signal <ip_count>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <ip_udp_rx_block> synthesized (advanced).

Synthesizing (advanced) Unit <ip_udp_tx_block>.
The following registers are absorbed into counter <ip_id>: 1 register on signal <ip_id>.
The following registers are absorbed into counter <pre_idle_count>: 1 register on signal <pre_idle_count>.
Unit <ip_udp_tx_block> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_rx_client_fifo>.
The following registers are absorbed into accumulator <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <rd_frames>: 1 register on signal <rd_frames>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <tri_mode_eth_mac_v5_5_rx_client_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_tx_client_fifo>.
The following registers are absorbed into counter <wr_frames>: 1 register on signal <wr_frames>.
The following registers are absorbed into counter <rd_16_count>: 1 register on signal <rd_16_count>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
Unit <tri_mode_eth_mac_v5_5_tx_client_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_5> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_6> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_7> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_8> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_9> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_10> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_11> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_12> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_13> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_14> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_15> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_16> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_17> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_18> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_20> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_21> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_22> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_23> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_24> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_25> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_26> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_27> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_28> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_29> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_30> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_1> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_5> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_6> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_7> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_8> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_9> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_10> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_11> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_12> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_13> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_14> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_15> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_16> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_17> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_18> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_20> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_22> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_27> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <scrod_reg_5> of sequential type is unconnected in block <cmd_center>.
WARNING:Xst:2677 - Node <scrod_reg_6> of sequential type is unconnected in block <cmd_center>.
WARNING:Xst:2677 - Node <scrod_reg_7> of sequential type is unconnected in block <cmd_center>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x4-bit single-port distributed Read Only RAM         : 1
 64x2-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 137
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 3
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 17-bit adder                                          : 54
 17-bit subtractor                                     : 53
 32-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 5-bit addsub                                          : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 6
# Counters                                             : 14
 12-bit up counter                                     : 2
 16-bit up counter                                     : 5
 31-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 2582
 Flip-Flops                                            : 2582
# Comparators                                          : 68
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 4
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 3
 17-bit comparator greater                             : 53
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 937
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 736
 1-bit 20-to-1 multiplexer                             : 16
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 18
 112-bit 2-to-1 multiplexer                            : 3
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 68
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 33
 34-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 18
 8-bit 3-to-1 multiplexer                              : 2
# FSMs                                                 : 18
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <tri_mode_eth_mac_v5_5_address_decoder>: instances <MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I>, <MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I> of unit <tri_mode_eth_mac_v5_5_pselect_f> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <tx_temp_147> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_146> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_145> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_144> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_143> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_142> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_141> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_140> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_139> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_138> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_137> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_136> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_135> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_134> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_133> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_132> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_131> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_130> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_129> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_128> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_127> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_126> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_125> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_124> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_123> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_122> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_121> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_120> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_175> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_174> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_173> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_172> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_171> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_170> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_169> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_168> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_167> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_166> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_165> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_164> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_163> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_162> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_161> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_160> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_159> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_158> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_157> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_156> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_155> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_154> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_153> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_152> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_151> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_150> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_149> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_148> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_75> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_74> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_73> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_72> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_71> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_70> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_69> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_68> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_67> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_66> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_65> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_64> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_63> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_62> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_61> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_60> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_59> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_58> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_57> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_56> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_55> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_54> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_53> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_52> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_51> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_50> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_49> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_48> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_119> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_118> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_117> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_116> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_115> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_114> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_113> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_112> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_111> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_110> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_109> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_108> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_107> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_106> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_105> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_104> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_103> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_102> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_101> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_100> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_99> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_98> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_97> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_96> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_79> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_78> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_77> (without init value) has a constant value of 1 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_temp_76> (without init value) has a constant value of 0 in block <ip_udp_tx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <enable_phy_loopback> has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pause_shift_0> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_req> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_1> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_0> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_2> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_1> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_3> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_4> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_2> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_3> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_5> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_4> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_6> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_7> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_5> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_8> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_6> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_7> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_9> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_8> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_10> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_11> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_9> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_12> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_10> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_13> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_11> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_14> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_12> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_13> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_15> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_16> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_14> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_17> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_15> (without init value) has a constant value of 0 in block <eth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rd_addr_0> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_1> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_2> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_3> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_4> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_5> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speed_0> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_1> (without init value) has a constant value of 1 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <serial_command_shift_0> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_reg_addr_1> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <serial_command_shift_1> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <serial_command_shift_35> is unconnected in block <tri_mode_eth_mac_v5_5_axi_lite_sm>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <serial_command_shift_36> is unconnected in block <tri_mode_eth_mac_v5_5_axi_lite_sm>.
WARNING:Xst:1293 - FF/Latch <udp_head_temp_104> has a constant value of 0 in block <ip_udp_rx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_head_temp_105> has a constant value of 0 in block <ip_udp_rx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_head_temp_106> has a constant value of 0 in block <ip_udp_rx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_head_temp_107> has a constant value of 0 in block <ip_udp_rx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_head_temp_108> has a constant value of 0 in block <ip_udp_rx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_head_temp_109> has a constant value of 0 in block <ip_udp_rx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_head_temp_110> has a constant value of 0 in block <ip_udp_rx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_head_temp_111> has a constant value of 0 in block <ip_udp_rx_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fifo_sel_3> has a constant value of 0 in block <cmd_center>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <udp_header_22> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_6> 
INFO:Xst:2261 - The FF/Latch <udp_header_21> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_5> 
INFO:Xst:2261 - The FF/Latch <udp_header_31> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_15> 
INFO:Xst:2261 - The FF/Latch <udp_header_20> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_4> 
INFO:Xst:2261 - The FF/Latch <udp_header_30> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_14> 
INFO:Xst:2261 - The FF/Latch <udp_header_19> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_3> 
INFO:Xst:2261 - The FF/Latch <udp_header_29> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_13> 
INFO:Xst:2261 - The FF/Latch <udp_header_18> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_2> 
INFO:Xst:2261 - The FF/Latch <udp_header_28> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_12> 
INFO:Xst:2261 - The FF/Latch <udp_header_17> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_1> 
INFO:Xst:2261 - The FF/Latch <udp_header_27> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_11> 
INFO:Xst:2261 - The FF/Latch <udp_header_16> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_0> 
INFO:Xst:2261 - The FF/Latch <udp_header_26> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_10> 
INFO:Xst:2261 - The FF/Latch <udp_header_25> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_9> 
INFO:Xst:2261 - The FF/Latch <udp_header_24> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_8> 
INFO:Xst:2261 - The FF/Latch <udp_header_23> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <udp_pseudo_header_7> 
INFO:Xst:2261 - The FF/Latch <tx_temp_44> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_92> 
INFO:Xst:2261 - The FF/Latch <tx_temp_45> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_93> 
INFO:Xst:2261 - The FF/Latch <tx_temp_46> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_94> 
INFO:Xst:2261 - The FF/Latch <tx_temp_47> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_95> 
INFO:Xst:2261 - The FF/Latch <tx_temp_32> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_80> 
INFO:Xst:2261 - The FF/Latch <tx_temp_33> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_81> 
INFO:Xst:2261 - The FF/Latch <tx_temp_34> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_82> 
INFO:Xst:2261 - The FF/Latch <tx_temp_35> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_83> 
INFO:Xst:2261 - The FF/Latch <tx_temp_36> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_84> 
INFO:Xst:2261 - The FF/Latch <tx_temp_37> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_85> 
INFO:Xst:2261 - The FF/Latch <tx_temp_38> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_86> 
INFO:Xst:2261 - The FF/Latch <tx_temp_39> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_87> 
INFO:Xst:2261 - The FF/Latch <tx_temp_40> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_88> 
INFO:Xst:2261 - The FF/Latch <tx_temp_41> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_89> 
INFO:Xst:2261 - The FF/Latch <tx_temp_42> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_90> 
INFO:Xst:2261 - The FF/Latch <tx_temp_43> in Unit <ip_udp_tx_block> is equivalent to the following FF/Latch, which will be removed : <tx_temp_91> 
INFO:Xst:2261 - The FF/Latch <rdce_out_i_1> in Unit <tri_mode_eth_mac_v5_5_address_decoder> is equivalent to the following FF/Latch, which will be removed : <rdce_out_i_0> 
INFO:Xst:2261 - The FF/Latch <wrce_out_i_1> in Unit <tri_mode_eth_mac_v5_5_address_decoder> is equivalent to the following FF/Latch, which will be removed : <wrce_out_i_0> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_1> in Unit <tri_mode_eth_mac_v5_5_address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_i_0> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_36> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_84> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_32> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_80> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_37> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_85> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_33> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_81> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_38> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_86> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_34> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_82> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_39> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_87> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_35> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_83> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_40> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_88> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_41> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_89> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_46> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_94> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_42> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_90> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_47> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_95> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_43> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_91> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_44> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_92> 
INFO:Xst:2261 - The FF/Latch <udp_head_temp_45> in Unit <ip_udp_rx_block> is equivalent to the following FF/Latch, which will be removed : <udp_head_temp_93> 
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
INFO:Xst:1730 - XST has found some RLOC properties in element update_speed_sync_inst which is instantiated several times. To handle this constraint XST will add the property "hu_set update_speed_sync_inst" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element sync_rd_addr_tog which is instantiated several times. To handle this constraint XST will add the property "hu_set sync_rd_addr_tog" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element resync_wr_store_frame_tog which is instantiated several times. To handle this constraint XST will add the property "hu_set resync_wr_store_frame_tog" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element resync_wr_frame_in_fifo which is instantiated several times. To handle this constraint XST will add the property "hu_set resync_wr_frame_in_fifo" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element resync_rd_txfer_tog which is instantiated several times. To handle this constraint XST will add the property "hu_set resync_rd_txfer_tog" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element resync_rd_tran_frame_tog which is instantiated several times. To handle this constraint XST will add the property "hu_set resync_rd_tran_frame_tog" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element trimac_fifo_block/tx_mac_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set trimac_fifo_block/tx_mac_reset_gen" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element trimac_fifo_block/rx_mac_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set trimac_fifo_block/rx_mac_reset_gen" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element axi_lite_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set axi_lite_reset_gen" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element chk_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set chk_reset_gen" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element gtx_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set gtx_reset_gen" on each element with RLOC.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/ip_udp_tx_block_inst/FSM_10> on signal <tx_state[1:4]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 tx_pre_idle         | 0000
 tx_idle             | 0001
 tx_collect_data     | 0010
 tx_ip_checksum      | 0011
 tx_udp_checksum     | 0100
 tx_ip_header        | 0101
 tx_udp_header       | 0110
 tx_output_data      | 0111
 tx_int_pckt         | 1000
 tx_wait             | 1001
 tx_frag_ip_checksum | 1010
 tx_frag_ip_header   | 1011
 tx_frag_output_data | 1100
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/FSM_1> on signal <current_state0[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 done  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/FSM_0> on signal <present_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00
 b     | 01
 c     | 10
 d     | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_4> on signal <wr_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 wait_s   | 00
 data_s   | 01
 eof_s    | 10
 ovflow_s | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_3> on signal <rd_state[1:4]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle_s           | 0000
 queue1_s         | 0001
 queue2_s         | 0010
 queue3_s         | 0011
 start_data1_s    | 0100
 data_preload1_s  | 0101
 data_preload2_s  | unreached
 wait_handshake_s | unreached
 frame_s          | 1000
 handshake_s      | 1001
 finish_s         | 1010
 drop_err_s       | unreached
 drop_s           | unreached
 retransmit_err_s | unreached
 retransmit_s     | unreached
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/FSM_6> on signal <rd_state[1:8]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 wait_s      | 00000001
 queue1_s    | 00000010
 queue2_s    | 00000100
 queue3_s    | 00001000
 queue_sof_s | 00010000
 sof_s       | 10000000
 data_s      | 00100000
 eof_s       | 01000000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/FSM_5> on signal <wr_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle_s   | 000
 frame_s  | 001
 gf_s     | 010
 bf_s     | 011
 ovflow_s | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/FSM_2> on signal <access_cs[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 reading    | 001
 read_wait  | 010
 write_wait | 011
 writing    | 100
 b_valid    | 101
 bresp_wait | 110
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/FSM_9> on signal <mdio_access_sm[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 set_data | 01
 init     | 10
 poll     | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/FSM_8> on signal <axi_access_sm[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle_a | 00
 read   | 01
 write  | 11
 done   | 10
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/FSM_7> on signal <axi_state[1:5]> with user encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 startup               | 00000
 change_speed          | 00001
 mdio_rd               | 00010
 mdio_poll_check       | 00011
 mdio_1g               | 00100
 mdio_10_100           | 00101
 mdio_restart          | 00110
 mdio_loopback         | 00111
 mdio_stats            | 01000
 mdio_stats_poll_check | 01001
 reset_mac_rx          | 01010
 reset_mac_tx          | 01011
 cnfg_mdio             | 01100
 cnfg_flow             | 01101
 cnfg_lo_addr          | 01110
 cnfg_hi_addr          | 01111
 cnfg_filter           | 10000
 check_speed           | 10001
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_head_inst/FSM_12> on signal <tx_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 tx_idle            | 00
 tx_eth_head        | 01
 tx_eth_output_data | 10
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/eth_head_inst/FSM_13> on signal <rx_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 rx_idle            | 00
 rx_eth_head        | 01
 rx_eth_output_data | 10
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ETH_MODULE/udp_1/ip_udp_rx_block_inst/FSM_11> on signal <state[1:3]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 000
 ip_head          | 001
 udp_head         | 010
 data             | 011
 ip_checksum      | 100
 udp_checksum     | 101
 output           | 110
 frag_wait        | unreached
 frag_ip_head     | unreached
 frag_data        | unreached
 frag_ip_checksum | unreached
 not_ready        | unreached
------------------------------
INFO:Xst:2146 - In block <ip_udp_rx_block>, Counter <udp_count> <ip_count> are equivalent, XST will keep only <udp_count>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmd_interpreter/FSM_16> on signal <CCState[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 check_empty  | 001
 load_data    | 010
 load_dc_num  | 011
 load_dc_num1 | 100
 cmd_check    | 101
 done         | 110
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmd_interpreter/FSM_17> on signal <PCtxSt[1:21]> with one-hot encoding.
-------------------------------------------
 State            | Encoding
-------------------------------------------
 idle             | 000000000000000000001
 dc_wait_reset    | 000000000000000000100
 dc_wait_count    | unreached
 dc_wait_lo       | unreached
 check_ready      | 000000000000000001000
 load_data        | 000000000000000010000
 send_wave_fifo   | 000000000000000100000
 fifo_rst         | 000000000000000000010
 fifo_rst_wait    | 000000000000100000000
 fifo_rst_wait1   | 000000000001000000000
 reg_fifo_load    | 000000000010000000000
 reg_fifo_load1   | 000000000100000000000
 reg_fifo_load2   | 000000001000000000000
 reg_fifo_load3   | 000000010000000000000
 reg_fifo_load4   | 000000100000000000000
 reg_fifo_load5   | unreached
 reg_fifo_load6   | 000001000000000000000
 send_sc_reg_data | 000000000000001000000
 send_dc_reg_data | 000010000000000000000
 footer1          | 000000000000010000000
 footer2          | 000100000000000000000
 footer3          | 001000000000000000000
 footer4          | 010000000000000000000
 done             | 100000000000000000000
-------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_process/U_SerialInterfaceIn/FSM_14> on signal <r_state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 reset_s     | 00
 read_word_s | 01
 bitslip_s   | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_process/U_ByteLink/FSM_15> on signal <r_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 reset_s    | 00
 training_s | 01
 locked_s   | 10
------------------------
WARNING:Xst:1710 - FF/Latch <s_axi_bresp_reg_0> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_rresp_reg_0> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_eth_header_16> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_17> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_18> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_19> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_20> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_21> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_22> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_23> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_24> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_25> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_26> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_27> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_28> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_29> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_30> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_31> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_32> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_33> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_34> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_35> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_36> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_37> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_38> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_39> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_40> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_41> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_42> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_43> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_44> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_45> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_46> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_47> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_48> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_49> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_50> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_51> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_52> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_53> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_54> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_55> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_56> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_57> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_58> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_59> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_60> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_61> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_62> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <rx_eth_header_63> of sequential type is unconnected in block <eth_head>.
WARNING:Xst:2677 - Node <udp_count_10> of sequential type is unconnected in block <ip_udp_rx_block>.
WARNING:Xst:2677 - Node <udp_count_11> of sequential type is unconnected in block <ip_udp_rx_block>.
WARNING:Xst:2677 - Node <udp_count_12> of sequential type is unconnected in block <ip_udp_rx_block>.
WARNING:Xst:2677 - Node <udp_count_13> of sequential type is unconnected in block <ip_udp_rx_block>.
WARNING:Xst:2677 - Node <udp_count_14> of sequential type is unconnected in block <ip_udp_rx_block>.
WARNING:Xst:2677 - Node <udp_count_15> of sequential type is unconnected in block <ip_udp_rx_block>.
WARNING:Xst:1293 - FF/Latch <reg_fifo_din_27> has a constant value of 0 in block <cmd_center>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_fifo_din_31> has a constant value of 0 in block <cmd_center>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_bitCount_0> has a constant value of 0 in block <S6SerialInterfaceOut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_bitCount_0> has a constant value of 0 in block <S6SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <s_axi_awaddr_18> in Unit <tri_mode_eth_mac_v5_5_axi_lite_sm> is equivalent to the following 13 FFs/Latches, which will be removed : <s_axi_awaddr_19> <s_axi_awaddr_20> <s_axi_awaddr_21> <s_axi_awaddr_22> <s_axi_awaddr_23> <s_axi_awaddr_24> <s_axi_awaddr_25> <s_axi_awaddr_26> <s_axi_awaddr_27> <s_axi_awaddr_28> <s_axi_awaddr_29> <s_axi_awaddr_30> <s_axi_awaddr_31> 
INFO:Xst:2261 - The FF/Latch <s_axi_araddr_18> in Unit <tri_mode_eth_mac_v5_5_axi_lite_sm> is equivalent to the following 13 FFs/Latches, which will be removed : <s_axi_araddr_19> <s_axi_araddr_20> <s_axi_araddr_21> <s_axi_araddr_22> <s_axi_araddr_23> <s_axi_araddr_24> <s_axi_araddr_25> <s_axi_araddr_26> <s_axi_araddr_27> <s_axi_araddr_28> <s_axi_araddr_29> <s_axi_araddr_30> <s_axi_araddr_31> 
INFO:Xst:2261 - The FF/Latch <addr_12> in Unit <tri_mode_eth_mac_v5_5_axi_lite_sm> is equivalent to the following 5 FFs/Latches, which will be removed : <addr_13> <addr_14> <addr_15> <addr_16> <addr_17> 
INFO:Xst:2261 - The FF/Latch <reg_fifo_din_29> in Unit <cmd_center> is equivalent to the following FF/Latch, which will be removed : <reg_fifo_din_30> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    tx_state_FSM_FFd4 in unit <ip_udp_tx_block>


Optimizing unit <pcs_pma_transceiver_A> ...

Optimizing unit <SCRODQB_Top> ...

Optimizing unit <ip_udp_tx_block> ...

Optimizing unit <eth> ...

Optimizing unit <tri_mode_eth_mac_v5_5_tx_client_fifo> ...

Optimizing unit <tri_mode_eth_mac_v5_5_rx_client_fifo> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper> ...

Optimizing unit <tri_mode_eth_mac_v5_5_slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_31> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_30> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_29> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_28> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_27> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_26> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_25> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_24> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_23> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_22> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_21> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_20> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_19> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_18> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_17> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_16> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_15> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_14> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_13> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_12> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_11> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <tri_mode_eth_mac_v5_5_counter_f> ...

Optimizing unit <tri_mode_eth_mac_v5_5_vector_decode> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi_lite_sm> ...
INFO:Xst:2261 - The FF/Latch <s_axi_awaddr_12> in Unit <tri_mode_eth_mac_v5_5_axi_lite_sm> is equivalent to the following 5 FFs/Latches, which will be removed : <s_axi_awaddr_13> <s_axi_awaddr_14> <s_axi_awaddr_15> <s_axi_awaddr_16> <s_axi_awaddr_17> 
INFO:Xst:2261 - The FF/Latch <s_axi_araddr_12> in Unit <tri_mode_eth_mac_v5_5_axi_lite_sm> is equivalent to the following 5 FFs/Latches, which will be removed : <s_axi_araddr_13> <s_axi_araddr_14> <s_axi_araddr_15> <s_axi_araddr_16> <s_axi_araddr_17> 

Optimizing unit <eth_head> ...

Optimizing unit <ip_udp_rx_block> ...

Optimizing unit <cmd_center> ...

Optimizing unit <QBlink> ...

Optimizing unit <S6SerialInterfaceOut> ...

Optimizing unit <S6SerialInterfaceIn> ...

Optimizing unit <ByteLink> ...

Optimizing unit <Encode8b10b> ...

Optimizing unit <Decode8b10b> ...
WARNING:Xst:1426 - The value init of the FF/Latch sync hinder the constant cleaning in the block SCRODQB_Top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <sync> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <nxtState_0> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dc_cmd_valid> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CommState_0> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_eth_last> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_statistics_valid_reg> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_statistics_valid_reg> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_33> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_32> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_31> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_30> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_29> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_28> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_27> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_26> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_25> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_24> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_23> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_22> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_21> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_20> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_19> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_18> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_17> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_16> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_15> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_14> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_13> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_12> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_11> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_10> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_9> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_8> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_7> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_6> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_5> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_4> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_3> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_2> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_1> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/tx_stats_shift_0> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_29> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_28> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_27> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_26> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_25> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_24> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_23> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_22> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_21> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_20> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_19> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_18> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_17> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_16> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_15> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_14> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_13> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_12> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_11> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_10> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_9> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_8> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_7> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_6> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_5> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_4> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_3> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_2> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_1> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/rx_stats_shift_0> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_mac_tready> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_1> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_1> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_18> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_12> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_11> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_18> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_12> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_11> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_12> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:2677 - Node <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_11> of sequential type is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1294 - Latch <rd_req> is equivalent to a wire in block <SCRODQB_Top>.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_9> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_10> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_11> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_12> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_13> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_14> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_15> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_16> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_17> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_18> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_19> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_20> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_21> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_22> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_23> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_24> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_25> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_26> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_27> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_28> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_29> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_30> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_31> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_32> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_33> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_120> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_121> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_123> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_125> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_126> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_127> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_128> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_129> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_130> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_132> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_134> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_136> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_137> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_138> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_139> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_140> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_141> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/load_data> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/capture_data> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_2> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_3> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_4> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_5> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_6> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_7> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_8> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_0> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_1> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_5> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_6> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_7> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_13> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_20> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_21> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_22> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_23> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_27> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_29> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_30> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_13> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_20> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_21> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_22> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_23> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_27> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_29> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_30> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_0> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_1> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/write_access> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/read_access> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_0> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_1> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_5> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_6> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/addr_7> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_0> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_1> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_5> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_6> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_7> has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_11> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_13> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_18> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_19> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_20> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_21> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_22> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_23> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_24> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_25> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_27> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_29> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_30> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/serial_command_shift_34> (without init value) has a constant value of 0 in block <SCRODQB_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_16> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_17> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_17> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_19> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_19> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_20> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_20> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_18> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_18> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_22> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_22> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_23> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_23> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_21> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_21> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_25> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_25> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_26> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_26> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_24> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_24> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_28> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_28> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_29> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_29> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_27> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_27> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_31> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_31> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_30> is unconnected in block <SCRODQB_Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_rd_data_30> is unconnected in block <SCRODQB_Top>.
INFO:Xst:2261 - The FF/Latch <cmd_interpreter/ready_wait_31> in Unit <SCRODQB_Top> is equivalent to the following 4 FFs/Latches, which will be removed : <cmd_interpreter/ready_wait_30> <cmd_interpreter/ready_wait_29> <cmd_interpreter/ready_wait_28> <cmd_interpreter/ready_wait_27> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_10> in Unit <SCRODQB_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_2> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_0> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_14> in Unit <SCRODQB_Top> is equivalent to the following FF/Latch, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_8> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_15> in Unit <SCRODQB_Top> is equivalent to the following FF/Latch, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_12> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_26> in Unit <SCRODQB_Top> is equivalent to the following 5 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_17> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_16> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_7> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_4> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/axi_wr_data_1> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_10> in Unit <SCRODQB_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_2> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_0> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_17> in Unit <SCRODQB_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_7> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_4> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_1> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_119> in Unit <SCRODQB_Top> is equivalent to the following 5 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_118> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_117> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_116> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_115> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_113> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_25> in Unit <SCRODQB_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_24> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_11> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_143> in Unit <SCRODQB_Top> is equivalent to the following 8 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_142> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_135> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_133> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_131> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_124> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_122> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_114> <ETH_MODULE/udp_1/ip_udp_rx_block_inst/udp_head_temp_112> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_139> in Unit <SCRODQB_Top> is equivalent to the following 4 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_141> <ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_142> <ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_140> <ETH_MODULE/udp_1/ip_udp_tx_block_inst/ip_header_143> 
INFO:Xst:2261 - The FF/Latch <cmd_interpreter/reg_fifo_din_28> in Unit <SCRODQB_Top> is equivalent to the following FF/Latch, which will be removed : <cmd_interpreter/reg_fifo_din_24> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_10> in Unit <SCRODQB_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_2> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_0> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_17> in Unit <SCRODQB_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_7> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_4> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_1> 
INFO:Xst:2261 - The FF/Latch <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_25> in Unit <SCRODQB_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_24> <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_11> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SCRODQB_Top, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_3> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_3_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_2> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_1> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_0> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <G_AXI_SHIM.tx_axi_shim/tx_enable_reg> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <G_AXI_SHIM.tx_axi_shim/tx_enable_reg_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_4> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3> in Unit <ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0> is equivalent to the following FF/Latch : <U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1> in Unit <ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0> is equivalent to the following FF/Latch : <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2> in Unit <ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0> is equivalent to the following 2 FFs/Latches : <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_1> <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <comm_process/QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <comm_process/QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <comm_process/QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <comm_process/QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/PC_SCROD_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/PC_SCROD_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/PC_SCROD_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/PC_SCROD_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/DC_REG_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/DC_REG_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/DC_REG_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/DC_REG_FIFO_W1R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W1R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/REG_READ_BACK_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/REG_READ_BACK_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/REG_READ_BACK_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/REG_READ_BACK_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <comm_process/QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <comm_process/QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <comm_process/QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <comm_process/QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <comm_process/U_SerialInterfaceIn/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <comm_process/U_SerialInterfaceIn/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <comm_process/U_SerialInterfaceIn/U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <comm_process/U_SerialInterfaceIn/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <comm_process/U_SerialInterfaceOut/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <comm_process/U_SerialInterfaceOut/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <comm_process/U_SerialInterfaceOut/U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <comm_process/U_SerialInterfaceOut/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_2> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_4> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_4_1> 
INFO:Xst:2260 - The FF/Latch <G_AXI_SHIM.tx_axi_shim/tx_enable_reg> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <G_AXI_SHIM.tx_axi_shim/tx_enable_reg_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_0> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_1> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_3> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_3_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_2> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_4> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_4_1> 
INFO:Xst:2260 - The FF/Latch <G_AXI_SHIM.tx_axi_shim/tx_enable_reg> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <G_AXI_SHIM.tx_axi_shim/tx_enable_reg_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_0> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_1> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <addr_filter_top/address_filter_inst/counter_3> in Unit <U0/trimac_top/TRI_SPEED.TRIMAC_INST> is equivalent to the following FF/Latch : <addr_filter_top/address_filter_inst/counter_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1> in Unit <ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0> is equivalent to the following FF/Latch : <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2> in Unit <ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0> is equivalent to the following 2 FFs/Latches : <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_1> <U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3> in Unit <ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0> is equivalent to the following FF/Latch : <U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <comm_process/QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <comm_process/QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <comm_process/QBlink_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <comm_process/QBlink_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/PC_SCROD_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/PC_SCROD_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/PC_SCROD_RX_FIFO_W8R32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/PC_SCROD_RX_FIFO_W8R32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/DC_REG_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/DC_REG_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/DC_REG_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/DC_REG_FIFO_W1R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W1R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/DC_MAS_RX_FIFO_W1R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cmd_interpreter/REG_READ_BACK_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cmd_interpreter/REG_READ_BACK_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cmd_interpreter/REG_READ_BACK_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cmd_interpreter/REG_READ_BACK_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <comm_process/QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <comm_process/QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <comm_process/QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <comm_process/QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <comm_process/U_SerialInterfaceIn/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <comm_process/U_SerialInterfaceIn/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <comm_process/U_SerialInterfaceIn/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <comm_process/U_SerialInterfaceIn/U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <comm_process/U_SerialInterfaceOut/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <comm_process/U_SerialInterfaceOut/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <comm_process/U_SerialInterfaceOut/U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <comm_process/U_SerialInterfaceOut/U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
FlipFlop ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_0 has been replicated 2 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_1 has been replicated 2 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_2 has been replicated 2 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_3 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_rx_block_inst/rx_count_4 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_10 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_12 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_13 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_2_14 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_8 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/chksm_temp_9 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_10 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_8 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_9 has been replicated 1 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_0 has been replicated 2 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_1 has been replicated 3 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_2 has been replicated 2 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_3 has been replicated 2 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_4 has been replicated 2 time(s)
FlipFlop ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <SCRODQB_Top> :
	Found 3-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_7>.
	Found 3-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0>.
	Found 2-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_valid_pipe_1>.
	Found 2-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gfbf_pipe_1>.
	Found 2-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_pipe_1>.
	Found 2-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_1>.
	Found 21-bit shift register for signal <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/count_shift_20>.
	Found 4-bit shift register for signal <cmd_interpreter/rx_udp_data_i_6_7>.
	Found 4-bit shift register for signal <cmd_interpreter/rx_udp_data_i_6_6>.
	Found 4-bit shift register for signal <cmd_interpreter/rx_udp_data_i_6_5>.
	Found 4-bit shift register for signal <cmd_interpreter/rx_udp_data_i_6_4>.
	Found 4-bit shift register for signal <cmd_interpreter/rx_udp_data_i_6_3>.
	Found 4-bit shift register for signal <cmd_interpreter/rx_udp_data_i_6_2>.
	Found 4-bit shift register for signal <cmd_interpreter/rx_udp_data_i_6_1>.
	Found 4-bit shift register for signal <cmd_interpreter/rx_udp_data_i_6_0>.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <cmd_interpreter/rx_udp_valid_i_6> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <SCRODQB_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2171
 Flip-Flops                                            : 2171
# Shift Registers                                      : 21
 2-bit shift register                                  : 4
 21-bit shift register                                 : 1
 3-bit shift register                                  : 8
 4-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SCRODQB_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12453
#      AND2                        : 12
#      GND                         : 26
#      INV                         : 224
#      LUT1                        : 1462
#      LUT2                        : 1244
#      LUT3                        : 786
#      LUT4                        : 850
#      LUT5                        : 1054
#      LUT6                        : 2152
#      MUXCY                       : 2211
#      MUXCY_L                     : 60
#      MUXF5                       : 1
#      MUXF7                       : 52
#      VCC                         : 6
#      XORCY                       : 2313
# FlipFlops/Latches                : 5870
#      FD                          : 782
#      FDC                         : 454
#      FDC_1                       : 3
#      FDCE                        : 462
#      FDCE_1                      : 7
#      FDE                         : 1562
#      FDP                         : 185
#      FDPE                        : 27
#      FDR                         : 980
#      FDRE                        : 1244
#      FDS                         : 34
#      FDSE                        : 125
#      IDDR2                       : 1
#      LD                          : 2
#      ODDR2                       : 2
# RAMS                             : 208
#      RAM64X1D                    : 160
#      RAMB16BWER                  : 42
#      RAMB8BWER                   : 6
# Shift Registers                  : 65
#      SRL16                       : 2
#      SRL16E                      : 20
#      SRLC16E                     : 42
#      SRLC32E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 14
#      BUFIO2                      : 1
#      IBUF                        : 2
#      IBUFDS                      : 2
#      IBUFGDS                     : 1
#      OBUF                        : 5
#      OBUFDS                      : 3
# DCMs                             : 2
#      DCM_SP                      : 2
# GigabitIOs                       : 1
#      GTPA1_DUAL                  : 1

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5870  out of  184304     3%  
 Number of Slice LUTs:                 8157  out of  92152     8%  
    Number used as Logic:              7772  out of  92152     8%  
    Number used as Memory:              385  out of  21680     1%  
       Number used as RAM:              320
       Number used as SRL:               65

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10546
   Number with an unused Flip Flop:    4676  out of  10546    44%  
   Number with an unused LUT:          2389  out of  10546    22%  
   Number of fully used LUT-FF pairs:  3481  out of  10546    33%  
   Number of unique control sets:       401

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  19  out of    396     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               45  out of    268    16%  
    Number using Block RAM only:         45
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                          | Clock buffer(FF name)                                           | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
CommState_1                                                                                                                                                                                                                                           | NONE(nxtState_1)                                                | 1     |
MASTER_CLK_P                                                                                                                                                                                                                                          | DCM_SP:CLKFX                                                    | 1042  |
ETH_MODULE/udp_1/eth_inst/gtpclkout_1                                                                                                                                                                                                                 | BUFIO2+BUFG                                                     | 4909  |
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MDC_OUT(ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDC1:O)| NONE(*)(ETH_MODULE/udp_1/eth_inst/present_state_FSM_FFd2)       | 10    |
MASTER_CLK_P                                                                                                                                                                                                                                          | DCM_SP:CLKFX+DCM_SP:CLKFX                                       | 188   |
ETH_MODULE/udp_1/eth_inst/s_axi_resetn                                                                                                                                                                                                                | NONE(ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd4_LD)| 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.572ns (Maximum Frequency: 152.162MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH_MODULE/udp_1/eth_inst/gtpclkout_1'
  Clock period: 6.572ns (frequency: 152.162MHz)
  Total number of paths / destination ports: 298291 / 13240
-------------------------------------------------------------------------
Delay:               6.572ns (Levels of Logic = 5)
  Source:            ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_0_1 (FF)
  Destination:       ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_10 (FF)
  Source Clock:      ETH_MODULE/udp_1/eth_inst/gtpclkout_1 rising
  Destination Clock: ETH_MODULE/udp_1/eth_inst/gtpclkout_1 rising

  Data Path: ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_0_1 to ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.808  ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_0_1 (ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_0_1)
     LUT3:I0->O            5   0.205   0.715  ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_udp_header[4]_Select_2110_o<12>11 (ETH_MODULE/udp_1/ip_udp_tx_block_inst/GND_106_o_udp_header[4]_Select_2110_o<12>1)
     LUT5:I4->O            2   0.205   0.617  ETH_MODULE/udp_1/ip_udp_tx_block_inst/PWR_81_o_tx_count[10]_equal_2118_o<10>11 (ETH_MODULE/udp_1/ip_udp_tx_block_inst/PWR_81_o_tx_count[10]_equal_2118_o<10>1)
     LUT5:I4->O            8   0.205   0.907  ETH_MODULE/udp_1/ip_udp_tx_block_inst/PWR_81_o_tx_count[10]_equal_3119_o<10>1 (ETH_MODULE/udp_1/ip_udp_tx_block_inst/PWR_81_o_tx_count[10]_equal_3119_o)
     LUT6:I4->O            1   0.203   0.580  ETH_MODULE/udp_1/ip_udp_tx_block_inst/_n1487_inv1 (ETH_MODULE/udp_1/ip_udp_tx_block_inst/_n1487_inv1)
     LUT3:I2->O           23   0.205   1.153  ETH_MODULE/udp_1/ip_udp_tx_block_inst/_n1487_inv2 (ETH_MODULE/udp_1/ip_udp_tx_block_inst/_n1487_inv)
     FDCE:CE                   0.322          ETH_MODULE/udp_1/ip_udp_tx_block_inst/tx_count_0
    ----------------------------------------
    Total                      6.572ns (1.792ns logic, 4.780ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MDC_OUT'
  Clock period: 4.940ns (frequency: 202.433MHz)
  Total number of paths / destination ports: 175 / 17
-------------------------------------------------------------------------
Delay:               4.940ns (Levels of Logic = 4)
  Source:            ETH_MODULE/udp_1/eth_inst/count_2 (FF)
  Destination:       ETH_MODULE/udp_1/eth_inst/count_4 (FF)
  Source Clock:      ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MDC_OUT falling
  Destination Clock: ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MDC_OUT falling

  Data Path: ETH_MODULE/udp_1/eth_inst/count_2 to ETH_MODULE/udp_1/eth_inst/count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           7   0.447   1.002  ETH_MODULE/udp_1/eth_inst/count_2 (ETH_MODULE/udp_1/eth_inst/count_2)
     LUT3:I0->O            2   0.205   0.617  ETH_MODULE/udp_1/eth_inst/GND_21_o_count[6]_equal_14_o<6>11 (ETH_MODULE/udp_1/eth_inst/GND_21_o_count[6]_equal_14_o<6>1)
     LUT5:I4->O            6   0.205   0.973  ETH_MODULE/udp_1/eth_inst/GND_21_o_count[6]_equal_28_o<6>1 (ETH_MODULE/udp_1/eth_inst/GND_21_o_count[6]_equal_28_o)
     LUT3:I0->O            2   0.205   0.981  ETH_MODULE/udp_1/eth_inst/Mmux_present_state[1]_count[6]_wide_mux_33_OUT311 (ETH_MODULE/udp_1/eth_inst/Mmux_present_state[1]_count[6]_wide_mux_33_OUT31)
     LUT6:I0->O            1   0.203   0.000  ETH_MODULE/udp_1/eth_inst/Mmux_present_state[1]_count[6]_wide_mux_33_OUT51 (ETH_MODULE/udp_1/eth_inst/present_state[1]_count[6]_wide_mux_33_OUT<4>)
     FDCE_1:D                  0.102          ETH_MODULE/udp_1/eth_inst/count_4
    ----------------------------------------
    Total                      4.940ns (1.367ns logic, 3.573ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MASTER_CLK_P'
  Clock period: 4.260ns (frequency: 234.742MHz)
  Total number of paths / destination ports: 13351 / 2750
-------------------------------------------------------------------------
Delay:               4.260ns (Levels of Logic = 18)
  Source:            comm_process/U_SerialInterfaceIn/r_slipCount_15 (FF)
  Destination:       comm_process/U_SerialInterfaceIn/r_slipCount_15 (FF)
  Source Clock:      MASTER_CLK_P rising
  Destination Clock: MASTER_CLK_P rising

  Data Path: comm_process/U_SerialInterfaceIn/r_slipCount_15 to comm_process/U_SerialInterfaceIn/r_slipCount_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  comm_process/U_SerialInterfaceIn/r_slipCount_15 (comm_process/U_SerialInterfaceIn/r_slipCount_15)
     LUT6:I0->O           18   0.203   1.278  comm_process/U_SerialInterfaceIn/r_slipCount[15]_GND_125_o_LessThan_10_o_inv_inv22 (comm_process/U_SerialInterfaceIn/r_slipCount[15]_GND_125_o_LessThan_10_o_inv_inv21)
     LUT3:I0->O            1   0.205   0.579  comm_process/U_SerialInterfaceIn/r_slipCount[15]_GND_125_o_LessThan_10_o_inv_inv23 (comm_process/U_SerialInterfaceIn/r_slipCount[15]_GND_125_o_LessThan_10_o_inv_inv)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<0> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<1> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<2> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<3> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<4> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<5> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<6> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<7> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<8> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<9> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<10> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<11> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<12> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<13> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<14> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_cy<14>)
     XORCY:CI->O           1   0.180   0.000  comm_process/U_SerialInterfaceIn/Mcount_r_slipCount_xor<15> (comm_process/U_SerialInterfaceIn/Mcount_r_slipCount15)
     FDRE:D                    0.102          comm_process/U_SerialInterfaceIn/r_slipCount_15
    ----------------------------------------
    Total                      4.260ns (1.422ns logic, 2.838ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MASTER_CLK_P'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            RX_DC_P (PAD)
  Destination:       comm_process/U_SerialInterfaceIn/IDDR2_inst (FF)
  Destination Clock: MASTER_CLK_P rising

  Data Path: RX_DC_P to comm_process/U_SerialInterfaceIn/IDDR2_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   1.222   0.579  RX_DC_IBUF_inst (rx_dc)
     IDDR2:D                   0.000          comm_process/U_SerialInterfaceIn/IDDR2_inst
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CommState_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MASTER_CLK_P   |         |         |    8.427|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_MODULE/udp_1/eth_inst/gtpclkout_1
----------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
ETH_MODULE/udp_1/eth_inst/gtpclkout_1                                                                           |    6.572|         |         |         |
ETH_MODULE/udp_1/eth_inst/s_axi_resetn                                                                          |    5.825|         |         |         |
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MDC_OUT|         |    1.128|         |         |
MASTER_CLK_P                                                                                                    |    3.761|         |         |         |
----------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MDC_OUT
----------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
ETH_MODULE/udp_1/eth_inst/gtpclkout_1                                                                           |         |         |    1.858|         |
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MDC_OUT|         |         |    4.940|         |
----------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock MASTER_CLK_P
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CommState_1                          |         |    1.179|         |         |
ETH_MODULE/udp_1/eth_inst/gtpclkout_1|    2.303|         |         |         |
MASTER_CLK_P                         |    6.137|         |    1.026|         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 61.17 secs
 
--> 

Total memory usage is 4752980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  819 (   0 filtered)
Number of infos    :  381 (   0 filtered)

