library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity workClock is
port(en : in std_logic;
	  clk : in std_logic;
	  choice : in std_logic_vector(1 downto 0);
	  outSec, outMin, outH : out std_logic_vector(7 downto 0));
end workClock;

architecture Behavioral of workClock is

	signal sec, min, hour : integer := 0;

begin
	process(en)
	begin			
		if(en = '1') then
			if(choice = "01") then
				if(KEY(1) = '0') then
					hour <= hour - 1;
				elsif(KEY(0) = '0') then
					hour <= hour + 1;
				end if;
			elsif(choice = "10") then
				if(KEY(1) = '0') then
					min <= min - 1;
				elsif(KEY(0) = '0') then
					min <= min + 1;
				end if;
			elsif(choice = "11") then
				if(KEY(1) = '0') then
					sec <= sec - 1;
				elsif(KEY(0) = '0') then
					sec <= sec + 1;
				end if;
			end if;
		else
			if(rising_edge(clk)) then
				sec <= sec + 1;
				if(sec = 59) then
					sec <= 0;
					min <= min + 1;
				end if;
				if(min = 59) then
					min <= 0;
					hour <= hour + 1;
				end if;
				if(hour = 23) then
					hour <=	0;
				end if;
			end if;
		end if;
	end process;
	
	outSec <= std_logic_vector(to_unsigned(sec, 8));
	outMin <= std_logic_vector(to_unsigned(min, 8));
	outHour <= std_logic_vector(to_unsigned(hour, 8));
end Behavioral;