Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD978385EC7
	for <loongarch@lists.linux.dev>; Thu, 29 Jan 2026 11:09:01 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1769684941; cv=none; b=BlFqTk+6elJM88BiYKOJkZe9nIAly/AplnzlRTJxRx5dxndWLVVomBoi/FdyOK4aVw1gLDbDMNC2Z29QLOKMVWUBYt4RgIalyW7ksB4D0l+zlo3DanDXV9Lh1uJOwcDEQGon8aSiTqIWQj4JfqZUTA52Q5ZiWhXndqaKN/1+BPI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1769684941; c=relaxed/simple;
	bh=Zm5nVaUmDomhelfJ0OOFh2uwBMUINqvX7H9mQHWFywQ=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=G1rbLfgXZKoWA7K3ovsrsLr6oG0NUn/jePaZzv1ndxQMaGeP9Dds8VePdTLGCzqhUfgPEZJJBPhmBboIZCpjnxURJuLHtbes8CLju3Lr/7NU1u9tF8P25rJDeuc1schFdOw6AHzlewABB63+5O87paJW70l0iSEwFrTP7TyMukE=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=G7eIyCHQ; arc=none smtp.client-ip=10.30.226.201
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="G7eIyCHQ"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 7FE61C4AF09
	for <loongarch@lists.linux.dev>; Thu, 29 Jan 2026 11:09:01 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1769684941;
	bh=Zm5nVaUmDomhelfJ0OOFh2uwBMUINqvX7H9mQHWFywQ=;
	h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
	b=G7eIyCHQmVhnPUOp8Nlblqdw5C6qRjMvrmZreXtXXWsjFXsiKr6RxaACaP/yQoayh
	 1L42nTvJT7OgxQj2TfCLjH47JcYboHJ8A5L+C8aTjfnMgjJD6gpa89aY56yYAIJZ/P
	 5kyhRbJNsleFR6fYHBGSv+XejHw+LYZfW+D6jFRF7X07THkxnYEmsnczWlypzFKhmX
	 F5z2LXRnCFM8dZNK6jW9PvHtEVLyVSngzSn2Q9xhIhao5BcJ745iLB8H9DUlcLG+Xp
	 qtYGBjio1AG7dE7NR0WIjlXKY4ToBE9CDHbzgcPX7s7A8UqFVxE+I4UwKNXskL0GBS
	 lilku0yiEMzsA==
Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-b885e8c6700so143009266b.0
        for <loongarch@lists.linux.dev>; Thu, 29 Jan 2026 03:09:01 -0800 (PST)
X-Forwarded-Encrypted: i=1; AJvYcCU5hnR1p2LTC0EkaF0jH7fMYMh/jo/dfOGAgRoTYuAaPo/NaHMS2ikyZekWN9fxXstR/+7lD6u5K4Y=@lists.linux.dev
X-Gm-Message-State: AOJu0YzCZYN1nvBKH+6uEOMKHytTmyQNgcIKsTuebKImiTk8rmKl81N9
	A1WyNwoLnv8I/vAWwi84Uw/9bPyzLOA71swotbfwCI0t6jRroAm+IGkD7+YE1EfDda7MExVh98N
	naU4eLeCiE3feI6Hp9AOrYOy1xTctPFE=
X-Received: by 2002:a17:907:7207:b0:b73:a2ce:540f with SMTP id
 a640c23a62f3a-b8dab2da697mr545573566b.17.1769684940063; Thu, 29 Jan 2026
 03:09:00 -0800 (PST)
Precedence: bulk
X-Mailing-List: loongarch@lists.linux.dev
List-Id: <loongarch.lists.linux.dev>
List-Subscribe: <mailto:loongarch+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:loongarch+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
References: <20260126024840.2308379-1-maobibo@loongson.cn> <CAAhV-H66uH1TpaKTsqNtSqKYUDatJWj+zAuw-MYE88BqOF0XTA@mail.gmail.com>
 <60b5e543-226c-3c15-09ed-c3c5ccfeb699@loongson.cn>
In-Reply-To: <60b5e543-226c-3c15-09ed-c3c5ccfeb699@loongson.cn>
From: Huacai Chen <chenhuacai@kernel.org>
Date: Thu, 29 Jan 2026 19:08:48 +0800
X-Gmail-Original-Message-ID: <CAAhV-H57b14qY+5jqe+Fd5FTQq6jrhurfNBCqBqwG6SUpKFhTw@mail.gmail.com>
X-Gm-Features: AZwV_QhJQXt51VkJgg5i8ghAZ4okSd3PtkuyELjz24byOkoUjHxF1C1KSBtz5vk
Message-ID: <CAAhV-H57b14qY+5jqe+Fd5FTQq6jrhurfNBCqBqwG6SUpKFhTw@mail.gmail.com>
Subject: Re: [PATCH v2] LoongArch: KVM: Add more CPUCFG mask bit
To: Bibo Mao <maobibo@loongson.cn>
Cc: WANG Xuerui <kernel@xen0n.name>, Tianrui Zhao <zhaotianrui@loongson.cn>, 
	loongarch@lists.linux.dev, linux-kernel@vger.kernel.org, kvm@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Thu, Jan 29, 2026 at 6:00=E2=80=AFPM Bibo Mao <maobibo@loongson.cn> wrot=
e:
>
>
>
> On 2026/1/29 =E4=B8=8B=E5=8D=885:26, Huacai Chen wrote:
> > Hi, Bibo,
> >
> > On Mon, Jan 26, 2026 at 10:48=E2=80=AFAM Bibo Mao <maobibo@loongson.cn>=
 wrote:
> >>
> >> With LA664 CPU there are more features supported which are indicated
> >> in CPUCFG2 bit24:30 and CPUCFG3 bit17 and bit 23. KVM hypervisor can
> >> not enable or disable these features and there is no KVM exception
> >> when instructions of these features are used in guest mode.
> >>
> >> Here add more CPUCFG mask support with LA664 CPU type.
> >>
> >> Signed-off-by: Bibo Mao <maobibo@loongson.cn>
> >> ---
> >>    1. Rebase on the latest version since some common CPUCFG bit macro
> >>       definitions are merged.
> >>    2. Modifiy the comments explaining why it comes from feature detect
> >>       of host CPU.
> >> ---
> >>   arch/loongarch/kvm/vcpu.c | 15 +++++++++++++++
> >>   1 file changed, 15 insertions(+)
> >>
> >> diff --git a/arch/loongarch/kvm/vcpu.c b/arch/loongarch/kvm/vcpu.c
> >> index 656b954c1134..a9608469fa7a 100644
> >> --- a/arch/loongarch/kvm/vcpu.c
> >> +++ b/arch/loongarch/kvm/vcpu.c
> >> @@ -652,6 +652,8 @@ static int _kvm_setcsr(struct kvm_vcpu *vcpu, unsi=
gned int id, u64 val)
> >>
> >>   static int _kvm_get_cpucfg_mask(int id, u64 *v)
> >>   {
> >> +       unsigned int config;
> >> +
> >>          if (id < 0 || id >=3D KVM_MAX_CPUCFG_REGS)
> >>                  return -EINVAL;
> >>
> >> @@ -684,9 +686,22 @@ static int _kvm_get_cpucfg_mask(int id, u64 *v)
> >>                  if (cpu_has_ptw)
> >>                          *v |=3D CPUCFG2_PTW;
> >>
> >> +               /*
> >> +                * The capability indication of some features are the =
same
> >> +                * between host CPU and guest vCPU, and there is no sp=
ecial
> >> +                * feature detect method with vCPU. Also KVM hyperviso=
r can
> >> +                * not enable or disable these features.
> >> +                *
> >> +                * Here use host CPU detected features for vCPU
> >> +                */
> >> +               config =3D read_cpucfg(LOONGARCH_CPUCFG2);
> >> +               *v |=3D config & (CPUCFG2_FRECIPE | CPUCFG2_DIV32 | CP=
UCFG2_LAM_BH);
> >> +               *v |=3D config & (CPUCFG2_LAMCAS | CPUCFG2_LLACQ_SCREL=
 | CPUCFG2_SCQ);
> >>                  return 0;
> >>          case LOONGARCH_CPUCFG3:
> >>                  *v =3D GENMASK(16, 0);
> >> +               config =3D read_cpucfg(LOONGARCH_CPUCFG3);
> >> +               *v |=3D config & (CPUCFG3_DBAR_HINTS | CPUCFG3_SLDORDE=
R_STA);
> > What about adding CPUCFG3_ALDORDER_STA and CPUCFG3_ASTORDER_STA here, t=
oo?
> I am ok to add these bits.
>
> It is strange that there is both capability bit and status bit. AFAIK
> cpucfg is read-only, status bit means that it will change at runtime. I
> will negotiate with HW guys about these bits.
OK, then maybe capability bits should also be added here.

Huacai

>
> Regards
> Bibo Mao
> >
> > Huacai
> >
> >>                  return 0;
> >>          case LOONGARCH_CPUCFG4:
> >>          case LOONGARCH_CPUCFG5:
> >>
> >> base-commit: 63804fed149a6750ffd28610c5c1c98cce6bd377
> >> --
> >> 2.39.3
> >>
> >>
>
>
