// Seed: 126444664
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2 - id_1;
  logic [7:0] id_3;
  assign id_1 = id_2;
  wire id_4;
  assign id_3[-1] = ~-1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
