{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566424323359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566424323370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 18:52:02 2019 " "Processing started: Wed Aug 21 18:52:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566424323370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566424323370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD_SAR -c AD_SAR " "Command: quartus_map --read_settings_files=on --write_settings_files=off AD_SAR -c AD_SAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566424323370 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566424324349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xlatch-save " "Found design unit 1: xlatch-save" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345177 ""} { "Info" "ISGN_ENTITY_NAME" "1 xlatch " "Found entity 1: xlatch" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566424345177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saadc_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saadc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saadc_fsm-rtl " "Found design unit 1: saadc_fsm-rtl" {  } { { "saadc_fsm.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/saadc_fsm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345189 ""} { "Info" "ISGN_ENTITY_NAME" "1 saadc_fsm " "Found entity 1: saadc_fsm" {  } { { "saadc_fsm.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/saadc_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566424345189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg-move " "Found design unit 1: shiftreg-move" {  } { { "shiftreg.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/shiftreg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345200 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/shiftreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566424345200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file approx_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 approx_reg-registro " "Found design unit 1: approx_reg-registro" {  } { { "approx_reg.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/approx_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345209 ""} { "Info" "ISGN_ENTITY_NAME" "1 approx_reg " "Found entity 1: approx_reg" {  } { { "approx_reg.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/approx_reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566424345209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR-modulacion " "Found design unit 1: SAR-modulacion" {  } { { "SAR.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/SAR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345215 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR " "Found entity 1: SAR" {  } { { "SAR.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/SAR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566424345215 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "latch.vhd " "Can't analyze file -- file latch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1566424345223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_sar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad_sar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD_SAR-todo " "Found design unit 1: AD_SAR-todo" {  } { { "AD_SAR.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/AD_SAR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345224 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD_SAR " "Found entity 1: AD_SAR" {  } { { "AD_SAR.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/AD_SAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566424345224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566424345224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD_SAR " "Elaborating entity \"AD_SAR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566424345344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR SAR:casitodo " "Elaborating entity \"SAR\" for hierarchy \"SAR:casitodo\"" {  } { { "AD_SAR.vhd" "casitodo" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/AD_SAR.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566424345433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saadc_fsm SAR:casitodo\|saadc_fsm:estados " "Elaborating entity \"saadc_fsm\" for hierarchy \"SAR:casitodo\|saadc_fsm:estados\"" {  } { { "SAR.vhd" "estados" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/SAR.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566424345471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg SAR:casitodo\|shiftreg:shifteo " "Elaborating entity \"shiftreg\" for hierarchy \"SAR:casitodo\|shiftreg:shifteo\"" {  } { { "SAR.vhd" "shifteo" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/SAR.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566424345571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "approx_reg SAR:casitodo\|approx_reg:registro " "Elaborating entity \"approx_reg\" for hierarchy \"SAR:casitodo\|approx_reg:registro\"" {  } { { "SAR.vhd" "registro" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/SAR.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566424345600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlatch xlatch:guarda " "Elaborating entity \"xlatch\" for hierarchy \"xlatch:guarda\"" {  } { { "AD_SAR.vhd" "guarda" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/AD_SAR.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566424345626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_in xlatch.vhd(19) " "VHDL Process Statement warning at xlatch.vhd(19): signal \"d_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1566424345654 "|AD_SAR|xlatch:guarda"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q xlatch.vhd(14) " "VHDL Process Statement warning at xlatch.vhd(14): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566424345654 "|AD_SAR|xlatch:guarda"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] xlatch.vhd(14) " "Inferred latch for \"q\[0\]\" at xlatch.vhd(14)" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566424345654 "|AD_SAR|xlatch:guarda"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] xlatch.vhd(14) " "Inferred latch for \"q\[1\]\" at xlatch.vhd(14)" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566424345654 "|AD_SAR|xlatch:guarda"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] xlatch.vhd(14) " "Inferred latch for \"q\[2\]\" at xlatch.vhd(14)" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566424345657 "|AD_SAR|xlatch:guarda"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] xlatch.vhd(14) " "Inferred latch for \"q\[3\]\" at xlatch.vhd(14)" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566424345657 "|AD_SAR|xlatch:guarda"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] xlatch.vhd(14) " "Inferred latch for \"q\[4\]\" at xlatch.vhd(14)" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566424345657 "|AD_SAR|xlatch:guarda"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] xlatch.vhd(14) " "Inferred latch for \"q\[5\]\" at xlatch.vhd(14)" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566424345657 "|AD_SAR|xlatch:guarda"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] xlatch.vhd(14) " "Inferred latch for \"q\[6\]\" at xlatch.vhd(14)" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566424345657 "|AD_SAR|xlatch:guarda"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] xlatch.vhd(14) " "Inferred latch for \"q\[7\]\" at xlatch.vhd(14)" {  } { { "xlatch.vhd" "" { Text "C:/altera/14.1/quartus/bin64/AD_SAR/xlatch.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566424345657 "|AD_SAR|xlatch:guarda"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1566424346978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566424348185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566424348185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566424348632 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566424348632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566424348632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566424348632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566424348712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 21 18:52:28 2019 " "Processing ended: Wed Aug 21 18:52:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566424348712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566424348712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566424348712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566424348712 ""}
