

================================================================
== Vitis HLS Report for 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'
================================================================
* Date:           Sat Feb 14 12:50:33 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4065|     4065|  40.650 us|  40.650 us|  4059|  4059|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3  |     4063|     4063|        11|          3|          1|  1352|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add9 = alloca i32 1"   --->   Operation 14 'alloca' 'add9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_110 = alloca i32 1"   --->   Operation 15 'alloca' 'add_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_211 = alloca i32 1"   --->   Operation 16 'alloca' 'add_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_312 = alloca i32 1"   --->   Operation 17 'alloca' 'add_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_413 = alloca i32 1"   --->   Operation 18 'alloca' 'add_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_514 = alloca i32 1"   --->   Operation 19 'alloca' 'add_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_615 = alloca i32 1"   --->   Operation 20 'alloca' 'add_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_716 = alloca i32 1"   --->   Operation 21 'alloca' 'add_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_817 = alloca i32 1"   --->   Operation 22 'alloca' 'add_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_918 = alloca i32 1"   --->   Operation 23 'alloca' 'add_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten30"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_918"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_817"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_716"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_615"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_514"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_413"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_312"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_211"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_110"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add9"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln73 = br void %VITIS_LOOP_79_4" [cnn.cpp:73]   --->   Operation 37 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i11 %indvar_flatten30" [cnn.cpp:73]   --->   Operation 38 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln73 = icmp_eq  i11 %indvar_flatten30_load, i11 1352" [cnn.cpp:73]   --->   Operation 39 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln73 = add i11 %indvar_flatten30_load, i11 1" [cnn.cpp:73]   --->   Operation 40 'add' 'add_ln73' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc24, void %for.inc40.preheader.exitStub" [cnn.cpp:73]   --->   Operation 41 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln73 = store i11 %add_ln73, i11 %indvar_flatten30" [cnn.cpp:73]   --->   Operation 42 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 43 [1/1] (1.83ns)   --->   "%pool_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_stream" [cnn.cpp:77]   --->   Operation 43 'read' 'pool_stream_read' <Predicate = (!icmp_ln73)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%pool_val = bitcast i32 %pool_stream_read" [cnn.cpp:77]   --->   Operation 44 'bitcast' 'pool_val' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 45 [3/3] (7.01ns)   --->   "%mul = fmul i32 %pool_val, i32 0" [cnn.cpp:77]   --->   Operation 45 'fmul' 'mul' <Predicate = (!icmp_ln73)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 46 [2/3] (7.01ns)   --->   "%mul = fmul i32 %pool_val, i32 0" [cnn.cpp:77]   --->   Operation 46 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 47 [1/3] (7.01ns)   --->   "%mul = fmul i32 %pool_val, i32 0" [cnn.cpp:77]   --->   Operation 47 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%add9_load = load i32 %add9" [cnn.cpp:80]   --->   Operation 48 'load' 'add9_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%add_110_load = load i32 %add_110" [cnn.cpp:80]   --->   Operation 49 'load' 'add_110_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%add_211_load = load i32 %add_211" [cnn.cpp:80]   --->   Operation 50 'load' 'add_211_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%add_312_load = load i32 %add_312" [cnn.cpp:80]   --->   Operation 51 'load' 'add_312_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [4/4] (6.43ns)   --->   "%dense_out = fadd i32 %add9_load, i32 %mul" [cnn.cpp:80]   --->   Operation 52 'fadd' 'dense_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [4/4] (6.43ns)   --->   "%dense_out_1 = fadd i32 %add_110_load, i32 %mul" [cnn.cpp:80]   --->   Operation 53 'fadd' 'dense_out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [4/4] (6.43ns)   --->   "%dense_out_2 = fadd i32 %add_211_load, i32 %mul" [cnn.cpp:80]   --->   Operation 54 'fadd' 'dense_out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [4/4] (6.43ns)   --->   "%dense_out_3 = fadd i32 %add_312_load, i32 %mul" [cnn.cpp:80]   --->   Operation 55 'fadd' 'dense_out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%add_413_load = load i32 %add_413" [cnn.cpp:80]   --->   Operation 56 'load' 'add_413_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%add_514_load = load i32 %add_514" [cnn.cpp:80]   --->   Operation 57 'load' 'add_514_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%add_615_load = load i32 %add_615" [cnn.cpp:80]   --->   Operation 58 'load' 'add_615_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%add_716_load = load i32 %add_716" [cnn.cpp:80]   --->   Operation 59 'load' 'add_716_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [3/4] (6.43ns)   --->   "%dense_out = fadd i32 %add9_load, i32 %mul" [cnn.cpp:80]   --->   Operation 60 'fadd' 'dense_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [3/4] (6.43ns)   --->   "%dense_out_1 = fadd i32 %add_110_load, i32 %mul" [cnn.cpp:80]   --->   Operation 61 'fadd' 'dense_out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [3/4] (6.43ns)   --->   "%dense_out_2 = fadd i32 %add_211_load, i32 %mul" [cnn.cpp:80]   --->   Operation 62 'fadd' 'dense_out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [3/4] (6.43ns)   --->   "%dense_out_3 = fadd i32 %add_312_load, i32 %mul" [cnn.cpp:80]   --->   Operation 63 'fadd' 'dense_out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [4/4] (6.43ns)   --->   "%dense_out_4 = fadd i32 %add_413_load, i32 %mul" [cnn.cpp:80]   --->   Operation 64 'fadd' 'dense_out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [4/4] (6.43ns)   --->   "%dense_out_5 = fadd i32 %add_514_load, i32 %mul" [cnn.cpp:80]   --->   Operation 65 'fadd' 'dense_out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [4/4] (6.43ns)   --->   "%dense_out_6 = fadd i32 %add_615_load, i32 %mul" [cnn.cpp:80]   --->   Operation 66 'fadd' 'dense_out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [4/4] (6.43ns)   --->   "%dense_out_7 = fadd i32 %add_716_load, i32 %mul" [cnn.cpp:80]   --->   Operation 67 'fadd' 'dense_out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%add_817_load = load i32 %add_817" [cnn.cpp:80]   --->   Operation 68 'load' 'add_817_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%add_918_load = load i32 %add_918" [cnn.cpp:80]   --->   Operation 69 'load' 'add_918_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [2/4] (6.43ns)   --->   "%dense_out = fadd i32 %add9_load, i32 %mul" [cnn.cpp:80]   --->   Operation 70 'fadd' 'dense_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [2/4] (6.43ns)   --->   "%dense_out_1 = fadd i32 %add_110_load, i32 %mul" [cnn.cpp:80]   --->   Operation 71 'fadd' 'dense_out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [2/4] (6.43ns)   --->   "%dense_out_2 = fadd i32 %add_211_load, i32 %mul" [cnn.cpp:80]   --->   Operation 72 'fadd' 'dense_out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [2/4] (6.43ns)   --->   "%dense_out_3 = fadd i32 %add_312_load, i32 %mul" [cnn.cpp:80]   --->   Operation 73 'fadd' 'dense_out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [3/4] (6.43ns)   --->   "%dense_out_4 = fadd i32 %add_413_load, i32 %mul" [cnn.cpp:80]   --->   Operation 74 'fadd' 'dense_out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [3/4] (6.43ns)   --->   "%dense_out_5 = fadd i32 %add_514_load, i32 %mul" [cnn.cpp:80]   --->   Operation 75 'fadd' 'dense_out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [3/4] (6.43ns)   --->   "%dense_out_6 = fadd i32 %add_615_load, i32 %mul" [cnn.cpp:80]   --->   Operation 76 'fadd' 'dense_out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [3/4] (6.43ns)   --->   "%dense_out_7 = fadd i32 %add_716_load, i32 %mul" [cnn.cpp:80]   --->   Operation 77 'fadd' 'dense_out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [4/4] (6.43ns)   --->   "%dense_out_8 = fadd i32 %add_817_load, i32 %mul" [cnn.cpp:80]   --->   Operation 78 'fadd' 'dense_out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [4/4] (6.43ns)   --->   "%dense_out_9 = fadd i32 %add_918_load, i32 %mul" [cnn.cpp:80]   --->   Operation 79 'fadd' 'dense_out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%add9_load_1 = load i32 %add9"   --->   Operation 112 'load' 'add9_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%add_110_load_1 = load i32 %add_110"   --->   Operation 113 'load' 'add_110_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%add_211_load_1 = load i32 %add_211"   --->   Operation 114 'load' 'add_211_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%add_312_load_1 = load i32 %add_312"   --->   Operation 115 'load' 'add_312_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%add_413_load_1 = load i32 %add_413"   --->   Operation 116 'load' 'add_413_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%add_514_load_1 = load i32 %add_514"   --->   Operation 117 'load' 'add_514_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%add_615_load_1 = load i32 %add_615"   --->   Operation 118 'load' 'add_615_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%add_716_load_1 = load i32 %add_716"   --->   Operation 119 'load' 'add_716_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%add_817_load_1 = load i32 %add_817"   --->   Operation 120 'load' 'add_817_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%add_918_load_1 = load i32 %add_918"   --->   Operation 121 'load' 'add_918_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_918_out, i32 %add_918_load_1"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_817_out, i32 %add_817_load_1"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_716_out, i32 %add_716_load_1"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_615_out, i32 %add_615_load_1"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_514_out, i32 %add_514_load_1"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_413_out, i32 %add_413_load_1"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_312_out, i32 %add_312_load_1"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_211_out, i32 %add_211_load_1"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_110_out, i32 %add_110_load_1"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add9_out, i32 %add9_load_1"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 80 [1/4] (6.43ns)   --->   "%dense_out = fadd i32 %add9_load, i32 %mul" [cnn.cpp:80]   --->   Operation 80 'fadd' 'dense_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/4] (6.43ns)   --->   "%dense_out_1 = fadd i32 %add_110_load, i32 %mul" [cnn.cpp:80]   --->   Operation 81 'fadd' 'dense_out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/4] (6.43ns)   --->   "%dense_out_2 = fadd i32 %add_211_load, i32 %mul" [cnn.cpp:80]   --->   Operation 82 'fadd' 'dense_out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/4] (6.43ns)   --->   "%dense_out_3 = fadd i32 %add_312_load, i32 %mul" [cnn.cpp:80]   --->   Operation 83 'fadd' 'dense_out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [2/4] (6.43ns)   --->   "%dense_out_4 = fadd i32 %add_413_load, i32 %mul" [cnn.cpp:80]   --->   Operation 84 'fadd' 'dense_out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [2/4] (6.43ns)   --->   "%dense_out_5 = fadd i32 %add_514_load, i32 %mul" [cnn.cpp:80]   --->   Operation 85 'fadd' 'dense_out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [2/4] (6.43ns)   --->   "%dense_out_6 = fadd i32 %add_615_load, i32 %mul" [cnn.cpp:80]   --->   Operation 86 'fadd' 'dense_out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [2/4] (6.43ns)   --->   "%dense_out_7 = fadd i32 %add_716_load, i32 %mul" [cnn.cpp:80]   --->   Operation 87 'fadd' 'dense_out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [3/4] (6.43ns)   --->   "%dense_out_8 = fadd i32 %add_817_load, i32 %mul" [cnn.cpp:80]   --->   Operation 88 'fadd' 'dense_out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [3/4] (6.43ns)   --->   "%dense_out_9 = fadd i32 %add_918_load, i32 %mul" [cnn.cpp:80]   --->   Operation 89 'fadd' 'dense_out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_3, i32 %add_312" [cnn.cpp:80]   --->   Operation 90 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_2, i32 %add_211" [cnn.cpp:80]   --->   Operation 91 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_1, i32 %add_110" [cnn.cpp:80]   --->   Operation 92 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out, i32 %add9" [cnn.cpp:80]   --->   Operation 93 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 94 [1/4] (6.43ns)   --->   "%dense_out_4 = fadd i32 %add_413_load, i32 %mul" [cnn.cpp:80]   --->   Operation 94 'fadd' 'dense_out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/4] (6.43ns)   --->   "%dense_out_5 = fadd i32 %add_514_load, i32 %mul" [cnn.cpp:80]   --->   Operation 95 'fadd' 'dense_out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/4] (6.43ns)   --->   "%dense_out_6 = fadd i32 %add_615_load, i32 %mul" [cnn.cpp:80]   --->   Operation 96 'fadd' 'dense_out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/4] (6.43ns)   --->   "%dense_out_7 = fadd i32 %add_716_load, i32 %mul" [cnn.cpp:80]   --->   Operation 97 'fadd' 'dense_out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [2/4] (6.43ns)   --->   "%dense_out_8 = fadd i32 %add_817_load, i32 %mul" [cnn.cpp:80]   --->   Operation 98 'fadd' 'dense_out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [2/4] (6.43ns)   --->   "%dense_out_9 = fadd i32 %add_918_load, i32 %mul" [cnn.cpp:80]   --->   Operation 99 'fadd' 'dense_out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_7, i32 %add_716" [cnn.cpp:80]   --->   Operation 100 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_6, i32 %add_615" [cnn.cpp:80]   --->   Operation 101 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_5, i32 %add_514" [cnn.cpp:80]   --->   Operation 102 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_4, i32 %add_413" [cnn.cpp:80]   --->   Operation 103 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1352, i64 1352, i64 1352"   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cnn.cpp:76]   --->   Operation 106 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/4] (6.43ns)   --->   "%dense_out_8 = fadd i32 %add_817_load, i32 %mul" [cnn.cpp:80]   --->   Operation 107 'fadd' 'dense_out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/4] (6.43ns)   --->   "%dense_out_9 = fadd i32 %add_918_load, i32 %mul" [cnn.cpp:80]   --->   Operation 108 'fadd' 'dense_out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_9, i32 %add_918" [cnn.cpp:80]   --->   Operation 109 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_8, i32 %add_817" [cnn.cpp:80]   --->   Operation 110 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln75 = br void %VITIS_LOOP_79_4" [cnn.cpp:75]   --->   Operation 111 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.652ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten30' [24]  (0.427 ns)
	'load' operation 11 bit ('indvar_flatten30_load', cnn.cpp:73) on local variable 'indvar_flatten30' [37]  (0.000 ns)
	'add' operation 11 bit ('add_ln73', cnn.cpp:73) [39]  (0.798 ns)
	'store' operation 0 bit ('store_ln73', cnn.cpp:73) of variable 'add_ln73', cnn.cpp:73 on local variable 'indvar_flatten30' [68]  (0.427 ns)

 <State 2>: 1.838ns
The critical path consists of the following:
	fifo read operation ('pool_stream_read', cnn.cpp:77) on port 'pool_stream' (cnn.cpp:77) [55]  (1.838 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:77) [57]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:77) [57]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:77) [57]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'load' operation 32 bit ('add9_load', cnn.cpp:80) on local variable 'add9' [42]  (0.000 ns)
	'fadd' operation 32 bit ('dense_out', cnn.cpp:80) [58]  (6.437 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dense_out', cnn.cpp:80) [58]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dense_out', cnn.cpp:80) [58]  (6.437 ns)

 <State 9>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dense_out', cnn.cpp:80) [61]  (6.437 ns)
	'store' operation 0 bit ('store_ln80', cnn.cpp:80) of variable 'dense_out', cnn.cpp:80 on local variable 'add_312' [75]  (0.427 ns)

 <State 10>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dense_out', cnn.cpp:80) [65]  (6.437 ns)
	'store' operation 0 bit ('store_ln80', cnn.cpp:80) of variable 'dense_out', cnn.cpp:80 on local variable 'add_716' [71]  (0.427 ns)

 <State 11>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dense_out', cnn.cpp:80) [67]  (6.437 ns)
	'store' operation 0 bit ('store_ln80', cnn.cpp:80) of variable 'dense_out', cnn.cpp:80 on local variable 'add_918' [69]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
