#ifndef MEMMAP_H
#define MEMMAP_H

#define ITCM_MEM_START_ADDR            0x00000000
#define ITCM_MEM_SIZE                  (512 * 1024)

#define DTCM_START_ADDR                0x02000000
#define DTCM_SIZE                      (128 * 1024)
#define DTCM_END_ADDR                  (DTCM_START_ADDR + DTCM_SIZE)

#define LOCAL_MEM_START_ADDR           0x04000000

#define SPI_CTLR_BASE_ADDR_REMAP       0x44000000

#define DDR_CTLR_BASE_ADDR             0x50000000
#define TOP_CTLR_BASE_ADDR             0x50008000
#define SERDES_PHY_CTLR_BASE_ADDR      0x50040000
#define I2C_CTLR_BASE_ADDR             0x50020000
#define OS_TIMER_CTLR_BASE_ADDR        0x50022000
#define INT_CTLR_BASE_ADDR             0x50023000
#define UART_CTLR_BASE_ADDR            0x50024000
#define WDT_CTLR_BASE_ADDR             0x50026000
#define GPIO_CTLR_BASE_ADDR            0x50027000

#ifdef CONFIG_CHIP_BM1682
#define GP_REG_START_ADDR              0x50008240
#define GP_REG_END_ADDR                0x50008280
#endif

#define GDMA_ENGINE_BASE_ADDR          0x60000000
#define GDMA_ENGINE_END_ADDR           (GDMA_ENGINE_BASE_ADDR + 0x1000)
#define BD_ENGINE_BASE_ADDR            0x60002000
#define BD_ENGINE_END_ADDR             (BD_ENGINE_BASE_ADDR + 0x1000)
#define CDMA_ENGINE_BASE_ADDR          0x60003000
#define CDMA_ENGINE_END_ADDR           (CDMA_ENGINE_BASE_ADDR + 0x1000)
#define MINIMAC_BASE_ADDR              0x60005000
#define ITCM_MAP_B_START_ADDR          0x6001A000
#define SPI_CTLR_BASE_ADDR             0xFFF00000

#define COUNT_RESERVED_DDR_SWAP        0x1000000
#define COUNT_RESERVED_DDR_INSTR       0x1000000
#define GLOBAL_MEM_START_ADDR_BDC                                       \
  (0x80000000 + COUNT_RESERVED_DDR_INSTR + COUNT_RESERVED_DDR_SWAP)

#define GLOBAL_MEM_START_ADDR_ARM      0x80000000
#define GLOBAL_MEM_START_ADDR_ARM64    0x100000000
#ifdef CONFIG_CHIP_BM1682
#define GLOBAL_MEM_START_ADDR_DESC     0x80000000
#else
#define GLOBAL_MEM_START_ADDR_DESC     0x100000000
#endif

#define GLOBAL_MEM_START_ADDR          0x100000000
#define GLOBAL_MEM_ALIGN_SIZE          (4)

#define SFU_TABLE_ADDR_OFFSET          GLOBAL_MEM_START_ADDR_BDC + 0

#endif /* MEMMAP_H */
