Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  1 18:21:49 2020
| Host         : DESKTOP-A2DLOUC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Filter_WaveGenerator_control_sets_placed.rpt
| Design       : Filter_WaveGenerator
| Device       : xc7s15
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      8 |            2 |
|     10 |            1 |
|    16+ |           25 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             634 |          131 |
| No           | No                    | Yes                    |              86 |           19 |
| No           | Yes                   | No                     |              72 |           13 |
| Yes          | No                    | No                     |             438 |           74 |
| Yes          | No                    | Yes                    |              66 |           11 |
| Yes          | Yes                   | No                     |             192 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                        Enable Signal                                                       |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                         | UART_inst/uart_frame_tx_inst/tx_clk_gen_inst/uart_tx_0                                                                     | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_clk_reg_0 |                1 |              2 |
| ~clk_IBUF_BUFG                                         |                                                                                                                            |                                                               |                1 |              2 |
|  clk_div50/clk_DAC                                     | Driver_DAC0/DAC_Din_i_1_n_0                                                                                                |                                                               |                1 |              2 |
|  clk_IBUF_BUFG                                         | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_clk_cnt_reg[0][0]                                                      | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_clk_reg_0 |                2 |              8 |
|  clk_IBUF_BUFG                                         | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_bit_cnt_reg[0][0]                                                      | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_clk_reg_0 |                2 |              8 |
|  clk_div50/clk_DAC                                     |                                                                                                                            | Driver_DAC0/DAC_Cnt[4]_i_1_n_0                                |                2 |             10 |
|  clk_IBUF_BUFG                                         | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/rx_done_reg[2]                                                                | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_clk_reg_0 |                3 |             16 |
|  clk_IBUF_BUFG                                         | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/E[0]                                                                          | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_clk_reg_0 |                1 |             16 |
|  clk_IBUF_BUFG                                         | UART_inst/uart_frame_tx_inst/tx_clk_gen_inst/E[0]                                                                          | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_clk_reg_0 |                2 |             16 |
|  clk_IBUF_BUFG                                         | tx_frame[7]_i_1_n_0                                                                                                        |                                                               |                2 |             16 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12] |                                                               |                4 |             16 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                            |                                                               |                1 |             16 |
|  Driver_DAC0/DDS_Addr_Generator0/clk_division0/clk_out |                                                                                                                            |                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                         | p_1_in                                                                                                                     |                                                               |                4 |             32 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_22[6]                                                             |                                                               |                2 |             32 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_17[6]                                                             |                                                               |                2 |             32 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_18[6]                                                             |                                                               |                2 |             32 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_23[6]                                                             |                                                               |                2 |             32 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_21[6]                                                             |                                                               |                2 |             32 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_20[6]                                                             |                                                               |                2 |             32 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_19[6]                                                             |                                                               |                2 |             32 |
|  clk_IBUF_BUFG                                         |                                                                                                                            | Driver_DAC0/DDS_Addr_Generator0/clk_division0/clk11_out       |               11 |             62 |
|  clk_IBUF_BUFG                                         | p_7_in                                                                                                                     | timerDACOut                                                   |                8 |             64 |
|  clk_IBUF_BUFG                                         | timer3[0]_i_2_n_0                                                                                                          | timer3                                                        |                8 |             64 |
|  clk_IBUF_BUFG                                         | timerFIROut                                                                                                                | timerFIROut[0]_i_1_n_0                                        |                8 |             64 |
|  clk_IBUF_BUFG                                         |                                                                                                                            | UART_inst/uart_frame_rx_inst/rx_clk_gen_inst/sample_clk_reg_0 |               19 |             86 |
|  clk_IBUF_BUFG                                         | WaveMode0                                                                                                                  |                                                               |               37 |            116 |
|  clk_fir_inst/aclk_BUFG                                | fir_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/p_49_in                                             |                                                               |               20 |            160 |
|  rx_done_BUFG                                          |                                                                                                                            |                                                               |               51 |            192 |
|  clk_IBUF_BUFG                                         |                                                                                                                            |                                                               |               49 |            210 |
|  clk_fir_inst/aclk_BUFG                                |                                                                                                                            |                                                               |               35 |            328 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


