/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

#ifndef __INTFHUB_REGS_MT6989_H__
#define __INTFHUB_REGS_MT6989_H__

#include "common_def_id.h"

#ifndef REG_BASE_C_MODULE
// ----------------- INTFHUB Bit Field Definitions -------------------

extern unsigned long INTFHUB_BASE_MT6989;

#define DEV0_STA_ADDR                                          (INTFHUB_BASE_MT6989 + 0x00)
#define DEV0_STA_SET_ADDR                                      (INTFHUB_BASE_MT6989 + 0x04)
#define DEV0_STA_CLR_ADDR                                      (INTFHUB_BASE_MT6989 + 0x08)
#define DEV0_RX_ERR_CRC_STA_ADDR                               (INTFHUB_BASE_MT6989 + 0x10)
#define DEV1_RX_ERR_CRC_STA_ADDR                               (INTFHUB_BASE_MT6989 + 0x14)
#define DEV2_RX_ERR_CRC_STA_ADDR                               (INTFHUB_BASE_MT6989 + 0x18)
#define DEV0_PKT_CNT_ADDR                                      (INTFHUB_BASE_MT6989 + 0x1C)
#define DEV0_CRC_STA_ADDR                                      (INTFHUB_BASE_MT6989 + 0x20)
#define DEV0_RESERVE_ADDR                                      (INTFHUB_BASE_MT6989 + 0x24)
#define DEV0_IRQ_TRG_ADDR                                      (INTFHUB_BASE_MT6989 + 0x28)
#define DEV0_IRQ_STA_ADDR                                      (INTFHUB_BASE_MT6989 + 0x30)
#define DEV0_IRQ_CLR_ADDR                                      (INTFHUB_BASE_MT6989 + 0x34)
#define DEV0_IRQ_MASK_ADDR                                     (INTFHUB_BASE_MT6989 + 0x38)
#define DEV1_STA_ADDR                                          (INTFHUB_BASE_MT6989 + 0x40)
#define DEV1_STA_SET_ADDR                                      (INTFHUB_BASE_MT6989 + 0x44)
#define DEV1_STA_CLR_ADDR                                      (INTFHUB_BASE_MT6989 + 0x48)
#define DEV1_PKT_CNT_ADDR                                      (INTFHUB_BASE_MT6989 + 0x50)
#define DEV1_CRC_STA_ADDR                                      (INTFHUB_BASE_MT6989 + 0x54)
#define DEV1_RESERVE_ADDR                                      (INTFHUB_BASE_MT6989 + 0x58)
#define DEV2_STA_ADDR                                          (INTFHUB_BASE_MT6989 + 0x80)
#define DEV2_STA_SET_ADDR                                      (INTFHUB_BASE_MT6989 + 0x84)
#define DEV2_STA_CLR_ADDR                                      (INTFHUB_BASE_MT6989 + 0x88)
#define DEV2_PKT_CNT_ADDR                                      (INTFHUB_BASE_MT6989 + 0x90)
#define DEV2_CRC_STA_ADDR                                      (INTFHUB_BASE_MT6989 + 0x94)
#define DEV2_RESERVE_ADDR                                      (INTFHUB_BASE_MT6989 + 0x98)
#define DEBUG_MODE_CRTL_ADDR                                   (INTFHUB_BASE_MT6989 + 0x9C)
#define DEBUG_TX_MOINTOR_0_ADDR                                (INTFHUB_BASE_MT6989 + 0xA0)
#define DEBUG_TX_MOINTOR_1_ADDR                                (INTFHUB_BASE_MT6989 + 0xA4)
#define DEBUG_TX_MOINTOR_2_ADDR                                (INTFHUB_BASE_MT6989 + 0xA8)
#define DEBUG_TX_MOINTOR_3_ADDR                                (INTFHUB_BASE_MT6989 + 0xAC)
#define DEBUG_RX_MOINTOR_0_ADDR                                (INTFHUB_BASE_MT6989 + 0xB0)
#define DEBUG_RX_MOINTOR_1_ADDR                                (INTFHUB_BASE_MT6989 + 0xB4)
#define DEBUG_RX_MOINTOR_2_ADDR                                (INTFHUB_BASE_MT6989 + 0xB8)
#define DEBUG_RX_MOINTOR_3_ADDR                                (INTFHUB_BASE_MT6989 + 0xBC)
#define CON0_ADDR                                              (INTFHUB_BASE_MT6989 + 0xC0)
#define CON1_ADDR                                              (INTFHUB_BASE_MT6989 + 0xC4)
#define CON2_ADDR                                              (INTFHUB_BASE_MT6989 + 0xC8)
#define CON3_ADDR                                              (INTFHUB_BASE_MT6989 + 0xCC)
#define IRQ_STA_ADDR                                           (INTFHUB_BASE_MT6989 + 0xD0)
#define IRQ_CLR_ADDR                                           (INTFHUB_BASE_MT6989 + 0xD4)
#define IRQ_MASK_ADDR                                          (INTFHUB_BASE_MT6989 + 0xD8)
#define RX_DATA_REQ_MASK_ADDR                                  (INTFHUB_BASE_MT6989 + 0xDC)
#define STA0_ADDR                                              (INTFHUB_BASE_MT6989 + 0xE0)
#define LOOPBACK_ADDR                                          (INTFHUB_BASE_MT6989 + 0xE4)
#define TIMEOUT_ADDR                                           (INTFHUB_BASE_MT6989 + 0xE8)
#define CRC_CNT_ADDR                                           (INTFHUB_BASE_MT6989 + 0xEC)
#define CON4_ADDR                                              (INTFHUB_BASE_MT6989 + 0xF0)
#define DBG_CTRL_ADDR                                          (INTFHUB_BASE_MT6989 + 0xF4)
#define RESERVE_ADDR                                           (INTFHUB_BASE_MT6989 + 0xF8)
#define DBG_STATE_ADDR                                         (INTFHUB_BASE_MT6989 + 0xFC)

#endif


#define DEV0_STA_FLD_dev0_rx_data_req                          REG_FLD(1, 10)
#define DEV0_STA_FLD_dev0_intfhub_ready                        REG_FLD(1, 9)
#define DEV0_STA_FLD_dev0_intfhub_busy                         REG_FLD(1, 8)
#define DEV0_STA_FLD_dev0_hw_tx_busy                           REG_FLD(1, 3)
#define DEV0_STA_FLD_dev0_hw_rx_busy                           REG_FLD(1, 2)
#define DEV0_STA_FLD_dev0_sw_tx_sta                            REG_FLD(1, 1)
#define DEV0_STA_FLD_dev0_sw_rx_sta                            REG_FLD(1, 0)

#define DEV0_STA_SET_FLD_dev0_sw_tx_set                        REG_FLD(1, 1)
#define DEV0_STA_SET_FLD_dev0_sw_rx_set                        REG_FLD(1, 0)

#define DEV0_STA_CLR_FLD_dev0_rx_data_req_clr                  REG_FLD(1, 3)
#define DEV0_STA_CLR_FLD_dev0_hw_rx_clr                        REG_FLD(1, 2)
#define DEV0_STA_CLR_FLD_dev0_sw_tx_clr                        REG_FLD(1, 1)
#define DEV0_STA_CLR_FLD_dev0_sw_rx_clr                        REG_FLD(1, 0)

#define DEV0_RX_ERR_CRC_STA_FLD_dev0_rx_err_crc_result         REG_FLD(16, 16)
#define DEV0_RX_ERR_CRC_STA_FLD_dev0_rx_err_crc_data           REG_FLD(16, 0)

#define DEV1_RX_ERR_CRC_STA_FLD_dev1_rx_err_crc_result         REG_FLD(16, 16)
#define DEV1_RX_ERR_CRC_STA_FLD_dev1_rx_err_crc_data           REG_FLD(16, 0)

#define DEV2_RX_ERR_CRC_STA_FLD_dev2_rx_err_crc_result         REG_FLD(16, 16)
#define DEV2_RX_ERR_CRC_STA_FLD_dev2_rx_err_crc_data           REG_FLD(16, 0)

#define DEV0_PKT_CNT_FLD_dev0_tx_pkt_cnt                       REG_FLD(8, 24)
#define DEV0_PKT_CNT_FLD_dev0_tx_timeout_cnt                   REG_FLD(8, 16)
#define DEV0_PKT_CNT_FLD_dev0_rx_pkt_cnt                       REG_FLD(8, 8)
#define DEV0_PKT_CNT_FLD_dev0_rx_timeout_cnt                   REG_FLD(8, 0)

#define DEV0_CRC_STA_FLD_dev0_rx_crc_data                      REG_FLD(16, 16)
#define DEV0_CRC_STA_FLD_dev0_tx_crc_result                    REG_FLD(16, 0)

#define DEV0_RESERVE_FLD_dev0_reserve                          REG_FLD(32, 0)

#define DEV0_IRQ_TRG_FLD_dev2_2_ap_cr_irq_set                  REG_FLD(1, 2)
#define DEV0_IRQ_TRG_FLD_dev1_2_ap_cr_irq_set                  REG_FLD(1, 1)
#define DEV0_IRQ_TRG_FLD_sspm_2_ap_cr_irq_set                  REG_FLD(1, 0)

#define DEV0_IRQ_STA_FLD_uarthub2ap_irq_b                      REG_FLD(1, 31)
#define DEV0_IRQ_STA_FLD_dev2_2_ap_cr_irq                      REG_FLD(1, 20)
#define DEV0_IRQ_STA_FLD_dev1_2_ap_cr_irq                      REG_FLD(1, 19)
#define DEV0_IRQ_STA_FLD_sspm_2_ap_cr_irq                      REG_FLD(1, 18)
#define DEV0_IRQ_STA_FLD_intfhub_dev2_tx_err                   REG_FLD(1, 17)
#define DEV0_IRQ_STA_FLD_intfhub_dev1_tx_err                   REG_FLD(1, 16)
#define DEV0_IRQ_STA_FLD_intfhub_dev0_tx_err                   REG_FLD(1, 15)
#define DEV0_IRQ_STA_FLD_intfhub_dev_rx_err                    REG_FLD(1, 14)
#define DEV0_IRQ_STA_FLD_intfhub_restore_err                   REG_FLD(1, 13)
#define DEV0_IRQ_STA_FLD_rx_pkt_type_err                       REG_FLD(1, 12)
#define DEV0_IRQ_STA_FLD_dev2_rx_timeout_err                   REG_FLD(1, 11)
#define DEV0_IRQ_STA_FLD_dev1_rx_timeout_err                   REG_FLD(1, 10)
#define DEV0_IRQ_STA_FLD_dev0_rx_timeout_err                   REG_FLD(1, 9)
#define DEV0_IRQ_STA_FLD_dev2_tx_pkt_type_err                  REG_FLD(1, 8)
#define DEV0_IRQ_STA_FLD_dev1_tx_pkt_type_err                  REG_FLD(1, 7)
#define DEV0_IRQ_STA_FLD_dev0_tx_pkt_type_err                  REG_FLD(1, 6)
#define DEV0_IRQ_STA_FLD_dev2_tx_timeout_err                   REG_FLD(1, 5)
#define DEV0_IRQ_STA_FLD_dev1_tx_timeout_err                   REG_FLD(1, 4)
#define DEV0_IRQ_STA_FLD_dev0_tx_timeout_err                   REG_FLD(1, 3)
#define DEV0_IRQ_STA_FLD_dev2_crc_err                          REG_FLD(1, 2)
#define DEV0_IRQ_STA_FLD_dev1_crc_err                          REG_FLD(1, 1)
#define DEV0_IRQ_STA_FLD_dev0_crc_err                          REG_FLD(1, 0)

#define DEV0_IRQ_CLR_FLD_dev2_2_ap_cr_irq_clr                  REG_FLD(1, 20)
#define DEV0_IRQ_CLR_FLD_dev1_2_ap_cr_irq_clr                  REG_FLD(1, 19)
#define DEV0_IRQ_CLR_FLD_sspm_2_ap_cr_irq_clr                  REG_FLD(1, 18)
#define DEV0_IRQ_CLR_FLD_intfhub_dev2_tx_err_clr               REG_FLD(1, 17)
#define DEV0_IRQ_CLR_FLD_intfhub_dev1_tx_err_clr               REG_FLD(1, 16)
#define DEV0_IRQ_CLR_FLD_intfhub_dev0_tx_err_clr               REG_FLD(1, 15)
#define DEV0_IRQ_CLR_FLD_intfhub_dev_rx_err_clr                REG_FLD(1, 14)
#define DEV0_IRQ_CLR_FLD_intfhub_restore_err_clr               REG_FLD(1, 13)
#define DEV0_IRQ_CLR_FLD_rx_pkt_type_err_clr                   REG_FLD(1, 12)
#define DEV0_IRQ_CLR_FLD_dev2_rx_timeout_err_clr               REG_FLD(1, 11)
#define DEV0_IRQ_CLR_FLD_dev1_rx_timeout_err_clr               REG_FLD(1, 10)
#define DEV0_IRQ_CLR_FLD_dev0_rx_timeout_err_clr               REG_FLD(1, 9)
#define DEV0_IRQ_CLR_FLD_dev2_tx_pkt_type_err_clr              REG_FLD(1, 8)
#define DEV0_IRQ_CLR_FLD_dev1_tx_pkt_type_err_clr              REG_FLD(1, 7)
#define DEV0_IRQ_CLR_FLD_dev0_tx_pkt_type_err_clr              REG_FLD(1, 6)
#define DEV0_IRQ_CLR_FLD_dev2_tx_timeout_err_clr               REG_FLD(1, 5)
#define DEV0_IRQ_CLR_FLD_dev1_tx_timeout_err_clr               REG_FLD(1, 4)
#define DEV0_IRQ_CLR_FLD_dev0_tx_timeout_err_clr               REG_FLD(1, 3)
#define DEV0_IRQ_CLR_FLD_dev2_crc_err_clr                      REG_FLD(1, 2)
#define DEV0_IRQ_CLR_FLD_dev1_crc_err_clr                      REG_FLD(1, 1)
#define DEV0_IRQ_CLR_FLD_dev0_crc_err_clr                      REG_FLD(1, 0)

#define DEV0_IRQ_MASK_FLD_dev2_2_ap_cr_irq_mask                REG_FLD(1, 20)
#define DEV0_IRQ_MASK_FLD_dev1_2_ap_cr_irq_mask                REG_FLD(1, 19)
#define DEV0_IRQ_MASK_FLD_sspm_2_ap_cr_irq_mask                REG_FLD(1, 18)
#define DEV0_IRQ_MASK_FLD_intfhub_dev2_tx_err_mask             REG_FLD(1, 17)
#define DEV0_IRQ_MASK_FLD_intfhub_dev1_tx_err_mask             REG_FLD(1, 16)
#define DEV0_IRQ_MASK_FLD_intfhub_dev0_tx_err_mask             REG_FLD(1, 15)
#define DEV0_IRQ_MASK_FLD_intfhub_dev_rx_err_mask              REG_FLD(1, 14)
#define DEV0_IRQ_MASK_FLD_intfhub_restore_err_mask             REG_FLD(1, 13)
#define DEV0_IRQ_MASK_FLD_rx_pkt_type_err_mask                 REG_FLD(1, 12)
#define DEV0_IRQ_MASK_FLD_dev2_rx_timeout_err_mask             REG_FLD(1, 11)
#define DEV0_IRQ_MASK_FLD_dev1_rx_timeout_err_mask             REG_FLD(1, 10)
#define DEV0_IRQ_MASK_FLD_dev0_rx_timeout_err_mask             REG_FLD(1, 9)
#define DEV0_IRQ_MASK_FLD_dev2_tx_pkt_type_err_mask            REG_FLD(1, 8)
#define DEV0_IRQ_MASK_FLD_dev1_tx_pkt_type_err_mask            REG_FLD(1, 7)
#define DEV0_IRQ_MASK_FLD_dev0_tx_pkt_type_err_mask            REG_FLD(1, 6)
#define DEV0_IRQ_MASK_FLD_dev2_tx_timeout_err_mask             REG_FLD(1, 5)
#define DEV0_IRQ_MASK_FLD_dev1_tx_timeout_err_mask             REG_FLD(1, 4)
#define DEV0_IRQ_MASK_FLD_dev0_tx_timeout_err_mask             REG_FLD(1, 3)
#define DEV0_IRQ_MASK_FLD_dev2_crc_err_mask                    REG_FLD(1, 2)
#define DEV0_IRQ_MASK_FLD_dev1_crc_err_mask                    REG_FLD(1, 1)
#define DEV0_IRQ_MASK_FLD_dev0_crc_err_mask                    REG_FLD(1, 0)

#define DEV1_STA_FLD_dev1_rx_data_req                          REG_FLD(1, 10)
#define DEV1_STA_FLD_dev1_intfhub_ready                        REG_FLD(1, 9)
#define DEV1_STA_FLD_dev1_intfhub_busy                         REG_FLD(1, 8)
#define DEV1_STA_FLD_dev1_hw_tx_busy                           REG_FLD(1, 3)
#define DEV1_STA_FLD_dev1_hw_rx_busy                           REG_FLD(1, 2)
#define DEV1_STA_FLD_dev1_sw_tx_sta                            REG_FLD(1, 1)
#define DEV1_STA_FLD_dev1_sw_rx_sta                            REG_FLD(1, 0)

#define DEV1_STA_SET_FLD_dev1_sw_tx_set                        REG_FLD(1, 1)
#define DEV1_STA_SET_FLD_dev1_sw_rx_set                        REG_FLD(1, 0)

#define DEV1_STA_CLR_FLD_dev1_rx_data_req_clr                  REG_FLD(1, 3)
#define DEV1_STA_CLR_FLD_dev1_hw_rx_clr                        REG_FLD(1, 2)
#define DEV1_STA_CLR_FLD_dev1_sw_tx_clr                        REG_FLD(1, 1)
#define DEV1_STA_CLR_FLD_dev1_sw_rx_clr                        REG_FLD(1, 0)

#define DEV1_PKT_CNT_FLD_dev1_tx_pkt_cnt                       REG_FLD(8, 24)
#define DEV1_PKT_CNT_FLD_dev1_tx_timeout_cnt                   REG_FLD(8, 16)
#define DEV1_PKT_CNT_FLD_dev1_rx_pkt_cnt                       REG_FLD(8, 8)
#define DEV1_PKT_CNT_FLD_dev1_rx_timeout_cnt                   REG_FLD(8, 0)

#define DEV1_CRC_STA_FLD_dev1_rx_crc_data                      REG_FLD(16, 16)
#define DEV1_CRC_STA_FLD_dev1_tx_crc_result                    REG_FLD(16, 0)

#define DEV1_RESERVE_FLD_dev1_reserve                          REG_FLD(32, 0)

#define DEV2_STA_FLD_dev2_rx_data_req                          REG_FLD(1, 10)
#define DEV2_STA_FLD_dev2_intfhub_ready                        REG_FLD(1, 9)
#define DEV2_STA_FLD_dev2_intfhub_busy                         REG_FLD(1, 8)
#define DEV2_STA_FLD_dev2_hw_tx_busy                           REG_FLD(1, 3)
#define DEV2_STA_FLD_dev2_hw_rx_busy                           REG_FLD(1, 2)
#define DEV2_STA_FLD_dev2_sw_tx_sta                            REG_FLD(1, 1)
#define DEV2_STA_FLD_dev2_sw_rx_sta                            REG_FLD(1, 0)

#define DEV2_STA_SET_FLD_dev2_sw_tx_set                        REG_FLD(1, 1)
#define DEV2_STA_SET_FLD_dev2_sw_rx_set                        REG_FLD(1, 0)

#define DEV2_STA_CLR_FLD_dev2_rx_data_req_clr                  REG_FLD(1, 3)
#define DEV2_STA_CLR_FLD_dev2_hw_rx_clr                        REG_FLD(1, 2)
#define DEV2_STA_CLR_FLD_dev2_sw_tx_clr                        REG_FLD(1, 1)
#define DEV2_STA_CLR_FLD_dev2_sw_rx_clr                        REG_FLD(1, 0)

#define DEV2_PKT_CNT_FLD_dev2_tx_pkt_cnt                       REG_FLD(8, 24)
#define DEV2_PKT_CNT_FLD_dev2_tx_timeout_cnt                   REG_FLD(8, 16)
#define DEV2_PKT_CNT_FLD_dev2_rx_pkt_cnt                       REG_FLD(8, 8)
#define DEV2_PKT_CNT_FLD_dev2_rx_timeout_cnt                   REG_FLD(8, 0)

#define DEV2_CRC_STA_FLD_dev2_rx_crc_data                      REG_FLD(16, 16)
#define DEV2_CRC_STA_FLD_dev2_tx_crc_result                    REG_FLD(16, 0)

#define DEV2_RESERVE_FLD_dev2_reserve                          REG_FLD(32, 0)

#define DEBUG_MODE_CRTL_FLD_tx_monitor_display_rx_crc_data_en  REG_FLD(1, 31)
#define DEBUG_MODE_CRTL_FLD_crc_result_mode_rx_monitor_pointer REG_FLD(3, 28)
#define DEBUG_MODE_CRTL_FLD_crc_result_mode_tx_monitor_pointer REG_FLD(3, 24)
#define DEBUG_MODE_CRTL_FLD_check_data_mode_rx_monitor_pointer REG_FLD(4, 20)
#define DEBUG_MODE_CRTL_FLD_check_data_mode_tx_monitor_pointer REG_FLD(4, 16)
#define DEBUG_MODE_CRTL_FLD_packet_info_mode_rx_monitor_pointer REG_FLD(2, 14)
#define DEBUG_MODE_CRTL_FLD_packet_info_mode_tx_monitor_pointer REG_FLD(2, 12)
#define DEBUG_MODE_CRTL_FLD_check_data_mode_select             REG_FLD(1, 11)
#define DEBUG_MODE_CRTL_FLD_packet_info_bypass_esp_pkt_en      REG_FLD(1, 10)
#define DEBUG_MODE_CRTL_FLD_packet_info_mode_time_precise      REG_FLD(5, 5)
#define DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_stop         REG_FLD(1, 4)
#define DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_clr          REG_FLD(1, 3)
#define DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_sel          REG_FLD(2, 1)
#define DEBUG_MODE_CRTL_FLD_intfhub_cg_en                      REG_FLD(1, 0)

#define DEBUG_TX_MOINTOR_0_FLD_intfhub_debug_tx_monitor0       REG_FLD(32, 0)

#define DEBUG_TX_MOINTOR_1_FLD_intfhub_debug_tx_monitor1       REG_FLD(32, 0)

#define DEBUG_TX_MOINTOR_2_FLD_intfhub_debug_tx_monitor2       REG_FLD(32, 0)

#define DEBUG_TX_MOINTOR_3_FLD_intfhub_debug_tx_monitor3       REG_FLD(32, 0)

#define DEBUG_RX_MOINTOR_0_FLD_intfhub_debug_rx_monitor0       REG_FLD(32, 0)

#define DEBUG_RX_MOINTOR_1_FLD_intfhub_debug_rx_monitor1       REG_FLD(32, 0)

#define DEBUG_RX_MOINTOR_2_FLD_intfhub_debug_rx_monitor2       REG_FLD(32, 0)

#define DEBUG_RX_MOINTOR_3_FLD_intfhub_debug_rx_monitor3       REG_FLD(32, 0)

#define CON0_FLD_dev1_pkt_type_end                             REG_FLD(8, 24)
#define CON0_FLD_dev1_pkt_type_start                           REG_FLD(8, 16)
#define CON0_FLD_dev0_pkt_type_end                             REG_FLD(8, 8)
#define CON0_FLD_dev0_pkt_type_start                           REG_FLD(8, 0)

#define CON1_FLD_dev2_pkt_type_end                             REG_FLD(8, 8)
#define CON1_FLD_dev2_pkt_type_start                           REG_FLD(8, 0)

#define CON2_FLD_intfhub_bypass                                REG_FLD(1, 2)
#define CON2_FLD_crc_en                                        REG_FLD(1, 1)

#define CON3_FLD_dev2_header_mode                              REG_FLD(2, 20)
#define CON3_FLD_dev1_header_mode                              REG_FLD(2, 18)
#define CON3_FLD_dev0_header_mode                              REG_FLD(2, 16)
#define CON3_FLD_dev_wdata_addr                                REG_FLD(8, 8)
#define CON3_FLD_dev_rdata_addr                                REG_FLD(8, 0)

#define IRQ_STA_FLD_intfhub_ckon_req                           REG_FLD(1, 2)
#define IRQ_STA_FLD_intfhub_ckoff_req                          REG_FLD(1, 1)
#define IRQ_STA_FLD_intfhub_restore_req                        REG_FLD(1, 0)

#define IRQ_CLR_FLD_intfhub_ckon_req_clr                       REG_FLD(1, 2)
#define IRQ_CLR_FLD_intfhub_ckoff_req_clr                      REG_FLD(1, 1)
#define IRQ_CLR_FLD_intfhub_restore_req_clr                    REG_FLD(1, 0)

#define IRQ_MASK_FLD_intfhub_ckon_req_mask                     REG_FLD(1, 2)
#define IRQ_MASK_FLD_intfhub_ckoff_req_mask                    REG_FLD(1, 1)
#define IRQ_MASK_FLD_intfhub_restore_req_mask                  REG_FLD(1, 0)

#define RX_DATA_REQ_MASK_FLD_dev2_rx_data_req_mask             REG_FLD(1, 2)
#define RX_DATA_REQ_MASK_FLD_dev1_rx_data_req_mask             REG_FLD(1, 1)
#define RX_DATA_REQ_MASK_FLD_dev0_rx_data_req_mask             REG_FLD(1, 0)

#define STA0_FLD_intfhub_busy                                  REG_FLD(1, 1)
#define STA0_FLD_intfhub_active                                REG_FLD(1, 0)

#define LOOPBACK_FLD_dev_bt_rx2tx_loopback                     REG_FLD(1, 7)
#define LOOPBACK_FLD_dev_cmm_tx2rx_loopback                    REG_FLD(1, 6)
#define LOOPBACK_FLD_dev2_rx2tx_loopback                       REG_FLD(1, 5)
#define LOOPBACK_FLD_dev2_tx2rx_loopback                       REG_FLD(1, 4)
#define LOOPBACK_FLD_dev1_rx2tx_loopback                       REG_FLD(1, 3)
#define LOOPBACK_FLD_dev1_tx2rx_loopback                       REG_FLD(1, 2)
#define LOOPBACK_FLD_dev0_rx2tx_loopback                       REG_FLD(1, 1)
#define LOOPBACK_FLD_dev0_tx2rx_loopback                       REG_FLD(1, 0)

#define TIMEOUT_FLD_dev_timeout_time                           REG_FLD(8, 8)
#define TIMEOUT_FLD_dev2_rx_timeout_init_fsm_en                REG_FLD(1, 5)
#define TIMEOUT_FLD_dev1_rx_timeout_init_fsm_en                REG_FLD(1, 4)
#define TIMEOUT_FLD_dev0_rx_timeout_init_fsm_en                REG_FLD(1, 3)
#define TIMEOUT_FLD_dev2_tx_timeout_init_fsm_en                REG_FLD(1, 2)
#define TIMEOUT_FLD_dev1_tx_timeout_init_fsm_en                REG_FLD(1, 1)
#define TIMEOUT_FLD_dev0_tx_timeout_init_fsm_en                REG_FLD(1, 0)

#define CRC_CNT_FLD_crc_rx_dismatch_cnt                        REG_FLD(16, 16)
#define CRC_CNT_FLD_crc_rx_match_cnt                           REG_FLD(16, 0)

#define CON4_FLD_sw5_rst                                       REG_FLD(1, 5)
#define CON4_FLD_sw4_rst                                       REG_FLD(1, 4)
#define CON4_FLD_sw3_rst                                       REG_FLD(1, 3)
#define CON4_FLD_sw2_rst                                       REG_FLD(1, 2)
#define CON4_FLD_sw_rst                                        REG_FLD(1, 1)
#define CON4_FLD_intfhub_sw_on_trg                             REG_FLD(1, 0)

#define DBG_CTRL_FLD_sample_baud_count                         REG_FLD(16, 16)
#define DBG_CTRL_FLD_sample_baud_clr                           REG_FLD(1, 8)
#define DBG_CTRL_FLD_sample_baud_sel                           REG_FLD(2, 6)
#define DBG_CTRL_FLD_sample_baud_en                            REG_FLD(1, 5)
#define DBG_CTRL_FLD_intfhub_dbg_en                            REG_FLD(1, 4)
#define DBG_CTRL_FLD_intfhub_dbg_sel                           REG_FLD(4, 0)

#define RESERVE_FLD_intfhub_reserve                            REG_FLD(32, 0)

#define DBG_STATE_FLD_intfhub_dbg                              REG_FLD(8, 24)
#define DBG_STATE_FLD_dbg_dev2_rx_fsm_state                    REG_FLD(3, 20)
#define DBG_STATE_FLD_dbg_dev1_rx_fsm_state                    REG_FLD(3, 16)
#define DBG_STATE_FLD_dbg_dev0_rx_fsm_state                    REG_FLD(3, 12)
#define DBG_STATE_FLD_dbg_rx_fsm_state                         REG_FLD(3, 8)
#define DBG_STATE_FLD_dbg_tx_fsm_state                         REG_FLD(3, 4)
#define DBG_STATE_FLD_dbg_intfhub_ctrl_fsm_state               REG_FLD(3, 0)

#define DEV0_STA_GET_dev0_rx_data_req(reg32)                   REG_FLD_GET(DEV0_STA_FLD_dev0_rx_data_req, (reg32))
#define DEV0_STA_GET_dev0_intfhub_ready(reg32)                 REG_FLD_GET(DEV0_STA_FLD_dev0_intfhub_ready, (reg32))
#define DEV0_STA_GET_dev0_intfhub_busy(reg32)                  REG_FLD_GET(DEV0_STA_FLD_dev0_intfhub_busy, (reg32))
#define DEV0_STA_GET_dev0_hw_tx_busy(reg32)                    REG_FLD_GET(DEV0_STA_FLD_dev0_hw_tx_busy, (reg32))
#define DEV0_STA_GET_dev0_hw_rx_busy(reg32)                    REG_FLD_GET(DEV0_STA_FLD_dev0_hw_rx_busy, (reg32))
#define DEV0_STA_GET_dev0_sw_tx_sta(reg32)                     REG_FLD_GET(DEV0_STA_FLD_dev0_sw_tx_sta, (reg32))
#define DEV0_STA_GET_dev0_sw_rx_sta(reg32)                     REG_FLD_GET(DEV0_STA_FLD_dev0_sw_rx_sta, (reg32))

#define DEV0_STA_SET_GET_dev0_sw_tx_set(reg32)                 REG_FLD_GET(DEV0_STA_SET_FLD_dev0_sw_tx_set, (reg32))
#define DEV0_STA_SET_GET_dev0_sw_rx_set(reg32)                 REG_FLD_GET(DEV0_STA_SET_FLD_dev0_sw_rx_set, (reg32))

#define DEV0_STA_CLR_GET_dev0_rx_data_req_clr(reg32)           REG_FLD_GET(DEV0_STA_CLR_FLD_dev0_rx_data_req_clr, (reg32))
#define DEV0_STA_CLR_GET_dev0_hw_rx_clr(reg32)                 REG_FLD_GET(DEV0_STA_CLR_FLD_dev0_hw_rx_clr, (reg32))
#define DEV0_STA_CLR_GET_dev0_sw_tx_clr(reg32)                 REG_FLD_GET(DEV0_STA_CLR_FLD_dev0_sw_tx_clr, (reg32))
#define DEV0_STA_CLR_GET_dev0_sw_rx_clr(reg32)                 REG_FLD_GET(DEV0_STA_CLR_FLD_dev0_sw_rx_clr, (reg32))

#define DEV0_RX_ERR_CRC_STA_GET_dev0_rx_err_crc_result(reg32)  REG_FLD_GET(DEV0_RX_ERR_CRC_STA_FLD_dev0_rx_err_crc_result, (reg32))
#define DEV0_RX_ERR_CRC_STA_GET_dev0_rx_err_crc_data(reg32)    REG_FLD_GET(DEV0_RX_ERR_CRC_STA_FLD_dev0_rx_err_crc_data, (reg32))

#define DEV1_RX_ERR_CRC_STA_GET_dev1_rx_err_crc_result(reg32)  REG_FLD_GET(DEV1_RX_ERR_CRC_STA_FLD_dev1_rx_err_crc_result, (reg32))
#define DEV1_RX_ERR_CRC_STA_GET_dev1_rx_err_crc_data(reg32)    REG_FLD_GET(DEV1_RX_ERR_CRC_STA_FLD_dev1_rx_err_crc_data, (reg32))

#define DEV2_RX_ERR_CRC_STA_GET_dev2_rx_err_crc_result(reg32)  REG_FLD_GET(DEV2_RX_ERR_CRC_STA_FLD_dev2_rx_err_crc_result, (reg32))
#define DEV2_RX_ERR_CRC_STA_GET_dev2_rx_err_crc_data(reg32)    REG_FLD_GET(DEV2_RX_ERR_CRC_STA_FLD_dev2_rx_err_crc_data, (reg32))

#define DEV0_PKT_CNT_GET_dev0_tx_pkt_cnt(reg32)                REG_FLD_GET(DEV0_PKT_CNT_FLD_dev0_tx_pkt_cnt, (reg32))
#define DEV0_PKT_CNT_GET_dev0_tx_timeout_cnt(reg32)            REG_FLD_GET(DEV0_PKT_CNT_FLD_dev0_tx_timeout_cnt, (reg32))
#define DEV0_PKT_CNT_GET_dev0_rx_pkt_cnt(reg32)                REG_FLD_GET(DEV0_PKT_CNT_FLD_dev0_rx_pkt_cnt, (reg32))
#define DEV0_PKT_CNT_GET_dev0_rx_timeout_cnt(reg32)            REG_FLD_GET(DEV0_PKT_CNT_FLD_dev0_rx_timeout_cnt, (reg32))

#define DEV0_CRC_STA_GET_dev0_rx_crc_data(reg32)               REG_FLD_GET(DEV0_CRC_STA_FLD_dev0_rx_crc_data, (reg32))
#define DEV0_CRC_STA_GET_dev0_tx_crc_result(reg32)             REG_FLD_GET(DEV0_CRC_STA_FLD_dev0_tx_crc_result, (reg32))

#define DEV0_RESERVE_GET_dev0_reserve(reg32)                   REG_FLD_GET(DEV0_RESERVE_FLD_dev0_reserve, (reg32))

#define DEV0_IRQ_TRG_GET_dev2_2_ap_cr_irq_set(reg32)           REG_FLD_GET(DEV0_IRQ_TRG_FLD_dev2_2_ap_cr_irq_set, (reg32))
#define DEV0_IRQ_TRG_GET_dev1_2_ap_cr_irq_set(reg32)           REG_FLD_GET(DEV0_IRQ_TRG_FLD_dev1_2_ap_cr_irq_set, (reg32))
#define DEV0_IRQ_TRG_GET_sspm_2_ap_cr_irq_set(reg32)           REG_FLD_GET(DEV0_IRQ_TRG_FLD_sspm_2_ap_cr_irq_set, (reg32))

#define DEV0_IRQ_STA_GET_uarthub2ap_irq_b(reg32)               REG_FLD_GET(DEV0_IRQ_STA_FLD_uarthub2ap_irq_b, (reg32))
#define DEV0_IRQ_STA_GET_dev2_2_ap_cr_irq(reg32)               REG_FLD_GET(DEV0_IRQ_STA_FLD_dev2_2_ap_cr_irq, (reg32))
#define DEV0_IRQ_STA_GET_dev1_2_ap_cr_irq(reg32)               REG_FLD_GET(DEV0_IRQ_STA_FLD_dev1_2_ap_cr_irq, (reg32))
#define DEV0_IRQ_STA_GET_sspm_2_ap_cr_irq(reg32)               REG_FLD_GET(DEV0_IRQ_STA_FLD_sspm_2_ap_cr_irq, (reg32))
#define DEV0_IRQ_STA_GET_intfhub_dev2_tx_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_intfhub_dev2_tx_err, (reg32))
#define DEV0_IRQ_STA_GET_intfhub_dev1_tx_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_intfhub_dev1_tx_err, (reg32))
#define DEV0_IRQ_STA_GET_intfhub_dev0_tx_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_intfhub_dev0_tx_err, (reg32))
#define DEV0_IRQ_STA_GET_intfhub_dev_rx_err(reg32)             REG_FLD_GET(DEV0_IRQ_STA_FLD_intfhub_dev_rx_err, (reg32))
#define DEV0_IRQ_STA_GET_intfhub_restore_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_intfhub_restore_err, (reg32))
#define DEV0_IRQ_STA_GET_rx_pkt_type_err(reg32)                REG_FLD_GET(DEV0_IRQ_STA_FLD_rx_pkt_type_err, (reg32))
#define DEV0_IRQ_STA_GET_dev2_rx_timeout_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_dev2_rx_timeout_err, (reg32))
#define DEV0_IRQ_STA_GET_dev1_rx_timeout_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_dev1_rx_timeout_err, (reg32))
#define DEV0_IRQ_STA_GET_dev0_rx_timeout_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_dev0_rx_timeout_err, (reg32))
#define DEV0_IRQ_STA_GET_dev2_tx_pkt_type_err(reg32)           REG_FLD_GET(DEV0_IRQ_STA_FLD_dev2_tx_pkt_type_err, (reg32))
#define DEV0_IRQ_STA_GET_dev1_tx_pkt_type_err(reg32)           REG_FLD_GET(DEV0_IRQ_STA_FLD_dev1_tx_pkt_type_err, (reg32))
#define DEV0_IRQ_STA_GET_dev0_tx_pkt_type_err(reg32)           REG_FLD_GET(DEV0_IRQ_STA_FLD_dev0_tx_pkt_type_err, (reg32))
#define DEV0_IRQ_STA_GET_dev2_tx_timeout_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_dev2_tx_timeout_err, (reg32))
#define DEV0_IRQ_STA_GET_dev1_tx_timeout_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_dev1_tx_timeout_err, (reg32))
#define DEV0_IRQ_STA_GET_dev0_tx_timeout_err(reg32)            REG_FLD_GET(DEV0_IRQ_STA_FLD_dev0_tx_timeout_err, (reg32))
#define DEV0_IRQ_STA_GET_dev2_crc_err(reg32)                   REG_FLD_GET(DEV0_IRQ_STA_FLD_dev2_crc_err, (reg32))
#define DEV0_IRQ_STA_GET_dev1_crc_err(reg32)                   REG_FLD_GET(DEV0_IRQ_STA_FLD_dev1_crc_err, (reg32))
#define DEV0_IRQ_STA_GET_dev0_crc_err(reg32)                   REG_FLD_GET(DEV0_IRQ_STA_FLD_dev0_crc_err, (reg32))

#define DEV0_IRQ_CLR_GET_dev2_2_ap_cr_irq_clr(reg32)           REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev2_2_ap_cr_irq_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev1_2_ap_cr_irq_clr(reg32)           REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev1_2_ap_cr_irq_clr, (reg32))
#define DEV0_IRQ_CLR_GET_sspm_2_ap_cr_irq_clr(reg32)           REG_FLD_GET(DEV0_IRQ_CLR_FLD_sspm_2_ap_cr_irq_clr, (reg32))
#define DEV0_IRQ_CLR_GET_intfhub_dev2_tx_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_intfhub_dev2_tx_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_intfhub_dev1_tx_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_intfhub_dev1_tx_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_intfhub_dev0_tx_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_intfhub_dev0_tx_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_intfhub_dev_rx_err_clr(reg32)         REG_FLD_GET(DEV0_IRQ_CLR_FLD_intfhub_dev_rx_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_intfhub_restore_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_intfhub_restore_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_rx_pkt_type_err_clr(reg32)            REG_FLD_GET(DEV0_IRQ_CLR_FLD_rx_pkt_type_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev2_rx_timeout_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev2_rx_timeout_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev1_rx_timeout_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev1_rx_timeout_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev0_rx_timeout_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev0_rx_timeout_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev2_tx_pkt_type_err_clr(reg32)       REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev2_tx_pkt_type_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev1_tx_pkt_type_err_clr(reg32)       REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev1_tx_pkt_type_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev0_tx_pkt_type_err_clr(reg32)       REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev0_tx_pkt_type_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev2_tx_timeout_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev2_tx_timeout_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev1_tx_timeout_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev1_tx_timeout_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev0_tx_timeout_err_clr(reg32)        REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev0_tx_timeout_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev2_crc_err_clr(reg32)               REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev2_crc_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev1_crc_err_clr(reg32)               REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev1_crc_err_clr, (reg32))
#define DEV0_IRQ_CLR_GET_dev0_crc_err_clr(reg32)               REG_FLD_GET(DEV0_IRQ_CLR_FLD_dev0_crc_err_clr, (reg32))

#define DEV0_IRQ_MASK_GET_dev2_2_ap_cr_irq_mask(reg32)         REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev2_2_ap_cr_irq_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev1_2_ap_cr_irq_mask(reg32)         REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev1_2_ap_cr_irq_mask, (reg32))
#define DEV0_IRQ_MASK_GET_sspm_2_ap_cr_irq_mask(reg32)         REG_FLD_GET(DEV0_IRQ_MASK_FLD_sspm_2_ap_cr_irq_mask, (reg32))
#define DEV0_IRQ_MASK_GET_intfhub_dev2_tx_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_intfhub_dev2_tx_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_intfhub_dev1_tx_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_intfhub_dev1_tx_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_intfhub_dev0_tx_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_intfhub_dev0_tx_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_intfhub_dev_rx_err_mask(reg32)       REG_FLD_GET(DEV0_IRQ_MASK_FLD_intfhub_dev_rx_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_intfhub_restore_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_intfhub_restore_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_rx_pkt_type_err_mask(reg32)          REG_FLD_GET(DEV0_IRQ_MASK_FLD_rx_pkt_type_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev2_rx_timeout_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev2_rx_timeout_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev1_rx_timeout_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev1_rx_timeout_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev0_rx_timeout_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev0_rx_timeout_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev2_tx_pkt_type_err_mask(reg32)     REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev2_tx_pkt_type_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev1_tx_pkt_type_err_mask(reg32)     REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev1_tx_pkt_type_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev0_tx_pkt_type_err_mask(reg32)     REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev0_tx_pkt_type_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev2_tx_timeout_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev2_tx_timeout_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev1_tx_timeout_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev1_tx_timeout_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev0_tx_timeout_err_mask(reg32)      REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev0_tx_timeout_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev2_crc_err_mask(reg32)             REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev2_crc_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev1_crc_err_mask(reg32)             REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev1_crc_err_mask, (reg32))
#define DEV0_IRQ_MASK_GET_dev0_crc_err_mask(reg32)             REG_FLD_GET(DEV0_IRQ_MASK_FLD_dev0_crc_err_mask, (reg32))

#define DEV1_STA_GET_dev1_rx_data_req(reg32)                   REG_FLD_GET(DEV1_STA_FLD_dev1_rx_data_req, (reg32))
#define DEV1_STA_GET_dev1_intfhub_ready(reg32)                 REG_FLD_GET(DEV1_STA_FLD_dev1_intfhub_ready, (reg32))
#define DEV1_STA_GET_dev1_intfhub_busy(reg32)                  REG_FLD_GET(DEV1_STA_FLD_dev1_intfhub_busy, (reg32))
#define DEV1_STA_GET_dev1_hw_tx_busy(reg32)                    REG_FLD_GET(DEV1_STA_FLD_dev1_hw_tx_busy, (reg32))
#define DEV1_STA_GET_dev1_hw_rx_busy(reg32)                    REG_FLD_GET(DEV1_STA_FLD_dev1_hw_rx_busy, (reg32))
#define DEV1_STA_GET_dev1_sw_tx_sta(reg32)                     REG_FLD_GET(DEV1_STA_FLD_dev1_sw_tx_sta, (reg32))
#define DEV1_STA_GET_dev1_sw_rx_sta(reg32)                     REG_FLD_GET(DEV1_STA_FLD_dev1_sw_rx_sta, (reg32))

#define DEV1_STA_SET_GET_dev1_sw_tx_set(reg32)                 REG_FLD_GET(DEV1_STA_SET_FLD_dev1_sw_tx_set, (reg32))
#define DEV1_STA_SET_GET_dev1_sw_rx_set(reg32)                 REG_FLD_GET(DEV1_STA_SET_FLD_dev1_sw_rx_set, (reg32))

#define DEV1_STA_CLR_GET_dev1_rx_data_req_clr(reg32)           REG_FLD_GET(DEV1_STA_CLR_FLD_dev1_rx_data_req_clr, (reg32))
#define DEV1_STA_CLR_GET_dev1_hw_rx_clr(reg32)                 REG_FLD_GET(DEV1_STA_CLR_FLD_dev1_hw_rx_clr, (reg32))
#define DEV1_STA_CLR_GET_dev1_sw_tx_clr(reg32)                 REG_FLD_GET(DEV1_STA_CLR_FLD_dev1_sw_tx_clr, (reg32))
#define DEV1_STA_CLR_GET_dev1_sw_rx_clr(reg32)                 REG_FLD_GET(DEV1_STA_CLR_FLD_dev1_sw_rx_clr, (reg32))

#define DEV1_PKT_CNT_GET_dev1_tx_pkt_cnt(reg32)                REG_FLD_GET(DEV1_PKT_CNT_FLD_dev1_tx_pkt_cnt, (reg32))
#define DEV1_PKT_CNT_GET_dev1_tx_timeout_cnt(reg32)            REG_FLD_GET(DEV1_PKT_CNT_FLD_dev1_tx_timeout_cnt, (reg32))
#define DEV1_PKT_CNT_GET_dev1_rx_pkt_cnt(reg32)                REG_FLD_GET(DEV1_PKT_CNT_FLD_dev1_rx_pkt_cnt, (reg32))
#define DEV1_PKT_CNT_GET_dev1_rx_timeout_cnt(reg32)            REG_FLD_GET(DEV1_PKT_CNT_FLD_dev1_rx_timeout_cnt, (reg32))

#define DEV1_CRC_STA_GET_dev1_rx_crc_data(reg32)               REG_FLD_GET(DEV1_CRC_STA_FLD_dev1_rx_crc_data, (reg32))
#define DEV1_CRC_STA_GET_dev1_tx_crc_result(reg32)             REG_FLD_GET(DEV1_CRC_STA_FLD_dev1_tx_crc_result, (reg32))

#define DEV1_RESERVE_GET_dev1_reserve(reg32)                   REG_FLD_GET(DEV1_RESERVE_FLD_dev1_reserve, (reg32))

#define DEV2_STA_GET_dev2_rx_data_req(reg32)                   REG_FLD_GET(DEV2_STA_FLD_dev2_rx_data_req, (reg32))
#define DEV2_STA_GET_dev2_intfhub_ready(reg32)                 REG_FLD_GET(DEV2_STA_FLD_dev2_intfhub_ready, (reg32))
#define DEV2_STA_GET_dev2_intfhub_busy(reg32)                  REG_FLD_GET(DEV2_STA_FLD_dev2_intfhub_busy, (reg32))
#define DEV2_STA_GET_dev2_hw_tx_busy(reg32)                    REG_FLD_GET(DEV2_STA_FLD_dev2_hw_tx_busy, (reg32))
#define DEV2_STA_GET_dev2_hw_rx_busy(reg32)                    REG_FLD_GET(DEV2_STA_FLD_dev2_hw_rx_busy, (reg32))
#define DEV2_STA_GET_dev2_sw_tx_sta(reg32)                     REG_FLD_GET(DEV2_STA_FLD_dev2_sw_tx_sta, (reg32))
#define DEV2_STA_GET_dev2_sw_rx_sta(reg32)                     REG_FLD_GET(DEV2_STA_FLD_dev2_sw_rx_sta, (reg32))

#define DEV2_STA_SET_GET_dev2_sw_tx_set(reg32)                 REG_FLD_GET(DEV2_STA_SET_FLD_dev2_sw_tx_set, (reg32))
#define DEV2_STA_SET_GET_dev2_sw_rx_set(reg32)                 REG_FLD_GET(DEV2_STA_SET_FLD_dev2_sw_rx_set, (reg32))

#define DEV2_STA_CLR_GET_dev2_rx_data_req_clr(reg32)           REG_FLD_GET(DEV2_STA_CLR_FLD_dev2_rx_data_req_clr, (reg32))
#define DEV2_STA_CLR_GET_dev2_hw_rx_clr(reg32)                 REG_FLD_GET(DEV2_STA_CLR_FLD_dev2_hw_rx_clr, (reg32))
#define DEV2_STA_CLR_GET_dev2_sw_tx_clr(reg32)                 REG_FLD_GET(DEV2_STA_CLR_FLD_dev2_sw_tx_clr, (reg32))
#define DEV2_STA_CLR_GET_dev2_sw_rx_clr(reg32)                 REG_FLD_GET(DEV2_STA_CLR_FLD_dev2_sw_rx_clr, (reg32))

#define DEV2_PKT_CNT_GET_dev2_tx_pkt_cnt(reg32)                REG_FLD_GET(DEV2_PKT_CNT_FLD_dev2_tx_pkt_cnt, (reg32))
#define DEV2_PKT_CNT_GET_dev2_tx_timeout_cnt(reg32)            REG_FLD_GET(DEV2_PKT_CNT_FLD_dev2_tx_timeout_cnt, (reg32))
#define DEV2_PKT_CNT_GET_dev2_rx_pkt_cnt(reg32)                REG_FLD_GET(DEV2_PKT_CNT_FLD_dev2_rx_pkt_cnt, (reg32))
#define DEV2_PKT_CNT_GET_dev2_rx_timeout_cnt(reg32)            REG_FLD_GET(DEV2_PKT_CNT_FLD_dev2_rx_timeout_cnt, (reg32))

#define DEV2_CRC_STA_GET_dev2_rx_crc_data(reg32)               REG_FLD_GET(DEV2_CRC_STA_FLD_dev2_rx_crc_data, (reg32))
#define DEV2_CRC_STA_GET_dev2_tx_crc_result(reg32)             REG_FLD_GET(DEV2_CRC_STA_FLD_dev2_tx_crc_result, (reg32))

#define DEV2_RESERVE_GET_dev2_reserve(reg32)                   REG_FLD_GET(DEV2_RESERVE_FLD_dev2_reserve, (reg32))

#define DEBUG_MODE_CRTL_GET_tx_monitor_display_rx_crc_data_en(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_tx_monitor_display_rx_crc_data_en, (reg32))
#define DEBUG_MODE_CRTL_GET_crc_result_mode_rx_monitor_pointer(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_crc_result_mode_rx_monitor_pointer, (reg32))
#define DEBUG_MODE_CRTL_GET_crc_result_mode_tx_monitor_pointer(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_crc_result_mode_tx_monitor_pointer, (reg32))
#define DEBUG_MODE_CRTL_GET_check_data_mode_rx_monitor_pointer(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_check_data_mode_rx_monitor_pointer, (reg32))
#define DEBUG_MODE_CRTL_GET_check_data_mode_tx_monitor_pointer(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_check_data_mode_tx_monitor_pointer, (reg32))
#define DEBUG_MODE_CRTL_GET_packet_info_mode_rx_monitor_pointer(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_packet_info_mode_rx_monitor_pointer, (reg32))
#define DEBUG_MODE_CRTL_GET_packet_info_mode_tx_monitor_pointer(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_packet_info_mode_tx_monitor_pointer, (reg32))
#define DEBUG_MODE_CRTL_GET_check_data_mode_select(reg32)      REG_FLD_GET(DEBUG_MODE_CRTL_FLD_check_data_mode_select, (reg32))
#define DEBUG_MODE_CRTL_GET_packet_info_bypass_esp_pkt_en(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_packet_info_bypass_esp_pkt_en, (reg32))
#define DEBUG_MODE_CRTL_GET_packet_info_mode_time_precise(reg32) REG_FLD_GET(DEBUG_MODE_CRTL_FLD_packet_info_mode_time_precise, (reg32))
#define DEBUG_MODE_CRTL_GET_intfhub_debug_monitor_stop(reg32)  REG_FLD_GET(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_stop, (reg32))
#define DEBUG_MODE_CRTL_GET_intfhub_debug_monitor_clr(reg32)   REG_FLD_GET(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_clr, (reg32))
#define DEBUG_MODE_CRTL_GET_intfhub_debug_monitor_sel(reg32)   REG_FLD_GET(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_sel, (reg32))
#define DEBUG_MODE_CRTL_GET_intfhub_cg_en(reg32)               REG_FLD_GET(DEBUG_MODE_CRTL_FLD_intfhub_cg_en, (reg32))

#define DEBUG_TX_MOINTOR_0_GET_intfhub_debug_tx_monitor0(reg32) REG_FLD_GET(DEBUG_TX_MOINTOR_0_FLD_intfhub_debug_tx_monitor0, (reg32))

#define DEBUG_TX_MOINTOR_1_GET_intfhub_debug_tx_monitor1(reg32) REG_FLD_GET(DEBUG_TX_MOINTOR_1_FLD_intfhub_debug_tx_monitor1, (reg32))

#define DEBUG_TX_MOINTOR_2_GET_intfhub_debug_tx_monitor2(reg32) REG_FLD_GET(DEBUG_TX_MOINTOR_2_FLD_intfhub_debug_tx_monitor2, (reg32))

#define DEBUG_TX_MOINTOR_3_GET_intfhub_debug_tx_monitor3(reg32) REG_FLD_GET(DEBUG_TX_MOINTOR_3_FLD_intfhub_debug_tx_monitor3, (reg32))

#define DEBUG_RX_MOINTOR_0_GET_intfhub_debug_rx_monitor0(reg32) REG_FLD_GET(DEBUG_RX_MOINTOR_0_FLD_intfhub_debug_rx_monitor0, (reg32))

#define DEBUG_RX_MOINTOR_1_GET_intfhub_debug_rx_monitor1(reg32) REG_FLD_GET(DEBUG_RX_MOINTOR_1_FLD_intfhub_debug_rx_monitor1, (reg32))

#define DEBUG_RX_MOINTOR_2_GET_intfhub_debug_rx_monitor2(reg32) REG_FLD_GET(DEBUG_RX_MOINTOR_2_FLD_intfhub_debug_rx_monitor2, (reg32))

#define DEBUG_RX_MOINTOR_3_GET_intfhub_debug_rx_monitor3(reg32) REG_FLD_GET(DEBUG_RX_MOINTOR_3_FLD_intfhub_debug_rx_monitor3, (reg32))

#define CON0_GET_dev1_pkt_type_end(reg32)                      REG_FLD_GET(CON0_FLD_dev1_pkt_type_end, (reg32))
#define CON0_GET_dev1_pkt_type_start(reg32)                    REG_FLD_GET(CON0_FLD_dev1_pkt_type_start, (reg32))
#define CON0_GET_dev0_pkt_type_end(reg32)                      REG_FLD_GET(CON0_FLD_dev0_pkt_type_end, (reg32))
#define CON0_GET_dev0_pkt_type_start(reg32)                    REG_FLD_GET(CON0_FLD_dev0_pkt_type_start, (reg32))

#define CON1_GET_dev2_pkt_type_end(reg32)                      REG_FLD_GET(CON1_FLD_dev2_pkt_type_end, (reg32))
#define CON1_GET_dev2_pkt_type_start(reg32)                    REG_FLD_GET(CON1_FLD_dev2_pkt_type_start, (reg32))

#define CON2_GET_intfhub_bypass(reg32)                         REG_FLD_GET(CON2_FLD_intfhub_bypass, (reg32))
#define CON2_GET_crc_en(reg32)                                 REG_FLD_GET(CON2_FLD_crc_en, (reg32))

#define CON3_GET_dev2_header_mode(reg32)                       REG_FLD_GET(CON3_FLD_dev2_header_mode, (reg32))
#define CON3_GET_dev1_header_mode(reg32)                       REG_FLD_GET(CON3_FLD_dev1_header_mode, (reg32))
#define CON3_GET_dev0_header_mode(reg32)                       REG_FLD_GET(CON3_FLD_dev0_header_mode, (reg32))
#define CON3_GET_dev_wdata_addr(reg32)                         REG_FLD_GET(CON3_FLD_dev_wdata_addr, (reg32))
#define CON3_GET_dev_rdata_addr(reg32)                         REG_FLD_GET(CON3_FLD_dev_rdata_addr, (reg32))

#define IRQ_STA_GET_intfhub_ckon_req(reg32)                    REG_FLD_GET(IRQ_STA_FLD_intfhub_ckon_req, (reg32))
#define IRQ_STA_GET_intfhub_ckoff_req(reg32)                   REG_FLD_GET(IRQ_STA_FLD_intfhub_ckoff_req, (reg32))
#define IRQ_STA_GET_intfhub_restore_req(reg32)                 REG_FLD_GET(IRQ_STA_FLD_intfhub_restore_req, (reg32))

#define IRQ_CLR_GET_intfhub_ckon_req_clr(reg32)                REG_FLD_GET(IRQ_CLR_FLD_intfhub_ckon_req_clr, (reg32))
#define IRQ_CLR_GET_intfhub_ckoff_req_clr(reg32)               REG_FLD_GET(IRQ_CLR_FLD_intfhub_ckoff_req_clr, (reg32))
#define IRQ_CLR_GET_intfhub_restore_req_clr(reg32)             REG_FLD_GET(IRQ_CLR_FLD_intfhub_restore_req_clr, (reg32))

#define IRQ_MASK_GET_intfhub_ckon_req_mask(reg32)              REG_FLD_GET(IRQ_MASK_FLD_intfhub_ckon_req_mask, (reg32))
#define IRQ_MASK_GET_intfhub_ckoff_req_mask(reg32)             REG_FLD_GET(IRQ_MASK_FLD_intfhub_ckoff_req_mask, (reg32))
#define IRQ_MASK_GET_intfhub_restore_req_mask(reg32)           REG_FLD_GET(IRQ_MASK_FLD_intfhub_restore_req_mask, (reg32))

#define RX_DATA_REQ_MASK_GET_dev2_rx_data_req_mask(reg32)      REG_FLD_GET(RX_DATA_REQ_MASK_FLD_dev2_rx_data_req_mask, (reg32))
#define RX_DATA_REQ_MASK_GET_dev1_rx_data_req_mask(reg32)      REG_FLD_GET(RX_DATA_REQ_MASK_FLD_dev1_rx_data_req_mask, (reg32))
#define RX_DATA_REQ_MASK_GET_dev0_rx_data_req_mask(reg32)      REG_FLD_GET(RX_DATA_REQ_MASK_FLD_dev0_rx_data_req_mask, (reg32))

#define STA0_GET_intfhub_busy(reg32)                           REG_FLD_GET(STA0_FLD_intfhub_busy, (reg32))
#define STA0_GET_intfhub_active(reg32)                         REG_FLD_GET(STA0_FLD_intfhub_active, (reg32))

#define LOOPBACK_GET_dev_bt_rx2tx_loopback(reg32)              REG_FLD_GET(LOOPBACK_FLD_dev_bt_rx2tx_loopback, (reg32))
#define LOOPBACK_GET_dev_cmm_tx2rx_loopback(reg32)             REG_FLD_GET(LOOPBACK_FLD_dev_cmm_tx2rx_loopback, (reg32))
#define LOOPBACK_GET_dev2_rx2tx_loopback(reg32)                REG_FLD_GET(LOOPBACK_FLD_dev2_rx2tx_loopback, (reg32))
#define LOOPBACK_GET_dev2_tx2rx_loopback(reg32)                REG_FLD_GET(LOOPBACK_FLD_dev2_tx2rx_loopback, (reg32))
#define LOOPBACK_GET_dev1_rx2tx_loopback(reg32)                REG_FLD_GET(LOOPBACK_FLD_dev1_rx2tx_loopback, (reg32))
#define LOOPBACK_GET_dev1_tx2rx_loopback(reg32)                REG_FLD_GET(LOOPBACK_FLD_dev1_tx2rx_loopback, (reg32))
#define LOOPBACK_GET_dev0_rx2tx_loopback(reg32)                REG_FLD_GET(LOOPBACK_FLD_dev0_rx2tx_loopback, (reg32))
#define LOOPBACK_GET_dev0_tx2rx_loopback(reg32)                REG_FLD_GET(LOOPBACK_FLD_dev0_tx2rx_loopback, (reg32))

#define TIMEOUT_GET_dev_timeout_time(reg32)                    REG_FLD_GET(TIMEOUT_FLD_dev_timeout_time, (reg32))
#define TIMEOUT_GET_dev2_rx_timeout_init_fsm_en(reg32)         REG_FLD_GET(TIMEOUT_FLD_dev2_rx_timeout_init_fsm_en, (reg32))
#define TIMEOUT_GET_dev1_rx_timeout_init_fsm_en(reg32)         REG_FLD_GET(TIMEOUT_FLD_dev1_rx_timeout_init_fsm_en, (reg32))
#define TIMEOUT_GET_dev0_rx_timeout_init_fsm_en(reg32)         REG_FLD_GET(TIMEOUT_FLD_dev0_rx_timeout_init_fsm_en, (reg32))
#define TIMEOUT_GET_dev2_tx_timeout_init_fsm_en(reg32)         REG_FLD_GET(TIMEOUT_FLD_dev2_tx_timeout_init_fsm_en, (reg32))
#define TIMEOUT_GET_dev1_tx_timeout_init_fsm_en(reg32)         REG_FLD_GET(TIMEOUT_FLD_dev1_tx_timeout_init_fsm_en, (reg32))
#define TIMEOUT_GET_dev0_tx_timeout_init_fsm_en(reg32)         REG_FLD_GET(TIMEOUT_FLD_dev0_tx_timeout_init_fsm_en, (reg32))

#define CRC_CNT_GET_crc_rx_dismatch_cnt(reg32)                 REG_FLD_GET(CRC_CNT_FLD_crc_rx_dismatch_cnt, (reg32))
#define CRC_CNT_GET_crc_rx_match_cnt(reg32)                    REG_FLD_GET(CRC_CNT_FLD_crc_rx_match_cnt, (reg32))

#define CON4_GET_sw5_rst(reg32)                                REG_FLD_GET(CON4_FLD_sw5_rst, (reg32))
#define CON4_GET_sw4_rst(reg32)                                REG_FLD_GET(CON4_FLD_sw4_rst, (reg32))
#define CON4_GET_sw3_rst(reg32)                                REG_FLD_GET(CON4_FLD_sw3_rst, (reg32))
#define CON4_GET_sw2_rst(reg32)                                REG_FLD_GET(CON4_FLD_sw2_rst, (reg32))
#define CON4_GET_sw_rst(reg32)                                 REG_FLD_GET(CON4_FLD_sw_rst, (reg32))
#define CON4_GET_intfhub_sw_on_trg(reg32)                      REG_FLD_GET(CON4_FLD_intfhub_sw_on_trg, (reg32))

#define DBG_CTRL_GET_sample_baud_count(reg32)                  REG_FLD_GET(DBG_CTRL_FLD_sample_baud_count, (reg32))
#define DBG_CTRL_GET_sample_baud_clr(reg32)                    REG_FLD_GET(DBG_CTRL_FLD_sample_baud_clr, (reg32))
#define DBG_CTRL_GET_sample_baud_sel(reg32)                    REG_FLD_GET(DBG_CTRL_FLD_sample_baud_sel, (reg32))
#define DBG_CTRL_GET_sample_baud_en(reg32)                     REG_FLD_GET(DBG_CTRL_FLD_sample_baud_en, (reg32))
#define DBG_CTRL_GET_intfhub_dbg_en(reg32)                     REG_FLD_GET(DBG_CTRL_FLD_intfhub_dbg_en, (reg32))
#define DBG_CTRL_GET_intfhub_dbg_sel(reg32)                    REG_FLD_GET(DBG_CTRL_FLD_intfhub_dbg_sel, (reg32))

#define RESERVE_GET_intfhub_reserve(reg32)                     REG_FLD_GET(RESERVE_FLD_intfhub_reserve, (reg32))

#define DBG_STATE_GET_intfhub_dbg(reg32)                       REG_FLD_GET(DBG_STATE_FLD_intfhub_dbg, (reg32))
#define DBG_STATE_GET_dbg_dev2_rx_fsm_state(reg32)             REG_FLD_GET(DBG_STATE_FLD_dbg_dev2_rx_fsm_state, (reg32))
#define DBG_STATE_GET_dbg_dev1_rx_fsm_state(reg32)             REG_FLD_GET(DBG_STATE_FLD_dbg_dev1_rx_fsm_state, (reg32))
#define DBG_STATE_GET_dbg_dev0_rx_fsm_state(reg32)             REG_FLD_GET(DBG_STATE_FLD_dbg_dev0_rx_fsm_state, (reg32))
#define DBG_STATE_GET_dbg_rx_fsm_state(reg32)                  REG_FLD_GET(DBG_STATE_FLD_dbg_rx_fsm_state, (reg32))
#define DBG_STATE_GET_dbg_tx_fsm_state(reg32)                  REG_FLD_GET(DBG_STATE_FLD_dbg_tx_fsm_state, (reg32))
#define DBG_STATE_GET_dbg_intfhub_ctrl_fsm_state(reg32)        REG_FLD_GET(DBG_STATE_FLD_dbg_intfhub_ctrl_fsm_state, (reg32))

#define DEV0_STA_SET_dev0_rx_data_req(reg32, val)              REG_FLD_SET(DEV0_STA_FLD_dev0_rx_data_req, (reg32), (val))
#define DEV0_STA_SET_dev0_intfhub_ready(reg32, val)            REG_FLD_SET(DEV0_STA_FLD_dev0_intfhub_ready, (reg32), (val))
#define DEV0_STA_SET_dev0_intfhub_busy(reg32, val)             REG_FLD_SET(DEV0_STA_FLD_dev0_intfhub_busy, (reg32), (val))
#define DEV0_STA_SET_dev0_hw_tx_busy(reg32, val)               REG_FLD_SET(DEV0_STA_FLD_dev0_hw_tx_busy, (reg32), (val))
#define DEV0_STA_SET_dev0_hw_rx_busy(reg32, val)               REG_FLD_SET(DEV0_STA_FLD_dev0_hw_rx_busy, (reg32), (val))
#define DEV0_STA_SET_dev0_sw_tx_sta(reg32, val)                REG_FLD_SET(DEV0_STA_FLD_dev0_sw_tx_sta, (reg32), (val))
#define DEV0_STA_SET_dev0_sw_rx_sta(reg32, val)                REG_FLD_SET(DEV0_STA_FLD_dev0_sw_rx_sta, (reg32), (val))

#define DEV0_STA_SET_SET_dev0_sw_tx_set(reg32, val)            REG_FLD_SET(DEV0_STA_SET_FLD_dev0_sw_tx_set, (reg32), (val))
#define DEV0_STA_SET_SET_dev0_sw_rx_set(reg32, val)            REG_FLD_SET(DEV0_STA_SET_FLD_dev0_sw_rx_set, (reg32), (val))

#define DEV0_STA_CLR_SET_dev0_rx_data_req_clr(reg32, val)      REG_FLD_SET(DEV0_STA_CLR_FLD_dev0_rx_data_req_clr, (reg32), (val))
#define DEV0_STA_CLR_SET_dev0_hw_rx_clr(reg32, val)            REG_FLD_SET(DEV0_STA_CLR_FLD_dev0_hw_rx_clr, (reg32), (val))
#define DEV0_STA_CLR_SET_dev0_sw_tx_clr(reg32, val)            REG_FLD_SET(DEV0_STA_CLR_FLD_dev0_sw_tx_clr, (reg32), (val))
#define DEV0_STA_CLR_SET_dev0_sw_rx_clr(reg32, val)            REG_FLD_SET(DEV0_STA_CLR_FLD_dev0_sw_rx_clr, (reg32), (val))

#define DEV0_RX_ERR_CRC_STA_SET_dev0_rx_err_crc_result(reg32, val) REG_FLD_SET(DEV0_RX_ERR_CRC_STA_FLD_dev0_rx_err_crc_result, (reg32), (val))
#define DEV0_RX_ERR_CRC_STA_SET_dev0_rx_err_crc_data(reg32, val) REG_FLD_SET(DEV0_RX_ERR_CRC_STA_FLD_dev0_rx_err_crc_data, (reg32), (val))

#define DEV1_RX_ERR_CRC_STA_SET_dev1_rx_err_crc_result(reg32, val) REG_FLD_SET(DEV1_RX_ERR_CRC_STA_FLD_dev1_rx_err_crc_result, (reg32), (val))
#define DEV1_RX_ERR_CRC_STA_SET_dev1_rx_err_crc_data(reg32, val) REG_FLD_SET(DEV1_RX_ERR_CRC_STA_FLD_dev1_rx_err_crc_data, (reg32), (val))

#define DEV2_RX_ERR_CRC_STA_SET_dev2_rx_err_crc_result(reg32, val) REG_FLD_SET(DEV2_RX_ERR_CRC_STA_FLD_dev2_rx_err_crc_result, (reg32), (val))
#define DEV2_RX_ERR_CRC_STA_SET_dev2_rx_err_crc_data(reg32, val) REG_FLD_SET(DEV2_RX_ERR_CRC_STA_FLD_dev2_rx_err_crc_data, (reg32), (val))

#define DEV0_PKT_CNT_SET_dev0_tx_pkt_cnt(reg32, val)           REG_FLD_SET(DEV0_PKT_CNT_FLD_dev0_tx_pkt_cnt, (reg32), (val))
#define DEV0_PKT_CNT_SET_dev0_tx_timeout_cnt(reg32, val)       REG_FLD_SET(DEV0_PKT_CNT_FLD_dev0_tx_timeout_cnt, (reg32), (val))
#define DEV0_PKT_CNT_SET_dev0_rx_pkt_cnt(reg32, val)           REG_FLD_SET(DEV0_PKT_CNT_FLD_dev0_rx_pkt_cnt, (reg32), (val))
#define DEV0_PKT_CNT_SET_dev0_rx_timeout_cnt(reg32, val)       REG_FLD_SET(DEV0_PKT_CNT_FLD_dev0_rx_timeout_cnt, (reg32), (val))

#define DEV0_CRC_STA_SET_dev0_rx_crc_data(reg32, val)          REG_FLD_SET(DEV0_CRC_STA_FLD_dev0_rx_crc_data, (reg32), (val))
#define DEV0_CRC_STA_SET_dev0_tx_crc_result(reg32, val)        REG_FLD_SET(DEV0_CRC_STA_FLD_dev0_tx_crc_result, (reg32), (val))

#define DEV0_RESERVE_SET_dev0_reserve(reg32, val)              REG_FLD_SET(DEV0_RESERVE_FLD_dev0_reserve, (reg32), (val))

#define DEV0_IRQ_TRG_SET_dev2_2_ap_cr_irq_set(reg32, val)      REG_FLD_SET(DEV0_IRQ_TRG_FLD_dev2_2_ap_cr_irq_set, (reg32), (val))
#define DEV0_IRQ_TRG_SET_dev1_2_ap_cr_irq_set(reg32, val)      REG_FLD_SET(DEV0_IRQ_TRG_FLD_dev1_2_ap_cr_irq_set, (reg32), (val))
#define DEV0_IRQ_TRG_SET_sspm_2_ap_cr_irq_set(reg32, val)      REG_FLD_SET(DEV0_IRQ_TRG_FLD_sspm_2_ap_cr_irq_set, (reg32), (val))

#define DEV0_IRQ_STA_SET_uarthub2ap_irq_b(reg32, val)          REG_FLD_SET(DEV0_IRQ_STA_FLD_uarthub2ap_irq_b, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev2_2_ap_cr_irq(reg32, val)          REG_FLD_SET(DEV0_IRQ_STA_FLD_dev2_2_ap_cr_irq, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev1_2_ap_cr_irq(reg32, val)          REG_FLD_SET(DEV0_IRQ_STA_FLD_dev1_2_ap_cr_irq, (reg32), (val))
#define DEV0_IRQ_STA_SET_sspm_2_ap_cr_irq(reg32, val)          REG_FLD_SET(DEV0_IRQ_STA_FLD_sspm_2_ap_cr_irq, (reg32), (val))
#define DEV0_IRQ_STA_SET_intfhub_dev2_tx_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_intfhub_dev2_tx_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_intfhub_dev1_tx_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_intfhub_dev1_tx_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_intfhub_dev0_tx_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_intfhub_dev0_tx_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_intfhub_dev_rx_err(reg32, val)        REG_FLD_SET(DEV0_IRQ_STA_FLD_intfhub_dev_rx_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_intfhub_restore_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_intfhub_restore_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_rx_pkt_type_err(reg32, val)           REG_FLD_SET(DEV0_IRQ_STA_FLD_rx_pkt_type_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev2_rx_timeout_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_dev2_rx_timeout_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev1_rx_timeout_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_dev1_rx_timeout_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev0_rx_timeout_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_dev0_rx_timeout_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev2_tx_pkt_type_err(reg32, val)      REG_FLD_SET(DEV0_IRQ_STA_FLD_dev2_tx_pkt_type_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev1_tx_pkt_type_err(reg32, val)      REG_FLD_SET(DEV0_IRQ_STA_FLD_dev1_tx_pkt_type_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev0_tx_pkt_type_err(reg32, val)      REG_FLD_SET(DEV0_IRQ_STA_FLD_dev0_tx_pkt_type_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev2_tx_timeout_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_dev2_tx_timeout_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev1_tx_timeout_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_dev1_tx_timeout_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev0_tx_timeout_err(reg32, val)       REG_FLD_SET(DEV0_IRQ_STA_FLD_dev0_tx_timeout_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev2_crc_err(reg32, val)              REG_FLD_SET(DEV0_IRQ_STA_FLD_dev2_crc_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev1_crc_err(reg32, val)              REG_FLD_SET(DEV0_IRQ_STA_FLD_dev1_crc_err, (reg32), (val))
#define DEV0_IRQ_STA_SET_dev0_crc_err(reg32, val)              REG_FLD_SET(DEV0_IRQ_STA_FLD_dev0_crc_err, (reg32), (val))

#define DEV0_IRQ_CLR_SET_dev2_2_ap_cr_irq_clr(reg32, val)      REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev2_2_ap_cr_irq_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev1_2_ap_cr_irq_clr(reg32, val)      REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev1_2_ap_cr_irq_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_sspm_2_ap_cr_irq_clr(reg32, val)      REG_FLD_SET(DEV0_IRQ_CLR_FLD_sspm_2_ap_cr_irq_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_intfhub_dev2_tx_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_intfhub_dev2_tx_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_intfhub_dev1_tx_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_intfhub_dev1_tx_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_intfhub_dev0_tx_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_intfhub_dev0_tx_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_intfhub_dev_rx_err_clr(reg32, val)    REG_FLD_SET(DEV0_IRQ_CLR_FLD_intfhub_dev_rx_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_intfhub_restore_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_intfhub_restore_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_rx_pkt_type_err_clr(reg32, val)       REG_FLD_SET(DEV0_IRQ_CLR_FLD_rx_pkt_type_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev2_rx_timeout_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev2_rx_timeout_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev1_rx_timeout_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev1_rx_timeout_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev0_rx_timeout_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev0_rx_timeout_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev2_tx_pkt_type_err_clr(reg32, val)  REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev2_tx_pkt_type_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev1_tx_pkt_type_err_clr(reg32, val)  REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev1_tx_pkt_type_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev0_tx_pkt_type_err_clr(reg32, val)  REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev0_tx_pkt_type_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev2_tx_timeout_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev2_tx_timeout_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev1_tx_timeout_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev1_tx_timeout_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev0_tx_timeout_err_clr(reg32, val)   REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev0_tx_timeout_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev2_crc_err_clr(reg32, val)          REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev2_crc_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev1_crc_err_clr(reg32, val)          REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev1_crc_err_clr, (reg32), (val))
#define DEV0_IRQ_CLR_SET_dev0_crc_err_clr(reg32, val)          REG_FLD_SET(DEV0_IRQ_CLR_FLD_dev0_crc_err_clr, (reg32), (val))

#define DEV0_IRQ_MASK_SET_dev2_2_ap_cr_irq_mask(reg32, val)    REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev2_2_ap_cr_irq_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev1_2_ap_cr_irq_mask(reg32, val)    REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev1_2_ap_cr_irq_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_sspm_2_ap_cr_irq_mask(reg32, val)    REG_FLD_SET(DEV0_IRQ_MASK_FLD_sspm_2_ap_cr_irq_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_intfhub_dev2_tx_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_intfhub_dev2_tx_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_intfhub_dev1_tx_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_intfhub_dev1_tx_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_intfhub_dev0_tx_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_intfhub_dev0_tx_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_intfhub_dev_rx_err_mask(reg32, val)  REG_FLD_SET(DEV0_IRQ_MASK_FLD_intfhub_dev_rx_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_intfhub_restore_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_intfhub_restore_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_rx_pkt_type_err_mask(reg32, val)     REG_FLD_SET(DEV0_IRQ_MASK_FLD_rx_pkt_type_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev2_rx_timeout_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev2_rx_timeout_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev1_rx_timeout_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev1_rx_timeout_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev0_rx_timeout_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev0_rx_timeout_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev2_tx_pkt_type_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev2_tx_pkt_type_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev1_tx_pkt_type_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev1_tx_pkt_type_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev0_tx_pkt_type_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev0_tx_pkt_type_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev2_tx_timeout_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev2_tx_timeout_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev1_tx_timeout_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev1_tx_timeout_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev0_tx_timeout_err_mask(reg32, val) REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev0_tx_timeout_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev2_crc_err_mask(reg32, val)        REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev2_crc_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev1_crc_err_mask(reg32, val)        REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev1_crc_err_mask, (reg32), (val))
#define DEV0_IRQ_MASK_SET_dev0_crc_err_mask(reg32, val)        REG_FLD_SET(DEV0_IRQ_MASK_FLD_dev0_crc_err_mask, (reg32), (val))

#define DEV1_STA_SET_dev1_rx_data_req(reg32, val)              REG_FLD_SET(DEV1_STA_FLD_dev1_rx_data_req, (reg32), (val))
#define DEV1_STA_SET_dev1_intfhub_ready(reg32, val)            REG_FLD_SET(DEV1_STA_FLD_dev1_intfhub_ready, (reg32), (val))
#define DEV1_STA_SET_dev1_intfhub_busy(reg32, val)             REG_FLD_SET(DEV1_STA_FLD_dev1_intfhub_busy, (reg32), (val))
#define DEV1_STA_SET_dev1_hw_tx_busy(reg32, val)               REG_FLD_SET(DEV1_STA_FLD_dev1_hw_tx_busy, (reg32), (val))
#define DEV1_STA_SET_dev1_hw_rx_busy(reg32, val)               REG_FLD_SET(DEV1_STA_FLD_dev1_hw_rx_busy, (reg32), (val))
#define DEV1_STA_SET_dev1_sw_tx_sta(reg32, val)                REG_FLD_SET(DEV1_STA_FLD_dev1_sw_tx_sta, (reg32), (val))
#define DEV1_STA_SET_dev1_sw_rx_sta(reg32, val)                REG_FLD_SET(DEV1_STA_FLD_dev1_sw_rx_sta, (reg32), (val))

#define DEV1_STA_SET_SET_dev1_sw_tx_set(reg32, val)            REG_FLD_SET(DEV1_STA_SET_FLD_dev1_sw_tx_set, (reg32), (val))
#define DEV1_STA_SET_SET_dev1_sw_rx_set(reg32, val)            REG_FLD_SET(DEV1_STA_SET_FLD_dev1_sw_rx_set, (reg32), (val))

#define DEV1_STA_CLR_SET_dev1_rx_data_req_clr(reg32, val)      REG_FLD_SET(DEV1_STA_CLR_FLD_dev1_rx_data_req_clr, (reg32), (val))
#define DEV1_STA_CLR_SET_dev1_hw_rx_clr(reg32, val)            REG_FLD_SET(DEV1_STA_CLR_FLD_dev1_hw_rx_clr, (reg32), (val))
#define DEV1_STA_CLR_SET_dev1_sw_tx_clr(reg32, val)            REG_FLD_SET(DEV1_STA_CLR_FLD_dev1_sw_tx_clr, (reg32), (val))
#define DEV1_STA_CLR_SET_dev1_sw_rx_clr(reg32, val)            REG_FLD_SET(DEV1_STA_CLR_FLD_dev1_sw_rx_clr, (reg32), (val))

#define DEV1_PKT_CNT_SET_dev1_tx_pkt_cnt(reg32, val)           REG_FLD_SET(DEV1_PKT_CNT_FLD_dev1_tx_pkt_cnt, (reg32), (val))
#define DEV1_PKT_CNT_SET_dev1_tx_timeout_cnt(reg32, val)       REG_FLD_SET(DEV1_PKT_CNT_FLD_dev1_tx_timeout_cnt, (reg32), (val))
#define DEV1_PKT_CNT_SET_dev1_rx_pkt_cnt(reg32, val)           REG_FLD_SET(DEV1_PKT_CNT_FLD_dev1_rx_pkt_cnt, (reg32), (val))
#define DEV1_PKT_CNT_SET_dev1_rx_timeout_cnt(reg32, val)       REG_FLD_SET(DEV1_PKT_CNT_FLD_dev1_rx_timeout_cnt, (reg32), (val))

#define DEV1_CRC_STA_SET_dev1_rx_crc_data(reg32, val)          REG_FLD_SET(DEV1_CRC_STA_FLD_dev1_rx_crc_data, (reg32), (val))
#define DEV1_CRC_STA_SET_dev1_tx_crc_result(reg32, val)        REG_FLD_SET(DEV1_CRC_STA_FLD_dev1_tx_crc_result, (reg32), (val))

#define DEV1_RESERVE_SET_dev1_reserve(reg32, val)              REG_FLD_SET(DEV1_RESERVE_FLD_dev1_reserve, (reg32), (val))

#define DEV2_STA_SET_dev2_rx_data_req(reg32, val)              REG_FLD_SET(DEV2_STA_FLD_dev2_rx_data_req, (reg32), (val))
#define DEV2_STA_SET_dev2_intfhub_ready(reg32, val)            REG_FLD_SET(DEV2_STA_FLD_dev2_intfhub_ready, (reg32), (val))
#define DEV2_STA_SET_dev2_intfhub_busy(reg32, val)             REG_FLD_SET(DEV2_STA_FLD_dev2_intfhub_busy, (reg32), (val))
#define DEV2_STA_SET_dev2_hw_tx_busy(reg32, val)               REG_FLD_SET(DEV2_STA_FLD_dev2_hw_tx_busy, (reg32), (val))
#define DEV2_STA_SET_dev2_hw_rx_busy(reg32, val)               REG_FLD_SET(DEV2_STA_FLD_dev2_hw_rx_busy, (reg32), (val))
#define DEV2_STA_SET_dev2_sw_tx_sta(reg32, val)                REG_FLD_SET(DEV2_STA_FLD_dev2_sw_tx_sta, (reg32), (val))
#define DEV2_STA_SET_dev2_sw_rx_sta(reg32, val)                REG_FLD_SET(DEV2_STA_FLD_dev2_sw_rx_sta, (reg32), (val))

#define DEV2_STA_SET_SET_dev2_sw_tx_set(reg32, val)            REG_FLD_SET(DEV2_STA_SET_FLD_dev2_sw_tx_set, (reg32), (val))
#define DEV2_STA_SET_SET_dev2_sw_rx_set(reg32, val)            REG_FLD_SET(DEV2_STA_SET_FLD_dev2_sw_rx_set, (reg32), (val))

#define DEV2_STA_CLR_SET_dev2_rx_data_req_clr(reg32, val)      REG_FLD_SET(DEV2_STA_CLR_FLD_dev2_rx_data_req_clr, (reg32), (val))
#define DEV2_STA_CLR_SET_dev2_hw_rx_clr(reg32, val)            REG_FLD_SET(DEV2_STA_CLR_FLD_dev2_hw_rx_clr, (reg32), (val))
#define DEV2_STA_CLR_SET_dev2_sw_tx_clr(reg32, val)            REG_FLD_SET(DEV2_STA_CLR_FLD_dev2_sw_tx_clr, (reg32), (val))
#define DEV2_STA_CLR_SET_dev2_sw_rx_clr(reg32, val)            REG_FLD_SET(DEV2_STA_CLR_FLD_dev2_sw_rx_clr, (reg32), (val))

#define DEV2_PKT_CNT_SET_dev2_tx_pkt_cnt(reg32, val)           REG_FLD_SET(DEV2_PKT_CNT_FLD_dev2_tx_pkt_cnt, (reg32), (val))
#define DEV2_PKT_CNT_SET_dev2_tx_timeout_cnt(reg32, val)       REG_FLD_SET(DEV2_PKT_CNT_FLD_dev2_tx_timeout_cnt, (reg32), (val))
#define DEV2_PKT_CNT_SET_dev2_rx_pkt_cnt(reg32, val)           REG_FLD_SET(DEV2_PKT_CNT_FLD_dev2_rx_pkt_cnt, (reg32), (val))
#define DEV2_PKT_CNT_SET_dev2_rx_timeout_cnt(reg32, val)       REG_FLD_SET(DEV2_PKT_CNT_FLD_dev2_rx_timeout_cnt, (reg32), (val))

#define DEV2_CRC_STA_SET_dev2_rx_crc_data(reg32, val)          REG_FLD_SET(DEV2_CRC_STA_FLD_dev2_rx_crc_data, (reg32), (val))
#define DEV2_CRC_STA_SET_dev2_tx_crc_result(reg32, val)        REG_FLD_SET(DEV2_CRC_STA_FLD_dev2_tx_crc_result, (reg32), (val))

#define DEV2_RESERVE_SET_dev2_reserve(reg32, val)              REG_FLD_SET(DEV2_RESERVE_FLD_dev2_reserve, (reg32), (val))

#define DEBUG_MODE_CRTL_SET_tx_monitor_display_rx_crc_data_en(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_tx_monitor_display_rx_crc_data_en, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_crc_result_mode_rx_monitor_pointer(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_crc_result_mode_rx_monitor_pointer, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_crc_result_mode_tx_monitor_pointer(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_crc_result_mode_tx_monitor_pointer, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_check_data_mode_rx_monitor_pointer(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_check_data_mode_rx_monitor_pointer, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_check_data_mode_tx_monitor_pointer(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_check_data_mode_tx_monitor_pointer, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_packet_info_mode_rx_monitor_pointer(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_packet_info_mode_rx_monitor_pointer, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_packet_info_mode_tx_monitor_pointer(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_packet_info_mode_tx_monitor_pointer, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_check_data_mode_select(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_check_data_mode_select, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_packet_info_bypass_esp_pkt_en(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_packet_info_bypass_esp_pkt_en, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_packet_info_mode_time_precise(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_packet_info_mode_time_precise, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_intfhub_debug_monitor_stop(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_stop, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_intfhub_debug_monitor_clr(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_clr, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_intfhub_debug_monitor_sel(reg32, val) REG_FLD_SET(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_sel, (reg32), (val))
#define DEBUG_MODE_CRTL_SET_intfhub_cg_en(reg32, val)          REG_FLD_SET(DEBUG_MODE_CRTL_FLD_intfhub_cg_en, (reg32), (val))

#define DEBUG_TX_MOINTOR_0_SET_intfhub_debug_tx_monitor0(reg32, val) REG_FLD_SET(DEBUG_TX_MOINTOR_0_FLD_intfhub_debug_tx_monitor0, (reg32), (val))

#define DEBUG_TX_MOINTOR_1_SET_intfhub_debug_tx_monitor1(reg32, val) REG_FLD_SET(DEBUG_TX_MOINTOR_1_FLD_intfhub_debug_tx_monitor1, (reg32), (val))

#define DEBUG_TX_MOINTOR_2_SET_intfhub_debug_tx_monitor2(reg32, val) REG_FLD_SET(DEBUG_TX_MOINTOR_2_FLD_intfhub_debug_tx_monitor2, (reg32), (val))

#define DEBUG_TX_MOINTOR_3_SET_intfhub_debug_tx_monitor3(reg32, val) REG_FLD_SET(DEBUG_TX_MOINTOR_3_FLD_intfhub_debug_tx_monitor3, (reg32), (val))

#define DEBUG_RX_MOINTOR_0_SET_intfhub_debug_rx_monitor0(reg32, val) REG_FLD_SET(DEBUG_RX_MOINTOR_0_FLD_intfhub_debug_rx_monitor0, (reg32), (val))

#define DEBUG_RX_MOINTOR_1_SET_intfhub_debug_rx_monitor1(reg32, val) REG_FLD_SET(DEBUG_RX_MOINTOR_1_FLD_intfhub_debug_rx_monitor1, (reg32), (val))

#define DEBUG_RX_MOINTOR_2_SET_intfhub_debug_rx_monitor2(reg32, val) REG_FLD_SET(DEBUG_RX_MOINTOR_2_FLD_intfhub_debug_rx_monitor2, (reg32), (val))

#define DEBUG_RX_MOINTOR_3_SET_intfhub_debug_rx_monitor3(reg32, val) REG_FLD_SET(DEBUG_RX_MOINTOR_3_FLD_intfhub_debug_rx_monitor3, (reg32), (val))

#define CON0_SET_dev1_pkt_type_end(reg32, val)                 REG_FLD_SET(CON0_FLD_dev1_pkt_type_end, (reg32), (val))
#define CON0_SET_dev1_pkt_type_start(reg32, val)               REG_FLD_SET(CON0_FLD_dev1_pkt_type_start, (reg32), (val))
#define CON0_SET_dev0_pkt_type_end(reg32, val)                 REG_FLD_SET(CON0_FLD_dev0_pkt_type_end, (reg32), (val))
#define CON0_SET_dev0_pkt_type_start(reg32, val)               REG_FLD_SET(CON0_FLD_dev0_pkt_type_start, (reg32), (val))

#define CON1_SET_dev2_pkt_type_end(reg32, val)                 REG_FLD_SET(CON1_FLD_dev2_pkt_type_end, (reg32), (val))
#define CON1_SET_dev2_pkt_type_start(reg32, val)               REG_FLD_SET(CON1_FLD_dev2_pkt_type_start, (reg32), (val))

#define CON2_SET_intfhub_bypass(reg32, val)                    REG_FLD_SET(CON2_FLD_intfhub_bypass, (reg32), (val))
#define CON2_SET_crc_en(reg32, val)                            REG_FLD_SET(CON2_FLD_crc_en, (reg32), (val))

#define CON3_SET_dev2_header_mode(reg32, val)                  REG_FLD_SET(CON3_FLD_dev2_header_mode, (reg32), (val))
#define CON3_SET_dev1_header_mode(reg32, val)                  REG_FLD_SET(CON3_FLD_dev1_header_mode, (reg32), (val))
#define CON3_SET_dev0_header_mode(reg32, val)                  REG_FLD_SET(CON3_FLD_dev0_header_mode, (reg32), (val))
#define CON3_SET_dev_wdata_addr(reg32, val)                    REG_FLD_SET(CON3_FLD_dev_wdata_addr, (reg32), (val))
#define CON3_SET_dev_rdata_addr(reg32, val)                    REG_FLD_SET(CON3_FLD_dev_rdata_addr, (reg32), (val))

#define IRQ_STA_SET_intfhub_ckon_req(reg32, val)               REG_FLD_SET(IRQ_STA_FLD_intfhub_ckon_req, (reg32), (val))
#define IRQ_STA_SET_intfhub_ckoff_req(reg32, val)              REG_FLD_SET(IRQ_STA_FLD_intfhub_ckoff_req, (reg32), (val))
#define IRQ_STA_SET_intfhub_restore_req(reg32, val)            REG_FLD_SET(IRQ_STA_FLD_intfhub_restore_req, (reg32), (val))

#define IRQ_CLR_SET_intfhub_ckon_req_clr(reg32, val)           REG_FLD_SET(IRQ_CLR_FLD_intfhub_ckon_req_clr, (reg32), (val))
#define IRQ_CLR_SET_intfhub_ckoff_req_clr(reg32, val)          REG_FLD_SET(IRQ_CLR_FLD_intfhub_ckoff_req_clr, (reg32), (val))
#define IRQ_CLR_SET_intfhub_restore_req_clr(reg32, val)        REG_FLD_SET(IRQ_CLR_FLD_intfhub_restore_req_clr, (reg32), (val))

#define IRQ_MASK_SET_intfhub_ckon_req_mask(reg32, val)         REG_FLD_SET(IRQ_MASK_FLD_intfhub_ckon_req_mask, (reg32), (val))
#define IRQ_MASK_SET_intfhub_ckoff_req_mask(reg32, val)        REG_FLD_SET(IRQ_MASK_FLD_intfhub_ckoff_req_mask, (reg32), (val))
#define IRQ_MASK_SET_intfhub_restore_req_mask(reg32, val)      REG_FLD_SET(IRQ_MASK_FLD_intfhub_restore_req_mask, (reg32), (val))

#define RX_DATA_REQ_MASK_SET_dev2_rx_data_req_mask(reg32, val) REG_FLD_SET(RX_DATA_REQ_MASK_FLD_dev2_rx_data_req_mask, (reg32), (val))
#define RX_DATA_REQ_MASK_SET_dev1_rx_data_req_mask(reg32, val) REG_FLD_SET(RX_DATA_REQ_MASK_FLD_dev1_rx_data_req_mask, (reg32), (val))
#define RX_DATA_REQ_MASK_SET_dev0_rx_data_req_mask(reg32, val) REG_FLD_SET(RX_DATA_REQ_MASK_FLD_dev0_rx_data_req_mask, (reg32), (val))

#define STA0_SET_intfhub_busy(reg32, val)                      REG_FLD_SET(STA0_FLD_intfhub_busy, (reg32), (val))
#define STA0_SET_intfhub_active(reg32, val)                    REG_FLD_SET(STA0_FLD_intfhub_active, (reg32), (val))

#define LOOPBACK_SET_dev_bt_rx2tx_loopback(reg32, val)         REG_FLD_SET(LOOPBACK_FLD_dev_bt_rx2tx_loopback, (reg32), (val))
#define LOOPBACK_SET_dev_cmm_tx2rx_loopback(reg32, val)        REG_FLD_SET(LOOPBACK_FLD_dev_cmm_tx2rx_loopback, (reg32), (val))
#define LOOPBACK_SET_dev2_rx2tx_loopback(reg32, val)           REG_FLD_SET(LOOPBACK_FLD_dev2_rx2tx_loopback, (reg32), (val))
#define LOOPBACK_SET_dev2_tx2rx_loopback(reg32, val)           REG_FLD_SET(LOOPBACK_FLD_dev2_tx2rx_loopback, (reg32), (val))
#define LOOPBACK_SET_dev1_rx2tx_loopback(reg32, val)           REG_FLD_SET(LOOPBACK_FLD_dev1_rx2tx_loopback, (reg32), (val))
#define LOOPBACK_SET_dev1_tx2rx_loopback(reg32, val)           REG_FLD_SET(LOOPBACK_FLD_dev1_tx2rx_loopback, (reg32), (val))
#define LOOPBACK_SET_dev0_rx2tx_loopback(reg32, val)           REG_FLD_SET(LOOPBACK_FLD_dev0_rx2tx_loopback, (reg32), (val))
#define LOOPBACK_SET_dev0_tx2rx_loopback(reg32, val)           REG_FLD_SET(LOOPBACK_FLD_dev0_tx2rx_loopback, (reg32), (val))

#define TIMEOUT_SET_dev_timeout_time(reg32, val)               REG_FLD_SET(TIMEOUT_FLD_dev_timeout_time, (reg32), (val))
#define TIMEOUT_SET_dev2_rx_timeout_init_fsm_en(reg32, val)    REG_FLD_SET(TIMEOUT_FLD_dev2_rx_timeout_init_fsm_en, (reg32), (val))
#define TIMEOUT_SET_dev1_rx_timeout_init_fsm_en(reg32, val)    REG_FLD_SET(TIMEOUT_FLD_dev1_rx_timeout_init_fsm_en, (reg32), (val))
#define TIMEOUT_SET_dev0_rx_timeout_init_fsm_en(reg32, val)    REG_FLD_SET(TIMEOUT_FLD_dev0_rx_timeout_init_fsm_en, (reg32), (val))
#define TIMEOUT_SET_dev2_tx_timeout_init_fsm_en(reg32, val)    REG_FLD_SET(TIMEOUT_FLD_dev2_tx_timeout_init_fsm_en, (reg32), (val))
#define TIMEOUT_SET_dev1_tx_timeout_init_fsm_en(reg32, val)    REG_FLD_SET(TIMEOUT_FLD_dev1_tx_timeout_init_fsm_en, (reg32), (val))
#define TIMEOUT_SET_dev0_tx_timeout_init_fsm_en(reg32, val)    REG_FLD_SET(TIMEOUT_FLD_dev0_tx_timeout_init_fsm_en, (reg32), (val))

#define CRC_CNT_SET_crc_rx_dismatch_cnt(reg32, val)            REG_FLD_SET(CRC_CNT_FLD_crc_rx_dismatch_cnt, (reg32), (val))
#define CRC_CNT_SET_crc_rx_match_cnt(reg32, val)               REG_FLD_SET(CRC_CNT_FLD_crc_rx_match_cnt, (reg32), (val))

#define CON4_SET_sw5_rst(reg32, val)                           REG_FLD_SET(CON4_FLD_sw5_rst, (reg32), (val))
#define CON4_SET_sw4_rst(reg32, val)                           REG_FLD_SET(CON4_FLD_sw4_rst, (reg32), (val))
#define CON4_SET_sw3_rst(reg32, val)                           REG_FLD_SET(CON4_FLD_sw3_rst, (reg32), (val))
#define CON4_SET_sw2_rst(reg32, val)                           REG_FLD_SET(CON4_FLD_sw2_rst, (reg32), (val))
#define CON4_SET_sw_rst(reg32, val)                            REG_FLD_SET(CON4_FLD_sw_rst, (reg32), (val))
#define CON4_SET_intfhub_sw_on_trg(reg32, val)                 REG_FLD_SET(CON4_FLD_intfhub_sw_on_trg, (reg32), (val))

#define DBG_CTRL_SET_sample_baud_count(reg32, val)             REG_FLD_SET(DBG_CTRL_FLD_sample_baud_count, (reg32), (val))
#define DBG_CTRL_SET_sample_baud_clr(reg32, val)               REG_FLD_SET(DBG_CTRL_FLD_sample_baud_clr, (reg32), (val))
#define DBG_CTRL_SET_sample_baud_sel(reg32, val)               REG_FLD_SET(DBG_CTRL_FLD_sample_baud_sel, (reg32), (val))
#define DBG_CTRL_SET_sample_baud_en(reg32, val)                REG_FLD_SET(DBG_CTRL_FLD_sample_baud_en, (reg32), (val))
#define DBG_CTRL_SET_intfhub_dbg_en(reg32, val)                REG_FLD_SET(DBG_CTRL_FLD_intfhub_dbg_en, (reg32), (val))
#define DBG_CTRL_SET_intfhub_dbg_sel(reg32, val)               REG_FLD_SET(DBG_CTRL_FLD_intfhub_dbg_sel, (reg32), (val))

#define RESERVE_SET_intfhub_reserve(reg32, val)                REG_FLD_SET(RESERVE_FLD_intfhub_reserve, (reg32), (val))

#define DBG_STATE_SET_intfhub_dbg(reg32, val)                  REG_FLD_SET(DBG_STATE_FLD_intfhub_dbg, (reg32), (val))
#define DBG_STATE_SET_dbg_dev2_rx_fsm_state(reg32, val)        REG_FLD_SET(DBG_STATE_FLD_dbg_dev2_rx_fsm_state, (reg32), (val))
#define DBG_STATE_SET_dbg_dev1_rx_fsm_state(reg32, val)        REG_FLD_SET(DBG_STATE_FLD_dbg_dev1_rx_fsm_state, (reg32), (val))
#define DBG_STATE_SET_dbg_dev0_rx_fsm_state(reg32, val)        REG_FLD_SET(DBG_STATE_FLD_dbg_dev0_rx_fsm_state, (reg32), (val))
#define DBG_STATE_SET_dbg_rx_fsm_state(reg32, val)             REG_FLD_SET(DBG_STATE_FLD_dbg_rx_fsm_state, (reg32), (val))
#define DBG_STATE_SET_dbg_tx_fsm_state(reg32, val)             REG_FLD_SET(DBG_STATE_FLD_dbg_tx_fsm_state, (reg32), (val))
#define DBG_STATE_SET_dbg_intfhub_ctrl_fsm_state(reg32, val)   REG_FLD_SET(DBG_STATE_FLD_dbg_intfhub_ctrl_fsm_state, (reg32), (val))

#define DEV0_STA_VAL_dev0_rx_data_req(val)                     REG_FLD_VAL(DEV0_STA_FLD_dev0_rx_data_req, (val))
#define DEV0_STA_VAL_dev0_intfhub_ready(val)                   REG_FLD_VAL(DEV0_STA_FLD_dev0_intfhub_ready, (val))
#define DEV0_STA_VAL_dev0_intfhub_busy(val)                    REG_FLD_VAL(DEV0_STA_FLD_dev0_intfhub_busy, (val))
#define DEV0_STA_VAL_dev0_hw_tx_busy(val)                      REG_FLD_VAL(DEV0_STA_FLD_dev0_hw_tx_busy, (val))
#define DEV0_STA_VAL_dev0_hw_rx_busy(val)                      REG_FLD_VAL(DEV0_STA_FLD_dev0_hw_rx_busy, (val))
#define DEV0_STA_VAL_dev0_sw_tx_sta(val)                       REG_FLD_VAL(DEV0_STA_FLD_dev0_sw_tx_sta, (val))
#define DEV0_STA_VAL_dev0_sw_rx_sta(val)                       REG_FLD_VAL(DEV0_STA_FLD_dev0_sw_rx_sta, (val))

#define DEV0_STA_SET_VAL_dev0_sw_tx_set(val)                   REG_FLD_VAL(DEV0_STA_SET_FLD_dev0_sw_tx_set, (val))
#define DEV0_STA_SET_VAL_dev0_sw_rx_set(val)                   REG_FLD_VAL(DEV0_STA_SET_FLD_dev0_sw_rx_set, (val))

#define DEV0_STA_CLR_VAL_dev0_rx_data_req_clr(val)             REG_FLD_VAL(DEV0_STA_CLR_FLD_dev0_rx_data_req_clr, (val))
#define DEV0_STA_CLR_VAL_dev0_hw_rx_clr(val)                   REG_FLD_VAL(DEV0_STA_CLR_FLD_dev0_hw_rx_clr, (val))
#define DEV0_STA_CLR_VAL_dev0_sw_tx_clr(val)                   REG_FLD_VAL(DEV0_STA_CLR_FLD_dev0_sw_tx_clr, (val))
#define DEV0_STA_CLR_VAL_dev0_sw_rx_clr(val)                   REG_FLD_VAL(DEV0_STA_CLR_FLD_dev0_sw_rx_clr, (val))

#define DEV0_RX_ERR_CRC_STA_VAL_dev0_rx_err_crc_result(val)    REG_FLD_VAL(DEV0_RX_ERR_CRC_STA_FLD_dev0_rx_err_crc_result, (val))
#define DEV0_RX_ERR_CRC_STA_VAL_dev0_rx_err_crc_data(val)      REG_FLD_VAL(DEV0_RX_ERR_CRC_STA_FLD_dev0_rx_err_crc_data, (val))

#define DEV1_RX_ERR_CRC_STA_VAL_dev1_rx_err_crc_result(val)    REG_FLD_VAL(DEV1_RX_ERR_CRC_STA_FLD_dev1_rx_err_crc_result, (val))
#define DEV1_RX_ERR_CRC_STA_VAL_dev1_rx_err_crc_data(val)      REG_FLD_VAL(DEV1_RX_ERR_CRC_STA_FLD_dev1_rx_err_crc_data, (val))

#define DEV2_RX_ERR_CRC_STA_VAL_dev2_rx_err_crc_result(val)    REG_FLD_VAL(DEV2_RX_ERR_CRC_STA_FLD_dev2_rx_err_crc_result, (val))
#define DEV2_RX_ERR_CRC_STA_VAL_dev2_rx_err_crc_data(val)      REG_FLD_VAL(DEV2_RX_ERR_CRC_STA_FLD_dev2_rx_err_crc_data, (val))

#define DEV0_PKT_CNT_VAL_dev0_tx_pkt_cnt(val)                  REG_FLD_VAL(DEV0_PKT_CNT_FLD_dev0_tx_pkt_cnt, (val))
#define DEV0_PKT_CNT_VAL_dev0_tx_timeout_cnt(val)              REG_FLD_VAL(DEV0_PKT_CNT_FLD_dev0_tx_timeout_cnt, (val))
#define DEV0_PKT_CNT_VAL_dev0_rx_pkt_cnt(val)                  REG_FLD_VAL(DEV0_PKT_CNT_FLD_dev0_rx_pkt_cnt, (val))
#define DEV0_PKT_CNT_VAL_dev0_rx_timeout_cnt(val)              REG_FLD_VAL(DEV0_PKT_CNT_FLD_dev0_rx_timeout_cnt, (val))

#define DEV0_CRC_STA_VAL_dev0_rx_crc_data(val)                 REG_FLD_VAL(DEV0_CRC_STA_FLD_dev0_rx_crc_data, (val))
#define DEV0_CRC_STA_VAL_dev0_tx_crc_result(val)               REG_FLD_VAL(DEV0_CRC_STA_FLD_dev0_tx_crc_result, (val))

#define DEV0_RESERVE_VAL_dev0_reserve(val)                     REG_FLD_VAL(DEV0_RESERVE_FLD_dev0_reserve, (val))

#define DEV0_IRQ_TRG_VAL_dev2_2_ap_cr_irq_set(val)             REG_FLD_VAL(DEV0_IRQ_TRG_FLD_dev2_2_ap_cr_irq_set, (val))
#define DEV0_IRQ_TRG_VAL_dev1_2_ap_cr_irq_set(val)             REG_FLD_VAL(DEV0_IRQ_TRG_FLD_dev1_2_ap_cr_irq_set, (val))
#define DEV0_IRQ_TRG_VAL_sspm_2_ap_cr_irq_set(val)             REG_FLD_VAL(DEV0_IRQ_TRG_FLD_sspm_2_ap_cr_irq_set, (val))

#define DEV0_IRQ_STA_VAL_uarthub2ap_irq_b(val)                 REG_FLD_VAL(DEV0_IRQ_STA_FLD_uarthub2ap_irq_b, (val))
#define DEV0_IRQ_STA_VAL_dev2_2_ap_cr_irq(val)                 REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev2_2_ap_cr_irq, (val))
#define DEV0_IRQ_STA_VAL_dev1_2_ap_cr_irq(val)                 REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev1_2_ap_cr_irq, (val))
#define DEV0_IRQ_STA_VAL_sspm_2_ap_cr_irq(val)                 REG_FLD_VAL(DEV0_IRQ_STA_FLD_sspm_2_ap_cr_irq, (val))
#define DEV0_IRQ_STA_VAL_intfhub_dev2_tx_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_intfhub_dev2_tx_err, (val))
#define DEV0_IRQ_STA_VAL_intfhub_dev1_tx_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_intfhub_dev1_tx_err, (val))
#define DEV0_IRQ_STA_VAL_intfhub_dev0_tx_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_intfhub_dev0_tx_err, (val))
#define DEV0_IRQ_STA_VAL_intfhub_dev_rx_err(val)               REG_FLD_VAL(DEV0_IRQ_STA_FLD_intfhub_dev_rx_err, (val))
#define DEV0_IRQ_STA_VAL_intfhub_restore_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_intfhub_restore_err, (val))
#define DEV0_IRQ_STA_VAL_rx_pkt_type_err(val)                  REG_FLD_VAL(DEV0_IRQ_STA_FLD_rx_pkt_type_err, (val))
#define DEV0_IRQ_STA_VAL_dev2_rx_timeout_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev2_rx_timeout_err, (val))
#define DEV0_IRQ_STA_VAL_dev1_rx_timeout_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev1_rx_timeout_err, (val))
#define DEV0_IRQ_STA_VAL_dev0_rx_timeout_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev0_rx_timeout_err, (val))
#define DEV0_IRQ_STA_VAL_dev2_tx_pkt_type_err(val)             REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev2_tx_pkt_type_err, (val))
#define DEV0_IRQ_STA_VAL_dev1_tx_pkt_type_err(val)             REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev1_tx_pkt_type_err, (val))
#define DEV0_IRQ_STA_VAL_dev0_tx_pkt_type_err(val)             REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev0_tx_pkt_type_err, (val))
#define DEV0_IRQ_STA_VAL_dev2_tx_timeout_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev2_tx_timeout_err, (val))
#define DEV0_IRQ_STA_VAL_dev1_tx_timeout_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev1_tx_timeout_err, (val))
#define DEV0_IRQ_STA_VAL_dev0_tx_timeout_err(val)              REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev0_tx_timeout_err, (val))
#define DEV0_IRQ_STA_VAL_dev2_crc_err(val)                     REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev2_crc_err, (val))
#define DEV0_IRQ_STA_VAL_dev1_crc_err(val)                     REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev1_crc_err, (val))
#define DEV0_IRQ_STA_VAL_dev0_crc_err(val)                     REG_FLD_VAL(DEV0_IRQ_STA_FLD_dev0_crc_err, (val))

#define DEV0_IRQ_CLR_VAL_dev2_2_ap_cr_irq_clr(val)             REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev2_2_ap_cr_irq_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev1_2_ap_cr_irq_clr(val)             REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev1_2_ap_cr_irq_clr, (val))
#define DEV0_IRQ_CLR_VAL_sspm_2_ap_cr_irq_clr(val)             REG_FLD_VAL(DEV0_IRQ_CLR_FLD_sspm_2_ap_cr_irq_clr, (val))
#define DEV0_IRQ_CLR_VAL_intfhub_dev2_tx_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_intfhub_dev2_tx_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_intfhub_dev1_tx_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_intfhub_dev1_tx_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_intfhub_dev0_tx_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_intfhub_dev0_tx_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_intfhub_dev_rx_err_clr(val)           REG_FLD_VAL(DEV0_IRQ_CLR_FLD_intfhub_dev_rx_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_intfhub_restore_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_intfhub_restore_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_rx_pkt_type_err_clr(val)              REG_FLD_VAL(DEV0_IRQ_CLR_FLD_rx_pkt_type_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev2_rx_timeout_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev2_rx_timeout_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev1_rx_timeout_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev1_rx_timeout_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev0_rx_timeout_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev0_rx_timeout_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev2_tx_pkt_type_err_clr(val)         REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev2_tx_pkt_type_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev1_tx_pkt_type_err_clr(val)         REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev1_tx_pkt_type_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev0_tx_pkt_type_err_clr(val)         REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev0_tx_pkt_type_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev2_tx_timeout_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev2_tx_timeout_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev1_tx_timeout_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev1_tx_timeout_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev0_tx_timeout_err_clr(val)          REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev0_tx_timeout_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev2_crc_err_clr(val)                 REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev2_crc_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev1_crc_err_clr(val)                 REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev1_crc_err_clr, (val))
#define DEV0_IRQ_CLR_VAL_dev0_crc_err_clr(val)                 REG_FLD_VAL(DEV0_IRQ_CLR_FLD_dev0_crc_err_clr, (val))

#define DEV0_IRQ_MASK_VAL_dev2_2_ap_cr_irq_mask(val)           REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev2_2_ap_cr_irq_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev1_2_ap_cr_irq_mask(val)           REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev1_2_ap_cr_irq_mask, (val))
#define DEV0_IRQ_MASK_VAL_sspm_2_ap_cr_irq_mask(val)           REG_FLD_VAL(DEV0_IRQ_MASK_FLD_sspm_2_ap_cr_irq_mask, (val))
#define DEV0_IRQ_MASK_VAL_intfhub_dev2_tx_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_intfhub_dev2_tx_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_intfhub_dev1_tx_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_intfhub_dev1_tx_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_intfhub_dev0_tx_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_intfhub_dev0_tx_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_intfhub_dev_rx_err_mask(val)         REG_FLD_VAL(DEV0_IRQ_MASK_FLD_intfhub_dev_rx_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_intfhub_restore_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_intfhub_restore_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_rx_pkt_type_err_mask(val)            REG_FLD_VAL(DEV0_IRQ_MASK_FLD_rx_pkt_type_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev2_rx_timeout_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev2_rx_timeout_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev1_rx_timeout_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev1_rx_timeout_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev0_rx_timeout_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev0_rx_timeout_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev2_tx_pkt_type_err_mask(val)       REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev2_tx_pkt_type_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev1_tx_pkt_type_err_mask(val)       REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev1_tx_pkt_type_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev0_tx_pkt_type_err_mask(val)       REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev0_tx_pkt_type_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev2_tx_timeout_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev2_tx_timeout_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev1_tx_timeout_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev1_tx_timeout_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev0_tx_timeout_err_mask(val)        REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev0_tx_timeout_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev2_crc_err_mask(val)               REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev2_crc_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev1_crc_err_mask(val)               REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev1_crc_err_mask, (val))
#define DEV0_IRQ_MASK_VAL_dev0_crc_err_mask(val)               REG_FLD_VAL(DEV0_IRQ_MASK_FLD_dev0_crc_err_mask, (val))

#define DEV1_STA_VAL_dev1_rx_data_req(val)                     REG_FLD_VAL(DEV1_STA_FLD_dev1_rx_data_req, (val))
#define DEV1_STA_VAL_dev1_intfhub_ready(val)                   REG_FLD_VAL(DEV1_STA_FLD_dev1_intfhub_ready, (val))
#define DEV1_STA_VAL_dev1_intfhub_busy(val)                    REG_FLD_VAL(DEV1_STA_FLD_dev1_intfhub_busy, (val))
#define DEV1_STA_VAL_dev1_hw_tx_busy(val)                      REG_FLD_VAL(DEV1_STA_FLD_dev1_hw_tx_busy, (val))
#define DEV1_STA_VAL_dev1_hw_rx_busy(val)                      REG_FLD_VAL(DEV1_STA_FLD_dev1_hw_rx_busy, (val))
#define DEV1_STA_VAL_dev1_sw_tx_sta(val)                       REG_FLD_VAL(DEV1_STA_FLD_dev1_sw_tx_sta, (val))
#define DEV1_STA_VAL_dev1_sw_rx_sta(val)                       REG_FLD_VAL(DEV1_STA_FLD_dev1_sw_rx_sta, (val))

#define DEV1_STA_SET_VAL_dev1_sw_tx_set(val)                   REG_FLD_VAL(DEV1_STA_SET_FLD_dev1_sw_tx_set, (val))
#define DEV1_STA_SET_VAL_dev1_sw_rx_set(val)                   REG_FLD_VAL(DEV1_STA_SET_FLD_dev1_sw_rx_set, (val))

#define DEV1_STA_CLR_VAL_dev1_rx_data_req_clr(val)             REG_FLD_VAL(DEV1_STA_CLR_FLD_dev1_rx_data_req_clr, (val))
#define DEV1_STA_CLR_VAL_dev1_hw_rx_clr(val)                   REG_FLD_VAL(DEV1_STA_CLR_FLD_dev1_hw_rx_clr, (val))
#define DEV1_STA_CLR_VAL_dev1_sw_tx_clr(val)                   REG_FLD_VAL(DEV1_STA_CLR_FLD_dev1_sw_tx_clr, (val))
#define DEV1_STA_CLR_VAL_dev1_sw_rx_clr(val)                   REG_FLD_VAL(DEV1_STA_CLR_FLD_dev1_sw_rx_clr, (val))

#define DEV1_PKT_CNT_VAL_dev1_tx_pkt_cnt(val)                  REG_FLD_VAL(DEV1_PKT_CNT_FLD_dev1_tx_pkt_cnt, (val))
#define DEV1_PKT_CNT_VAL_dev1_tx_timeout_cnt(val)              REG_FLD_VAL(DEV1_PKT_CNT_FLD_dev1_tx_timeout_cnt, (val))
#define DEV1_PKT_CNT_VAL_dev1_rx_pkt_cnt(val)                  REG_FLD_VAL(DEV1_PKT_CNT_FLD_dev1_rx_pkt_cnt, (val))
#define DEV1_PKT_CNT_VAL_dev1_rx_timeout_cnt(val)              REG_FLD_VAL(DEV1_PKT_CNT_FLD_dev1_rx_timeout_cnt, (val))

#define DEV1_CRC_STA_VAL_dev1_rx_crc_data(val)                 REG_FLD_VAL(DEV1_CRC_STA_FLD_dev1_rx_crc_data, (val))
#define DEV1_CRC_STA_VAL_dev1_tx_crc_result(val)               REG_FLD_VAL(DEV1_CRC_STA_FLD_dev1_tx_crc_result, (val))

#define DEV1_RESERVE_VAL_dev1_reserve(val)                     REG_FLD_VAL(DEV1_RESERVE_FLD_dev1_reserve, (val))

#define DEV2_STA_VAL_dev2_rx_data_req(val)                     REG_FLD_VAL(DEV2_STA_FLD_dev2_rx_data_req, (val))
#define DEV2_STA_VAL_dev2_intfhub_ready(val)                   REG_FLD_VAL(DEV2_STA_FLD_dev2_intfhub_ready, (val))
#define DEV2_STA_VAL_dev2_intfhub_busy(val)                    REG_FLD_VAL(DEV2_STA_FLD_dev2_intfhub_busy, (val))
#define DEV2_STA_VAL_dev2_hw_tx_busy(val)                      REG_FLD_VAL(DEV2_STA_FLD_dev2_hw_tx_busy, (val))
#define DEV2_STA_VAL_dev2_hw_rx_busy(val)                      REG_FLD_VAL(DEV2_STA_FLD_dev2_hw_rx_busy, (val))
#define DEV2_STA_VAL_dev2_sw_tx_sta(val)                       REG_FLD_VAL(DEV2_STA_FLD_dev2_sw_tx_sta, (val))
#define DEV2_STA_VAL_dev2_sw_rx_sta(val)                       REG_FLD_VAL(DEV2_STA_FLD_dev2_sw_rx_sta, (val))

#define DEV2_STA_SET_VAL_dev2_sw_tx_set(val)                   REG_FLD_VAL(DEV2_STA_SET_FLD_dev2_sw_tx_set, (val))
#define DEV2_STA_SET_VAL_dev2_sw_rx_set(val)                   REG_FLD_VAL(DEV2_STA_SET_FLD_dev2_sw_rx_set, (val))

#define DEV2_STA_CLR_VAL_dev2_rx_data_req_clr(val)             REG_FLD_VAL(DEV2_STA_CLR_FLD_dev2_rx_data_req_clr, (val))
#define DEV2_STA_CLR_VAL_dev2_hw_rx_clr(val)                   REG_FLD_VAL(DEV2_STA_CLR_FLD_dev2_hw_rx_clr, (val))
#define DEV2_STA_CLR_VAL_dev2_sw_tx_clr(val)                   REG_FLD_VAL(DEV2_STA_CLR_FLD_dev2_sw_tx_clr, (val))
#define DEV2_STA_CLR_VAL_dev2_sw_rx_clr(val)                   REG_FLD_VAL(DEV2_STA_CLR_FLD_dev2_sw_rx_clr, (val))

#define DEV2_PKT_CNT_VAL_dev2_tx_pkt_cnt(val)                  REG_FLD_VAL(DEV2_PKT_CNT_FLD_dev2_tx_pkt_cnt, (val))
#define DEV2_PKT_CNT_VAL_dev2_tx_timeout_cnt(val)              REG_FLD_VAL(DEV2_PKT_CNT_FLD_dev2_tx_timeout_cnt, (val))
#define DEV2_PKT_CNT_VAL_dev2_rx_pkt_cnt(val)                  REG_FLD_VAL(DEV2_PKT_CNT_FLD_dev2_rx_pkt_cnt, (val))
#define DEV2_PKT_CNT_VAL_dev2_rx_timeout_cnt(val)              REG_FLD_VAL(DEV2_PKT_CNT_FLD_dev2_rx_timeout_cnt, (val))

#define DEV2_CRC_STA_VAL_dev2_rx_crc_data(val)                 REG_FLD_VAL(DEV2_CRC_STA_FLD_dev2_rx_crc_data, (val))
#define DEV2_CRC_STA_VAL_dev2_tx_crc_result(val)               REG_FLD_VAL(DEV2_CRC_STA_FLD_dev2_tx_crc_result, (val))

#define DEV2_RESERVE_VAL_dev2_reserve(val)                     REG_FLD_VAL(DEV2_RESERVE_FLD_dev2_reserve, (val))

#define DEBUG_MODE_CRTL_VAL_tx_monitor_display_rx_crc_data_en(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_tx_monitor_display_rx_crc_data_en, (val))
#define DEBUG_MODE_CRTL_VAL_crc_result_mode_rx_monitor_pointer(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_crc_result_mode_rx_monitor_pointer, (val))
#define DEBUG_MODE_CRTL_VAL_crc_result_mode_tx_monitor_pointer(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_crc_result_mode_tx_monitor_pointer, (val))
#define DEBUG_MODE_CRTL_VAL_check_data_mode_rx_monitor_pointer(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_check_data_mode_rx_monitor_pointer, (val))
#define DEBUG_MODE_CRTL_VAL_check_data_mode_tx_monitor_pointer(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_check_data_mode_tx_monitor_pointer, (val))
#define DEBUG_MODE_CRTL_VAL_packet_info_mode_rx_monitor_pointer(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_packet_info_mode_rx_monitor_pointer, (val))
#define DEBUG_MODE_CRTL_VAL_packet_info_mode_tx_monitor_pointer(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_packet_info_mode_tx_monitor_pointer, (val))
#define DEBUG_MODE_CRTL_VAL_check_data_mode_select(val)        REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_check_data_mode_select, (val))
#define DEBUG_MODE_CRTL_VAL_packet_info_bypass_esp_pkt_en(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_packet_info_bypass_esp_pkt_en, (val))
#define DEBUG_MODE_CRTL_VAL_packet_info_mode_time_precise(val) REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_packet_info_mode_time_precise, (val))
#define DEBUG_MODE_CRTL_VAL_intfhub_debug_monitor_stop(val)    REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_stop, (val))
#define DEBUG_MODE_CRTL_VAL_intfhub_debug_monitor_clr(val)     REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_clr, (val))
#define DEBUG_MODE_CRTL_VAL_intfhub_debug_monitor_sel(val)     REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_intfhub_debug_monitor_sel, (val))
#define DEBUG_MODE_CRTL_VAL_intfhub_cg_en(val)                 REG_FLD_VAL(DEBUG_MODE_CRTL_FLD_intfhub_cg_en, (val))

#define DEBUG_TX_MOINTOR_0_VAL_intfhub_debug_tx_monitor0(val)  REG_FLD_VAL(DEBUG_TX_MOINTOR_0_FLD_intfhub_debug_tx_monitor0, (val))

#define DEBUG_TX_MOINTOR_1_VAL_intfhub_debug_tx_monitor1(val)  REG_FLD_VAL(DEBUG_TX_MOINTOR_1_FLD_intfhub_debug_tx_monitor1, (val))

#define DEBUG_TX_MOINTOR_2_VAL_intfhub_debug_tx_monitor2(val)  REG_FLD_VAL(DEBUG_TX_MOINTOR_2_FLD_intfhub_debug_tx_monitor2, (val))

#define DEBUG_TX_MOINTOR_3_VAL_intfhub_debug_tx_monitor3(val)  REG_FLD_VAL(DEBUG_TX_MOINTOR_3_FLD_intfhub_debug_tx_monitor3, (val))

#define DEBUG_RX_MOINTOR_0_VAL_intfhub_debug_rx_monitor0(val)  REG_FLD_VAL(DEBUG_RX_MOINTOR_0_FLD_intfhub_debug_rx_monitor0, (val))

#define DEBUG_RX_MOINTOR_1_VAL_intfhub_debug_rx_monitor1(val)  REG_FLD_VAL(DEBUG_RX_MOINTOR_1_FLD_intfhub_debug_rx_monitor1, (val))

#define DEBUG_RX_MOINTOR_2_VAL_intfhub_debug_rx_monitor2(val)  REG_FLD_VAL(DEBUG_RX_MOINTOR_2_FLD_intfhub_debug_rx_monitor2, (val))

#define DEBUG_RX_MOINTOR_3_VAL_intfhub_debug_rx_monitor3(val)  REG_FLD_VAL(DEBUG_RX_MOINTOR_3_FLD_intfhub_debug_rx_monitor3, (val))

#define CON0_VAL_dev1_pkt_type_end(val)                        REG_FLD_VAL(CON0_FLD_dev1_pkt_type_end, (val))
#define CON0_VAL_dev1_pkt_type_start(val)                      REG_FLD_VAL(CON0_FLD_dev1_pkt_type_start, (val))
#define CON0_VAL_dev0_pkt_type_end(val)                        REG_FLD_VAL(CON0_FLD_dev0_pkt_type_end, (val))
#define CON0_VAL_dev0_pkt_type_start(val)                      REG_FLD_VAL(CON0_FLD_dev0_pkt_type_start, (val))

#define CON1_VAL_dev2_pkt_type_end(val)                        REG_FLD_VAL(CON1_FLD_dev2_pkt_type_end, (val))
#define CON1_VAL_dev2_pkt_type_start(val)                      REG_FLD_VAL(CON1_FLD_dev2_pkt_type_start, (val))

#define CON2_VAL_intfhub_bypass(val)                           REG_FLD_VAL(CON2_FLD_intfhub_bypass, (val))
#define CON2_VAL_crc_en(val)                                   REG_FLD_VAL(CON2_FLD_crc_en, (val))

#define CON3_VAL_dev2_header_mode(val)                         REG_FLD_VAL(CON3_FLD_dev2_header_mode, (val))
#define CON3_VAL_dev1_header_mode(val)                         REG_FLD_VAL(CON3_FLD_dev1_header_mode, (val))
#define CON3_VAL_dev0_header_mode(val)                         REG_FLD_VAL(CON3_FLD_dev0_header_mode, (val))
#define CON3_VAL_dev_wdata_addr(val)                           REG_FLD_VAL(CON3_FLD_dev_wdata_addr, (val))
#define CON3_VAL_dev_rdata_addr(val)                           REG_FLD_VAL(CON3_FLD_dev_rdata_addr, (val))

#define IRQ_STA_VAL_intfhub_ckon_req(val)                      REG_FLD_VAL(IRQ_STA_FLD_intfhub_ckon_req, (val))
#define IRQ_STA_VAL_intfhub_ckoff_req(val)                     REG_FLD_VAL(IRQ_STA_FLD_intfhub_ckoff_req, (val))
#define IRQ_STA_VAL_intfhub_restore_req(val)                   REG_FLD_VAL(IRQ_STA_FLD_intfhub_restore_req, (val))

#define IRQ_CLR_VAL_intfhub_ckon_req_clr(val)                  REG_FLD_VAL(IRQ_CLR_FLD_intfhub_ckon_req_clr, (val))
#define IRQ_CLR_VAL_intfhub_ckoff_req_clr(val)                 REG_FLD_VAL(IRQ_CLR_FLD_intfhub_ckoff_req_clr, (val))
#define IRQ_CLR_VAL_intfhub_restore_req_clr(val)               REG_FLD_VAL(IRQ_CLR_FLD_intfhub_restore_req_clr, (val))

#define IRQ_MASK_VAL_intfhub_ckon_req_mask(val)                REG_FLD_VAL(IRQ_MASK_FLD_intfhub_ckon_req_mask, (val))
#define IRQ_MASK_VAL_intfhub_ckoff_req_mask(val)               REG_FLD_VAL(IRQ_MASK_FLD_intfhub_ckoff_req_mask, (val))
#define IRQ_MASK_VAL_intfhub_restore_req_mask(val)             REG_FLD_VAL(IRQ_MASK_FLD_intfhub_restore_req_mask, (val))

#define RX_DATA_REQ_MASK_VAL_dev2_rx_data_req_mask(val)        REG_FLD_VAL(RX_DATA_REQ_MASK_FLD_dev2_rx_data_req_mask, (val))
#define RX_DATA_REQ_MASK_VAL_dev1_rx_data_req_mask(val)        REG_FLD_VAL(RX_DATA_REQ_MASK_FLD_dev1_rx_data_req_mask, (val))
#define RX_DATA_REQ_MASK_VAL_dev0_rx_data_req_mask(val)        REG_FLD_VAL(RX_DATA_REQ_MASK_FLD_dev0_rx_data_req_mask, (val))

#define STA0_VAL_intfhub_busy(val)                             REG_FLD_VAL(STA0_FLD_intfhub_busy, (val))
#define STA0_VAL_intfhub_active(val)                           REG_FLD_VAL(STA0_FLD_intfhub_active, (val))

#define LOOPBACK_VAL_dev_bt_rx2tx_loopback(val)                REG_FLD_VAL(LOOPBACK_FLD_dev_bt_rx2tx_loopback, (val))
#define LOOPBACK_VAL_dev_cmm_tx2rx_loopback(val)               REG_FLD_VAL(LOOPBACK_FLD_dev_cmm_tx2rx_loopback, (val))
#define LOOPBACK_VAL_dev2_rx2tx_loopback(val)                  REG_FLD_VAL(LOOPBACK_FLD_dev2_rx2tx_loopback, (val))
#define LOOPBACK_VAL_dev2_tx2rx_loopback(val)                  REG_FLD_VAL(LOOPBACK_FLD_dev2_tx2rx_loopback, (val))
#define LOOPBACK_VAL_dev1_rx2tx_loopback(val)                  REG_FLD_VAL(LOOPBACK_FLD_dev1_rx2tx_loopback, (val))
#define LOOPBACK_VAL_dev1_tx2rx_loopback(val)                  REG_FLD_VAL(LOOPBACK_FLD_dev1_tx2rx_loopback, (val))
#define LOOPBACK_VAL_dev0_rx2tx_loopback(val)                  REG_FLD_VAL(LOOPBACK_FLD_dev0_rx2tx_loopback, (val))
#define LOOPBACK_VAL_dev0_tx2rx_loopback(val)                  REG_FLD_VAL(LOOPBACK_FLD_dev0_tx2rx_loopback, (val))

#define TIMEOUT_VAL_dev_timeout_time(val)                      REG_FLD_VAL(TIMEOUT_FLD_dev_timeout_time, (val))
#define TIMEOUT_VAL_dev2_rx_timeout_init_fsm_en(val)           REG_FLD_VAL(TIMEOUT_FLD_dev2_rx_timeout_init_fsm_en, (val))
#define TIMEOUT_VAL_dev1_rx_timeout_init_fsm_en(val)           REG_FLD_VAL(TIMEOUT_FLD_dev1_rx_timeout_init_fsm_en, (val))
#define TIMEOUT_VAL_dev0_rx_timeout_init_fsm_en(val)           REG_FLD_VAL(TIMEOUT_FLD_dev0_rx_timeout_init_fsm_en, (val))
#define TIMEOUT_VAL_dev2_tx_timeout_init_fsm_en(val)           REG_FLD_VAL(TIMEOUT_FLD_dev2_tx_timeout_init_fsm_en, (val))
#define TIMEOUT_VAL_dev1_tx_timeout_init_fsm_en(val)           REG_FLD_VAL(TIMEOUT_FLD_dev1_tx_timeout_init_fsm_en, (val))
#define TIMEOUT_VAL_dev0_tx_timeout_init_fsm_en(val)           REG_FLD_VAL(TIMEOUT_FLD_dev0_tx_timeout_init_fsm_en, (val))

#define CRC_CNT_VAL_crc_rx_dismatch_cnt(val)                   REG_FLD_VAL(CRC_CNT_FLD_crc_rx_dismatch_cnt, (val))
#define CRC_CNT_VAL_crc_rx_match_cnt(val)                      REG_FLD_VAL(CRC_CNT_FLD_crc_rx_match_cnt, (val))

#define CON4_VAL_sw5_rst(val)                                  REG_FLD_VAL(CON4_FLD_sw5_rst, (val))
#define CON4_VAL_sw4_rst(val)                                  REG_FLD_VAL(CON4_FLD_sw4_rst, (val))
#define CON4_VAL_sw3_rst(val)                                  REG_FLD_VAL(CON4_FLD_sw3_rst, (val))
#define CON4_VAL_sw2_rst(val)                                  REG_FLD_VAL(CON4_FLD_sw2_rst, (val))
#define CON4_VAL_sw_rst(val)                                   REG_FLD_VAL(CON4_FLD_sw_rst, (val))
#define CON4_VAL_intfhub_sw_on_trg(val)                        REG_FLD_VAL(CON4_FLD_intfhub_sw_on_trg, (val))

#define DBG_CTRL_VAL_sample_baud_count(val)                    REG_FLD_VAL(DBG_CTRL_FLD_sample_baud_count, (val))
#define DBG_CTRL_VAL_sample_baud_clr(val)                      REG_FLD_VAL(DBG_CTRL_FLD_sample_baud_clr, (val))
#define DBG_CTRL_VAL_sample_baud_sel(val)                      REG_FLD_VAL(DBG_CTRL_FLD_sample_baud_sel, (val))
#define DBG_CTRL_VAL_sample_baud_en(val)                       REG_FLD_VAL(DBG_CTRL_FLD_sample_baud_en, (val))
#define DBG_CTRL_VAL_intfhub_dbg_en(val)                       REG_FLD_VAL(DBG_CTRL_FLD_intfhub_dbg_en, (val))
#define DBG_CTRL_VAL_intfhub_dbg_sel(val)                      REG_FLD_VAL(DBG_CTRL_FLD_intfhub_dbg_sel, (val))

#define RESERVE_VAL_intfhub_reserve(val)                       REG_FLD_VAL(RESERVE_FLD_intfhub_reserve, (val))

#define DBG_STATE_VAL_intfhub_dbg(val)                         REG_FLD_VAL(DBG_STATE_FLD_intfhub_dbg, (val))
#define DBG_STATE_VAL_dbg_dev2_rx_fsm_state(val)               REG_FLD_VAL(DBG_STATE_FLD_dbg_dev2_rx_fsm_state, (val))
#define DBG_STATE_VAL_dbg_dev1_rx_fsm_state(val)               REG_FLD_VAL(DBG_STATE_FLD_dbg_dev1_rx_fsm_state, (val))
#define DBG_STATE_VAL_dbg_dev0_rx_fsm_state(val)               REG_FLD_VAL(DBG_STATE_FLD_dbg_dev0_rx_fsm_state, (val))
#define DBG_STATE_VAL_dbg_rx_fsm_state(val)                    REG_FLD_VAL(DBG_STATE_FLD_dbg_rx_fsm_state, (val))
#define DBG_STATE_VAL_dbg_tx_fsm_state(val)                    REG_FLD_VAL(DBG_STATE_FLD_dbg_tx_fsm_state, (val))
#define DBG_STATE_VAL_dbg_intfhub_ctrl_fsm_state(val)          REG_FLD_VAL(DBG_STATE_FLD_dbg_intfhub_ctrl_fsm_state, (val))

#endif // __INTFHUB_REGS_MT6989_H__
