#include <gandalf/cpu.h>

#include <cassert>
#include <stdexcept>
#include <string>

#include <gandalf/constants.h>

namespace gandalf {

  const int kSpeedSwitchClocks = 8200;

#define ADVANCE_IO(cycles) io_.Tick(cycles, double_speed_);

#define SET_ZFLAG() registers_.f() |= kZFlagMask;
#define SET_NFLAG() registers_.f() |= kNFlagMask;
#define SET_HFLAG() registers_.f() |= kHFlagMask;
#define SET_CFLAG() registers_.f() |= kCFlagMask;

#define CLEAR_ZFLAG() registers_.f() &= ~kZFlagMask;
#define CLEAR_NFLAG() registers_.f() &= ~kNFlagMask;
#define CLEAR_HFLAG() registers_.f() &= ~kHFlagMask;
#define CLEAR_CFLAG() registers_.f() &= ~kCFlagMask;

#define READ(address, destination)                                             \
  (destination) = memory_.Read(address); \
  ADVANCE_IO(4);                                                  


#define WRITE(address, value)                                                  \
  memory_.Write(address, value); \
  ADVANCE_IO(4);                                                  

#define READ_PC(destination) READ(registers_.program_counter++, destination)
#define READ_SP(destination) READ(registers_.stack_pointer++, destination)
#define WRITE_SP(destination) WRITE(--registers_.stack_pointer, destination)

#define LD_RR_NN(r)                                                            \
  {                                                                            \
    byte low, high;                                                            \
    READ_PC(low);                                                              \
    READ_PC(high);                                                             \
    r = (high << 8) | low;                                                     \
  }

#define INC_RR(r)                                                              \
  {                                                                            \
    ADVANCE_IO(4);                                                             \
    ++(r);                                                                     \
  }

#define DEC_RR(r)                                                              \
  ADVANCE_IO(4);                                                               \
  --(r);

#define INC_R(r)                                                               \
  ++(r);                                                                       \
  registers_.f() &= ~(kZFlagMask | kHFlagMask | kNFlagMask);                   \
  if ((r) == 0)                                                                \
    SET_ZFLAG()                                                                \
  if ((r&0x0F) == 0)                                                           \
    SET_HFLAG()

#define DEC_R(r)                                                               \
  --(r);                                                                       \
  registers_.f() &= ~(kZFlagMask | kHFlagMask);                                \
  registers_.f() |= (kNFlagMask);                                              \
  if ((r) == 0)                                                                \
    SET_ZFLAG()                                                                \
  if (((r)&0x0F) == 0x0F)                                                      \
    SET_HFLAG()

#define RLC(r)                                                                 \
  {                                                                            \
    registers_.f() = 0;                                                        \
    const bool carry = (r)&0x80;                                               \
    (r) = ((r) << 1);                                                          \
    if (carry) {                                                               \
      ++r;                                                                     \
      SET_CFLAG()                                                              \
    }                                                                          \
    if ((r) == 0)                                                              \
      SET_ZFLAG()                                                              \
}

#define RRC(r)                                                                 \
  {                                                                            \
    registers_.f() = 0;                                                        \
    const bool carry = r & 0x1;                                                \
    (r) = (r) >> 1;                                                            \
    if (carry) {                                                               \
      SET_CFLAG()                                                              \
      (r) |= 0x80;                                                             \
    }                                                                          \
    if ((r) == 0)                                                              \
      SET_ZFLAG()                                                              \
  }

#define RL(r)                                                                  \
  {                                                                            \
    const bool carry = registers_.f() & kCFlagMask;                            \
    registers_.f() = 0;                                                        \
    const bool new_carry = (r)&0x80;                                           \
    (r) = ((r) << 1);                                                          \
    if (carry)                                                                 \
      ++r;                                                                     \
    if (new_carry)                                                             \
      SET_CFLAG()                                                              \
    if ((r) == 0)                                                              \
      SET_ZFLAG()                                                              \
  }

#define RR(r)                                                                  \
  {                                                                            \
    const bool carry = registers_.f() & kCFlagMask;                            \
    registers_.f() = 0;                                                        \
    const bool new_carry = (r)&0x1;                                            \
    (r) = (r) >> 1;                                                            \
    if (carry) (r) |= 0x80;                                                    \
    if (new_carry) SET_CFLAG()                                                 \
    if ((r) == 0) SET_ZFLAG()                                                  \
}

#define RRCA()                                                                 \
  {                                                                            \
    registers_.f() = 0;                                                        \
    const bool carry = registers_.a() & 0x1;                                   \
    registers_.a() = registers_.a() >> 1;                                      \
    if (carry) {                                                               \
      SET_CFLAG()                                                              \
      registers_.a() |= 0x80;                                                  \
    }                                                                          \
  }

#define RRA()                                                                  \
  {                                                                            \
    RR(registers_.a())                                                         \
    CLEAR_ZFLAG()                                                              \
  }

#define RLCA()                                                                 \
  {                                                                            \
    registers_.f() = 0;                                                        \
    const bool carry = registers_.a() & 0x80;                                  \
    registers_.a() = registers_.a() << 1;                                      \
    if (carry) {                                                               \
      registers_.a() |= 0x01;                                                  \
      SET_CFLAG()                                                              \
    }                                                                          \
  }

#define RLA()                                                                  \
  {                                                                            \
    const bool carry = registers_.f() & kCFlagMask;                            \
    registers_.f() = 0;                                                        \
    const bool new_carry = registers_.a() & 0x80;                              \
    registers_.a() = (registers_.a() << 1);                                    \
    if (carry)                                                                 \
      registers_.a() |= 0x01;                                                  \
    if (new_carry)                                                             \
      SET_CFLAG()                                                              \
  }

#define LD_NN_SP()                                                             \
  {                                                                            \
    byte low, high;                                                    \
    READ_PC(low)                                                               \
    READ_PC(high)                                                              \
    word address = (high << 8) | low;                                 \
    WRITE(address, registers_.stack_pointer & 0xFF)                            \
    WRITE(address + 1, registers_.stack_pointer >> 8)                          \
  }

#define ADD_HL_RR(r)                                                           \
  {                                                                            \
    word hl = registers_.hl();                                                 \
    ADVANCE_IO(4);                                                               \
    registers_.hl() += (r);                                                    \
    registers_.f() &= ~(kNFlagMask | kCFlagMask | kHFlagMask);                 \
    if (((hl & 0xFFF) + ((r)&0xFFF)) > 0xFFF)                                  \
      SET_HFLAG()                                                              \
    if (registers_.hl() < hl)                                                  \
      SET_CFLAG()                                                              \
  }

#define JR_N()                                                                 \
  {                                                                            \
    signed_byte value;                                                         \
    READ_PC(value);                                                            \
    ADVANCE_IO(4);                                                             \
    registers_.program_counter += value;                                       \
  }

#define JR_CC_N(condition)                                                     \
  {                                                                            \
    signed_byte value;                                                         \
    READ_PC(value)                                                             \
    if (condition) {                                                           \
      ADVANCE_IO(4)                                                            \
      registers_.program_counter += value;                                     \
    }                                                                          \
  }

#define DAA()                                                                  \
  if (registers_.f() & kNFlagMask) {                                           \
    if (registers_.f() & kCFlagMask)                                           \
      registers_.a() -= 0x60;                                                  \
    if (registers_.f() & kHFlagMask)                                           \
      registers_.a() -= 0x06;                                                  \
  } else {                                                                     \
    if (registers_.f() & kCFlagMask || registers_.a() > 0x99) {                \
      registers_.a() += 0x60;                                                  \
      SET_CFLAG()                                                              \
    }                                                                          \
    if (registers_.f() & kHFlagMask || (registers_.a() & 0x0F) > 0x09)         \
      registers_.a() += 0x06;                                                  \
  }                                                                            \
  if (registers_.a() == 0)                                                     \
    SET_ZFLAG()                                                                \
  else                                                                         \
    CLEAR_ZFLAG()                                                              \
  CLEAR_HFLAG()

#define CPL()                                                                  \
  registers_.a() = ~registers_.a();                                            \
  SET_NFLAG()                                                                  \
  SET_HFLAG()

#define INC_HL()                                                               \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    ++value;                                                                   \
    WRITE(registers_.hl(), value);                                             \
    registers_.f() &= ~(kZFlagMask | kNFlagMask | kHFlagMask);                 \
    if (value == 0)                                                            \
      SET_ZFLAG()                                                              \
    if ((value & 0x0F) == 0)                                                   \
      SET_HFLAG()                                                              \
  }

#define DEC_HL()                                                               \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    --value;                                                                   \
    WRITE(registers_.hl(), value);                                             \
    registers_.f() &= ~(kZFlagMask | kHFlagMask);                              \
    registers_.f() |= kNFlagMask;                                              \
    if (value == 0)                                                            \
      SET_ZFLAG()                                                              \
    if ((value & 0x0F) == 0x0F)                                                \
      SET_HFLAG()                                                              \
  }

#define LD_HL_N()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    WRITE(registers_.hl(), value);                                             \
  }

#define SCF() registers_.f() = (registers_.f() & 0x80) | kCFlagMask;
#define CCF() registers_.f() = (registers_.f() & 0x90) ^ kCFlagMask;

#define HALT()                                                                 \
  if (registers_.interrupt_master_enable) {                                    \
    halt_ = true;                                                              \
    return;                                                                    \
  }                                                                            \
  if ((registers_.interrupt_enable & registers_.interrupt_flags) == 0)         \
    halt_ = true;                                                              \
  else                                                                         \
    halt_bug_ = true;

#define ADD_A(value)                                                           \
  {                                                                            \
    byte value_copy = value;                                                   \
    byte a = registers_.a();                                                   \
    byte new_a = registers_.a() + (value);                                     \
    registers_.a() = new_a;                                                    \
    registers_.f() = 0;                                                        \
    if (new_a == 0)                                                            \
      SET_ZFLAG()                                                              \
    if ((a & 0xF) + (value_copy & 0xF) > 0x0F)                                 \
      SET_HFLAG()                                                              \
    if (((int)a) + ((int)value_copy) > 0xFF)                                   \
      SET_CFLAG()                                                              \
  }

#define ADD_A_HL()                                                             \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    ADD_A(value);                                                              \
  }

#define ADC_A(value)                                                           \
  {                                                                            \
    byte value_copy = value;                                                   \
    byte a = registers_.a();                                                   \
    const byte carry = ((registers_.f() & kCFlagMask) > 0) ? 1 : 0;            \
    byte new_a = registers_.a() + (value) + carry;                             \
    registers_.a() = new_a;                                                    \
    registers_.f() = 0;                                                        \
    if (new_a == 0)                                                            \
      SET_ZFLAG()                                                              \
    if ((a & 0xF) + (value_copy & 0xF) + carry > 0xF)                          \
      SET_HFLAG()                                                              \
    if (((int)a) + ((int)value_copy) + ((int)carry) > 0xFF)                    \
      SET_CFLAG()                                                              \
  }

#define ADC_A_HL()                                                             \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    ADC_A(value);                                                              \
  }

#define SUB_A(value)                                                           \
  {                                                                            \
    byte value_copy = value;                                                   \
    byte a = registers_.a();                                                   \
    registers_.a() -= (value);                                                 \
    registers_.f() = kNFlagMask;                                               \
    if (a == value_copy)                                                       \
      SET_ZFLAG()                                                              \
    if ((a & 0xF) < (value_copy & 0xF))                                        \
      SET_HFLAG()                                                              \
    if (a < value_copy)                                                        \
      SET_CFLAG()                                                              \
  }

#define SUB_A_HL()                                                             \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    SUB_A(value);                                                              \
  }

#define SBC_A(value)                                                           \
  {                                                                            \
    byte value_copy = value;                                                   \
    byte a = registers_.a();                                                   \
    const byte carry = ((registers_.f() & kCFlagMask) != 0) ? 1 : 0;           \
    byte new_a = registers_.a() - (value) - carry;                             \
    registers_.a() = new_a;                                                    \
    registers_.f() = kNFlagMask;                                               \
    if (new_a == 0)                                                            \
      SET_ZFLAG()                                                              \
    if ((a & 0xF) < (value_copy & 0xF) + carry)                                \
      SET_HFLAG()                                                              \
    if (a < value_copy + carry)                                                \
      SET_CFLAG()                                                              \
  }

#define SBC_A_HL()                                                             \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    SBC_A(value);                                                              \
  }

#define AND_A(value)                                                           \
  registers_.a() &= (value);                                                   \
  registers_.f() = kHFlagMask | (registers_.a() == 0 ? kZFlagMask : 0);

#define AND_A_HL()                                                             \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    AND_A(value);                                                              \
  }

#define XOR_A(value)                                                           \
  registers_.a() ^= (value);                                                   \
  registers_.f() = (registers_.a() == 0 ? kZFlagMask : 0);

#define XOR_A_HL()                                                             \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    XOR_A(value);                                                              \
  }

#define OR_A(value)                                                            \
  registers_.a() |= (value);                                                   \
  registers_.f() = (registers_.a() == 0 ? kZFlagMask : 0);

#define OR_A_HL()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    OR_A(value);                                                               \
  }

#define CP_A(value)                                                            \
  {                                                                            \
    byte a = registers_.a();                                                   \
    registers_.f() = kNFlagMask;                                               \
    if (a == value)                                                            \
      SET_ZFLAG()                                                              \
    if ((a & 0xF) < (value & 0xF))                                             \
      SET_HFLAG()                                                              \
    if (a < value)                                                             \
      SET_CFLAG()                                                              \
  }

#define CP_A_HL()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    CP_A(value);                                                               \
  }

#define RET()                                                                  \
  {                                                                            \
    byte low, high;                                                            \
    READ_SP(low);                                                              \
    READ_SP(high);                                                             \
    registers_.program_counter = low | (high << 8);                            \
    ADVANCE_IO(4);                                                             \
  }

#define RET_CC(condition)                                                      \
  ADVANCE_IO(4);                                                               \
  if (condition) {                                                             \
    RET();                                                                     \
  }

#define POP_RR(destination)                                                    \
  {                                                                            \
    byte low, high;                                                            \
    READ_SP(low);                                                              \
    READ_SP(high);                                                             \
    (destination) = low | (high << 8);                                         \
  }

#define JP_CC_NN(condition)                                                    \
  {                                                                            \
    byte low, high;                                                            \
    READ_PC(low);                                                              \
    READ_PC(high);                                                             \
    if (condition) {                                                           \
      ADVANCE_IO(4);                                                           \
      registers_.program_counter = low | (high << 8);                          \
    }                                                                          \
  }

#define JP_NN()                                                                \
  {                                                                            \
    byte low, high;                                                            \
    READ_PC(low);                                                              \
    READ_PC(high);                                                             \
    ADVANCE_IO(4);                                                \
    registers_.program_counter = low | (high << 8);                            \
  }

#define PUSH_RR(rr)                                                            \
  ADVANCE_IO(4);                                                  \
  WRITE_SP((rr) >> 8)                                                          \
  WRITE_SP((rr)&0xFF);

#define CALL(address)                                                          \
  PUSH_RR(registers_.program_counter);                                         \
  registers_.program_counter = address;

#define CALL_NN()                                                              \
  {                                                                            \
    byte low, high;                                                            \
    READ_PC(low);                                                              \
    READ_PC(high);                                                             \
    CALL(low | (high << 8));                                                   \
  }

#define CALL_CC_NN(condition)                                                  \
  {                                                                            \
    byte low, high;                                                            \
    READ_PC(low);                                                              \
    READ_PC(high);                                                             \
    if (condition) {                                                           \
      CALL(low | (high << 8));                                                 \
    }                                                                          \
  }

#define ADD_A_N()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    ADD_A(value);                                                              \
  }

#define RST(address)                                                           \
  PUSH_RR(registers_.program_counter);                                         \
  registers_.program_counter = (address);

#define ADC_A_N()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    ADC_A(value);                                                              \
  }

#define SUB_A_N()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    SUB_A(value);                                                              \
  }

#define RETI()                                                                 \
  registers_.interrupt_master_enable = true;                                   \
  RET();

#define SBC_A_N()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    SBC_A(value);                                                              \
  }

#define LDH_N_A()                                                              \
  {                                                                            \
    word value;                                                                \
    READ_PC(value);                                                            \
    WRITE(value + 0xFF00, registers_.a());                                     \
  }

#define LDH_C_A() WRITE(0xFF00 + registers_.c(), registers_.a());

#define LDH_A_C()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.c() + 0xFF00, value);                                      \
    registers_.a() = value;                                                    \
  }

#define AND_A_N()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    AND_A(value);                                                              \
  }

#define ADD_SP_N()                                                             \
  {                                                                            \
    signed_byte value;                                                         \
    READ_PC(value);                                                            \
    word sp = registers_.stack_pointer;                                        \
    registers_.stack_pointer += value;                                         \
    registers_.f() = 0;                                                        \
    if ((sp & 0xFF) + (value & 0xFF) > 0xFF)                                   \
      SET_CFLAG();                                                             \
    if ((sp & 0xF) + (value & 0xF) > 0xF)                                      \
      SET_HFLAG();                                                             \
    ADVANCE_IO(8);                                                               \
  }

#define LD_NN_A()                                                              \
  {                                                                            \
    byte low, high;                                                            \
    READ_PC(low);                                                              \
    READ_PC(high);                                                             \
    word address = low | (high << 8);                                          \
    WRITE(address, registers_.a());                                            \
  }

#define XOR_A_N()                                                              \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    XOR_A(value);                                                              \
  }

#define LDH_A_N()                                                              \
  {                                                                            \
    word value;                                                                \
    READ_PC(value);                                                            \
    READ(0xFF00 + value, registers_.a());                                      \
  }

#define OR_A_N()                                                               \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    OR_A(value);                                                               \
  }

#define LD_HL_SP_N()                                                           \
  {                                                                            \
    signed_byte value;                                                         \
    READ_PC(value);                                                            \
    ADVANCE_IO(4)                                                              \
    registers_.hl() = registers_.stack_pointer + value;                        \
    registers_.f() = 0;                                                        \
    if ((registers_.stack_pointer & 0xFF) + (value & 0xFF) > 0xFF)             \
      SET_CFLAG();                                                             \
    if ((registers_.stack_pointer & 0xF) + (value & 0xF) > 0xF)                \
      SET_HFLAG();                                                             \
  }

#define LD_A_NN()                                                              \
  {                                                                            \
    byte low, high;                                                            \
    READ_PC(low);                                                              \
    READ_PC(high);                                                             \
    word address = low | (high << 8);                                          \
    READ(address, registers_.a());                                             \
  }

#define CP_A_N()                                                               \
  {                                                                            \
    byte value;                                                                \
    READ_PC(value);                                                            \
    CP_A(value);                                                               \
  }

#define SLA(r)                                                                 \
  {                                                                            \
    const bool carry = ((r) & 0x80);                                           \
    r <<= 1;                                                                   \
    registers_.f() = 0;                                                        \
    if (carry) SET_CFLAG()                                                     \
    if ((r) == 0) SET_ZFLAG()                                                  \
  }

#define SRA(r)                                                                 \
  {                                                                            \
    const bool carry = ((r) & 0x1);                                            \
    const byte bit7 = (r) & 0x80;                                              \
    r = (r >> 1) | bit7;                                                       \
    registers_.f() = 0;                                                        \
    if (carry) SET_CFLAG()                                                     \
    if ((r) == 0) SET_ZFLAG()                                                  \
  }

#define SWAP(r)                                                                \
  {                                                                            \
    r = (r >> 4) | (r << 4);                                                   \
    registers_.f() = 0;                                                        \
    if (r == 0) SET_ZFLAG()                                                    \
  }

#define SRL(r)                                                                 \
  {                                                                            \
    const bool carry = ((r) & 0x1);                                            \
    r >>= 1;                                                                   \
    registers_.f() = 0;                                                        \
    if (carry) SET_CFLAG()                                                     \
    if ((r) == 0) SET_ZFLAG()                                                  \
  }

#define BIT(value, bit)                                                        \
  {                                                                            \
    if ((value & (1 << bit)) == 0) SET_ZFLAG() else CLEAR_ZFLAG()              \
    CLEAR_NFLAG()                                                              \
    SET_HFLAG()                                                                \
  }                           

#define BIT_HL(bit)                                                            \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    BIT(value, bit);                                                           \
  }

#define RES(r, bit) r = r & ~(1 << bit);
#define RES_HL(bit)                                                            \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    RES(value, bit);                                                           \
    WRITE(registers_.hl(), value);                                             \
  }


#define SET(r, bit) r = r | (1 << bit);
#define SET_HL(bit)                                                            \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    SET(value, bit);                                                           \
    WRITE(registers_.hl(), value);                                             \
  }

#define OP_HL_RW(op)                                                           \
  {                                                                            \
    byte value;                                                                \
    READ(registers_.hl(), value);                                              \
    op(value);                                                                 \
    WRITE(registers_.hl(), value);                                             \
  }

  CPU::CPU(GameboyMode mode, IO& io, Memory& memory): Memory::AddressHandler("CPU"),
    memory_(memory),
    io_(io),
    opcode_(0),
    halt_(false),
    stop_(false),
    halt_bug_(false),
    ei_pending_(false),
    double_speed_(false),
    prepare_speed_switch_(false),
    gameboy_mode_(mode)
  {}

  CPU::~CPU() = default;

  byte CPU::Read(word address) const
  {
    assert(address == kIE || address == kIF || address == kKEY1);

    if (address == kIE)
      return registers_.interrupt_enable;
    else if (address == kIF)
      return registers_.interrupt_flags | 0xE0;
    else if (gameboy_mode_ == GameboyMode::CGB && address == kKEY1)
    {
      byte result = static_cast<byte>(prepare_speed_switch_);
      result |= static_cast<byte>(double_speed_) << 7;
      return result;
    }
    return 0xFF;
  }

  void CPU::Write(word address, byte value)
  {
    assert(address == kIE || address == kIF || address == kKEY1);

    if (address == kIE)
      registers_.interrupt_enable = value;
    else if (address == kIF)
      registers_.interrupt_flags = value;
    else if (gameboy_mode_ == GameboyMode::CGB && address == kKEY1)
    {
      prepare_speed_switch_ = (value & 0x1) != 0;
    }
  }

  std::set<word> CPU::GetAddresses() const
  {
    return { kIE, kIF, kKEY1 };
  }

  void CPU::Tick() {
    // Handle interrupts if two corresponding bits in IE and IF are set
    if (registers_.interrupt_enable & registers_.interrupt_flags & 0x1F) {
      halt_ = false;
      if (registers_.interrupt_flags & kJoypadInterruptMask)
        stop_ = false;
      if (registers_.interrupt_master_enable) {
        registers_.interrupt_master_enable = false;
        InterruptServiceRoutine();
        return;
      }
    }

    if (!halt_ && !stop_) {
      const bool ei_pending_before = ei_pending_;

      READ_PC(opcode_);
      Execute(opcode_);

      // EI is delayed by one instruction.
      if (ei_pending_before && ei_pending_)
      {
        ei_pending_ = false;
        registers_.interrupt_master_enable = true;
      }
    }
    else
      ADVANCE_IO(4);
  }

  void CPU::InterruptServiceRoutine()
  {
    // The interrupt service routine should take 5 cycles to execute.
    ADVANCE_IO(8); // 2 cycles
    WRITE_SP(registers_.program_counter >> 8); // push the high byte of the program counter - 1 cycle
    byte interrupt_queue = registers_.interrupt_flags & registers_.interrupt_enable & 0x1F;
    // The push of the high byte may cancel the interrupt if it overwrites IE, if this happens the program counter is set to 0.
    if (interrupt_queue == 0) {
      registers_.program_counter = 0;
      ADVANCE_IO(4);
      return;
    }
    WRITE_SP(registers_.program_counter & 0xFF); // push the low byte of the program counter - 1 cycle

    // Find the interrupt with the highest priority
    assert(interrupt_queue);
    byte interrupt_bit = 0;
    for (byte i = 0; i < 5; ++i) {
      if (interrupt_queue & (1 << i)) {
        interrupt_bit = i;
        break;
      }
    }

    // We handled the interrupt, clear the bit in the IF registers
    registers_.interrupt_flags = registers_.interrupt_flags & ~(1 << interrupt_bit);

    const word address = 0x40 + (interrupt_bit << 3);
    ADVANCE_IO(4); // Set program counter to the interrupt address - 1 cycle
    registers_.program_counter = address;
  }

  void CPU::Execute(byte opcode) {
    switch (opcode) {
    case 0x00:
      break;
    case 0x01:
      LD_RR_NN(registers_.bc()) break;
    case 0x02:
      WRITE(registers_.bc(), registers_.a()) break;
    case 0x03:
      INC_RR(registers_.bc()) break;
    case 0x04:
      INC_R(registers_.b()) break;
    case 0x05:
      DEC_R(registers_.b()) break;
    case 0x06:
      READ_PC(registers_.b()) break;
    case 0x07:
      RLCA() break;
    case 0x08:
      LD_NN_SP() break;
    case 0x09:
      ADD_HL_RR(registers_.bc()) break;
    case 0x0A:
      READ(registers_.bc(), registers_.a()) break;
    case 0x0B:
      DEC_RR(registers_.bc()) break;
    case 0x0C:
      INC_R(registers_.c()) break;
    case 0x0D:
      DEC_R(registers_.c()) break;
    case 0x0E:
      READ_PC(registers_.c()) break;
    case 0x0F:
      RRCA() break;
    case 0x10:
      if (gameboy_mode_ == GameboyMode::CGB && prepare_speed_switch_) {
        double_speed_ = !double_speed_;
        ADVANCE_IO(kSpeedSwitchClocks);
      }
      //else
        //stop_ = true; // TODO
      break;
    case 0x11:
      LD_RR_NN(registers_.de()) break;
    case 0x12:
      WRITE(registers_.de(), registers_.a()) break;
    case 0x13:
      INC_RR(registers_.de()) break;
    case 0x14:
      INC_R(registers_.d()) break;
    case 0x15:
      DEC_R(registers_.d()) break;
    case 0x16:
      READ_PC(registers_.d()) break;
    case 0x17:
      RLA() break;
    case 0x18:
      JR_N() break;
    case 0x19:
      ADD_HL_RR(registers_.de()) break;
    case 0x1A:
      READ(registers_.de(), registers_.a()) break;
    case 0x1B:
      DEC_RR(registers_.de()) break;
    case 0x1C:
      INC_R(registers_.e()) break;
    case 0x1D:
      DEC_R(registers_.e()) break;
    case 0x1E:
      READ_PC(registers_.e()) break;
    case 0x1F:
      RRA() break;
    case 0x20:
      JR_CC_N((registers_.f() & kZFlagMask) == 0) break;
    case 0x21:
      LD_RR_NN(registers_.hl()) break;
    case 0x22:
      WRITE(registers_.hl()++, registers_.a()) break;
    case 0x23:
      INC_RR(registers_.hl()) break;
    case 0x24:
      INC_R(registers_.h()) break;
    case 0x25:
      DEC_R(registers_.h()) break;
    case 0x26:
      READ_PC(registers_.h()) break;
    case 0x27:
      DAA() break;
    case 0x28:
      JR_CC_N(registers_.f() & kZFlagMask) break;
    case 0x29:
      ADD_HL_RR(registers_.hl()) break;
    case 0x2A:
      READ(registers_.hl()++, registers_.a()) break;
    case 0x2B:
      DEC_RR(registers_.hl()) break;
    case 0x2C:
      INC_R(registers_.l()) break;
    case 0x2D:
      DEC_R(registers_.l()) break;
    case 0x2E:
      READ_PC(registers_.l()) break;
    case 0x2F:
      CPL() break;
    case 0x30:
      JR_CC_N((registers_.f() & kCFlagMask) == 0) break;
    case 0x31:
      LD_RR_NN(registers_.stack_pointer) break;
    case 0x32:
      WRITE(registers_.hl()--, registers_.a()) break;
    case 0x33:
      INC_RR(registers_.stack_pointer) break;
    case 0x34:
      INC_HL() break;
    case 0x35:
      DEC_HL() break;
    case 0x36:
      LD_HL_N() break;
    case 0x37:
      SCF() break;
    case 0x38:
      JR_CC_N(registers_.f() & kCFlagMask) break;
    case 0x39:
      ADD_HL_RR(registers_.stack_pointer) break;
    case 0x3A:
      READ(registers_.hl()--, registers_.a()) break;
    case 0x3B:
      DEC_RR(registers_.stack_pointer) break;
    case 0x3C:
      INC_R(registers_.a()) break;
    case 0x3D:
      DEC_R(registers_.a()) break;
    case 0x3E:
      READ_PC(registers_.a()) break;
    case 0x3F:
      CCF() break;
    case 0x40:
      break;
    case 0x41:
      registers_.b() = registers_.c();
      break;
    case 0x42:
      registers_.b() = registers_.d();
      break;
    case 0x43:
      registers_.b() = registers_.e();
      break;
    case 0x44:
      registers_.b() = registers_.h();
      break;
    case 0x45:
      registers_.b() = registers_.l();
      break;
    case 0x46:
      READ(registers_.hl(), registers_.b()) break;
    case 0x47:
      registers_.b() = registers_.a();
      break;
    case 0x48:
      registers_.c() = registers_.b();
      break;
    case 0x49:
      break;
    case 0x4A:
      registers_.c() = registers_.d();
      break;
    case 0x4B:
      registers_.c() = registers_.e();
      break;
    case 0x4C:
      registers_.c() = registers_.h();
      break;
    case 0x4D:
      registers_.c() = registers_.l();
      break;
    case 0x4E:
      READ(registers_.hl(), registers_.c()) break;
    case 0x4F:
      registers_.c() = registers_.a();
      break;
    case 0x50:
      registers_.d() = registers_.b();
      break;
    case 0x51:
      registers_.d() = registers_.c();
      break;
    case 0x52:
      break;
    case 0x53:
      registers_.d() = registers_.e();
      break;
    case 0x54:
      registers_.d() = registers_.h();
      break;
    case 0x55:
      registers_.d() = registers_.l();
      break;
    case 0x56:
      READ(registers_.hl(), registers_.d()) break;
    case 0x57:
      registers_.d() = registers_.a();
      break;
    case 0x58:
      registers_.e() = registers_.b();
      break;
    case 0x59:
      registers_.e() = registers_.c();
      break;
    case 0x5A:
      registers_.e() = registers_.d();
      break;
    case 0x5B:
      break;
    case 0x5C:
      registers_.e() = registers_.h();
      break;
    case 0x5D:
      registers_.e() = registers_.l();
      break;
    case 0x5E:
      READ(registers_.hl(), registers_.e()) break;
    case 0x5F:
      registers_.e() = registers_.a();
      break;
    case 0x60:
      registers_.h() = registers_.b();
      break;
    case 0x61:
      registers_.h() = registers_.c();
      break;
    case 0x62:
      registers_.h() = registers_.d();
      break;
    case 0x63:
      registers_.h() = registers_.e();
      break;
    case 0x64:
      break;
    case 0x65:
      registers_.h() = registers_.l();
      break;
    case 0x66:
      READ(registers_.hl(), registers_.h()) break;
    case 0x67:
      registers_.h() = registers_.a();
      break;
    case 0x68:
      registers_.l() = registers_.b();
      break;
    case 0x69:
      registers_.l() = registers_.c();
      break;
    case 0x6A:
      registers_.l() = registers_.d();
      break;
    case 0x6B:
      registers_.l() = registers_.e();
      break;
    case 0x6C:
      registers_.l() = registers_.h();
      break;
    case 0x6D:
      break;
    case 0x6E:
      READ(registers_.hl(), registers_.l()) break;
    case 0x6F:
      registers_.l() = registers_.a();
      break;
    case 0x70:
      WRITE(registers_.hl(), registers_.b()) break;
    case 0x71:
      WRITE(registers_.hl(), registers_.c()) break;
    case 0x72:
      WRITE(registers_.hl(), registers_.d()) break;
    case 0x73:
      WRITE(registers_.hl(), registers_.e()) break;
    case 0x74:
      WRITE(registers_.hl(), registers_.h()) break;
    case 0x75:
      WRITE(registers_.hl(), registers_.l()) break;
    case 0x76:
      HALT() break;
    case 0x77:
      WRITE(registers_.hl(), registers_.a()) break;
    case 0x78:
      registers_.a() = registers_.b();
      break;
    case 0x79:
      registers_.a() = registers_.c();
      break;
    case 0x7A:
      registers_.a() = registers_.d();
      break;
    case 0x7B:
      registers_.a() = registers_.e();
      break;
    case 0x7C:
      registers_.a() = registers_.h();
      break;
    case 0x7D:
      registers_.a() = registers_.l();
      break;
    case 0x7E:
      READ(registers_.hl(), registers_.a()) break;
    case 0x7F:
      break;
    case 0x80:
      ADD_A(registers_.b()) break;
    case 0x81:
      ADD_A(registers_.c()) break;
    case 0x82:
      ADD_A(registers_.d()) break;
    case 0x83:
      ADD_A(registers_.e()) break;
    case 0x84:
      ADD_A(registers_.h()) break;
    case 0x85:
      ADD_A(registers_.l()) break;
    case 0x86:
      ADD_A_HL() break;
    case 0x87:
      ADD_A(registers_.a()) break;
    case 0x88:
      ADC_A(registers_.b()) break;
    case 0x89:
      ADC_A(registers_.c()) break;
    case 0x8A:
      ADC_A(registers_.d()) break;
    case 0x8B:
      ADC_A(registers_.e()) break;
    case 0x8C:
      ADC_A(registers_.h()) break;
    case 0x8D:
      ADC_A(registers_.l()) break;
    case 0x8E:
      ADC_A_HL() break;
    case 0x8F:
      ADC_A(registers_.a()) break;
    case 0x90:
      SUB_A(registers_.b()) break;
    case 0x91:
      SUB_A(registers_.c()) break;
    case 0x92:
      SUB_A(registers_.d()) break;
    case 0x93:
      SUB_A(registers_.e()) break;
    case 0x94:
      SUB_A(registers_.h()) break;
    case 0x95:
      SUB_A(registers_.l()) break;
    case 0x96:
      SUB_A_HL() break;
    case 0x97:
      SUB_A(registers_.a()) break;
    case 0x98:
      SBC_A(registers_.b()) break;
    case 0x99:
      SBC_A(registers_.c()) break;
    case 0x9A:
      SBC_A(registers_.d()) break;
    case 0x9B:
      SBC_A(registers_.e()) break;
    case 0x9C:
      SBC_A(registers_.h()) break;
    case 0x9D:
      SBC_A(registers_.l()) break;
    case 0x9E:
      SBC_A_HL() break;
    case 0x9F:
      SBC_A(registers_.a()) break;
    case 0xA0:
      AND_A(registers_.b()) break;
    case 0xA1:
      AND_A(registers_.c()) break;
    case 0xA2:
      AND_A(registers_.d()) break;
    case 0xA3:
      AND_A(registers_.e()) break;
    case 0xA4:
      AND_A(registers_.h()) break;
    case 0xA5:
      AND_A(registers_.l()) break;
    case 0xA6:
      AND_A_HL() break;
    case 0xA7:
      registers_.f() = kHFlagMask | (registers_.a() == 0 ? kZFlagMask : 0);
      break;
    case 0xA8:
      XOR_A(registers_.b()) break;
    case 0xA9:
      XOR_A(registers_.c()) break;
    case 0xAA:
      XOR_A(registers_.d()) break;
    case 0xAB:
      XOR_A(registers_.e()) break;
    case 0xAC:
      XOR_A(registers_.h()) break;
    case 0xAD:
      XOR_A(registers_.l()) break;
    case 0xAE:
      XOR_A_HL() break;
    case 0xAF:
      registers_.af() = kZFlagMask;
      break; // XOR A, A
    case 0xB0:
      OR_A(registers_.b()) break;
    case 0xB1:
      OR_A(registers_.c()) break;
    case 0xB2:
      OR_A(registers_.d()) break;
    case 0xB3:
      OR_A(registers_.e()) break;
    case 0xB4:
      OR_A(registers_.h()) break;
    case 0xB5:
      OR_A(registers_.l()) break;
    case 0xB6:
      OR_A_HL() break;
    case 0xB7:
      registers_.f() = (registers_.a() == 0 ? kZFlagMask : 0);
      break;
    case 0xB8:
      CP_A(registers_.b()) break;
    case 0xB9:
      CP_A(registers_.c()) break;
    case 0xBA:
      CP_A(registers_.d()) break;
    case 0xBB:
      CP_A(registers_.e()) break;
    case 0xBC:
      CP_A(registers_.h()) break;
    case 0xBD:
      CP_A(registers_.l()) break;
    case 0xBE:
      CP_A_HL() break;
    case 0xBF:
      registers_.f() = kZFlagMask | kNFlagMask;
      break;
    case 0xC0:
      RET_CC((registers_.f() & kZFlagMask) == 0) break;
    case 0xC1:
      POP_RR(registers_.bc()) break;
    case 0xC2:
      JP_CC_NN((registers_.f() & kZFlagMask) == 0) break;
    case 0xC3:
      JP_NN() break;
    case 0xC4:
      CALL_CC_NN((registers_.f() & kZFlagMask) == 0) break;
    case 0xC5:
      PUSH_RR(registers_.bc()) break;
    case 0xC6:
      ADD_A_N() break;
    case 0xC7:
      RST(0x00) break;
    case 0xC8:
      RET_CC(registers_.f() & kZFlagMask) break;
    case 0xC9:
      RET() break;
    case 0xCA:
      JP_CC_NN(registers_.f() & kZFlagMask) break;
    case 0xCB:
      READ_PC(opcode_)

        switch (opcode_) {
        case 0x00:
          RLC(registers_.b()) break;
        case 0x01:
          RLC(registers_.c()) break;
        case 0x02:
          RLC(registers_.d()) break;
        case 0x03:
          RLC(registers_.e()) break;
        case 0x04:
          RLC(registers_.h()) break;
        case 0x05:
          RLC(registers_.l()) break;
        case 0x06:
          OP_HL_RW(RLC) break;
        case 0x07:
          RLC(registers_.a()) break;
        case 0x08:
          RRC(registers_.b()) break;
        case 0x09:
          RRC(registers_.c()) break;
        case 0x0A:
          RRC(registers_.d()) break;
        case 0x0B:
          RRC(registers_.e()) break;
        case 0x0C:
          RRC(registers_.h()) break;
        case 0x0D:
          RRC(registers_.l()) break;
        case 0x0E:
          OP_HL_RW(RRC) break;
        case 0x0F:
          RRC(registers_.a()) break;
        case 0x10:
          RL(registers_.b()) break;
        case 0x11:
          RL(registers_.c()) break;
        case 0x12:
          RL(registers_.d()) break;
        case 0x13:
          RL(registers_.e()) break;
        case 0x14:
          RL(registers_.h()) break;
        case 0x15:
          RL(registers_.l()) break;
        case 0x16:
          OP_HL_RW(RL) break;
        case 0x17:
          RL(registers_.a()) break;
        case 0x18:
          RR(registers_.b()) break;
        case 0x19:
          RR(registers_.c()) break;
        case 0x1A:
          RR(registers_.d()) break;
        case 0x1B:
          RR(registers_.e()) break;
        case 0x1C:
          RR(registers_.h()) break;
        case 0x1D:
          RR(registers_.l()) break;
        case 0x1E:
          OP_HL_RW(RR) break;
        case 0x1F:
          RR(registers_.a()) break;
        case 0x20:
          SLA(registers_.b()) break;
        case 0x21:
          SLA(registers_.c()) break;
        case 0x22:
          SLA(registers_.d()) break;
        case 0x23:
          SLA(registers_.e()) break;
        case 0x24:
          SLA(registers_.h()) break;
        case 0x25:
          SLA(registers_.l()) break;
        case 0x26:
          OP_HL_RW(SLA) break;
        case 0x27:
          SLA(registers_.a()) break;
        case 0x28:
          SRA(registers_.b()) break;
        case 0x29:
          SRA(registers_.c()) break;
        case 0x2A:
          SRA(registers_.d()) break;
        case 0x2B:
          SRA(registers_.e()) break;
        case 0x2C:
          SRA(registers_.h()) break;
        case 0x2D:
          SRA(registers_.l()) break;
        case 0x2E:
          OP_HL_RW(SRA) break;
        case 0x2F:
          SRA(registers_.a()) break;
        case 0x30:
          SWAP(registers_.b()) break;
        case 0x31:
          SWAP(registers_.c()) break;
        case 0x32:
          SWAP(registers_.d()) break;
        case 0x33:
          SWAP(registers_.e()) break;
        case 0x34:
          SWAP(registers_.h()) break;
        case 0x35:
          SWAP(registers_.l()) break;
        case 0x36:
          OP_HL_RW(SWAP) break;
        case 0x37:
          SWAP(registers_.a()) break;
        case 0x38:
          SRL(registers_.b()) break;
        case 0x39:
          SRL(registers_.c()) break;
        case 0x3A:
          SRL(registers_.d()) break;
        case 0x3B:
          SRL(registers_.e()) break;
        case 0x3C:
          SRL(registers_.h()) break;
        case 0x3D:
          SRL(registers_.l()) break;
        case 0x3E:
          OP_HL_RW(SRL) break;
        case 0x3F:
          SRL(registers_.a()) break;
        case 0x40:
          BIT(registers_.b(), 0) break;
        case 0x41:
          BIT(registers_.c(), 0) break;
        case 0x42:
          BIT(registers_.d(), 0) break;
        case 0x43:
          BIT(registers_.e(), 0) break;
        case 0x44:
          BIT(registers_.h(), 0) break;
        case 0x45:
          BIT(registers_.l(), 0) break;
        case 0x46:
          BIT_HL(0) break;
        case 0x47:
          BIT(registers_.a(), 0) break;
        case 0x48:
          BIT(registers_.b(), 1) break;
        case 0x49:
          BIT(registers_.c(), 1) break;
        case 0x4A:
          BIT(registers_.d(), 1) break;
        case 0x4B:
          BIT(registers_.e(), 1) break;
        case 0x4C:
          BIT(registers_.h(), 1) break;
        case 0x4D:
          BIT(registers_.l(), 1) break;
        case 0x4E:
          BIT_HL(1) break;
        case 0x4F:
          BIT(registers_.a(), 1) break;
        case 0x50:
          BIT(registers_.b(), 2) break;
        case 0x51:
          BIT(registers_.c(), 2) break;
        case 0x52:
          BIT(registers_.d(), 2) break;
        case 0x53:
          BIT(registers_.e(), 2) break;
        case 0x54:
          BIT(registers_.h(), 2) break;
        case 0x55:
          BIT(registers_.l(), 2) break;
        case 0x56:
          BIT_HL(2) break;
        case 0x57:
          BIT(registers_.a(), 2) break;
        case 0x58:
          BIT(registers_.b(), 3) break;
        case 0x59:
          BIT(registers_.c(), 3) break;
        case 0x5A:
          BIT(registers_.d(), 3) break;
        case 0x5B:
          BIT(registers_.e(), 3) break;
        case 0x5C:
          BIT(registers_.h(), 3) break;
        case 0x5D:
          BIT(registers_.l(), 3) break;
        case 0x5E:
          BIT_HL(3) break;
        case 0x5F:
          BIT(registers_.a(), 3) break;
        case 0x60:
          BIT(registers_.b(), 4) break;
        case 0x61:
          BIT(registers_.c(), 4) break;
        case 0x62:
          BIT(registers_.d(), 4) break;
        case 0x63:
          BIT(registers_.e(), 4) break;
        case 0x64:
          BIT(registers_.h(), 4) break;
        case 0x65:
          BIT(registers_.l(), 4) break;
        case 0x66:
          BIT_HL(4) break;
        case 0x67:
          BIT(registers_.a(), 4) break;
        case 0x68:
          BIT(registers_.b(), 5) break;
        case 0x69:
          BIT(registers_.c(), 5) break;
        case 0x6A:
          BIT(registers_.d(), 5) break;
        case 0x6B:
          BIT(registers_.e(), 5) break;
        case 0x6C:
          BIT(registers_.h(), 5) break;
        case 0x6D:
          BIT(registers_.l(), 5) break;
        case 0x6E:
          BIT_HL(5) break;
        case 0x6F:
          BIT(registers_.a(), 5) break;
        case 0x70:
          BIT(registers_.b(), 6) break;
        case 0x71:
          BIT(registers_.c(), 6) break;
        case 0x72:
          BIT(registers_.d(), 6) break;
        case 0x73:
          BIT(registers_.e(), 6) break;
        case 0x74:
          BIT(registers_.h(), 6) break;
        case 0x75:
          BIT(registers_.l(), 6) break;
        case 0x76:
          BIT_HL(6) break;
        case 0x77:
          BIT(registers_.a(), 6) break;
        case 0x78:
          BIT(registers_.b(), 7) break;
        case 0x79:
          BIT(registers_.c(), 7) break;
        case 0x7A:
          BIT(registers_.d(), 7) break;
        case 0x7B:
          BIT(registers_.e(), 7) break;
        case 0x7C:
          BIT(registers_.h(), 7) break;
        case 0x7D:
          BIT(registers_.l(), 7) break;
        case 0x7E:
          BIT_HL(7) break;
        case 0x7F:
          BIT(registers_.a(), 7) break;
        case 0x80:
          RES(registers_.b(), 0) break;
        case 0x81:
          RES(registers_.c(), 0) break;
        case 0x82:
          RES(registers_.d(), 0) break;
        case 0x83:
          RES(registers_.e(), 0) break;
        case 0x84:
          RES(registers_.h(), 0) break;
        case 0x85:
          RES(registers_.l(), 0) break;
        case 0x86:
          RES_HL(0) break;
        case 0x87:
          RES(registers_.a(), 0) break;
        case 0x88:
          RES(registers_.b(), 1) break;
        case 0x89:
          RES(registers_.c(), 1) break;
        case 0x8A:
          RES(registers_.d(), 1) break;
        case 0x8B:
          RES(registers_.e(), 1) break;
        case 0x8C:
          RES(registers_.h(), 1) break;
        case 0x8D:
          RES(registers_.l(), 1) break;
        case 0x8E:
          RES_HL(1) break;
        case 0x8F:
          RES(registers_.a(), 1) break;
        case 0x90:
          RES(registers_.b(), 2) break;
        case 0x91:
          RES(registers_.c(), 2) break;
        case 0x92:
          RES(registers_.d(), 2) break;
        case 0x93:
          RES(registers_.e(), 2) break;
        case 0x94:
          RES(registers_.h(), 2) break;
        case 0x95:
          RES(registers_.l(), 2) break;
        case 0x96:
          RES_HL(2) break;
        case 0x97:
          RES(registers_.a(), 2) break;
        case 0x98:
          RES(registers_.b(), 3) break;
        case 0x99:
          RES(registers_.c(), 3) break;
        case 0x9A:
          RES(registers_.d(), 3) break;
        case 0x9B:
          RES(registers_.e(), 3) break;
        case 0x9C:
          RES(registers_.h(), 3) break;
        case 0x9D:
          RES(registers_.l(), 3) break;
        case 0x9E:
          RES_HL(3) break;
        case 0x9F:
          RES(registers_.a(), 3) break;
        case 0xA0:
          RES(registers_.b(), 4) break;
        case 0xA1:
          RES(registers_.c(), 4) break;
        case 0xA2:
          RES(registers_.d(), 4) break;
        case 0xA3:
          RES(registers_.e(), 4) break;
        case 0xA4:
          RES(registers_.h(), 4) break;
        case 0xA5:
          RES(registers_.l(), 4) break;
        case 0xA6:
          RES_HL(4) break;
        case 0xA7:
          RES(registers_.a(), 4) break;
        case 0xA8:
          RES(registers_.b(), 5) break;
        case 0xA9:
          RES(registers_.c(), 5) break;
        case 0xAA:
          RES(registers_.d(), 5) break;
        case 0xAB:
          RES(registers_.e(), 5) break;
        case 0xAC:
          RES(registers_.h(), 5) break;
        case 0xAD:
          RES(registers_.l(), 5) break;
        case 0xAE:
          RES_HL(5) break;
        case 0xAF:
          RES(registers_.a(), 5) break;
        case 0xB0:
          RES(registers_.b(), 6) break;
        case 0xB1:
          RES(registers_.c(), 6) break;
        case 0xB2:
          RES(registers_.d(), 6) break;
        case 0xB3:
          RES(registers_.e(), 6) break;
        case 0xB4:
          RES(registers_.h(), 6) break;
        case 0xB5:
          RES(registers_.l(), 6) break;
        case 0xB6:
          RES_HL(6) break;
        case 0xB7:
          RES(registers_.a(), 6) break;
        case 0xB8:
          RES(registers_.b(), 7) break;
        case 0xB9:
          RES(registers_.c(), 7) break;
        case 0xBA:
          RES(registers_.d(), 7) break;
        case 0xBB:
          RES(registers_.e(), 7) break;
        case 0xBC:
          RES(registers_.h(), 7) break;
        case 0xBD:
          RES(registers_.l(), 7) break;
        case 0xBE:
          RES_HL(7) break;
        case 0xBF:
          RES(registers_.a(), 7) break;
        case 0xC0:
          SET(registers_.b(), 0) break;
        case 0xC1:
          SET(registers_.c(), 0) break;
        case 0xC2:
          SET(registers_.d(), 0) break;
        case 0xC3:
          SET(registers_.e(), 0) break;
        case 0xC4:
          SET(registers_.h(), 0) break;
        case 0xC5:
          SET(registers_.l(), 0) break;
        case 0xC6:
          SET_HL(0) break;
        case 0xC7:
          SET(registers_.a(), 0) break;
        case 0xC8:
          SET(registers_.b(), 1) break;
        case 0xC9:
          SET(registers_.c(), 1) break;
        case 0xCA:
          SET(registers_.d(), 1) break;
        case 0xCB:
          SET(registers_.e(), 1) break;
        case 0xCC:
          SET(registers_.h(), 1) break;
        case 0xCD:
          SET(registers_.l(), 1) break;
        case 0xCE:
          SET_HL(1) break;
        case 0xCF:
          SET(registers_.a(), 1) break;
        case 0xD0:
          SET(registers_.b(), 2) break;
        case 0xD1:
          SET(registers_.c(), 2) break;
        case 0xD2:
          SET(registers_.d(), 2) break;
        case 0xD3:
          SET(registers_.e(), 2) break;
        case 0xD4:
          SET(registers_.h(), 2) break;
        case 0xD5:
          SET(registers_.l(), 2) break;
        case 0xD6:
          SET_HL(2) break;
        case 0xD7:
          SET(registers_.a(), 2) break;
        case 0xD8:
          SET(registers_.b(), 3) break;
        case 0xD9:
          SET(registers_.c(), 3) break;
        case 0xDA:
          SET(registers_.d(), 3) break;
        case 0xDB:
          SET(registers_.e(), 3) break;
        case 0xDC:
          SET(registers_.h(), 3) break;
        case 0xDD:
          SET(registers_.l(), 3) break;
        case 0xDE:
          SET_HL(3) break;
        case 0xDF:
          SET(registers_.a(), 3) break;
        case 0xE0:
          SET(registers_.b(), 4) break;
        case 0xE1:
          SET(registers_.c(), 4) break;
        case 0xE2:
          SET(registers_.d(), 4) break;
        case 0xE3:
          SET(registers_.e(), 4) break;
        case 0xE4:
          SET(registers_.h(), 4) break;
        case 0xE5:
          SET(registers_.l(), 4) break;
        case 0xE6:
          SET_HL(4) break;
        case 0xE7:
          SET(registers_.a(), 4)  break;
        case 0xE8:
          SET(registers_.b(), 5) break;
        case 0xE9:
          SET(registers_.c(), 5) break;
        case 0xEA:
          SET(registers_.d(), 5) break;
        case 0xEB:
          SET(registers_.e(), 5) break;
        case 0xEC:
          SET(registers_.h(), 5) break;
        case 0xED:
          SET(registers_.l(), 5) break;
        case 0xEE:
          SET_HL(5) break;
        case 0xEF:
          SET(registers_.a(), 5) break;
        case 0xF0:
          SET(registers_.b(), 6) break;
        case 0xF1:
          SET(registers_.c(), 6) break;
        case 0xF2:
          SET(registers_.d(), 6) break;
        case 0xF3:
          SET(registers_.e(), 6) break;
        case 0xF4:
          SET(registers_.h(), 6) break;
        case 0xF5:
          SET(registers_.l(), 6) break;
        case 0xF6:
          SET_HL(6) break;
        case 0xF7:
          SET(registers_.a(), 6) break;
        case 0xF8:
          SET(registers_.b(), 7) break;
        case 0xF9:
          SET(registers_.c(), 7) break;
        case 0xFA:
          SET(registers_.d(), 7) break;
        case 0xFB:
          SET(registers_.e(), 7) break;
        case 0xFC:
          SET(registers_.h(), 7) break;
        case 0xFD:
          SET(registers_.l(), 7) break;
        case 0xFE:
          SET_HL(7) break;
        case 0xFF:
          SET(registers_.a(), 7) break;
        }
      break;
    case 0xCC:
      CALL_CC_NN(registers_.f() & kZFlagMask) break;
    case 0xCD:
      CALL_NN() break;
    case 0xCE:
      ADC_A_N() break;
    case 0xCF:
      RST(0x08) break;
    case 0xD0:
      RET_CC((registers_.f() & kCFlagMask) == 0) break;
    case 0xD1:
      POP_RR(registers_.de()) break;
    case 0xD2:
      JP_CC_NN((registers_.f() & kCFlagMask) == 0) break;
    case 0xD4:
      CALL_CC_NN((registers_.f() & kCFlagMask) == 0) break;
    case 0xD5:
      PUSH_RR(registers_.de()) break;
    case 0xD6:
      SUB_A_N() break;
    case 0xD7:
      RST(0x10) break;
    case 0xD8:
      RET_CC((registers_.f() & kCFlagMask) != 0) break;
    case 0xD9:
      RETI() break;
    case 0xDA:
      JP_CC_NN((registers_.f() & kCFlagMask) != 0) break;
    case 0xDC:
      CALL_CC_NN((registers_.f() & kCFlagMask) != 0) break;
    case 0xDE:
      SBC_A_N() break;
    case 0xDF:
      RST(0x18) break;
    case 0xE0:
      LDH_N_A() break;
    case 0xE1:
      POP_RR(registers_.hl()) break;
    case 0xE2:
      LDH_C_A() break;
    case 0xE5:
      PUSH_RR(registers_.hl()) break;
    case 0xE6:
      AND_A_N() break;
    case 0xE7:
      RST(0x20) break;
    case 0xE8:
      ADD_SP_N() break;
    case 0xE9:
      registers_.program_counter = registers_.hl();
      break;
    case 0xEA:
      LD_NN_A() break;
    case 0xEE:
      XOR_A_N() break;
    case 0xEF:
      RST(0x28) break;
    case 0xF0:
      LDH_A_N() break;
    case 0xF1:
      POP_RR(registers_.af());
      registers_.f() &= 0xF0;
      break;
    case 0xF2:
      LDH_A_C() break;
    case 0xF3:
      registers_.interrupt_master_enable = false;
      ei_pending_ = false;
      break;
    case 0xF5:
      PUSH_RR(registers_.af()) break;
    case 0xF6:
      OR_A_N() break;
    case 0xF7:
      RST(0x30) break;
    case 0xF8:
      LD_HL_SP_N() break;
    case 0xF9:
      ADVANCE_IO(4);
      registers_.stack_pointer = registers_.hl();
      break;
    case 0xFA:
      LD_A_NN() break;
    case 0xFB:
      ei_pending_ = true;
      break;
    case 0xFE:
      CP_A_N() break;
    case 0xFF:
      RST(0x38) break;
    }
  }
} // namespace gandalf