--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml PROCESSOR_6BITS.twx PROCESSOR_6BITS.ncd -o
PROCESSOR_6BITS.twr PROCESSOR_6BITS.pcf -ucf CCT_FINAL.ucf

Design file:              PROCESSOR_6BITS.ncd
Physical constraint file: PROCESSOR_6BITS.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLOCK to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
A           |   44.849(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   44.420(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   43.626(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   45.562(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.051(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.052(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   44.998(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
B           |   45.605(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   45.176(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.382(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.318(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.807(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.808(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.754(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
C           |   45.552(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   45.123(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.329(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.265(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.754(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.755(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.701(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
C_OUT       |   26.716(R)|CLOCK_PR             |   0.000|
            |   37.491(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   38.630(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   37.193(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   39.216(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   39.978(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   37.254(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   39.163(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
D           |   45.829(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   45.400(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.606(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.542(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   47.031(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   45.032(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.978(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
E           |   45.807(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   45.378(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.584(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.520(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   47.009(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   45.010(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.956(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
F           |   45.747(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   45.318(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.524(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.460(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.949(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.950(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.896(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
G           |   46.064(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   45.635(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.841(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.777(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   47.266(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   45.267(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   46.213(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
OVERFLOW    |   26.714(R)|CLOCK_PR             |   0.000|
            |   37.489(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   38.628(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   37.191(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   39.214(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   39.976(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   37.252(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   39.161(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
RESTART     |   14.117(R)|XLXI_22/XLXI_1/XLXN_1|   0.000|
Z_OUT       |   29.356(R)|CLOCK_PR             |   0.000|
            |   40.131(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   41.270(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   39.833(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   41.856(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   42.618(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   39.894(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   41.803(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
------------+------------+---------------------+--------+

Clock RUN to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
A           |   44.430(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   44.001(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   43.207(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   45.143(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   45.632(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   43.633(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   44.579(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
B           |   45.186(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   44.757(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   43.963(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   45.899(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.388(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.389(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.335(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
C           |   45.133(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   44.704(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   43.910(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   45.846(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.335(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.336(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.282(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
C_OUT       |   26.297(R)|CLOCK_PR             |   0.000|
            |   37.072(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   38.211(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   36.774(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   38.797(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   39.559(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   36.835(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   38.744(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
D           |   45.410(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   44.981(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.187(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.123(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.612(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.613(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.559(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
E           |   45.388(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   44.959(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.165(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.101(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.590(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.591(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.537(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
F           |   45.328(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   44.899(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.105(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.041(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.530(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.531(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.477(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
G           |   45.645(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   45.216(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.422(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.358(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   46.847(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   44.848(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   45.794(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
OVERFLOW    |   26.295(R)|CLOCK_PR             |   0.000|
            |   37.070(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   38.209(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   36.772(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   38.795(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   39.557(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   36.833(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   38.742(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
RESTART     |   13.698(R)|XLXI_22/XLXI_1/XLXN_1|   0.000|
Z_OUT       |   28.937(R)|CLOCK_PR             |   0.000|
            |   39.712(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   40.851(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   39.414(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   41.437(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   42.199(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   39.475(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   41.384(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
------------+------------+---------------------+--------+

Clock SW_FAST to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
A           |   45.989(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   45.560(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   44.766(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   46.702(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   47.191(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   45.192(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   46.138(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
B           |   46.745(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   46.316(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   45.522(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   47.458(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   47.947(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   45.948(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   46.894(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
C           |   46.692(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   46.263(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   45.469(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   47.405(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   47.894(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   45.895(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   46.841(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
C_OUT       |   27.856(R)|CLOCK_PR             |   0.000|
            |   38.631(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   39.770(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   38.333(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   40.356(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   41.118(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   38.394(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   40.303(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
D           |   46.969(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   46.540(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   45.746(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   47.682(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   48.171(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   46.172(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   47.118(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
E           |   46.947(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   46.518(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   45.724(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   47.660(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   48.149(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   46.150(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   47.096(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
F           |   46.887(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   46.458(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   45.664(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   47.600(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   48.089(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   46.090(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   47.036(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
G           |   47.204(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   46.775(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   45.981(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   47.917(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   48.406(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   46.407(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   47.353(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
OVERFLOW    |   27.854(R)|CLOCK_PR             |   0.000|
            |   38.629(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   39.768(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   38.331(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   40.354(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   41.116(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   38.392(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   40.301(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
RESTART     |   15.257(R)|XLXI_22/XLXI_1/XLXN_1|   0.000|
Z_OUT       |   30.496(R)|CLOCK_PR             |   0.000|
            |   41.271(R)|XLXI_1/XLXI_2/CLK_IN |   0.000|
            |   42.410(R)|XLXI_1/XLXI_3/CLK_IN |   0.000|
            |   40.973(R)|XLXI_1/XLXI_4/CLK_IN |   0.000|
            |   42.996(R)|XLXI_1/XLXI_5/CLK_IN |   0.000|
            |   43.758(R)|XLXI_1/XLXI_6/CLK_IN |   0.000|
            |   41.034(R)|XLXI_1/XLXI_7/CLK_IN |   0.000|
            |   42.943(R)|XLXI_1/XLXI_8/CLK_IN |   0.000|
------------+------------+---------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.434|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   30.778|   16.706|         |         |
RUN            |   30.778|   16.287|         |         |
SW_FAST        |   30.778|   17.846|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RUN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   30.778|   17.042|         |         |
RUN            |   30.778|   16.623|         |         |
SW_FAST        |   30.778|   18.182|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW_FAST
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   30.778|   15.794|         |         |
RUN            |   30.778|   15.375|         |         |
SW_FAST        |   30.778|   16.934|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |C_OUT          |   22.372|
CLOCK          |OVERFLOW       |   22.370|
CLOCK          |Z_OUT          |   25.012|
DEC            |A              |   12.999|
DEC            |B              |   13.417|
DEC            |C              |   13.389|
DEC            |D              |   13.756|
DEC            |E              |   13.734|
DEC            |F              |   13.674|
DEC            |G              |   13.991|
RUN            |C_OUT          |   21.953|
RUN            |OVERFLOW       |   21.951|
RUN            |Z_OUT          |   24.593|
SW0            |A              |   23.495|
SW0            |B              |   24.251|
SW0            |C              |   24.198|
SW0            |D              |   24.475|
SW0            |E              |   24.453|
SW0            |F              |   24.393|
SW0            |G              |   24.710|
SW1            |A              |   23.019|
SW1            |B              |   23.775|
SW1            |C              |   23.722|
SW1            |D              |   23.999|
SW1            |E              |   23.977|
SW1            |F              |   23.917|
SW1            |G              |   24.234|
SW2            |A              |   22.900|
SW2            |B              |   23.656|
SW2            |C              |   23.603|
SW2            |D              |   23.880|
SW2            |E              |   23.858|
SW2            |F              |   23.798|
SW2            |G              |   24.115|
SW_FAST        |C_OUT          |   23.512|
SW_FAST        |OVERFLOW       |   23.510|
SW_FAST        |Z_OUT          |   26.152|
---------------+---------------+---------+


Analysis completed Wed Dec 14 02:39:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



