
---------- Begin Simulation Statistics ----------
final_tick                                18245305000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    482                       # Simulator instruction rate (inst/s)
host_mem_usage                                9671808                       # Number of bytes of host memory used
host_op_rate                                      494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28638.00                       # Real time elapsed on the host
host_tick_rate                                 394732                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13802839                       # Number of instructions simulated
sim_ops                                      14146830                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011304                       # Number of seconds simulated
sim_ticks                                 11304325000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.741511                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  388719                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               401812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                658                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6015                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            403394                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5112                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5896                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              784                       # Number of indirect misses.
system.cpu.branchPred.lookups                  456204                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18969                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          983                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2700002                       # Number of instructions committed
system.cpu.committedOps                       2746863                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.203978                       # CPI: cycles per instruction
system.cpu.discardedOps                         12136                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1473621                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            133340                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           726725                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2818892                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312112                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      586                       # number of quiesce instructions executed
system.cpu.numCycles                          8650748                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       586                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1859298     67.69%     67.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3134      0.11%     67.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 137320      5.00%     72.80% # Class of committed instruction
system.cpu.op_class_0::MemWrite                747111     27.20%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2746863                       # Class of committed instruction
system.cpu.quiesceCycles                      9436172                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5831856                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          668                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        670715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248394                       # Transaction distribution
system.membus.trans_dist::ReadResp             253874                       # Transaction distribution
system.membus.trans_dist::WriteReq              87400                       # Transaction distribution
system.membus.trans_dist::WriteResp             87400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          570                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4976                       # Transaction distribution
system.membus.trans_dist::ReadExReq               230                       # Transaction distribution
system.membus.trans_dist::ReadExResp              230                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4839                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           641                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       329728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        329728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       662030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       674201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1348010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       309696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       309696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        91136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       109804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21522092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1001082                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000676                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025996                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1000405     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     677      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1001082                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1566122315                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12464125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14085484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2255625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11647410                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1440698445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24693750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       500510                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       500510                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1328700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2326169750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1905282295                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    992030000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       382294                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       382294    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       382294                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    803680500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1320960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35651584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15859712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33161216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7766016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       495616                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4820992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2690006170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    463794167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3153800337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1530520752                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1402977356                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2933498108                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4220526922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1866771523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6087298446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       309696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       310784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       309696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       309696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4839                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4856                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27396240                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        96246                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27492486                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27396240                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27396240                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27396240                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        96246                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27492486                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15859712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15914368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5279360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          570                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82490                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1402977356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4834964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1407812320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3227083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    463794167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467021251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3227083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1866771523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4834964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1874833570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    329524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000548720000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           88                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           88                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446941                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87782                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82490                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82490                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    205                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7991985370                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1242285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14513981620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32166.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58416.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       119                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   231648                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82490                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    238                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.228898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.063133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.788765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          676      2.97%      2.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          770      3.38%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          327      1.44%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          320      1.41%      9.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          316      1.39%     10.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          317      1.39%     11.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          287      1.26%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          467      2.05%     15.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19290     84.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2823.443182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1975.207039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     15.91%     15.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     19.32%     35.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.14%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      2.27%     38.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30     34.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.14%     73.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      9.09%     82.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      7.95%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            88                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     937.431818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    708.302907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    292.803877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      4.55%     13.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           76     86.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            88                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15901248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5279616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15914368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5279360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1406.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       467.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1407.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11304274000                       # Total gap between requests
system.mem_ctrls.avgGap                      34136.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15846656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1401822399.833691835403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4829302.059167618863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3340314.437173382379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 463703582.478387653828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       247808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          570                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14479209030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34772590                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37441823875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 187977675750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58429.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40717.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  65687410.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2294649.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6284640625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    611520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4411780785                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1172                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10064604.522184                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1981558.960422                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5695500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11950375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12347446750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5897858250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1322618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1322618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1322618                       # number of overall hits
system.cpu.icache.overall_hits::total         1322618                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4839                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4839                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4839                       # number of overall misses
system.cpu.icache.overall_misses::total          4839                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210833125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210833125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210833125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210833125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1327457                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1327457                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1327457                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1327457                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003645                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003645                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003645                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003645                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43569.564993                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43569.564993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43569.564993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43569.564993                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4839                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4839                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4839                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4839                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    203349750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    203349750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    203349750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    203349750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003645                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003645                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003645                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003645                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42023.093614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42023.093614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42023.093614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42023.093614                       # average overall mshr miss latency
system.cpu.icache.replacements                   4675                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1322618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1322618                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4839                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4839                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210833125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210833125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1327457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1327457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43569.564993                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43569.564993                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    203349750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    203349750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42023.093614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42023.093614                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           374.257204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1608767                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            344.121283                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   374.257204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.730971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2659753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2659753                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       217155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           217155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       217155                       # number of overall hits
system.cpu.dcache.overall_hits::total          217155                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1105                       # number of overall misses
system.cpu.dcache.overall_misses::total          1105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     81882875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81882875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     81882875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81882875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       218260                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       218260                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       218260                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       218260                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005063                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74102.149321                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74102.149321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74102.149321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74102.149321                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          570                       # number of writebacks
system.cpu.dcache.writebacks::total               570                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          234                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63465000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63465000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63465000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63465000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12663875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12663875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003991                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003991                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003991                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72864.523536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72864.523536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72864.523536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72864.523536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2087.681339                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2087.681339                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    871                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       136318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          136318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48858375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48858375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       136970                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       136970                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004760                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004760                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74936.157975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74936.157975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          641                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12663875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12663875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73553.822153                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73553.822153                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21610.708191                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21610.708191                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        80837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          80837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33024500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33024500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        81290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        81290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72901.766004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72901.766004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70943.478261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70943.478261                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3438464625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3438464625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10428.185125                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10428.185125                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        64930                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        64930                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       264798                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       264798                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3322441065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3322441065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12547.077640                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12547.077640                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14569                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.726751                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3511735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3511735                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18245305000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18245455625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    482                       # Simulator instruction rate (inst/s)
host_mem_usage                                9671808                       # Number of bytes of host memory used
host_op_rate                                      494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28638.09                       # Real time elapsed on the host
host_tick_rate                                 394736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13802848                       # Number of instructions simulated
sim_ops                                      14146845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011304                       # Number of seconds simulated
sim_ticks                                 11304475625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.740075                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  388720                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               401819                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                659                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6017                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            403394                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5112                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5896                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              784                       # Number of indirect misses.
system.cpu.branchPred.lookups                  456213                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18971                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          983                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2700011                       # Number of instructions committed
system.cpu.committedOps                       2746878                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.204057                       # CPI: cycles per instruction
system.cpu.discardedOps                         12143                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1473643                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            133340                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           726725                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2819083                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312104                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      586                       # number of quiesce instructions executed
system.cpu.numCycles                          8650989                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       586                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1859306     67.69%     67.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3134      0.11%     67.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 137326      5.00%     72.80% # Class of committed instruction
system.cpu.op_class_0::MemWrite                747111     27.20%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2746878                       # Class of committed instruction
system.cpu.quiesceCycles                      9436172                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5831906                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          668                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        670719                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248394                       # Transaction distribution
system.membus.trans_dist::ReadResp             253876                       # Transaction distribution
system.membus.trans_dist::WriteReq              87400                       # Transaction distribution
system.membus.trans_dist::WriteResp             87400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          571                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4977                       # Transaction distribution
system.membus.trans_dist::ReadExReq               230                       # Transaction distribution
system.membus.trans_dist::ReadExResp              230                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4839                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           643                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       329728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        329728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       662036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       674207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1348016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       309696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       309696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        91328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       109996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21522284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1001084                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000676                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025996                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1000407     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     677      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1001084                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1566132690                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12464125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14085484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2255625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11658910                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1440698445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24693750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       500510                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       500510                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1328700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2326169750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1905282295                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    992030000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       382294                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       382294    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       382294                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    803680500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1320960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35651584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15859712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33161216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7766016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       495616                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4820992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2689970328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    463787988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3153758315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1530500359                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1402958662                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2933459021                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4220470686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1866746650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6087217336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       309696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       310784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       309696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       309696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4839                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4856                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27395875                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        96245                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27492120                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27395875                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27395875                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27395875                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        96245                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27492120                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15859712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15914496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5279424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          571                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1402958662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4846222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1407804884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3232702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    463787988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467020689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3232702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1866746650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4846222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1874825574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    329524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000548720000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           88                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           88                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87782                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82491                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    205                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7991985370                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1242295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14514034120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32166.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58416.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       119                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   231650                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248664                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    238                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.092119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.816581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.952695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          677      2.97%      2.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          772      3.39%      6.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          327      1.44%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          320      1.41%      9.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          317      1.39%     10.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          318      1.40%     11.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          287      1.26%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          467      2.05%     15.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19290     84.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22775                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2823.443182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1975.207039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     15.91%     15.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     19.32%     35.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.14%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      2.27%     38.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30     34.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.14%     73.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      9.09%     82.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      7.95%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            88                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     937.431818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    708.302907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    292.803877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      4.55%     13.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           76     86.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            88                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15901376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5279616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15914496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5279424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1406.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       467.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1407.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11304599375                       # Total gap between requests
system.mem_ctrls.avgGap                      34136.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15846656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1401803721.435332059860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4840560.660680800676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3340269.929592599161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 463697403.920935988426                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       247808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          571                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14479209030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34825090                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37441823875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 187977675750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58429.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40683.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  65572371.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2294649.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6284640625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    611557625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4411893785                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1172                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10064604.522184                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1981558.960422                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5695500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11950375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12347597375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5897858250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1322629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1322629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1322629                       # number of overall hits
system.cpu.icache.overall_hits::total         1322629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4839                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4839                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4839                       # number of overall misses
system.cpu.icache.overall_misses::total          4839                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210833125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210833125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210833125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210833125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1327468                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1327468                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1327468                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1327468                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003645                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003645                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003645                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003645                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43569.564993                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43569.564993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43569.564993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43569.564993                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4839                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4839                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4839                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4839                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    203349750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    203349750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    203349750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    203349750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003645                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003645                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003645                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003645                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42023.093614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42023.093614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42023.093614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42023.093614                       # average overall mshr miss latency
system.cpu.icache.replacements                   4675                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1322629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1322629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4839                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4839                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210833125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210833125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1327468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1327468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43569.564993                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43569.564993                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    203349750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    203349750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42023.093614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42023.093614                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           374.257240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4368550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5052                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            864.716944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   374.257240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.730971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2659775                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2659775                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       217159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           217159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       217159                       # number of overall hits
system.cpu.dcache.overall_hits::total          217159                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1107                       # number of overall misses
system.cpu.dcache.overall_misses::total          1107                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82003500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82003500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82003500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82003500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       218266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       218266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       218266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       218266                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74077.235772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74077.235772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74077.235772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74077.235772                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          571                       # number of writebacks
system.cpu.dcache.writebacks::total               571                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          234                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63582750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63582750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63582750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63582750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12663875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12663875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72832.474227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72832.474227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72832.474227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72832.474227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2087.681339                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2087.681339                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    873                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       136322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          136322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48979000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48979000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       136976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       136976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74891.437309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74891.437309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47265750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47265750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12663875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12663875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73508.164852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73508.164852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21610.708191                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21610.708191                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        80837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          80837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33024500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33024500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        81290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        81290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72901.766004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72901.766004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70943.478261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70943.478261                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3438464625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3438464625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10428.185125                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10428.185125                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        64930                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        64930                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       264798                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       264798                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3322441065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3322441065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12547.077640                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12547.077640                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              220022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            158.860650                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3511761                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3511761                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18245455625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
