// Seed: 1526293822
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  always #1 begin
    id_3 <= id_3;
  end
  assign id_4 = 1'b0;
  uwire id_5;
  wire  id_6;
  assign id_5 = id_4 - 1;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri id_4,
    input wor id_5,
    input wire id_6,
    input wor id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wor id_10,
    output supply1 id_11,
    input wire id_12,
    input wand id_13,
    output wor id_14,
    input wor id_15,
    output tri1 id_16
);
  wire  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ;
  module_0(
      id_7, id_5
  );
endmodule
