/******	STi3520L.c *********************************************************

Project:	STB-400
Component:	MPEGDriver
This file:	MPEG chip initialisation and management

Copyright 1999-2000 Pace Micro Technology plc. All rights reserved.

This material is the confidential trade secret and proprietary information
of Pace Micro Technology plc. It may not be reproduced, used, sold, or
transferred to any third party without the prior written consent of
Pace Micro Technology plc.

History:
Date		Who	Change
----------------------------------------------------------------------------
28/09/1999	BJGA	Created
20/10/1999	BJGA	Fixed green screen on module initialisation;
			initialises video display in STi3520L_HardReset();
			implemented STi3520L_SoftReset() and STi3520L_PipelineReset()
23/11/1999	BJGA	Bit buffer end addresses are inclusive!
13/12/1999	BJGA	Added separate XDO/XDS values for PAL video;
			added audio bitbuffer initialisation;
			implemented STi3520L_WriteSDRAM()
25/01/2000	BJGA	Added lots of audio register initialisations to HardReset;
			rewrote SoftReset to allow separate audio and video resets;
			adjusted VID_XDO and VID_XDS as per new hardware timing scheme
31/01/2000	BJGA	Sets the ARM to use D-cycles on initialisation;
			adjusted VID_XDO and VID_XDS back again;
			added CLOCK() macro to simplify clock specifcations;
			implemented STi3520L_SetPCMClock()
16/02/2000	BJGA	No longer blanks the MPEG video on soft reset (eg when doing a ResetStream)
10/04/2000	BJGA	Now sets up 3520 to accept twin PES streams rather than elementary streams;
			soft reset now resets PES parser, and does audio restart (some audio data can
			be lost if it is done later); no attempt is now made to set up the internal STC
			(it doesn't work, so I'm using Timer0 instead now); uses Timer0 instead of
			Timer1 for microsecond waits (Timer1 might not be set up); sets audio decoder
			clock to 25MHz rather than 27MHz - fixes temperature problem!
08/05/2000	BJGA	Error pointers (or error numbers) passed up the functions as appropriate, so
			that disgnostic errors can be returned from module initialisation; fast/slow
			PCM clock settings changed to be closer to the normal speed (because audio
			fasts/slows are now smoothed out)
19/05/2000	BJGA	Implemented STi3520L_ReadSDRAM; fixed an immediate access to a multi-cycle register
20/06/2000	BJGA	Changes to PES parser initialisation: video PTS management is now handled in software
19/09/2000	BJGA	Added compile-time flag DEVELOPMENT_BUILD to determine behaviour when a hardware
			problem is detected during hard reset: when defined, warnings are printed to stdout
			and errors are passed back via the module initialisation entry point as usual;
			when not defined, warnings are hidden, and errors cause the box to lock up, so that
			the watchdog kicks in and gives the MPEG chip a hardware reset. The flag is
			undefined by default.

***************************************************************************/

/************/
/* Includes */
/************/

#include <stdio.h>
#include <stdbool.h>
#include "kernel.h"

#include "DebugLib/DebugLib.h"
#include "Global/IO/GenericIO.h"
#include "Global/IO/IOMD.h"

#include "Clk.h"
#include "Mess.h"
#include "MiscAsm.h"
#include "Module.h"
#include "Registers.h"
#include "STi3520L.h"

/*****************/
/* Private types */
/*****************/

/**********************/
/* Private prototypes */
/**********************/

static void static_WaitMicroseconds (unsigned int wait);
static void static_InitialisePLL (void);
static unsigned int static_SelectPLLFreq (unsigned int conf_pll);
static void static_SelectSDRAM (void);
static unsigned int static_TestMemory (unsigned char initial_value);
static unsigned int static_TestBlockMove (void);

/********************/
/* Public variables */
/********************/

/*********************/
/* Private variables */
/*********************/

/*********************/
/* Private constants */
/*********************/

/* Memory test function constants */

#define MEMORY_WRITE_FIFO_EMPTY_TIMEOUT 0xFFFF
#define MEMORY_READ_FIFO_FULL_TIMEOUT   0xFFFF
#define BLOCK_MOVE_IDLE_TIMEOUT         0xFFFF
#define MEMORY_TEST_SIZE                0x20
#define BLOCK_MOVE_SIZE                 0x7FFE

/* Bit pattern for block move test */

#define PATTERN_1       0xAA
#define PATTERN_2       0xAA
#define PATTERN_3       0xAA
#define PATTERN_4       0xAA
#define PATTERN_5       0xAA
#define PATTERN_6       0xAA
#define PATTERN_7       0xAA
#define PATTERN_8       0xAA
#define PATTERN_9       0x55
#define PATTERN_10      0x55
#define PATTERN_11      0x55
#define PATTERN_12      0x55
#define PATTERN_13      0x55
#define PATTERN_14      0x55
#define PATTERN_15      0x55
#define PATTERN_16      0x55

/* Define DEVELOPMENT_BUILD if you want errors to be passed back to the user, rather */
/* than triggering a watchdog reset. Errors are always returned from ROM builds.     */

#undef DEVELOPMENT_BUILD

/******************/
/* Private macros */
/******************/

#define CLOCK(ENA,DV2,PO,PR,Q) (((ENA)<<29)|((DV2)<<28)|((PO)<<24)|(((PR)>>3)<<16)|(((PR)&0x7)<<12)|((((Q)>>7)^0xF)<<8)|(((Q)&0x7F)^0x7F))

/********************/
/* Public functions */
/********************/

/******	STi3520L_HardReset() ***********************************************

Purpose:	Perform a hard reset and full reinitialisation of the 3520L
Out:		Pointer to error block

***************************************************************************/

_kernel_oserror *STi3520L_HardReset (void)
{
  _kernel_oserror *e = NULL;
  int errno;
  unsigned char outerloop;
  unsigned char innerloop;

  /* Set the ARM to use D-cycles when addressing the 3520 */

  * (volatile unsigned char *) (IOC + IOMD_IOTCR) |= IOMD_IOTCR_Network_TypeD; /* we're using address space originally assigned to the Ether NIM */

  /* Use the CFG_RST register to perform the hard reset */

  CFG_RST = 1;                  /* reset 3520 */
  static_WaitMicroseconds (1000);
  CFG_RST = 0;                  /* unreset 3520 */
  static_WaitMicroseconds (1000);
  WRITE_VID_DCF(VID_DCF_USR | VID_DCF_PXD);   /* get rid of green screen as quickly as possible */

  /* Go through the PLL initialisation procedure, as described in application note */

  for (outerloop = 0; outerloop < 10; outerloop++)
  {
    for (innerloop = 0; innerloop < 10; innerloop++)
    {
      /* Do memory tests with PLL overclocked to 297MHz to increase failure rate */
      static_InitialisePLL ();
      static_SelectPLLFreq (0xC5);
      CFG_CCF = 0x1F;
      static_SelectSDRAM ();
      if (static_TestMemory (innerloop) != 0)
        break;
      if (static_TestBlockMove () != 0)
        break;
    }
    /* Set PLL to 243MHz (nominal) and test again */
    errno = static_SelectPLLFreq (0xC3);
    if (outerloop == 9 && errno != 0) /* this is only a fatal problem the last time around */
    {
      break;
    }
    if ((errno = static_TestMemory (innerloop)) != 0) /* this is fatal at any time */
    {
      break;
    }
    if ((errno = static_TestBlockMove ()) != 0) /* this is fatal at any time */
    {
      break;
    }
  }
  /* Convert errno to a proper error pointer */
  switch (errno)
  {
    case errno_NO_PLL_LOCK:
      e = Mess_GenerateError ("Err_NoPLLLock", errno, 0);
      break;
    case errno_WRITE:
      e = Mess_GenerateError ("Err_Write", errno, 0);
      break;
    case errno_READ:
      e = Mess_GenerateError ("Err_Read", errno, 0);
      break;
    case errno_BLOCK_MOVE:
      e = Mess_GenerateError ("Err_BlockMove", errno, 0);
      break;
    case errno_BAD_DATA:
      e = Mess_GenerateError ("Err_BadData", errno, 0);
      break;
    default: /* should only trap zero, since only the above 5 errors are possible at this stage */
      break;
  }

  if (!e)
  {
    /* Set up the memory map */
    WRITE_VID_OTP(SDRAM_OSD_START/256);
    WRITE_VID_OBP(SDRAM_OSD_START/256);
    WRITE_VID_ABG(SDRAM_AUDIO_BIT_BUFFER_START/256);
    WRITE_VID_ABS(SDRAM_AUDIO_BIT_BUFFER_END/256 - 1);
    WRITE_VID_VBG(SDRAM_VIDEO_BIT_BUFFER_START/256);
    WRITE_VID_VBS(SDRAM_VIDEO_BIT_BUFFER_END/256 - 1);

    /* Other one-time initialisations */
    AUD_BBE = 1;      /* enable audio bit-buffer */
    AUD_CRC = 0;      /* disable CRC detection and error concealment */
    AUD_EXT = 0;      /* output both left and right channels */
    WRITE_AUD_FFL(0); /* free-format frame length is unknown */
    AUD_IDE = 0;      /* ignore AUD_SID */
    AUD_IFT = 0;      /* input FIFO threshold not used in this driver (set to 0) */
    AUD_ISS = 4;      /* audio input is MPEG-2 PES stream */
    AUD_LCA = 0;      /* left channel attenuation = 0 */
    AUD_LCK = 3;      /* sync words until lock = 3 (default) */
    AUD_MUT = 1;      /* muted */
    AUD_PLY = 0;      /* not playing */
    AUD_RCA = 0;      /* right channel attenuation = 0 */
    AUD_SCM = 1;      /* sync confirmation mode = 1 (sync when first start code and stream ID found) */
    AUD_SEM = 1;      /* sync error concealment mode = 1 (mute) */
    AUD_SID = 0;      /* stream ID = 0 (although not used, see AUD_IDE) */
    AUD_SKP = 0;      /* don't skip next frame! */
    AUD_SYE = 0x3F;   /* don't use any additional fields for sync lock */
    AUD_SYN = 1;      /* sync on any audio PES packet header */
    AUD_DIF = 1;      /*  \                                      */
    AUD_DIV = 1;      /*  |                                      */
    AUD_FOR = 1;      /*  |                                      */
    AUD_LRP = 1;      /*  |  set up PCM output to suit our DACs  */
    AUD_ORD = 0;      /*  |                                      */
    AUD_P18 = 1;      /*  |                                      */
    AUD_SCP = 0;      /*  /                                      */
#if ManualPipelineResets==1
    VID_CTL = 0;
#else
    VID_CTL = VID_CTL_ERU | VID_CTL_ERS | VID_CTL_ERP;  /* automatic pipeline resets on any error type */
#endif
    PES_CF1 = PES_CF1_IVI; /* ignore video stream ID */
    PES_CF2 = PES_CF2_IAI; /* ignore audio stream ID, PES parser disabled, accept elementary video stream (and audio PES packets) */

    /* Initialise the display */
    WRITE_VID_MWV(0xFF);   /* 0% background, 100% video */
    WRITE_VID_MWS(0xFF);   /* 0% background, 100% still picture */
    WRITE_VID_BKC(0x0088); /* black background */
    /* The following parameters are set up properly at display time, but it can be useful for debugging to set them up now */
    WRITE_VID_DFP(SDRAM_FRAME_BUFFER_1_START/256);
    WRITE_VID_YDO(22);
    WRITE_VID_YDS(22+288-128-1); /* -1 for vertical filter mode 0 */
    WRITE_VID_XDO(112-1);        /* -1 to get the chroma phases right on this system */
    WRITE_VID_XDS(112+720+6-1);

    e = STi3520L_SoftReset (true, true); /* so the memory map changes take effect */
  }
  
#ifndef DEVELOPMENT_BUILD
  if (e)
  {
    MiscAsm_StiffTheBox (); /* get the watchdog to trigger, so we get a *real* hardware reset! */
  }
#endif
  
  return e;
}

/******	STi3520L_SoftReset() ***********************************************

Purpose:	Perform a soft reset of the 3520L (and stops decoding)
In:		Whether to reset video and/or audio units
Out:		Pointer to error block

***************************************************************************/

_kernel_oserror *STi3520L_SoftReset (bool reset_video, bool reset_audio)
{
  _kernel_oserror *e = NULL;
  unsigned char temp = VID_ABT_8 & 0x3F;
  if (reset_video ^ reset_audio != 0) temp |= VID_ABT_SSR >> 8; /* select separate resets if necessary */
  if (reset_video)
  {
    VID_ABT_8 = temp;
    VID_CTL |= VID_CTL_SRS; /* engage video or video+audio soft reset */
    static_WaitMicroseconds(1);
    VID_CTL &= ~VID_CTL_SRS; /* disengage reset */
    static_WaitMicroseconds(1);
  }
  if (reset_audio & !reset_video)
  {
    VID_ABT_8 = temp | VID_ABT_ASR >> 8; /* engage audio-only soft reset */
    static_WaitMicroseconds(1);
    VID_ABT_8 = temp; /* disengage reset */
    static_WaitMicroseconds(1);
  }
  if (reset_audio)
  {
    int reset_count = 100;
    int counter = 0;
    AUD_RST = 1;
    /* Ensure the restart bit clears itself - if it doesn't then try writing the register again */
    while (reset_count > 0 && (AUD_RST & 1) != 0)
    {
      counter ++;
      if ((counter % 200) == 0)
      {
        AUD_RST = 0;
        AUD_RST = 1;
        reset_count --;
      }
    }
    if (reset_count == 0)
    {
      dprintf (("STi3520L", "SoftReset: audio restart failed\n"));
      e = Mess_GenerateError ("Err_AudioRestart", errno_AUDIO_RESTART, 0);
    }
    else
    {
      dprintf (("STi3520L", "SoftReset: took %d writes and %d reads to clear AUD_RST\n", (100 - reset_count) + 1, (counter % 200) + 1));
    }
  }
  return e;
}

/******	STi3520L_PipelineReset() *******************************************

Purpose:	Perform a pipeline reset

***************************************************************************/

void STi3520L_PipelineReset (void)
{
  VID_CTL |= VID_CTL_PRS;
  static_WaitMicroseconds(1);
  VID_CTL &= ~VID_CTL_PRS;

  return;
}

/******	STi3520L_WriteSDRAM() **********************************************

Purpose:	Copies a block of memory to the private SDRAM
In:		From pointer (ARM DRAM), to pointer (3520 SDRAM, must be a
		multiple of 8 bytes), length (must be a multiple of 8 bytes)
Out:		Pointer to error block

***************************************************************************/

_kernel_oserror *STi3520L_WriteSDRAM (const unsigned char *from, unsigned int to, unsigned int length)
{
  _kernel_oserror *e = NULL;
  unsigned int retry_count;
  WRITE_CFG_MWP(to / 8 * 4);
  /* Wait for the write FIFO to become empty */
  retry_count = 0;
  while (((VID_STA_8<<8) & VIDEO_INT_WFE) == 0 && retry_count < MEMORY_WRITE_FIFO_EMPTY_TIMEOUT) retry_count++;
  if (retry_count == MEMORY_WRITE_FIFO_EMPTY_TIMEOUT)
  {
    e = Mess_GenerateError ("Err_Write", errno_WRITE, 0);
  }
  while (length / 8 != 0 && !e)
  {
    /* Write one 64-bit word */
    CFG_MWF = *(from++);
    CFG_MWF = *(from++);
    CFG_MWF = *(from++);
    CFG_MWF = *(from++);
    CFG_MWF = *(from++);
    CFG_MWF = *(from++);
    CFG_MWF = *(from++);
    CFG_MWF = *(from++);
    length -= 8;
    /* Wait for the write FIFO to become empty */
    retry_count = 0;
    while (((VID_STA_8<<8) & VIDEO_INT_WFE) == 0 && retry_count < MEMORY_WRITE_FIFO_EMPTY_TIMEOUT) retry_count++;
    if (retry_count == MEMORY_WRITE_FIFO_EMPTY_TIMEOUT)
    {
      e = Mess_GenerateError ("Err_Write", errno_WRITE, 0);
    }
  }
  return e;
}

/******	STi3520L_ReadSDRAM() ***********************************************

Purpose:	Copies a block of memory from the private SDRAM
In:		From pointer (3520 SDRAM, must be a multiple of 8 bytes),
		to pointer (ARM DRAM), length (must be a multiple of 8 bytes)
Out:		Pointer to error block

***************************************************************************/

_kernel_oserror *STi3520L_ReadSDRAM (unsigned int from, unsigned char *to, unsigned int length)
{
  _kernel_oserror *e = NULL;
  unsigned int retry_count;
  WRITE_CFG_MRP(from / 8 * 4);
  while (length / 8 != 0 && !e)
  {
    /* Wait for the read FIFO to become full */
    retry_count = 0;
    while (((VID_STA_8<<8) & VIDEO_INT_RFF) == 0 && retry_count < MEMORY_READ_FIFO_FULL_TIMEOUT) retry_count++;
    if (retry_count == MEMORY_READ_FIFO_FULL_TIMEOUT)
    {
      e = Mess_GenerateError ("Err_Read", errno_READ, 0);
    }
    else
    {
      /* Read one 64-bit word */
      *(to++) = CFG_MRF;
      *(to++) = CFG_MRF;
      *(to++) = CFG_MRF;
      *(to++) = CFG_MRF;
      *(to++) = CFG_MRF;
      *(to++) = CFG_MRF;
      *(to++) = CFG_MRF;
      *(to++) = CFG_MRF;
      length -= 8;
    }
  }
  return e;
}

/******	STi3520L_SetPCMClock() *********************************************

Purpose:	Sets up CKG_PCM and related registers
In:		Sample rate, flags to indicate whether to run fast or slow
		(fast is 13/12ths speed, slow is 11/12ths speed)

***************************************************************************/

void STi3520L_SetPCMClock (sample_rate rate, bool fast, bool slow)
{
  dprintf (("Sync", "SetPCMClock: rate = %s kHz, %s\n",
      rate == sr_48k ? "48" : rate == sr_44k1 ? "44.1" : "32",
      fast ? "fast" : slow ? "slow" : "normal"));

  /* Set up PCMCLK */
  switch (rate)
  {
    case sr_48k:
      /* 256 * 48 kHz = 12.288 MHz */
      if (fast)
      {
        WRITE_CKG_PCM(CLOCK(1,1,8,632,871));
      }
      else if (!slow)
      {
        WRITE_CKG_PCM(CLOCK(1,1,8,909,1024)); /* perfect */
      }
      else
      {
        WRITE_CKG_PCM(CLOCK(1,1,9,79,1429));
      }
      break;
    case sr_44k1:
      /* 256 * 44.1 kHz = 11.2896 MHz */
      if (fast)
      {
        WRITE_CKG_PCM(CLOCK(1,1,9,663,1132));
      }
      else if (!slow)
      {
        WRITE_CKG_PCM(CLOCK(1,1,9,1022,1341)); /* error = 0.044 ppm */
      }
      else
      {
        WRITE_CKG_PCM(CLOCK(1,1,9,647,685));
      }
      break;
    case sr_32k:
    default:
      /* 256 * 32 kHz = 8.192 MHz */
      if (fast)
      {
        WRITE_CKG_PCM(CLOCK(1,1,13,619,1052));
      }
      else if (!slow)
      {
        WRITE_CKG_PCM(CLOCK(1,1,13,1007,1211)); /* error = 0.082 ppm */
      }
      else
      {
        WRITE_CKG_PCM(CLOCK(1,1,14,169,2038));
      }
      break;
  }

  return;
}

/*********************/
/* Private functions */
/*********************/

/******	static_WaitMicroseconds() ******************************************

Purpose:	Do nothing for a length of time more accurately measured
		than the centisecond timers would allow
In:		Minimum time to wait, in microseconds
Notes:		Processor is assumed to be in SVC mode

***************************************************************************/

static void static_WaitMicroseconds (unsigned int wait)
{
  unsigned int oldtime = 0;
  unsigned int newtime;
  signed int diff;
  /* Convert to 2MHz ticks (passing in µs makes code more readable - it's not like we can work to .5 µs accuracy anyway */
  signed int count = wait << 1;

  do
  {
    * (volatile unsigned char *) (IOC + Timer0LR) = 0;              /* latch Timer0 value */
    newtime = * (volatile unsigned char *) (IOC + Timer0CL) +
             (* (volatile unsigned char *) (IOC + Timer0CH) << 8);  /* read Timer0 value */
    diff = newtime - oldtime;
    if (diff < 0) count += diff;   /* if time has decreased (ie no wraparound) then apply it to |count| too */
    oldtime = newtime;
  }
  while (count > 0);

  return;
}

/******	static_InitialisePLL() *********************************************

Purpose:	Stops the PLL itself, but initialises its inputs and outputs

***************************************************************************/

static void static_InitialisePLL (void)
{
  /* Stop the PLL */
  WRITE_CKG_PLL(0x20);               /* discharge the capacitor */
  static_WaitMicroseconds (100);
  /* Set up inputs/outputs and PLL dividers */
  WRITE_CKG_CFG(0x23);    /* SDRAMCLK, PCMCLK pins set as outputs, AUDCLK, PIXCLK pins as inputs, video/audio decoder clocks generated internally */
  WRITE_CKG_VID(CLOCK(1,0,3,0,1));   /* 60.750 MHz  (must be 3/2 SDRAMCLK for 32Mbit SDRAM configuration) */
  WRITE_CKG_AUD(CLOCK(1,0,8,18,25)); /* 25.000 MHz  (seems to work for us - but you must put a clock on the AUDCLK pin nevertheless) */
  WRITE_CKG_MCK(CLOCK(0,0,0,0,1));   /* reset DIV3  */
  WRITE_CKG_MCK(CLOCK(1,1,2,0,1));   /* 40.500 MHz  (most conservative SDRAMCLK frequency for 32Mbit SDRAM configuration) */
  WRITE_CKG_AUX(CLOCK(0,0,0,0,1));   /* disabled    */
  WRITE_CKG_PIX(CLOCK(0,0,0,0,1));   /* disabled    */
  STi3520L_SetPCMClock (sr_44k1, false, false);  /* nominal value, just to get the clock going */

  return;
}

/******	static_SelectPLLFreq() *********************************************

Purpose:	Restarts the PLL, and polls the status bit in CKG_AUX until
		the PLL has locked
In:		Value to be written into CKG_PLL
Out:		Error number, or 0 if none

***************************************************************************/

static unsigned int static_SelectPLLFreq (unsigned int conf_pll)
{
  unsigned int errno = 0;
  int times;
  unsigned int my_CKG_AUX;
  CKG_PLL = conf_pll;
  for (times=0; times < 0x1000; times++)
  {
    READ_CKG_AUX(my_CKG_AUX);
    if ((my_CKG_AUX & 0x40000000) != 0) break;
  }
  if (times == 0x1000)
  {
#ifdef DEVELOPMENT_BUILD
    printf ("%s\n","Warning: MPEG PLL did not lock");
#endif
    errno = errno_NO_PLL_LOCK;
  }
  return errno;
}

/******	static_SelectSDRAM() ***********************************************

Purpose:	Configures memory refresh, performs SDRAM initialisation sequence

***************************************************************************/

static void static_SelectSDRAM (void)
{
  CFG_MCF = 39;  /* 8ms row refresh */
  CFG_DRC = 0;
  static_WaitMicroseconds (1000);
  CFG_DRC = 0x43;
  static_WaitMicroseconds (1000);
  CFG_DRC = 0x63;
  static_WaitMicroseconds (1000);

  return;
}

/******	static_TestMemory() ************************************************

Purpose:	Tests SDRAM by writing a series of incrementing bytes, and
                verifying that the values are read back correctly
In:		The value of the first byte to write
Out:		Error number, or 0 if none

***************************************************************************/

static unsigned int static_TestMemory (unsigned char initial_value)
{
  unsigned int i;
  unsigned int counter;
  unsigned char my_value = initial_value;

  /* Initialise memory write pointer */
  WRITE_CFG_MWP(0x000000);

  /* Fill the memory with a   initial_value++ */
  for (i = 0; i < MEMORY_TEST_SIZE; i++)
  {
    /* Wait for the write FIFO to be empty */
    counter = 0;
    while (((VID_STA_8<<8) & VIDEO_INT_WFE) == 0)
    {
      counter++;
      if (counter == MEMORY_WRITE_FIFO_EMPTY_TIMEOUT)
      {
#ifdef DEVELOPMENT_BUILD
        printf ("%s\n", "Warning: MPEG SDRAM write timeout reached");
#endif
        return errno_WRITE;
      }
    }

    /* Write a 64bits word */
    CFG_MWF = my_value++;
    CFG_MWF = my_value++;
    CFG_MWF = my_value++;
    CFG_MWF = my_value++;
    CFG_MWF = my_value++;
    CFG_MWF = my_value++;
    CFG_MWF = my_value++;
    CFG_MWF = my_value++;
  }

  /* Initialise memory read pointer */
  WRITE_CFG_MRP(0x000000);

  /* Reinitialise counter */
  my_value = initial_value;

  /* Readback the memory */
  for (i = 0; i < MEMORY_TEST_SIZE; i++)
  {
    /* Wait for the read FIFO to be full */
    counter = 0;
    while (((VID_STA_8<<8) & VIDEO_INT_RFF) == 0)
    {
      counter++;
      if (counter == MEMORY_READ_FIFO_FULL_TIMEOUT)
      {
#ifdef DEVELOPMENT_BUILD
        printf ("%s\n", "Warning: MPEG SDRAM read timeout reached");
#endif
        return errno_READ;
      }
    }

    /* Read a 64 bit word */
    if (CFG_MRF != my_value++)
      return errno_BAD_DATA;
    if (CFG_MRF != my_value++)
      return errno_BAD_DATA;
    if (CFG_MRF != my_value++)
      return errno_BAD_DATA;
    if (CFG_MRF != my_value++)
      return errno_BAD_DATA;
    if (CFG_MRF != my_value++)
      return errno_BAD_DATA;
    if (CFG_MRF != my_value++)
      return errno_BAD_DATA;
    if (CFG_MRF != my_value++)
      return errno_BAD_DATA;
    if (CFG_MRF != my_value++)
      return errno_BAD_DATA;
  }
  return 0;
}

/******	static_TestBlockMove() *********************************************

Purpose:	Tests SDRAM, using the block move functionality of the 3520L
		to repeatedly move a 128-bit pattern across memory in 64-bit
		steps. Due to the nature of the pattern, this involves
		toggling every bit in each 64-bit word
Out:		Error number, or 0 if none

***************************************************************************/

static unsigned int static_TestBlockMove (void)
{
  int counter;

  /*
   *  First write two 64bit words into the base of memory ensuring FIFO is
   *  empty before commencing. (FIFO can contain 32 bits at a time so it is
   *  necessary to perform two independant write operations.
   */

  /* Wait for the write FIFO to be empty */
  counter = 0;
  while (((VID_STA_8<<8) & VIDEO_INT_WFE) == 0)
  {
    counter++;
    if (counter == MEMORY_WRITE_FIFO_EMPTY_TIMEOUT)
    {
#ifdef DEVELOPMENT_BUILD
      printf ("%s\n", "Warning: MPEG SDRAM write timeout reached");
#endif
      return errno_WRITE;
    }
  }

  /* Initialise memory write pointer */
  WRITE_CFG_MWP(0x000000);

  /* Write a 64bit word */
  CFG_MWF = PATTERN_1;
  CFG_MWF = PATTERN_2;
  CFG_MWF = PATTERN_3;
  CFG_MWF = PATTERN_4;
  CFG_MWF = PATTERN_5;
  CFG_MWF = PATTERN_6;
  CFG_MWF = PATTERN_7;
  CFG_MWF = PATTERN_8;

  /* Wait for the write FIFO to be empty */
  counter = 0;
  while (((VID_STA_8<<8) & VIDEO_INT_WFE) == 0)
  {
    counter++;
    if (counter == MEMORY_WRITE_FIFO_EMPTY_TIMEOUT)
    {
#ifdef DEVELOPMENT_BUILD
      printf ("%s\n", "Warning: MPEG SDRAM write timeout reached");
#endif
      return errno_WRITE;
    }
  }

  /* Write a 64bit word */
  CFG_MWF = PATTERN_9;
  CFG_MWF = PATTERN_10;
  CFG_MWF = PATTERN_11;
  CFG_MWF = PATTERN_12;
  CFG_MWF = PATTERN_13;
  CFG_MWF = PATTERN_14;
  CFG_MWF = PATTERN_15;
  CFG_MWF = PATTERN_16;

  /* Wait for the write FIFO to be empty */
  counter = 0;
  while (((VID_STA_8<<8) & VIDEO_INT_WFE) == 0)
  {
    counter++;
    if (counter == MEMORY_WRITE_FIFO_EMPTY_TIMEOUT)
    {
#ifdef DEVELOPMENT_BUILD
      printf ("%s\n", "Warning: MPEG SDRAM write timeout reached");
#endif
      return errno_WRITE;
    }
  }

  /*
   *  Now perform the actual block move. Source address is 0x00 containing
   *  two 64bit words of data. Destination is 0x2 (64 bits into memory). Bit
   *  pattern will propagate through memory for BLOCK_MOVE_SIZE 64bit words
   */

  /* Set block move size */
  WRITE_CFG_BMS(BLOCK_MOVE_SIZE);

  /* Set the write address */
  WRITE_CFG_MWP(0x000008);

  /* Set the read address */
  WRITE_CFG_MRP(0x000000); /* launch block move process here */

  /* Wait for the block move to complete */
  counter = 0;
  while (((VID_STA_8<<8) & VIDEO_INT_BMI) == 0)
  {
    counter++;
    if (counter == BLOCK_MOVE_IDLE_TIMEOUT)
    {
#ifdef DEVELOPMENT_BUILD
      printf ("%s\n", "Warning: MPEG SDRAM block move timeout reached");
#endif
      return errno_BLOCK_MOVE;
    }
  }

  /* Disable block move function */
  WRITE_CFG_BMS(0);

  /* Initialise memory read pointer */
  WRITE_CFG_MRP((BLOCK_MOVE_SIZE - 2) << 2)

  /* Wait for the read FIFO to be full */
  counter = 0;
  while (((VID_STA_8<<8) & VIDEO_INT_RFF) == 0)
  {
    counter++;
    if (counter == MEMORY_READ_FIFO_FULL_TIMEOUT)
    {
#ifdef DEVELOPMENT_BUILD
      printf ("%s\n", "Warning: MPEG SDRAM read timeout reached");
#endif
      return errno_READ;
    }
  }

  /* Read a 64 bit word */
  if (CFG_MRF != PATTERN_1)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_2)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_3)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_4)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_5)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_6)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_7)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_8)
    return errno_BAD_DATA;

  /* Wait for the read FIFO to be full */
  counter = 0;
  while (((VID_STA_8<<8) & VIDEO_INT_RFF) == 0)
  {
    counter++;
    if (counter == MEMORY_READ_FIFO_FULL_TIMEOUT)
    {
#ifdef DEVELOPMENT_BUILD
      printf ("%s\n", "Warning: MPEG SDRAM read timeout reached");
#endif
      return errno_READ;
    }
  }

  /* Read a 64 bit word */
  if (CFG_MRF != PATTERN_9)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_10)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_11)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_12)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_13)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_14)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_15)
    return errno_BAD_DATA;
  if (CFG_MRF != PATTERN_16)
    return errno_BAD_DATA;

  return 0;
}
