<stg><name>backprop_Pipeline_VITIS_LOOP_89_1</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %output_difference_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_1_reload

]]></Node>
<StgValue><ssdm name="output_difference_2_1_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %output_difference_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_1_reload

]]></Node>
<StgValue><ssdm name="output_difference_1_1_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %output_difference_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_1_reload

]]></Node>
<StgValue><ssdm name="output_difference_0_1_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %VITIS_LOOP_90_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_90_2.i:2 %icmp_ln89 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_90_2.i:4 %add_ln89 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i:5 %br_ln89 = br i1 %icmp_ln89, void %VITIS_LOOP_90_2.i.split, void %VITIS_LOOP_103_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_90_2.i.split:0 %i_22_cast32 = zext i7 %i_7

]]></Node>
<StgValue><ssdm name="i_22_cast32"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:3 %activations2_addr = getelementptr i64 %activations2, i64 0, i64 %i_22_cast32

]]></Node>
<StgValue><ssdm name="activations2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_90_2.i.split:8 %activations2_load = load i6 %activations2_addr

]]></Node>
<StgValue><ssdm name="activations2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i.split:22 %store_ln89 = store i7 %add_ln89, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_90_2.i.split:8 %activations2_load = load i6 %activations2_addr

]]></Node>
<StgValue><ssdm name="activations2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:9 %mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:12 %mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="31" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:9 %mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:12 %mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:17 %mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="34" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:9 %mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:12 %mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:17 %mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:9 %mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:12 %mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:17 %mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="40" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:9 %mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:12 %mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:17 %mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
VITIS_LOOP_103_2.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_90_2.i.split:1 %i_22_cast = zext i7 %i_7

]]></Node>
<StgValue><ssdm name="i_22_cast"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_90_2.i.split:4 %empty_37 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
VITIS_LOOP_90_2.i.split:5 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_37, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:6 %empty_38 = sub i8 %p_shl, i8 %i_22_cast

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:7 %p_cast = zext i8 %empty_38

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:10 %delta_weights3_addr = getelementptr i64 %delta_weights3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="delta_weights3_addr"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:11 %store_ln91 = store i64 %mul_i3, i8 %delta_weights3_addr

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:13 %add_ln91 = add i8 %empty_38, i8 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:14 %zext_ln91 = zext i8 %add_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:15 %delta_weights3_addr_1 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="delta_weights3_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:16 %store_ln91 = store i64 %mul_i3_1, i8 %delta_weights3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:17 %mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i.split:2 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:18 %add_ln91_1 = add i8 %empty_38, i8 2

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:19 %zext_ln91_1 = zext i8 %add_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.split:20 %delta_weights3_addr_2 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="delta_weights3_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
VITIS_LOOP_90_2.i.split:21 %store_ln91 = store i64 %mul_i3_2, i8 %delta_weights3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i.split:23 %br_ln89 = br void %VITIS_LOOP_90_2.i

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="85" name="activations2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="activations2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="output_difference_0_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_0_1_reload"/></StgValue>
</port>
<port id="87" name="delta_weights3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="delta_weights3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="output_difference_1_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_1_1_reload"/></StgValue>
</port>
<port id="89" name="output_difference_2_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_2_1_reload"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="91" from="StgValue_90" to="i" fromId="90" toId="12">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.double" to="output_difference_2_1_reload_read" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="output_difference_2_1_reload" to="output_difference_2_1_reload_read" fromId="89" toId="13">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.double" to="output_difference_1_1_reload_read" fromId="92" toId="14">
</dataflow>
<dataflow id="96" from="output_difference_1_1_reload" to="output_difference_1_1_reload_read" fromId="88" toId="14">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.double" to="output_difference_0_1_reload_read" fromId="92" toId="15">
</dataflow>
<dataflow id="98" from="output_difference_0_1_reload" to="output_difference_0_1_reload_read" fromId="86" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln0" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="i" to="store_ln0" fromId="12" toId="16">
</dataflow>
<dataflow id="102" from="i" to="i_7" fromId="12" toId="18">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="103" toId="19">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specpipeline_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_107" to="specpipeline_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="112" from="p_str" to="specpipeline_ln0" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="i_7" to="icmp_ln89" fromId="18" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp_ln89" fromId="114" toId="20">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="116" toId="21">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="122" from="i_7" to="add_ln89" fromId="18" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln89" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="icmp_ln89" to="br_ln89" fromId="20" toId="23">
</dataflow>
<dataflow id="126" from="i_7" to="i_22_cast32" fromId="18" toId="24">
</dataflow>
<dataflow id="127" from="activations2" to="activations2_addr" fromId="85" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_128" to="activations2_addr" fromId="128" toId="25">
</dataflow>
<dataflow id="130" from="i_22_cast32" to="activations2_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="131" from="activations2_addr" to="activations2_load" fromId="25" toId="26">
</dataflow>
<dataflow id="132" from="add_ln89" to="store_ln89" fromId="22" toId="27">
</dataflow>
<dataflow id="133" from="i" to="store_ln89" fromId="12" toId="27">
</dataflow>
<dataflow id="134" from="activations2_addr" to="activations2_load" fromId="25" toId="28">
</dataflow>
<dataflow id="135" from="activations2_load" to="mul_i3" fromId="28" toId="29">
</dataflow>
<dataflow id="136" from="output_difference_0_1_reload_read" to="mul_i3" fromId="15" toId="29">
</dataflow>
<dataflow id="137" from="activations2_load" to="mul_i3_1" fromId="28" toId="30">
</dataflow>
<dataflow id="138" from="output_difference_1_1_reload_read" to="mul_i3_1" fromId="14" toId="30">
</dataflow>
<dataflow id="139" from="activations2_load" to="mul_i3" fromId="28" toId="31">
</dataflow>
<dataflow id="140" from="output_difference_0_1_reload_read" to="mul_i3" fromId="15" toId="31">
</dataflow>
<dataflow id="141" from="activations2_load" to="mul_i3_1" fromId="28" toId="32">
</dataflow>
<dataflow id="142" from="output_difference_1_1_reload_read" to="mul_i3_1" fromId="14" toId="32">
</dataflow>
<dataflow id="143" from="activations2_load" to="mul_i3_2" fromId="28" toId="33">
</dataflow>
<dataflow id="144" from="output_difference_2_1_reload_read" to="mul_i3_2" fromId="13" toId="33">
</dataflow>
<dataflow id="145" from="activations2_load" to="mul_i3" fromId="28" toId="34">
</dataflow>
<dataflow id="146" from="output_difference_0_1_reload_read" to="mul_i3" fromId="15" toId="34">
</dataflow>
<dataflow id="147" from="activations2_load" to="mul_i3_1" fromId="28" toId="35">
</dataflow>
<dataflow id="148" from="output_difference_1_1_reload_read" to="mul_i3_1" fromId="14" toId="35">
</dataflow>
<dataflow id="149" from="activations2_load" to="mul_i3_2" fromId="28" toId="36">
</dataflow>
<dataflow id="150" from="output_difference_2_1_reload_read" to="mul_i3_2" fromId="13" toId="36">
</dataflow>
<dataflow id="151" from="activations2_load" to="mul_i3" fromId="28" toId="37">
</dataflow>
<dataflow id="152" from="output_difference_0_1_reload_read" to="mul_i3" fromId="15" toId="37">
</dataflow>
<dataflow id="153" from="activations2_load" to="mul_i3_1" fromId="28" toId="38">
</dataflow>
<dataflow id="154" from="output_difference_1_1_reload_read" to="mul_i3_1" fromId="14" toId="38">
</dataflow>
<dataflow id="155" from="activations2_load" to="mul_i3_2" fromId="28" toId="39">
</dataflow>
<dataflow id="156" from="output_difference_2_1_reload_read" to="mul_i3_2" fromId="13" toId="39">
</dataflow>
<dataflow id="157" from="activations2_load" to="mul_i3" fromId="28" toId="40">
</dataflow>
<dataflow id="158" from="output_difference_0_1_reload_read" to="mul_i3" fromId="15" toId="40">
</dataflow>
<dataflow id="159" from="activations2_load" to="mul_i3_1" fromId="28" toId="41">
</dataflow>
<dataflow id="160" from="output_difference_1_1_reload_read" to="mul_i3_1" fromId="14" toId="41">
</dataflow>
<dataflow id="161" from="activations2_load" to="mul_i3_2" fromId="28" toId="42">
</dataflow>
<dataflow id="162" from="output_difference_2_1_reload_read" to="mul_i3_2" fromId="13" toId="42">
</dataflow>
<dataflow id="163" from="i_7" to="i_22_cast" fromId="18" toId="43">
</dataflow>
<dataflow id="164" from="i_7" to="empty_37" fromId="18" toId="44">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="p_shl" fromId="165" toId="45">
</dataflow>
<dataflow id="167" from="empty_37" to="p_shl" fromId="44" toId="45">
</dataflow>
<dataflow id="169" from="StgValue_168" to="p_shl" fromId="168" toId="45">
</dataflow>
<dataflow id="170" from="p_shl" to="empty_38" fromId="45" toId="46">
</dataflow>
<dataflow id="171" from="i_22_cast" to="empty_38" fromId="43" toId="46">
</dataflow>
<dataflow id="172" from="empty_38" to="p_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="173" from="delta_weights3" to="delta_weights3_addr" fromId="87" toId="48">
</dataflow>
<dataflow id="174" from="StgValue_128" to="delta_weights3_addr" fromId="128" toId="48">
</dataflow>
<dataflow id="175" from="p_cast" to="delta_weights3_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="176" from="mul_i3" to="store_ln91" fromId="40" toId="49">
</dataflow>
<dataflow id="177" from="delta_weights3_addr" to="store_ln91" fromId="48" toId="49">
</dataflow>
<dataflow id="178" from="empty_38" to="add_ln91" fromId="46" toId="50">
</dataflow>
<dataflow id="180" from="StgValue_179" to="add_ln91" fromId="179" toId="50">
</dataflow>
<dataflow id="181" from="add_ln91" to="zext_ln91" fromId="50" toId="51">
</dataflow>
<dataflow id="182" from="delta_weights3" to="delta_weights3_addr_1" fromId="87" toId="52">
</dataflow>
<dataflow id="183" from="StgValue_128" to="delta_weights3_addr_1" fromId="128" toId="52">
</dataflow>
<dataflow id="184" from="zext_ln91" to="delta_weights3_addr_1" fromId="51" toId="52">
</dataflow>
<dataflow id="185" from="mul_i3_1" to="store_ln91" fromId="41" toId="53">
</dataflow>
<dataflow id="186" from="delta_weights3_addr_1" to="store_ln91" fromId="52" toId="53">
</dataflow>
<dataflow id="187" from="activations2_load" to="mul_i3_2" fromId="28" toId="54">
</dataflow>
<dataflow id="188" from="output_difference_2_1_reload_read" to="mul_i3_2" fromId="13" toId="54">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopName" to="specloopname_ln88" fromId="189" toId="55">
</dataflow>
<dataflow id="192" from="empty_20" to="specloopname_ln88" fromId="191" toId="55">
</dataflow>
<dataflow id="193" from="empty_38" to="add_ln91_1" fromId="46" toId="56">
</dataflow>
<dataflow id="195" from="StgValue_194" to="add_ln91_1" fromId="194" toId="56">
</dataflow>
<dataflow id="196" from="add_ln91_1" to="zext_ln91_1" fromId="56" toId="57">
</dataflow>
<dataflow id="197" from="delta_weights3" to="delta_weights3_addr_2" fromId="87" toId="58">
</dataflow>
<dataflow id="198" from="StgValue_128" to="delta_weights3_addr_2" fromId="128" toId="58">
</dataflow>
<dataflow id="199" from="zext_ln91_1" to="delta_weights3_addr_2" fromId="57" toId="58">
</dataflow>
<dataflow id="200" from="mul_i3_2" to="store_ln91" fromId="54" toId="59">
</dataflow>
<dataflow id="201" from="delta_weights3_addr_2" to="store_ln91" fromId="58" toId="59">
</dataflow>
<dataflow id="202" from="icmp_ln89" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="203" from="icmp_ln89" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="204" from="icmp_ln89" to="StgValue_8" fromId="20" toId="8">
</dataflow>
</dataflows>


</stg>
