int gpuClearOTagR(otPtr, otCount) {
  store(0x116C2C, load(0x116C2C) | 0x08000000) // DMA6 master enable
  
  dmaBaseAdr = load(0x116C20) // 0x1F8010E0, DMA6
  dmaBlockCtrl = load(0x116C24) // 0x1F8010E4, DMA6
  dmaChanCtrl = load(0x116C28) // 0x1F8010E8, DMA6
  
  store(dmaChanCtrl, 0)
  store(dmaBaseAdr, otPtr + otCount * 4 - 4)
  store(dmaBlockCtrl, otCount)
  
  store(dmaChanCtrl, 0x11000002) // start, memory step backward
  
  setGPUTimeout()
  
  while(load(dmaChanCtrl) & 0x01000000 != 0)
    if(checkGPUTimeout() != 0)
      return -1
  
  return otCount
}

0x0009324c addiu r29,r29,0xffe0
0x00093250 sw r16,0x0010(r29)
0x00093254 addu r16,r5,r0
0x00093258 lui r5,0x8011
0x0009325c lw r5,0x6c2c(r5)
0x00093260 sw r31,0x0018(r29)
0x00093264 sw r17,0x0014(r29)
0x00093268 lw r2,0x0000(r5)
0x0009326c lui r3,0x0800
0x00093270 or r2,r2,r3
0x00093274 sw r2,0x0000(r5)
0x00093278 lui r2,0x8011
0x0009327c lw r2,0x6c28(r2)
0x00093280 nop
0x00093284 sw r0,0x0000(r2)
0x00093288 sll r2,r16,0x02
0x0009328c addiu r2,r2,0xfffc
0x00093290 lui r3,0x8011
0x00093294 lw r3,0x6c20(r3)
0x00093298 addu r4,r4,r2
0x0009329c sw r4,0x0000(r3)
0x000932a0 lui r2,0x8011
0x000932a4 lw r2,0x6c24(r2)
0x000932a8 lui r3,0x1100
0x000932ac sw r16,0x0000(r2)
0x000932b0 lui r2,0x8011
0x000932b4 lw r2,0x6c28(r2)
0x000932b8 ori r3,r3,0x0002
0x000932bc jal 0x000942c8
0x000932c0 sw r3,0x0000(r2)
0x000932c4 lui r2,0x8011
0x000932c8 lw r2,0x6c28(r2)
0x000932cc nop
0x000932d0 lw r2,0x0000(r2)
0x000932d4 lui r3,0x0100
0x000932d8 and r2,r2,r3
0x000932dc beq r2,r0,0x00093318
0x000932e0 addu r2,r16,r0
0x000932e4 lui r17,0x0100
0x000932e8 jal 0x000942fc
0x000932ec nop
0x000932f0 bne r2,r0,0x00093318
0x000932f4 addiu r2,r0,0xffff
0x000932f8 lui r2,0x8011
0x000932fc lw r2,0x6c28(r2)
0x00093300 nop
0x00093304 lw r2,0x0000(r2)
0x00093308 nop
0x0009330c and r2,r2,r17
0x00093310 bne r2,r0,0x000932e8
0x00093314 addu r2,r16,r0
0x00093318 lw r31,0x0018(r29)
0x0009331c lw r17,0x0014(r29)
0x00093320 lw r16,0x0010(r29)
0x00093324 jr r31
0x00093328 addiu r29,r29,0x0020