// Seed: 1419824106
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5
);
  id_7(
      .id_0(id_0), .id_1(id_3)
  );
  integer id_8 (
      .id_0(id_7),
      .id_1(id_5),
      .id_2(1),
      .id_3(id_0 + id_2 ^ 1)
  );
  wire id_9;
  assign module_1.id_0 = 0;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri id_8,
    input wand id_9,
    input wire id_10
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_9,
      id_9,
      id_1
  );
endmodule
