// Seed: 921724074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input tri0 _id_0,
    input wand id_1
);
  parameter id_3 = -1'h0;
  bit id_4;
  wire [id_0 : -1] id_5;
  parameter id_6 = id_3;
  tri id_7;
  ;
  reg  id_8;
  wire id_9;
  assign id_7 = 1;
  parameter id_10 = 1;
  reg id_11 = id_8;
  always @(*) begin : LABEL_0
    id_4 <= -1;
  end
  wire id_12;
  always @(posedge id_1) id_8 = -1 & !id_7;
  always @(posedge -1) begin : LABEL_1
    id_11 <= -1 & -1;
  end
  module_0 modCall_1 (
      id_12,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10
  );
endmodule
