/*
 * Copyright (C) 2018 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef __DT_BINDINGS_SPRD_SHARKL5PRO_PMU_APB_MASK_H
#define __DT_BINDINGS_SPRD_SHARKL5PRO_PMU_APB_MASK_H

#define MASK_PMU_APB_PD_APCPU_TOP_DBG_SHUTDOWN_EN           0x10000000
#define MASK_PMU_APB_PD_APCPU_TOP_PD_SEL                    0x8000000
#define MASK_PMU_APB_PD_APCPU_TOP_FORCE_SHUTDOWN            0x2000000
#define MASK_PMU_APB_PD_APCPU_TOP_AUTO_SHUTDOWN_EN          0x1000000
#define MASK_PMU_APB_PD_APCPU_TOP_PWR_ON_DLY                0xFF0000
#define MASK_PMU_APB_PD_APCPU_TOP_PWR_ON_SEQ_DLY            0xFF00
#define MASK_PMU_APB_PD_APCPU_TOP_ISO_ON_DLY                0x00FF
#define MASK_PMU_APB_PD_APCPU_C0_WFI_SHUTDOWN_EN            0x20000000
#define MASK_PMU_APB_PD_APCPU_C0_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_APCPU_C0_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_APCPU_C0_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_APCPU_C0_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_APCPU_C0_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_APCPU_C0_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_C0_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_APCPU_C1_WFI_SHUTDOWN_EN            0x20000000
#define MASK_PMU_APB_PD_APCPU_C1_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_APCPU_C1_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_APCPU_C1_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_APCPU_C1_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_APCPU_C1_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_APCPU_C1_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_C1_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_APCPU_C2_WFI_SHUTDOWN_EN            0x20000000
#define MASK_PMU_APB_PD_APCPU_C2_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_APCPU_C2_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_APCPU_C2_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_APCPU_C2_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_APCPU_C2_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_APCPU_C2_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_C2_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_APCPU_TOP_DCDC_PWR_ON_DLY           0xFF00
#define MASK_PMU_APB_PD_APCPU_TOP_DCDC_PWR_OFF_DLY          0x00FF
#define MASK_PMU_APB_PD_AP_VSP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_AP_VSP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_AP_VSP_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_AP_VSP_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_AP_VSP_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_AP_SYS_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_AP_SYS_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_AP_SYS_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_MM_TOP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_MM_TOP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_MM_TOP_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_GPU_TOP_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_GPU_TOP_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_GPU_TOP_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_FORCE_SHUTDOWN         0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_AUTO_SHUTDOWN_EN       0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_PWR_ON_DLY             0xFF0000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_PWR_ON_SEQ_DLY         0xFF00
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_ISO_ON_DLY             0x00FF
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_FORCE_SHUTDOWN      0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_AUTO_SHUTDOWN_EN    0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_PWR_ON_DLY          0xFF0000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_PWR_ON_SEQ_DLY      0xFF00
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_ISO_ON_DLY          0x00FF
#define MASK_PMU_APB_PD_WTLCP_LDSP_PD_SEL                   0x8000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_FORCE_SHUTDOWN           0x2000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_AUTO_SHUTDOWN_EN         0x1000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_DLY               0xFF0000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_SEQ_DLY           0xFF00
#define MASK_PMU_APB_PD_WTLCP_LDSP_ISO_ON_DLY               0x00FF
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_WTLCP_TGDSP_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_FORCE_SHUTDOWN        0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_AUTO_SHUTDOWN_EN      0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_DLY            0xFF0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_SEQ_DLY        0xFF00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_ISO_ON_DLY            0x00FF
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_FORCE_SHUTDOWN        0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_AUTO_SHUTDOWN_EN      0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_DLY            0xFF0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_SEQ_DLY        0xFF00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_ISO_ON_DLY            0x00FF
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_FORCE_SHUTDOWN       0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_AUTO_SHUTDOWN_EN     0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_PWR_ON_DLY           0xFF0000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_PWR_ON_SEQ_DLY       0xFF00
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_ISO_ON_DLY           0x00FF
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_FORCE_SHUTDOWN        0x2000000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_AUTO_SHUTDOWN_EN      0x1000000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_PWR_ON_DLY            0xFF0000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_PWR_ON_SEQ_DLY        0xFF00
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_ISO_ON_DLY            0x00FF
#define MASK_PMU_APB_PD_WTLCP_SYS_FORCE_SHUTDOWN            0x2000000
#define MASK_PMU_APB_PD_WTLCP_SYS_AUTO_SHUTDOWN_EN          0x1000000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_DLY                0xFF0000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_SEQ_DLY            0xFF00
#define MASK_PMU_APB_PD_WTLCP_SYS_ISO_ON_DLY                0x00FF
#define MASK_PMU_APB_PD_PUBCP_DBG_SHUTDOWN_EN               0x4000000
#define MASK_PMU_APB_PD_PUBCP_SYS_FORCE_SHUTDOWN            0x2000000
#define MASK_PMU_APB_PD_PUBCP_SYS_AUTO_SHUTDOWN_EN          0x1000000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_DLY                0xFF0000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_SEQ_DLY            0xFF00
#define MASK_PMU_APB_PD_PUBCP_SYS_ISO_ON_DLY                0x00FF
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PD_SEL                 0x8000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_FORCE_SHUTDOWN         0x2000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_AUTO_SHUTDOWN_EN       0x1000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PWR_ON_DLY             0xFF0000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PWR_ON_SEQ_DLY         0xFF00
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_ISO_ON_DLY             0x00FF
#define MASK_PMU_APB_PD_AUDCP_SYS_FORCE_SHUTDOWN            0x2000000
#define MASK_PMU_APB_PD_AUDCP_SYS_AUTO_SHUTDOWN_EN          0x1000000
#define MASK_PMU_APB_PD_AUDCP_SYS_PWR_ON_DLY                0xFF0000
#define MASK_PMU_APB_PD_AUDCP_SYS_PWR_ON_SEQ_DLY            0xFF00
#define MASK_PMU_APB_PD_AUDCP_SYS_ISO_ON_DLY                0x00FF
#define MASK_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL             0x0001
#define MASK_PMU_APB_PD_CDMA_SYS_MEM_RET_SEL                0x8000000
#define MASK_PMU_APB_PD_CDMA_SYS_MEM_RET_REG                0x4000000
#define MASK_PMU_APB_PD_CDMA_SYS_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_CDMA_SYS_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_CDMA_SYS_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_CDMA_SYS_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_CDMA_SYS_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_PUB_SYS_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_PUB_SYS_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_PUB_SYS_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_AP_WAKEUP_POR_N                        0x0001
#define MASK_PMU_APB_XTLBUF1_WAIT_CNT                       0xFF000000
#define MASK_PMU_APB_XTLBUF0_WAIT_CNT                       0xFF0000
#define MASK_PMU_APB_XTL1_WAIT_CNT                          0xFF00
#define MASK_PMU_APB_XTL0_WAIT_CNT                          0x00FF
#define MASK_PMU_APB_MPLL2_WAIT_CNT                         0xFF0000
#define MASK_PMU_APB_MPLL1_WAIT_CNT                         0xFF00
#define MASK_PMU_APB_MPLL0_WAIT_CNT                         0x00FF
#define MASK_PMU_APB_LTEPLL_WAIT_CNT                        0xFF000000
#define MASK_PMU_APB_TWPLL_WAIT_CNT                         0xFF0000
#define MASK_PMU_APB_DPLL1_WAIT_CNT                         0xFF00
#define MASK_PMU_APB_DPLL0_WAIT_CNT                         0x00FF
#define MASK_PMU_APB_ISPPLL_WAIT_CNT                        0xFF000000
#define MASK_PMU_APB_RPLL_WAIT_CNT                          0xFF0000
#define MASK_PMU_APB_GPLL_WAIT_CNT                          0xFF00
#define MASK_PMU_APB_CPPLL_WAIT_CNT                         0x00FF
#define MASK_PMU_APB_XTL0_CDMA_AUTO_SEL                     0x0800
#define MASK_PMU_APB_XTL0_CDMA_SEL                          0x0400
#define MASK_PMU_APB_XTL0_FRC_OFF                           0x0200
#define MASK_PMU_APB_XTL0_FRC_ON                            0x0100
#define MASK_PMU_APB_XTL0_TOP_DVFS_SEL                      0x0080
#define MASK_PMU_APB_XTL0_SP_SYS_SEL                        0x0020
#define MASK_PMU_APB_XTL0_PUB_SYS_SEL                       0x0010
#define MASK_PMU_APB_XTL0_AUDCP_SYS_SEL                     0x0008
#define MASK_PMU_APB_XTL0_PUBCP_SEL                         0x0004
#define MASK_PMU_APB_XTL0_WTLCP_SEL                         0x0002
#define MASK_PMU_APB_XTL0_AP_SEL                            0x0001
#define MASK_PMU_APB_XTL1_CDMA_AUTO_SEL                     0x0800
#define MASK_PMU_APB_XTL1_CDMA_SEL                          0x0400
#define MASK_PMU_APB_XTL1_FRC_OFF                           0x0200
#define MASK_PMU_APB_XTL1_FRC_ON                            0x0100
#define MASK_PMU_APB_XTL1_TOP_DVFS_SEL                      0x0080
#define MASK_PMU_APB_XTL1_SP_SYS_SEL                        0x0020
#define MASK_PMU_APB_XTL1_PUB_SYS_SEL                       0x0010
#define MASK_PMU_APB_XTL1_AUDCP_SYS_SEL                     0x0008
#define MASK_PMU_APB_XTL1_PUBCP_SEL                         0x0004
#define MASK_PMU_APB_XTL1_WTLCP_SEL                         0x0002
#define MASK_PMU_APB_XTL1_AP_SEL                            0x0001
#define MASK_PMU_APB_ISPPLL_CDMA2PMU_AUTO_SEL               0x2000
#define MASK_PMU_APB_ISPPLL_CDMA_AUTO_SEL                   0x1000
#define MASK_PMU_APB_ISPPLL_CDMA_SEL                        0x0800
#define MASK_PMU_APB_ISPPLL_REF_SEL                         0x0400
#define MASK_PMU_APB_ISPPLL_FRC_OFF                         0x0200
#define MASK_PMU_APB_ISPPLL_FRC_ON                          0x0100
#define MASK_PMU_APB_ISPPLL_TOP_DVFS_SEL                    0x0080
#define MASK_PMU_APB_ISPPLL_SP_SYS_SEL                      0x0020
#define MASK_PMU_APB_ISPPLL_PUB_SYS_SEL                     0x0010
#define MASK_PMU_APB_ISPPLL_AUDCP_SYS_SEL                   0x0008
#define MASK_PMU_APB_ISPPLL_PUBCP_SEL                       0x0004
#define MASK_PMU_APB_ISPPLL_WTLCP_SEL                       0x0002
#define MASK_PMU_APB_ISPPLL_AP_SEL                          0x0001
#define MASK_PMU_APB_XTLBUF0_CDMA_AUTO_SEL                  0x0800
#define MASK_PMU_APB_XTLBUF0_CDMA_SEL                       0x0400
#define MASK_PMU_APB_XTLBUF0_FRC_OFF                        0x0200
#define MASK_PMU_APB_XTLBUF0_FRC_ON                         0x0100
#define MASK_PMU_APB_XTLBUF0_TOP_DVFS_SEL                   0x0080
#define MASK_PMU_APB_XTLBUF0_SP_SYS_SEL                     0x0020
#define MASK_PMU_APB_XTLBUF0_PUB_SYS_SEL                    0x0010
#define MASK_PMU_APB_XTLBUF0_AUDCP_SYS_SEL                  0x0008
#define MASK_PMU_APB_XTLBUF0_PUBCP_SEL                      0x0004
#define MASK_PMU_APB_XTLBUF0_WTLCP_SEL                      0x0002
#define MASK_PMU_APB_XTLBUF0_AP_SEL                         0x0001
#define MASK_PMU_APB_XTLBUF1_CDMA_AUTO_SEL                  0x0800
#define MASK_PMU_APB_XTLBUF1_CDMA_SEL                       0x0400
#define MASK_PMU_APB_XTLBUF1_FRC_OFF                        0x0200
#define MASK_PMU_APB_XTLBUF1_FRC_ON                         0x0100
#define MASK_PMU_APB_XTLBUF1_TOP_DVFS_SEL                   0x0080
#define MASK_PMU_APB_XTLBUF1_SP_SYS_SEL                     0x0020
#define MASK_PMU_APB_XTLBUF1_PUB_SYS_SEL                    0x0010
#define MASK_PMU_APB_XTLBUF1_AUDCP_SYS_SEL                  0x0008
#define MASK_PMU_APB_XTLBUF1_PUBCP_SEL                      0x0004
#define MASK_PMU_APB_XTLBUF1_WTLCP_SEL                      0x0002
#define MASK_PMU_APB_XTLBUF1_AP_SEL                         0x0001
#define MASK_PMU_APB_DPLL0_CDMA2PMU_AUTO_SEL                0x2000
#define MASK_PMU_APB_DPLL0_CDMA_AUTO_SEL                    0x1000
#define MASK_PMU_APB_DPLL0_CDMA_SEL                         0x0800
#define MASK_PMU_APB_DPLL0_TOP_DVFS_SEL                     0x0400
#define MASK_PMU_APB_DPLL0_REF_SEL                          0x0200
#define MASK_PMU_APB_DPLL0_FRC_OFF                          0x0100
#define MASK_PMU_APB_DPLL0_FRC_ON                           0x0080
#define MASK_PMU_APB_DPLL0_SP_SYS_SEL                       0x0020
#define MASK_PMU_APB_DPLL0_PUB_SYS_SEL                      0x0010
#define MASK_PMU_APB_DPLL0_AUDCP_SYS_SEL                    0x0008
#define MASK_PMU_APB_DPLL0_PUBCP_SEL                        0x0004
#define MASK_PMU_APB_DPLL0_WTLCP_SEL                        0x0002
#define MASK_PMU_APB_DPLL0_AP_SEL                           0x0001
#define MASK_PMU_APB_DPLL1_CDMA2PMU_AUTO_SEL                0x2000
#define MASK_PMU_APB_DPLL1_CDMA_AUTO_SEL                    0x1000
#define MASK_PMU_APB_DPLL1_CDMA_SEL                         0x0800
#define MASK_PMU_APB_DPLL1_TOP_DVFS_SEL                     0x0400
#define MASK_PMU_APB_DPLL1_REF_SEL                          0x0200
#define MASK_PMU_APB_DPLL1_FRC_OFF                          0x0100
#define MASK_PMU_APB_DPLL1_FRC_ON                           0x0080
#define MASK_PMU_APB_DPLL1_SP_SYS_SEL                       0x0020
#define MASK_PMU_APB_DPLL1_PUB_SYS_SEL                      0x0010
#define MASK_PMU_APB_DPLL1_AUDCP_SYS_SEL                    0x0008
#define MASK_PMU_APB_DPLL1_PUBCP_SEL                        0x0004
#define MASK_PMU_APB_DPLL1_WTLCP_SEL                        0x0002
#define MASK_PMU_APB_DPLL1_AP_SEL                           0x0001
#define MASK_PMU_APB_LTEPLL_CDMA2PMU_AUTO_SEL               0x4000
#define MASK_PMU_APB_LTEPLL_CDMA_AUTO_SEL                   0x2000
#define MASK_PMU_APB_LTEPLL_CDMA_SEL                        0x1000
#define MASK_PMU_APB_LTEPLL_REF_SEL                         0x0C00
#define MASK_PMU_APB_LTEPLL_FRC_OFF                         0x0200
#define MASK_PMU_APB_LTEPLL_FRC_ON                          0x0100
#define MASK_PMU_APB_LTEPLL_TOP_DVFS_SEL                    0x0080
#define MASK_PMU_APB_LTEPLL_SP_SYS_SEL                      0x0020
#define MASK_PMU_APB_LTEPLL_PUB_SYS_SEL                     0x0010
#define MASK_PMU_APB_LTEPLL_AUDCP_SYS_SEL                   0x0008
#define MASK_PMU_APB_LTEPLL_PUBCP_SEL                       0x0004
#define MASK_PMU_APB_LTEPLL_WTLCP_SEL                       0x0002
#define MASK_PMU_APB_LTEPLL_AP_SEL                          0x0001
#define MASK_PMU_APB_TWPLL_CDMA2PMU_AUTO_SEL                0x4000
#define MASK_PMU_APB_TWPLL_CDMA_AUTO_SEL                    0x2000
#define MASK_PMU_APB_TWPLL_CDMA_SEL                         0x1000
#define MASK_PMU_APB_TWPLL_REF_SEL                          0x0C00
#define MASK_PMU_APB_TWPLL_FRC_OFF                          0x0200
#define MASK_PMU_APB_TWPLL_FRC_ON                           0x0100
#define MASK_PMU_APB_TWPLL_TOP_DVFS_SEL                     0x0080
#define MASK_PMU_APB_TWPLL_SP_SYS_SEL                       0x0020
#define MASK_PMU_APB_TWPLL_PUB_SYS_SEL                      0x0010
#define MASK_PMU_APB_TWPLL_AUDCP_SYS_SEL                    0x0008
#define MASK_PMU_APB_TWPLL_PUBCP_SEL                        0x0004
#define MASK_PMU_APB_TWPLL_WTLCP_SEL                        0x0002
#define MASK_PMU_APB_TWPLL_AP_SEL                           0x0001
#define MASK_PMU_APB_GPLL_CDMA2PMU_AUTO_SEL                 0x2000
#define MASK_PMU_APB_GPLL_CDMA_AUTO_SEL                     0x1000
#define MASK_PMU_APB_GPLL_CDMA_SEL                          0x0800
#define MASK_PMU_APB_GPLL_TOP_DVFS_SEL                      0x0400
#define MASK_PMU_APB_GPLL_REF_SEL                           0x0200
#define MASK_PMU_APB_GPLL_FRC_OFF                           0x0100
#define MASK_PMU_APB_GPLL_FRC_ON                            0x0080
#define MASK_PMU_APB_GPLL_SP_SYS_SEL                        0x0020
#define MASK_PMU_APB_GPLL_PUB_SYS_SEL                       0x0010
#define MASK_PMU_APB_GPLL_AUDCP_SYS_SEL                     0x0008
#define MASK_PMU_APB_GPLL_PUBCP_SEL                         0x0004
#define MASK_PMU_APB_GPLL_WTLCP_SEL                         0x0002
#define MASK_PMU_APB_GPLL_AP_SEL                            0x0001
#define MASK_PMU_APB_RPLL_CDMA2PMU_AUTO_SEL                 0x4000
#define MASK_PMU_APB_RPLL_CDMA_AUTO_SEL                     0x2000
#define MASK_PMU_APB_RPLL_CDMA_SEL                          0x1000
#define MASK_PMU_APB_RPLL_REF_SEL                           0x0C00
#define MASK_PMU_APB_RPLL_FRC_OFF                           0x0200
#define MASK_PMU_APB_RPLL_FRC_ON                            0x0100
#define MASK_PMU_APB_RPLL_TOP_DVFS_SEL                      0x0080
#define MASK_PMU_APB_RPLL_SP_SYS_SEL                        0x0020
#define MASK_PMU_APB_RPLL_PUB_SYS_SEL                       0x0010
#define MASK_PMU_APB_RPLL_AUDCP_SYS_SEL                     0x0008
#define MASK_PMU_APB_RPLL_PUBCP_SEL                         0x0004
#define MASK_PMU_APB_RPLL_WTLCP_SEL                         0x0002
#define MASK_PMU_APB_RPLL_AP_SEL                            0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_MODE_ST_SOFT_RST         0x4000000
#define MASK_PMU_APB_APCPU_CORE7_MODE_ST_SOFT_RST           0x2000000
#define MASK_PMU_APB_APCPU_CORE6_MODE_ST_SOFT_RST           0x1000000
#define MASK_PMU_APB_APCPU_CORE5_MODE_ST_SOFT_RST           0x800000
#define MASK_PMU_APB_APCPU_CORE4_MODE_ST_SOFT_RST           0x400000
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_SOFT_RST           0x200000
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_SOFT_RST           0x100000
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_SOFT_RST           0x80000
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_SOFT_RST           0x40000
#define MASK_PMU_APB_AP_VDSP_SOFT_RST                       0x20000
#define MASK_PMU_APB_AP_VSP_SOFT_RST                        0x10000
#define MASK_PMU_APB_WTLCP_TGDSP_SOFT_RST                   0x8000
#define MASK_PMU_APB_WTLCP_LDSP_SOFT_RST                    0x4000
#define MASK_PMU_APB_WCDMA_AON_SOFT_RST                     0x2000
#define MASK_PMU_APB_WTLCP_AON_SOFT_RST                     0x1000
#define MASK_PMU_APB_CDMA_SOFT_RST                          0x0800
#define MASK_PMU_APB_AUDCP_AUDDSP_SOFT_RST                  0x0400
#define MASK_PMU_APB_AUDCP_SYS_SOFT_RST                     0x0200
#define MASK_PMU_APB_SP_SYS_SOFT_RST                        0x0100
#define MASK_PMU_APB_APCPU_SOFT_RST                         0x0080
#define MASK_PMU_APB_PUB_SOFT_RST                           0x0040
#define MASK_PMU_APB_AP_SOFT_RST                            0x0020
#define MASK_PMU_APB_GPU_SOFT_RST                           0x0010
#define MASK_PMU_APB_MM_SOFT_RST                            0x0008
#define MASK_PMU_APB_WTLCP_DSP_SYS_SRST                     0x0004
#define MASK_PMU_APB_PUBCP_SOFT_RST                         0x0002
#define MASK_PMU_APB_WTLCP_SOFT_RST                         0x0001
#define MASK_PMU_APB_PUBCP_DEEP_SLP_DBG                     0xFFFF0000
#define MASK_PMU_APB_WTLCP_DEEP_SLP_DBG                     0xFFFF
#define MASK_PMU_APB_PD_AUDCP_SYS_STATE                     0xFF000000
#define MASK_PMU_APB_PD_PUB_SYS_STATE                       0xFF0000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_STATE                  0xFF00
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_STATE               0x00FF
#define MASK_PMU_APB_PD_AP_VDSP_STATE                       0xFF000000
#define MASK_PMU_APB_PD_CDMA_SYS_STATE                      0xFF0000
#define MASK_PMU_APB_PD_AP_VSP_STATE                        0xFF00
#define MASK_PMU_APB_PD_AP_SYS_STATE                        0x00FF
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_STATE                 0xFF000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_STATE                    0xFF0000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_STATE                   0xFF00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_STATE                 0x00FF
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_STATE                 0xFF000000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_STATE                0xFF0000
#define MASK_PMU_APB_PD_PUBCP_SYS_STATE                     0xFF00
#define MASK_PMU_APB_PD_WTLCP_SYS_STATE                     0x00FF
#define MASK_PMU_APB_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE        0xFFFFFFFF
#define MASK_PMU_APB_PUB_SYS_FORCE_SYSTEM_SLEEP             0x80000000
#define MASK_PMU_APB_PUB_SYS_FORCE_LIGHT_SLEEP              0x40000000
#define MASK_PMU_APB_PUB_SYS_FORCE_DEEP_SLEEP               0x20000000
#define MASK_PMU_APB_PUB_SYS_AUTO_DEEP_SLEEP_ENABLE         0x10000000
#define MASK_PMU_APB_AON_DMA_FORCE_LIGHT_SLEEP              0x8000000
#define MASK_PMU_APB_PUBCP_FORCE_LIGHT_SLEEP                0x4000000
#define MASK_PMU_APB_WTLCP_FORCE_LIGHT_SLEEP                0x2000000
#define MASK_PMU_APB_AUDCP_FORCE_LIGHT_SLEEP                0x1000000
#define MASK_PMU_APB_AP_FORCE_LIGHT_SLEEP                   0x800000
#define MASK_PMU_APB_AON_SYS_FORCE_LIGHT_SLEEP              0x400000
#define MASK_PMU_APB_AUDCP_FORCE_PUB_DEEP_SLEEP             0x200000
#define MASK_PMU_APB_SP_SYS_FORCE_DEEP_SLEEP                0x100000
#define MASK_PMU_APB_AUDCP_FORCE_DEEP_SLEEP                 0x80000
#define MASK_PMU_APB_PUBCP_FORCE_DEEP_SLEEP                 0x40000
#define MASK_PMU_APB_WTLCP_FORCE_DEEP_SLEEP                 0x20000
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP                    0x10000
#define MASK_PMU_APB_CDMA_FORCE_DEEP_SLEEP                  0x8000
#define MASK_PMU_APB_AUDCP_FORCE_SYSTEM_SLEEP               0x4000
#define MASK_PMU_APB_GPU_TOP_FORCE_SYSTEM_SLEEP             0x2000
#define MASK_PMU_APB_PUBCP_FORCE_SYSTEM_SLEEP               0x0800
#define MASK_PMU_APB_WTLCP_FORCE_SYSTEM_SLEEP               0x0400
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP                  0x0200
#define MASK_PMU_APB_APCPU_FORCE_SYSTEM_SLEEP               0x0100
#define MASK_PMU_APB_AP_ALL_FORCE_SYSTEM_SLEEP              0x0080
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP                      0x0040
#define MASK_PMU_APB_AUDCP_DEEP_SLEEP                       0x0020
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP                     0x0010
#define MASK_PMU_APB_CDMA_DEEP_SLEEP                        0x0008
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP                       0x0004
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP                       0x0002
#define MASK_PMU_APB_AP_DEEP_SLEEP                          0x0001
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK                  0x80000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP              0x40000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE                      0x20000
#define MASK_PMU_APB_BUSY_TRANSFER_HWDATA_SEL               0x10000
#define MASK_PMU_APB_DDR_PUBL_APB_SOFT_RST                  0x1000
#define MASK_PMU_APB_DDR_UMCTL_APB_SOFT_RST                 0x0800
#define MASK_PMU_APB_DDR_PUBL_SOFT_RST                      0x0400
#define MASK_PMU_APB_DDR_PHY_SOFT_RST                       0x0100
#define MASK_PMU_APB_DDR_PHY_AUTO_GATE_EN                   0x0040
#define MASK_PMU_APB_DDR_PUBL_AUTO_GATE_EN                  0x0020
#define MASK_PMU_APB_DDR_UMCTL_AUTO_GATE_EN                 0x0010
#define MASK_PMU_APB_DDR_PHY_EB                             0x0004
#define MASK_PMU_APB_DDR_UMCTL_EB                           0x0002
#define MASK_PMU_APB_DDR_PUBL_EB                            0x0001
#define MASK_PMU_APB_CDMA_AUTO_SLP_STATUS                   0xF000000
#define MASK_PMU_APB_SP_SYS_SLP_STATUS                      0xF00000
#define MASK_PMU_APB_CDMA_SLP_STATUS                        0xF0000
#define MASK_PMU_APB_AUDCP_SLP_STATUS                       0xF000
#define MASK_PMU_APB_PUBCP_SLP_STATUS                       0x0F00
#define MASK_PMU_APB_WTLCP_SLP_STATUS                       0x00F0
#define MASK_PMU_APB_AP_SLP_STATUS                          0x000F
#define MASK_PMU_APB_SP_PUB_DEEP_SLEEP_VOTE_EN              0x0008
#define MASK_PMU_APB_PUB_SYS_SELF_REFRESH_FLAG_BYPASS       0x0004
#define MASK_PMU_APB_PUB_SYS_PWR_PD_ACK_BYPASS              0x0002
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_LOCK_ACK_BYPASS     0x0001
#define MASK_PMU_APB_SP_PUB_SYS_DEEP_SLEEP_POLL             0xFF00
#define MASK_PMU_APB_AUDCP_PUB_SYS_DEEP_SLEEP_POLL          0x00FF
#define MASK_PMU_APB_AON_PUB_SYS_DEEP_SLEEP_POLL            0xFF000000
#define MASK_PMU_APB_PUBCP_PUB_SYS_DEEP_SLEEP_POLL          0xFF0000
#define MASK_PMU_APB_AP_PUB_SYS_DEEP_SLEEP_POLL             0xFF00
#define MASK_PMU_APB_WTLCP_PUB_SYS_DEEP_SLEEP_POLL          0x00FF
#define MASK_PMU_APB_CPPLL_CDMA2PMU_AUTO_SEL                0x2000
#define MASK_PMU_APB_CPPLL_CDMA_AUTO_SEL                    0x1000
#define MASK_PMU_APB_CPPLL_CDMA_SEL                         0x0800
#define MASK_PMU_APB_CPPLL_REF_SEL                          0x0400
#define MASK_PMU_APB_CPPLL_FRC_OFF                          0x0200
#define MASK_PMU_APB_CPPLL_FRC_ON                           0x0100
#define MASK_PMU_APB_CPPLL_TOP_DVFS_SEL                     0x0080
#define MASK_PMU_APB_CPPLL_SP_SYS_SEL                       0x0020
#define MASK_PMU_APB_CPPLL_PUB_SYS_SEL                      0x0010
#define MASK_PMU_APB_CPPLL_AUDCP_SYS_SEL                    0x0008
#define MASK_PMU_APB_CPPLL_PUBCP_SEL                        0x0004
#define MASK_PMU_APB_CPPLL_WTLCP_SEL                        0x0002
#define MASK_PMU_APB_CPPLL_AP_SEL                           0x0001
#define MASK_PMU_APB_CPPLL_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_CPPLL_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_CPPLL_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_CPPLL_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_DDR_CTRL_AXI_LP_EN                     0x80000000
#define MASK_PMU_APB_DDR_CTRL_CGM_SEL                       0x40000000
#define MASK_PMU_APB_DDR_CHN9_AXI_LP_EN                     0x2000000
#define MASK_PMU_APB_DDR_CHN8_AXI_LP_EN                     0x1000000
#define MASK_PMU_APB_DDR_CHN7_AXI_LP_EN                     0x800000
#define MASK_PMU_APB_DDR_CHN6_AXI_LP_EN                     0x400000
#define MASK_PMU_APB_DDR_CHN5_AXI_LP_EN                     0x200000
#define MASK_PMU_APB_DDR_CHN4_AXI_LP_EN                     0x100000
#define MASK_PMU_APB_DDR_CHN3_AXI_LP_EN                     0x80000
#define MASK_PMU_APB_DDR_CHN2_AXI_LP_EN                     0x40000
#define MASK_PMU_APB_DDR_CHN1_AXI_LP_EN                     0x20000
#define MASK_PMU_APB_DDR_CHN0_AXI_LP_EN                     0x10000
#define MASK_PMU_APB_DDR_CHN9_CGM_SEL                       0x0200
#define MASK_PMU_APB_DDR_CHN8_CGM_SEL                       0x0100
#define MASK_PMU_APB_DDR_CHN7_CGM_SEL                       0x0080
#define MASK_PMU_APB_DDR_CHN6_CGM_SEL                       0x0040
#define MASK_PMU_APB_DDR_CHN5_CGM_SEL                       0x0020
#define MASK_PMU_APB_DDR_CHN4_CGM_SEL                       0x0010
#define MASK_PMU_APB_DDR_CHN3_CGM_SEL                       0x0008
#define MASK_PMU_APB_DDR_CHN2_CGM_SEL                       0x0004
#define MASK_PMU_APB_DDR_CHN1_CGM_SEL                       0x0002
#define MASK_PMU_APB_DDR_CHN0_CGM_SEL                       0x0001
#define MASK_PMU_APB_DDR_CHN9_AXI_STOP_SEL                  0x0200
#define MASK_PMU_APB_DDR_CHN8_AXI_STOP_SEL                  0x0100
#define MASK_PMU_APB_DDR_CHN7_AXI_STOP_SEL                  0x0080
#define MASK_PMU_APB_DDR_CHN6_AXI_STOP_SEL                  0x0040
#define MASK_PMU_APB_DDR_CHN5_AXI_STOP_SEL                  0x0020
#define MASK_PMU_APB_DDR_CHN4_AXI_STOP_SEL                  0x0010
#define MASK_PMU_APB_DDR_CHN3_AXI_STOP_SEL                  0x0008
#define MASK_PMU_APB_DDR_CHN2_AXI_STOP_SEL                  0x0004
#define MASK_PMU_APB_DDR_CHN1_AXI_STOP_SEL                  0x0002
#define MASK_PMU_APB_DDR_CHN0_AXI_STOP_SEL                  0x0001
#define MASK_PMU_APB_PD_MM_TOP_STATE                        0xFF0000
#define MASK_PMU_APB_PD_GPU_TOP_STATE                       0xFF00
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_STATE                  0x00FF
#define MASK_PMU_APB_DDR_PUB_RET_EN                         0x8000000
#define MASK_PMU_APB_DDR_PHY_ISO_RST_EN                     0x4000000
#define MASK_PMU_APB_DDR_UMCTL_RET_EN                       0x2000000
#define MASK_PMU_APB_DDR_PHY_AUTO_RET_EN                    0x1000000
#define MASK_PMU_APB_DDR_UMCTL_SOFT_RST                     0x10000
#define MASK_PMU_APB_DDR_PHY_CKE_RET_EN                     0x0001
#define MASK_PMU_APB_AON_RC_4M_SEL                          0x0100
#define MASK_PMU_APB_GGE_26M_SEL                            0x0040
#define MASK_PMU_APB_PUB_26M_SEL                            0x0020
#define MASK_PMU_APB_AON_26M_SEL                            0x0010
#define MASK_PMU_APB_AUDCP_26M_SEL                          0x0008
#define MASK_PMU_APB_PUBCP_26M_SEL                          0x0004
#define MASK_PMU_APB_WTLCP_26M_SEL                          0x0002
#define MASK_PMU_APB_AP_26M_SEL                             0x0001
#define MASK_PMU_APB_PD_GPU_C1_BISR_DONE                    0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_DONE                  0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_DONE                  0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_DONE                  0x4000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_DONE                  0x2000000
#define MASK_PMU_APB_PD_APCPU_C3_BISR_DONE                  0x1000000
#define MASK_PMU_APB_PD_GPU_C0_BISR_DONE                    0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_DONE                    0x400000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_DONE                  0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_DONE             0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_DONE            0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_DONE                   0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_DONE                 0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_DONE                 0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_DONE             0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_DONE             0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_DONE               0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_DONE                0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_DONE           0x0800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_DONE              0x0400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_DONE              0x0200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_DONE                 0x0100
#define MASK_PMU_APB_PD_MM_TOP_BISR_DONE                    0x0080
#define MASK_PMU_APB_PD_GPU_TOP_BISR_DONE                   0x0040
#define MASK_PMU_APB_PD_AP_SYS_BISR_DONE                    0x0020
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_DONE                 0x0010
#define MASK_PMU_APB_PD_AP_VDSP_BISR_DONE                   0x0008
#define MASK_PMU_APB_PD_APCPU_C2_BISR_DONE                  0x0004
#define MASK_PMU_APB_PD_APCPU_C1_BISR_DONE                  0x0002
#define MASK_PMU_APB_PD_APCPU_C0_BISR_DONE                  0x0001
#define MASK_PMU_APB_PD_GPU_C1_BISR_BUSY                    0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_BUSY                  0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_BUSY                  0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_BUSY                  0x4000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_BUSY                  0x2000000
#define MASK_PMU_APB_PD_APCPU_C3_BISR_BUSY                  0x1000000
#define MASK_PMU_APB_PD_GPU_C0_BISR_BUSY                    0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_BUSY                    0x400000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_BUSY                  0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_BUSY             0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_BUSY            0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_BUSY                   0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_BUSY                 0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_BUSY                 0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_BUSY             0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_BUSY             0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_BUSY               0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_BUSY                0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_BUSY           0x0800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_BUSY              0x0400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_BUSY              0x0200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_BUSY                 0x0100
#define MASK_PMU_APB_PD_MM_TOP_BISR_BUSY                    0x0080
#define MASK_PMU_APB_PD_GPU_TOP_BISR_BUSY                   0x0040
#define MASK_PMU_APB_PD_AP_SYS_BISR_BUSY                    0x0020
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_BUSY                 0x0010
#define MASK_PMU_APB_PD_AP_VDSP_BISR_BUSY                   0x0008
#define MASK_PMU_APB_PD_APCPU_C2_BISR_BUSY                  0x0004
#define MASK_PMU_APB_PD_APCPU_C1_BISR_BUSY                  0x0002
#define MASK_PMU_APB_PD_APCPU_C0_BISR_BUSY                  0x0001
#define MASK_PMU_APB_PD_GPU_C1_BISR_FORCE_BYP               0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_BYP             0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_FORCE_BYP             0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_FORCE_BYP             0x4000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_FORCE_BYP             0x2000000
#define MASK_PMU_APB_PD_APCPU_C3_BISR_FORCE_BYP             0x1000000
#define MASK_PMU_APB_PD_GPU_C0_BISR_FORCE_BYP               0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_BYP               0x400000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_FORCE_BYP             0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_BYP        0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_BYP       0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP              0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_BYP            0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_BYP            0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_BYP        0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_BYP        0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_BYP          0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_BYP           0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_BYP      0x0800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_BYP         0x0400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_BYP         0x0200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_BYP            0x0100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_BYP               0x0080
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_BYP              0x0040
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_BYP               0x0020
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_BYP            0x0010
#define MASK_PMU_APB_PD_AP_VDSP_BISR_FORCE_BYP              0x0008
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_BYP             0x0004
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_BYP             0x0002
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_BYP             0x0001
#define MASK_PMU_APB_PD_GPU_C1_BISR_FORCE_EN                0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_EN              0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_FORCE_EN              0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_FORCE_EN              0x4000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_FORCE_EN              0x2000000
#define MASK_PMU_APB_PD_APCPU_C3_BISR_FORCE_EN              0x1000000
#define MASK_PMU_APB_PD_GPU_C0_BISR_FORCE_EN                0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_EN                0x400000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_FORCE_EN              0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_EN         0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_EN        0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_EN               0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_EN             0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_EN             0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_EN         0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_EN         0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_EN           0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_EN            0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_EN       0x0800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_EN          0x0400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_EN          0x0200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_EN             0x0100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_EN                0x0080
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_EN               0x0040
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_EN                0x0020
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_EN             0x0010
#define MASK_PMU_APB_PD_AP_VDSP_BISR_FORCE_EN               0x0008
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_EN              0x0004
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_EN              0x0002
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_EN              0x0001
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG0                 0xFFFFFFFF
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG1                 0xFFFFFFFF
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG2                 0xFFFFFFFF
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG3                 0xFFFFFFFF
#define MASK_PMU_APB_CGM_FORCE_EN_CFG0                      0xFFFFFFFF
#define MASK_PMU_APB_CGM_FORCE_EN_CFG1                      0xFFFFFFFF
#define MASK_PMU_APB_CGM_FORCE_EN_CFG2                      0xFFFFFFFF
#define MASK_PMU_APB_CGM_FORCE_EN_CFG3                      0xFFFFFFFF
#define MASK_PMU_APB_SP_SYS_SLEEP_XTL_ON                    0x0020
#define MASK_PMU_APB_CDMA_SLEEP_XTL_ON                      0x0010
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_XTL_ON                 0x0008
#define MASK_PMU_APB_PUBCP_SLEEP_XTL_ON                     0x0004
#define MASK_PMU_APB_WTLCP_SLEEP_XTL_ON                     0x0002
#define MASK_PMU_APB_AP_SLEEP_XTL_ON                        0x0001
#define MASK_PMU_APB_MEM_SLP_CFG                            0xFFFFFFFF
#define MASK_PMU_APB_MEM_SD_CFG                             0xFFFFFFFF
#define MASK_PMU_APB_APCPU_C7_WAKEUP_EN                     0x0080
#define MASK_PMU_APB_APCPU_C6_WAKEUP_EN                     0x0040
#define MASK_PMU_APB_APCPU_C5_WAKEUP_EN                     0x0020
#define MASK_PMU_APB_APCPU_C4_WAKEUP_EN                     0x0010
#define MASK_PMU_APB_APCPU_C3_WAKEUP_EN                     0x0008
#define MASK_PMU_APB_APCPU_C2_WAKEUP_EN                     0x0004
#define MASK_PMU_APB_APCPU_C1_WAKEUP_EN                     0x0002
#define MASK_PMU_APB_APCPU_C0_WAKEUP_EN                     0x0001
#define MASK_PMU_APB_PD_APCPU_TOP_CMG_HOLD_EN               0x0100
#define MASK_PMU_APB_PD_APCPU_C7_CMG_HOLD_EN                0x0080
#define MASK_PMU_APB_PD_APCPU_C6_CMG_HOLD_EN                0x0040
#define MASK_PMU_APB_PD_APCPU_C5_CMG_HOLD_EN                0x0020
#define MASK_PMU_APB_PD_APCPU_C4_CMG_HOLD_EN                0x0010
#define MASK_PMU_APB_PD_APCPU_C3_CMG_HOLD_EN                0x0008
#define MASK_PMU_APB_PD_APCPU_C2_CMG_HOLD_EN                0x0004
#define MASK_PMU_APB_PD_APCPU_C1_CMG_HOLD_EN                0x0002
#define MASK_PMU_APB_PD_APCPU_C0_CMG_HOLD_EN                0x0001
#define MASK_PMU_APB_AUDCP_PWR_WAIT_CNT                     0xFF000000
#define MASK_PMU_APB_PUBCP_PWR_WAIT_CNT                     0xFF0000
#define MASK_PMU_APB_WTLCP_PWR_WAIT_CNT                     0xFF00
#define MASK_PMU_APB_AP_PWR_WAIT_CNT                        0x00FF
#define MASK_PMU_APB_CDMA_PWR_WAIT_CNT                      0xFF0000
#define MASK_PMU_APB_SP_SYS_PWR_WAIT_CNT                    0xFF00
#define MASK_PMU_APB_RCO_CDMA_AUTO_SEL                      0x1000
#define MASK_PMU_APB_RCO_CDMA_SEL                           0x0800
#define MASK_PMU_APB_RCO_CSYSPWRUPREQ_SEL                   0x0400
#define MASK_PMU_APB_RCO_FRC_OFF                            0x0200
#define MASK_PMU_APB_RCO_FRC_ON                             0x0100
#define MASK_PMU_APB_RCO_TOP_DVFS_SEL                       0x0080
#define MASK_PMU_APB_RCO_PUB_SYS_SEL                        0x0040
#define MASK_PMU_APB_RCO_SP_SYS_SEL                         0x0020
#define MASK_PMU_APB_RCO_AUDCP_SEL                          0x0008
#define MASK_PMU_APB_RCO_PUBCP_SEL                          0x0004
#define MASK_PMU_APB_RCO_WTLCP_SEL                          0x0002
#define MASK_PMU_APB_RCO_AP_SEL                             0x0001
#define MASK_PMU_APB_RCO_WAIT_CNT                           0x00FF
#define MASK_PMU_APB_MPLL0_CDMA2PMU_AUTO_SEL                0x2000
#define MASK_PMU_APB_MPLL0_CDMA_AUTO_SEL                    0x1000
#define MASK_PMU_APB_MPLL0_CDMA_SEL                         0x0800
#define MASK_PMU_APB_MPLL0_TOP_DVFS_SEL                     0x0400
#define MASK_PMU_APB_MPLL0_REF_SEL                          0x0200
#define MASK_PMU_APB_MPLL0_FRC_OFF                          0x0100
#define MASK_PMU_APB_MPLL0_FRC_ON                           0x0080
#define MASK_PMU_APB_MPLL0_SP_SYS_SEL                       0x0020
#define MASK_PMU_APB_MPLL0_PUB_SYS_SEL                      0x0010
#define MASK_PMU_APB_MPLL0_AUDCP_SYS_SEL                    0x0008
#define MASK_PMU_APB_MPLL0_PUBCP_SEL                        0x0004
#define MASK_PMU_APB_MPLL0_WTLCP_SEL                        0x0002
#define MASK_PMU_APB_MPLL0_AP_SEL                           0x0001
#define MASK_PMU_APB_MPLL1_CDMA2PMU_AUTO_SEL                0x2000
#define MASK_PMU_APB_MPLL1_CDMA_AUTO_SEL                    0x1000
#define MASK_PMU_APB_MPLL1_CDMA_SEL                         0x0800
#define MASK_PMU_APB_MPLL1_TOP_DVFS_SEL                     0x0400
#define MASK_PMU_APB_MPLL1_REF_SEL                          0x0200
#define MASK_PMU_APB_MPLL1_FRC_OFF                          0x0100
#define MASK_PMU_APB_MPLL1_FRC_ON                           0x0080
#define MASK_PMU_APB_MPLL1_SP_SYS_SEL                       0x0020
#define MASK_PMU_APB_MPLL1_PUB_SYS_SEL                      0x0010
#define MASK_PMU_APB_MPLL1_AUDCP_SYS_SEL                    0x0008
#define MASK_PMU_APB_MPLL1_PUBCP_SEL                        0x0004
#define MASK_PMU_APB_MPLL1_WTLCP_SEL                        0x0002
#define MASK_PMU_APB_MPLL1_AP_SEL                           0x0001
#define MASK_PMU_APB_MPLL2_CDMA2PMU_AUTO_SEL                0x2000
#define MASK_PMU_APB_MPLL2_CDMA_AUTO_SEL                    0x1000
#define MASK_PMU_APB_MPLL2_CDMA_SEL                         0x0800
#define MASK_PMU_APB_MPLL2_TOP_DVFS_SEL                     0x0400
#define MASK_PMU_APB_MPLL2_REF_SEL                          0x0200
#define MASK_PMU_APB_MPLL2_FRC_OFF                          0x0100
#define MASK_PMU_APB_MPLL2_FRC_ON                           0x0080
#define MASK_PMU_APB_MPLL2_SP_SYS_SEL                       0x0020
#define MASK_PMU_APB_MPLL2_PUB_SYS_SEL                      0x0010
#define MASK_PMU_APB_MPLL2_AUDCP_SYS_SEL                    0x0008
#define MASK_PMU_APB_MPLL2_PUBCP_SEL                        0x0004
#define MASK_PMU_APB_MPLL2_WTLCP_SEL                        0x0002
#define MASK_PMU_APB_MPLL2_AP_SEL                           0x0001
#define MASK_PMU_APB_MEM_AUTO_SLP_EN                        0xFFFFFFFF
#define MASK_PMU_APB_MEM_AUTO_SD_EN                         0xFFFFFFFF
#define MASK_PMU_APB_PD_APCPU_C7_WAKEUP_LOCK_EN             0x80000000
#define MASK_PMU_APB_PD_APCPU_C6_WAKEUP_LOCK_EN             0x40000000
#define MASK_PMU_APB_PD_APCPU_C5_WAKEUP_LOCK_EN             0x20000000
#define MASK_PMU_APB_PD_APCPU_C4_WAKEUP_LOCK_EN             0x10000000
#define MASK_PMU_APB_PD_APCPU_C3_WAKEUP_LOCK_EN             0x8000000
#define MASK_PMU_APB_PUBCP_SYS_WAKEUP_LOCK_EN               0x1000000
#define MASK_PMU_APB_WTLCP_SYS_WAKEUP_LOCK_EN               0x800000
#define MASK_PMU_APB_AP_SYS_WAKEUP_LOCK_EN                  0x400000
#define MASK_PMU_APB_PD_PUB_SYS_WAKEUP_LOCK_EN              0x200000
#define MASK_PMU_APB_PD_AP_VSP_WAKEUP_LOCK_EN               0x100000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_WAKEUP_LOCK_EN        0x80000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_WAKEUP_LOCK_EN       0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_WAKEUP_LOCK_EN            0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_WAKEUP_LOCK_EN            0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_WAKEUP_LOCK_EN        0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_WAKEUP_LOCK_EN        0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_WAKEUP_LOCK_EN          0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_WAKEUP_LOCK_EN           0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_WAKEUP_LOCK_EN      0x0800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_WAKEUP_LOCK_EN         0x0400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_WAKEUP_LOCK_EN         0x0200
#define MASK_PMU_APB_PD_AUDCP_SYS_WAKEUP_LOCK_EN            0x0100
#define MASK_PMU_APB_PD_MM_TOP_WAKEUP_LOCK_EN               0x0080
#define MASK_PMU_APB_PD_GPU_TOP_WAKEUP_LOCK_EN              0x0040
#define MASK_PMU_APB_PD_AP_SYS_WAKEUP_LOCK_EN               0x0020
#define MASK_PMU_APB_PD_APCPU_TOP_WAKEUP_LOCK_EN            0x0010
#define MASK_PMU_APB_PD_AP_VDSP_WAKEUP_LOCK_EN              0x0008
#define MASK_PMU_APB_PD_APCPU_C2_WAKEUP_LOCK_EN             0x0004
#define MASK_PMU_APB_PD_APCPU_C1_WAKEUP_LOCK_EN             0x0002
#define MASK_PMU_APB_PD_APCPU_C0_WAKEUP_LOCK_EN             0x0001
#define MASK_PMU_APB_AUDCP_SYS_CORE_INT_DISABLE             0x0001
#define MASK_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE           0x0001
#define MASK_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE            0x0001
#define MASK_PMU_APB_PUBCP_CORE_INT_DISABLE                 0x0001
#define MASK_PMU_APB_APCPU_C0_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_APCPU_C1_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_APCPU_C2_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_APCPU_C7_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_APCPU_C7_DSLP_ENA                      0x0001
#define MASK_PMU_APB_CDMA_DSLP_ENA                          0x0001
#define MASK_PMU_APB_WTLCP_TGDSP_DSLP_ENA                   0x0001
#define MASK_PMU_APB_WTLCP_LDSP_DSLP_ENA                    0x0001
#define MASK_PMU_APB_AP_DSLP_ENA                            0x0001
#define MASK_PMU_APB_PUBCP_DSLP_ENA                         0x0001
#define MASK_PMU_APB_WTLCP_DSLP_ENA                         0x0001
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA                     0x0001
#define MASK_PMU_APB_SP_SYS_DSLP_ENA                        0x0001
#define MASK_PMU_APB_AUDCP_SYS_PUB_DSLP_ENA                 0x0001
#define MASK_PMU_APB_AUDCP_PUB_DSLP_WAKEUP_EN               0x0001
#define MASK_PMU_APB_AUDCP_LSLP_WAKEUP_EN                   0x0008
#define MASK_PMU_APB_WTLCP_LSLP_WAKEUP_EN                   0x0004
#define MASK_PMU_APB_PUBCP_LSLP_WAKEUP_EN                   0x0002
#define MASK_PMU_APB_AP_LSLP_WAKEUP_EN                      0x0001
#define MASK_PMU_APB_AON_SMART_LSLP_ENA                     0x100000
#define MASK_PMU_APB_AUDCP_SMART_LSLP_ENA                   0x80000
#define MASK_PMU_APB_WTLCP_SMART_LSLP_ENA                   0x40000
#define MASK_PMU_APB_PUBCP_SMART_LSLP_ENA                   0x20000
#define MASK_PMU_APB_AP_SMART_LSLP_ENA                      0x10000
#define MASK_PMU_APB_PUB_SYS_SMART_LSLP_ENA                 0x0400
#define MASK_PMU_APB_MM_LSLP_ENA                            0x0200
#define MASK_PMU_APB_GPU_LSLP_ENA                           0x0100
#define MASK_PMU_APB_AUDCP_SYS_LSLP_ENA                     0x0010
#define MASK_PMU_APB_AON_DMA_LSLP_ENA                       0x0008
#define MASK_PMU_APB_WTLCP_LSLP_ENA                         0x0004
#define MASK_PMU_APB_PUBCP_LSLP_ENA                         0x0002
#define MASK_PMU_APB_AP_LSLP_ENA                            0x0001
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP                    0x0020
#define MASK_PMU_APB_AP_LIGHT_SLEEP                         0x0010
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP                      0x0008
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP                      0x0004
#define MASK_PMU_APB_AUDCP_LIGHT_SLEEP                      0x0002
#define MASK_PMU_APB_AON_SYS_LIGHT_SLEEP                    0x0001
#define MASK_PMU_APB_PUB_DOZE_EN                            0x0020
#define MASK_PMU_APB_AUDCP_DOZE_ENA                         0x0010
#define MASK_PMU_APB_PUBCP_DOZE_ENA                         0x0008
#define MASK_PMU_APB_WTLCP_DOZE_ENA                         0x0004
#define MASK_PMU_APB_AP_DOZE_ENA                            0x0002
#define MASK_PMU_APB_DOZE_EN                                0x0001
#define MASK_PMU_APB_AUDCP_DOZE_SLEEP_ORG                   0x0080
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP_ORG                   0x0040
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP_ORG                   0x0020
#define MASK_PMU_APB_AP_DOZE_SLEEP_ORG                      0x0010
#define MASK_PMU_APB_AUDCP_DOZE_SLEEP                       0x0008
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP                       0x0004
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP                       0x0002
#define MASK_PMU_APB_AP_DOZE_SLEEP                          0x0001
#define MASK_PMU_APB_AUDCP_FORCE_DOZE_SLEEP                 0x0008
#define MASK_PMU_APB_PUBCP_FORCE_DOZE_SLEEP                 0x0004
#define MASK_PMU_APB_WTLCP_FORCE_DOZE_SLEEP                 0x0002
#define MASK_PMU_APB_AP_FORCE_DOZE_SLEEP                    0x0001
#define MASK_PMU_APB_AUDCP_SYS_DSLP_ENA                     0x0001
#define MASK_PMU_APB_AUDCP_AUDDSP_DSLP_ENA                  0x0001
#define MASK_PMU_APB_PUB_ACC_RDY                            0x0001
#define MASK_PMU_APB_PUB_CLK_RDY                            0x0001
#define MASK_PMU_APB_EIC_LIGHT_SLEEP_SEL                    0x0002
#define MASK_PMU_APB_EIC_DEEP_SLEEP_SEL                     0x0001
#define MASK_PMU_APB_AXI_LP_CTRL_DISABLE                    0x0001
#define MASK_PMU_APB_PMU_DEBUG                              0xFFFFFFFF
#define MASK_PMU_APB_AUDCP_SYS_DOZE_SLEEP_CNT_CLR           0x800000
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP_CNT_CLR               0x400000
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP_CNT_CLR               0x200000
#define MASK_PMU_APB_AP_DOZE_SLEEP_CNT_CLR                  0x100000
#define MASK_PMU_APB_APCPU_TOP_SYS_SLEEP_CNT_CLR            0x20000
#define MASK_PMU_APB_PUBCP_SYS_SLEEP_CNT_CLR                0x10000
#define MASK_PMU_APB_WTLCP_SYS_SLEEP_CNT_CLR                0x8000
#define MASK_PMU_APB_AP_SYS_SLEEP_CNT_CLR                   0x4000
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_CNT_CLR                0x2000
#define MASK_PMU_APB_AON_SYS_LIGHT_SLEEP_CNT_CLR            0x1000
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT_CLR              0x0800
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT_CLR              0x0400
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT_CLR                 0x0200
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT_CLR            0x0100
#define MASK_PMU_APB_AUDCP_SYS_LIGHT_SLEEP_CNT_CLR          0x0080
#define MASK_PMU_APB_CDMA_DEEP_SLEEP_CNT_CLR                0x0040
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP_CNT_CLR              0x0020
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT_CLR               0x0010
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT_CLR               0x0008
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT_CLR                  0x0004
#define MASK_PMU_APB_PUB_DEEP_SLEEP_CNT_CLR                 0x0002
#define MASK_PMU_APB_AUDCP_SYS_DEEP_SLEEP_CNT_CLR           0x0001
#define MASK_PMU_APB_LVDSRFPLL_REF_SEL                      0x0300
#define MASK_PMU_APB_EXT_XTL3_COMB_EN                       0x0008
#define MASK_PMU_APB_EXT_XTL2_COMB_EN                       0x0004
#define MASK_PMU_APB_EXT_XTL1_COMB_EN                       0x0002
#define MASK_PMU_APB_EXT_XTL0_COMB_EN                       0x0001
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_AUTO_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_DEEP_SLEEP_MASK 0x2000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL             0x1000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK 0x0800
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK         0x0400
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EXT_XTL_PD_MASK     0x0200
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_SYS_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK  0x0080
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_SYS_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_APCPU_C7_PD_MASK    0x0010
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_APCPU_TOP_PD_MASK   0x0008
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_WTLCP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUBCP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AUDCP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CDMA_AUTO_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CDMA_DEEP_SLEEP_MASK   0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_POL_SEL                0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_TOP_DVFS_DEEP_SLEEP_MASK 0x0800
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PLL_PD_MASK            0x0400
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_EXT_XTL_PD_MASK        0x0200
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_SP_SYS_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AP_DEEP_SLEEP_MASK     0x0080
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUB_SYS_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_APCPU_C7_PD_MASK       0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_APCPU_TOP_PD_MASK      0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_WTLCP_DEEP_SLEEP_MASK  0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUBCP_DEEP_SLEEP_MASK  0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AUDCP_DEEP_SLEEP_MASK  0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CDMA_AUTO_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CDMA_DEEP_SLEEP_MASK   0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_POL_SEL                0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_TOP_DVFS_DEEP_SLEEP_MASK 0x0800
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PLL_PD_MASK            0x0400
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_EXT_XTL_PD_MASK        0x0200
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_SP_SYS_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AP_DEEP_SLEEP_MASK     0x0080
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUB_SYS_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_APCPU_C7_PD_MASK       0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_APCPU_TOP_PD_MASK      0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_WTLCP_DEEP_SLEEP_MASK  0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUBCP_DEEP_SLEEP_MASK  0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AUDCP_DEEP_SLEEP_MASK  0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_CDMA_AUTO_DEEP_SLEEP_MASK 0x8000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_CDMA_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_DCDC_ARM0_PD_EN                        0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_POL_SEL           0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_TOP_DVFS_DEEP_SLEEP_MASK 0x0800
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PLL_PD_MASK       0x0400
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_EXT_XTL_PD_MASK   0x0200
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_SP_SYS_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_AP_DEEP_SLEEP_MASK 0x0080
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PUB_SYS_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_APCPU_C7_PD_MASK  0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_APCPU_TOP_PD_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_WTLCP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PUBCP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_AUDCP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_CDMA_AUTO_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_CDMA_DEEP_SLEEP_MASK 0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_POL_SEL           0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_TOP_DVFS_DEEP_SLEEP_MASK 0x0800
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PLL_PD_MASK       0x0400
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_EXT_XTL_PD_MASK   0x0200
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_SP_SYS_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_AP_DEEP_SLEEP_MASK 0x0080
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PUB_SYS_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_APCPU_C7_PD_MASK  0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_APCPU_TOP_PD_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_WTLCP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PUBCP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_AUDCP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_CDMA_AUTO_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_CDMA_DEEP_SLEEP_MASK 0x2000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_POL_SEL             0x1000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK 0x0800
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PLL_PD_MASK         0x0400
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_EXT_XTL_PD_MASK     0x0200
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_SP_SYS_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_AP_DEEP_SLEEP_MASK  0x0080
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUB_SYS_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_APCPU_C7_PD_MASK    0x0010
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_APCPU_TOP_PD_MASK   0x0008
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_WTLCP_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUBCP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_AUDCP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_PD_GPU_C1_BISR_FORCE_SEL               0x40000000
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_SEL             0x20000000
#define MASK_PMU_APB_PD_APCPU_C6_BISR_FORCE_SEL             0x10000000
#define MASK_PMU_APB_PD_APCPU_C5_BISR_FORCE_SEL             0x8000000
#define MASK_PMU_APB_PD_APCPU_C4_BISR_FORCE_SEL             0x4000000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_FORCE_SEL             0x2000000
#define MASK_PMU_APB_PD_GPU_C0_BISR_FORCE_SEL               0x1000000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_SEL               0x800000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_SEL         0x400000
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_SEL            0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_SEL        0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_SEL       0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL              0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_SEL            0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_SEL            0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_SEL        0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_SEL        0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_SEL          0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_SEL           0x1000
#define MASK_PMU_APB_PD_AP_VDSP_BISR_FORCE_SEL              0x0800
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_SEL      0x0400
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_SEL         0x0200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_SEL             0x0100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_SEL               0x0080
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_SEL              0x0040
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_SEL               0x0020
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_SEL            0x0010
#define MASK_PMU_APB_PD_APCPU_C3_BISR_FORCE_SEL             0x0008
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_SEL             0x0004
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_SEL             0x0002
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_SEL             0x0001
#define MASK_PMU_APB_SP_SYS_MEM_ALL_SEL                     0x0002
#define MASK_PMU_APB_AON_MEM_SP_SYS_SEL                     0x0001
#define MASK_PMU_APB_INT_REQ_PWR_DOWN_CLR                   0x3FF0000
#define MASK_PMU_APB_INT_REQ_PWR_UP_CLR                     0x03FF
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_WAIT_CNT            0xFFFF0000
#define MASK_PMU_APB_PUB_SYS_SLEEP_WAIT_CNT                 0xFFFF
#define MASK_PMU_APB_PWR_ST_CLK_DIV_CFG                     0xFFFF0000
#define MASK_PMU_APB_SLP_CTRL_CLK_DIV_CFG                   0xFFFF
#define MASK_PMU_APB_CGM_PMU_SEL_REG                        0x0003
#define MASK_PMU_APB_RAM_PWR_DLY                            0xFF000000
#define MASK_PMU_APB_ISO_OFF_DLY                            0xFF0000
#define MASK_PMU_APB_CGM_ON_DLY                             0xFF00
#define MASK_PMU_APB_RST_ASSERT_DLY                         0x00FF
#define MASK_PMU_APB_APCPU_C0_DSLP_ENA                      0x0001
#define MASK_PMU_APB_APCPU_C1_DSLP_ENA                      0x0001
#define MASK_PMU_APB_APCPU_C2_DSLP_ENA                      0x0001
#define MASK_PMU_APB_APCPU_C7_GIC_RST_EN                    0x0100
#define MASK_PMU_APB_APCPU_C6_GIC_RST_EN                    0x0080
#define MASK_PMU_APB_APCPU_C5_GIC_RST_EN                    0x0040
#define MASK_PMU_APB_APCPU_C4_GIC_RST_EN                    0x0020
#define MASK_PMU_APB_APCPU_C3_GIC_RST_EN                    0x0010
#define MASK_PMU_APB_APCPU_C2_GIC_RST_EN                    0x0008
#define MASK_PMU_APB_APCPU_C1_GIC_RST_EN                    0x0004
#define MASK_PMU_APB_APCPU_C0_GIC_RST_EN                    0x0002
#define MASK_PMU_APB_APCPU_TOP_GIC_RST_EN                   0x0001
#define MASK_PMU_APB_CSI_2P2LANE_PD_REG                     0x1000
#define MASK_PMU_APB_PHY_PWR_DLY                            0x0FF0
#define MASK_PMU_APB_DSI_PD_REG                             0x0008
#define MASK_PMU_APB_USB2PHY_PD_REG                         0x0004
#define MASK_PMU_APB_CSI_4LANE_PD_REG                       0x0002
#define MASK_PMU_APB_CSI_2LANE_PD_REG                       0x0001
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_SEL                 0x0001
#define MASK_PMU_APB_PD_APCPU_C7_WFI_SHUTDOWN_EN            0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_APCPU_C7_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_APCPU_C7_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_APCPU_C7_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_APCPU_C7_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_APCPU_C7_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_C7_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_APCPU_C7_RAM_PWR_DLY                   0xFF0000
#define MASK_PMU_APB_PD_APCPU_C7_DCDC_PWR_ON_DLY            0xFF00
#define MASK_PMU_APB_PD_APCPU_C7_DCDC_PWR_OFF_DLY           0x00FF
#define MASK_PMU_APB_PD_APCPU_C2_STATE                      0xFF000000
#define MASK_PMU_APB_PD_APCPU_C1_STATE                      0xFF0000
#define MASK_PMU_APB_PD_APCPU_C0_STATE                      0xFF00
#define MASK_PMU_APB_PD_APCPU_TOP_STATE                     0x00FF
#define MASK_PMU_APB_PD_APCPU_C7_STATE                      0x00FF
#define MASK_PMU_APB_APCPU_L2RSTDISABLE                     0x0001
#define MASK_PMU_APB_APCPU_VINITHI_C0                       0x0001
#define MASK_PMU_APB_APCPU_VINITHI_C1                       0x0001
#define MASK_PMU_APB_APCPU_VINITHI_C2                       0x0001
#define MASK_PMU_APB_APCPU_CORE_DSLP_ENA_SOFT_RST_MASK      0x01FE
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA_SOFT_RST_MASK       0x0001
#define MASK_PMU_APB_APCPU_VINITHI_C7                       0x0001
#define MASK_PMU_APB_GICDISABLE                             0x0001
#define MASK_PMU_APB_FW_WAKEUP_DDR_EN                       0x0001
#define MASK_PMU_APB_APCPU_TOP_RAM_PWR_DLY                  0x00FF
#define MASK_PMU_APB_APCPU_CORINTH_RAM_PWR_DLY              0xFF000000
#define MASK_PMU_APB_APCPU_CORE_RAM_PWR_DLY                 0xFF0000
#define MASK_PMU_APB_APCPU_CORE_INITIAL_DLY                 0xFF00
#define MASK_PMU_APB_APCPU_CORINTH_INITIAL_DLY              0x00FF
#define MASK_PMU_APB_APCPU_CORE0_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE1_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE2_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_TOP_FORCE_DEEP_STOP              0x0100
#define MASK_PMU_APB_APCPU_CORE_FORCE_STOP                  0x00FF
#define MASK_PMU_APB_APCPU_CORE2_LOW_POWER_STATE            0xFF0000
#define MASK_PMU_APB_APCPU_CORE1_LOW_POWER_STATE            0xFF00
#define MASK_PMU_APB_APCPU_CORE0_LOW_POWER_STATE            0x00FF
#define MASK_PMU_APB_APCPU_CORINTH_LOW_POWER_STATE          0xFF00
#define MASK_PMU_APB_APCPU_CORE7_LOW_POWER_STATE            0x00FF
#define MASK_PMU_APB_PD_GPU_TOP_RST_ASSERT_DLY              0xFF00
#define MASK_PMU_APB_PD_GPU_TOP_ISO_OFF_DLY                 0x00FF
#define MASK_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                  0xFFFF
#define MASK_PMU_APB_MPLL0_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_MPLL0_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_MPLL0_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_MPLL0_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_MPLL1_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_MPLL1_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_MPLL1_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_MPLL1_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_MPLL2_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_MPLL2_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_MPLL2_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_MPLL2_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_DPLL0_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_DPLL0_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_DPLL0_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_DPLL0_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_DPLL1_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_DPLL1_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_DPLL1_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_DPLL1_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_TWPLL_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_TWPLL_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_TWPLL_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_TWPLL_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_LTEPLL_RST_CTRL_BYPASS                 0x1000000
#define MASK_PMU_APB_LTEPLL_DELAY_PWR_ON                    0xFF0000
#define MASK_PMU_APB_LTEPLL_DELAY_EN_OFF                    0xFF00
#define MASK_PMU_APB_LTEPLL_DELAY_RST_ASSERT                0x00FF
#define MASK_PMU_APB_GPLL_RST_CTRL_BYPASS                   0x1000000
#define MASK_PMU_APB_GPLL_DELAY_PWR_ON                      0xFF0000
#define MASK_PMU_APB_GPLL_DELAY_EN_OFF                      0xFF00
#define MASK_PMU_APB_GPLL_DELAY_RST_ASSERT                  0x00FF
#define MASK_PMU_APB_RPLL_RST_CTRL_BYPASS                   0x1000000
#define MASK_PMU_APB_RPLL_DELAY_PWR_ON                      0xFF0000
#define MASK_PMU_APB_RPLL_DELAY_EN_OFF                      0xFF00
#define MASK_PMU_APB_RPLL_DELAY_RST_ASSERT                  0x00FF
#define MASK_PMU_APB_ISPPLL_RST_CTRL_BYPASS                 0x1000000
#define MASK_PMU_APB_ISPPLL_DELAY_PWR_ON                    0xFF0000
#define MASK_PMU_APB_ISPPLL_DELAY_EN_OFF                    0xFF00
#define MASK_PMU_APB_ISPPLL_DELAY_RST_ASSERT                0x00FF
#define MASK_PMU_APB_ST_RPLL_STATE                          0x38000000
#define MASK_PMU_APB_ST_GPLL_STATE                          0x7000000
#define MASK_PMU_APB_ST_LTEPLL_STATE                        0xE00000
#define MASK_PMU_APB_ST_TWPLL_STATE                         0x1C0000
#define MASK_PMU_APB_ST_DPLL1_STATE                         0x38000
#define MASK_PMU_APB_ST_DPLL0_STATE                         0x7000
#define MASK_PMU_APB_ST_MPLL2_STATE                         0x01C0
#define MASK_PMU_APB_ST_MPLL1_STATE                         0x0038
#define MASK_PMU_APB_ST_MPLL0_STATE                         0x0007
#define MASK_PMU_APB_ST_ISPPLL_STATE                        0x0007
#define MASK_PMU_APB_APCPU_TOP_RAM_SHUTDOWN_EN              0x0004
#define MASK_PMU_APB_WTLCP_TGDSP_TCM_RAM_SHUTDOWN_EN        0x0002
#define MASK_PMU_APB_WTLCP_LDSP_TCM_RAM_SHUTDOWN_EN         0x0001
#define MASK_PMU_APB_WTLCP_HU3GE_NEST_DOMAIN_EN             0x0001
#define MASK_PMU_APB_DBG_RECOV_WAIT_BUS_IDLE_EN             0x0080
#define MASK_PMU_APB_DBGRSTREQ_TRIG_DBG_RECOV_EN            0x0040
#define MASK_PMU_APB_APCPU_TOP_SOFT_RST_TRIG_DBG_RECOV_EN   0x0020
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_TRIG_DBG_RECOV_EN 0x0010
#define MASK_PMU_APB_DEBUG_RECOV_FORCE_TRIG                 0x0004
#define MASK_PMU_APB_DEBUG_RECOV_AUTO_TRIG_EN               0x0002
#define MASK_PMU_APB_DBG_RECOV_RST_TYPE_SEL                 0x0001
#define MASK_PMU_APB_APCPU_CORE_RST_DEASSERT_DLY            0xFF000000
#define MASK_PMU_APB_APCPU_CORE_RST_ASSERT_DLY              0xFF0000
#define MASK_PMU_APB_APCPU_CORINTH_RST_DEASSERT_DLY         0xFF00
#define MASK_PMU_APB_APCPU_CORINTH_RST_ASSERT_DLY           0x00FF
#define MASK_PMU_APB_APCPU_CORE_CGM_OFF_DLY                 0xFF00
#define MASK_PMU_APB_APCPU_CORE_CGM_ON_DLY                  0x00FF
#define MASK_PMU_APB_APCPU_CLUSTER_INITIAL_STATE            0x0001
#define MASK_PMU_APB_APCPU_CORE_DEBUG_RECOV_STATE_CLR       0xFF00
#define MASK_PMU_APB_APCPU_CORE7_WAKEUP_FROM_DEBUG_RECOV    0x0080
#define MASK_PMU_APB_APCPU_CORE6_WAKEUP_FROM_DEBUG_RECOV    0x0040
#define MASK_PMU_APB_APCPU_CORE5_WAKEUP_FROM_DEBUG_RECOV    0x0020
#define MASK_PMU_APB_APCPU_CORE4_WAKEUP_FROM_DEBUG_RECOV    0x0010
#define MASK_PMU_APB_APCPU_CORE3_WAKEUP_FROM_DEBUG_RECOV    0x0008
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_FROM_DEBUG_RECOV    0x0004
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_FROM_DEBUG_RECOV    0x0002
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_FROM_DEBUG_RECOV    0x0001
#define MASK_PMU_APB_APCPU_CORE5_RAM_DSLP_EN                0x0400
#define MASK_PMU_APB_APCPU_CORE4_RAM_DSLP_EN                0x0200
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_DSLP_EN         0x0100
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_DSLP_EN       0x0080
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_DSLP_EN       0x0040
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_DSLP_EN       0x0020
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_DSLP_EN       0x0010
#define MASK_PMU_APB_APCPU_CORE3_RAM_DSLP_EN                0x0008
#define MASK_PMU_APB_APCPU_CORE2_RAM_DSLP_EN                0x0004
#define MASK_PMU_APB_APCPU_CORE1_RAM_DSLP_EN                0x0002
#define MASK_PMU_APB_APCPU_CORE0_RAM_DSLP_EN                0x0001
#define MASK_PMU_APB_PD_APCPU_C7_FRC_ON_EN                  0x0080
#define MASK_PMU_APB_PD_APCPU_C6_FRC_ON_EN                  0x0040
#define MASK_PMU_APB_PD_APCPU_C5_FRC_ON_EN                  0x0020
#define MASK_PMU_APB_PD_APCPU_C4_FRC_ON_EN                  0x0010
#define MASK_PMU_APB_PD_APCPU_C3_FRC_ON_EN                  0x0008
#define MASK_PMU_APB_PD_APCPU_C2_FRC_ON_EN                  0x0004
#define MASK_PMU_APB_PD_APCPU_C1_FRC_ON_EN                  0x0002
#define MASK_PMU_APB_PD_APCPU_C0_FRC_ON_EN                  0x0001
#define MASK_PMU_APB_APCPU_CORE_SOFT_RST_BYPASS             0x0020
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_BYPASS          0x0010
#define MASK_PMU_APB_APCPU_SRST_RST_BYPASS                  0x0008
#define MASK_PMU_APB_CLUSTER_DBGRSTREQ_EN                   0x0004
#define MASK_PMU_APB_APCPU_SOFT_RST_TYPE_SEL                0x0002
#define MASK_PMU_APB_DBGRSTREQ_RST_TYPE_SEL                 0x0001
#define MASK_PMU_APB_APCPU_CORINTH_FUNC_RET_GATE_CLK_EN     0x0001
#define MASK_PMU_APB_APCPU_CORE5_PCHANNEL_STATE             0xF00000
#define MASK_PMU_APB_APCPU_CORE4_PCHANNEL_STATE             0xF0000
#define MASK_PMU_APB_APCPU_CORE3_PCHANNEL_STATE             0xF000
#define MASK_PMU_APB_APCPU_CORE2_PCHANNEL_STATE             0x0F00
#define MASK_PMU_APB_APCPU_CORE1_PCHANNEL_STATE             0x00F0
#define MASK_PMU_APB_APCPU_CORE0_PCHANNEL_STATE             0x000F
#define MASK_PMU_APB_APCPU_CORINTH_PCHANNEL_STATE           0x0F00
#define MASK_PMU_APB_APCPU_CORE7_PCHANNEL_STATE             0x00F0
#define MASK_PMU_APB_APCPU_CORE6_PCHANNEL_STATE             0x000F
#define MASK_PMU_APB_APCPU_CORE7_SOFT_INT                   0x0080
#define MASK_PMU_APB_APCPU_CORE6_SOFT_INT                   0x0040
#define MASK_PMU_APB_APCPU_CORE5_SOFT_INT                   0x0020
#define MASK_PMU_APB_APCPU_CORE4_SOFT_INT                   0x0010
#define MASK_PMU_APB_APCPU_CORE3_SOFT_INT                   0x0008
#define MASK_PMU_APB_APCPU_CORE2_SOFT_INT                   0x0004
#define MASK_PMU_APB_APCPU_CORE1_SOFT_INT                   0x0002
#define MASK_PMU_APB_APCPU_CORE0_SOFT_INT                   0x0001
#define MASK_PMU_APB_RAM_PD_CDMA_SYS_FRC                    0x80000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_FRC          0x40000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_FRC        0x20000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_FRC        0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_FRC        0x8000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_FRC        0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_FRC                 0x2000000
#define MASK_PMU_APB_RAM_PD_FLAG_WTLCP_TGDSP_TCM_FRC        0x1000000
#define MASK_PMU_APB_RAM_PD_FLAG_WTLCP_LDSP_TCM_FRC         0x800000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_FRC                 0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_FRC                 0x200000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_FRC                 0x100000
#define MASK_PMU_APB_RAM_PD_PUBCP_SYS_FRC                   0x80000
#define MASK_PMU_APB_RAM_PD_AUDCP_SYS_FRC                   0x40000
#define MASK_PMU_APB_RAM_PD_AUDCP_AUDDSP_FRC                0x20000
#define MASK_PMU_APB_RAM_PD_WTLCP_SYS_FRC                   0x10000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_DPFEC_FRC             0x8000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_CE_FRC                0x4000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_PROC_FRC              0x2000
#define MASK_PMU_APB_RAM_PD_WTLCP_TD_PROC_FRC               0x1000
#define MASK_PMU_APB_RAM_PD_WTLCP_HU3GE_B_FRC               0x0800
#define MASK_PMU_APB_RAM_PD_WTLCP_HU3GE_A_FRC               0x0400
#define MASK_PMU_APB_RAM_PD_WTLCP_TGDSP_CACHE_FRC           0x0200
#define MASK_PMU_APB_RAM_PD_WTLCP_TGDSP_TCM_FRC             0x0100
#define MASK_PMU_APB_RAM_PD_WTLCP_LDSP_CACHE_FRC            0x0080
#define MASK_PMU_APB_RAM_PD_WTLCP_LDSP_TCM_FRC              0x0040
#define MASK_PMU_APB_RAM_PD_AP_SYS_FRC                      0x0020
#define MASK_PMU_APB_RAM_PD_AP_VSP_FRC                      0x0010
#define MASK_PMU_APB_RAM_PD_APCPU_TOP_FRC                   0x0008
#define MASK_PMU_APB_RAM_PD_MM_TOP_FRC                      0x0004
#define MASK_PMU_APB_RAM_PD_GPU_TOP_FRC                     0x0002
#define MASK_PMU_APB_RAM_PD_AP_VDSP_FRC                     0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE5_FRC                 0x2000000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE4_FRC                 0x1000000
#define MASK_PMU_APB_RAM_RET_APCPU_CORE5_FRC                0x10000
#define MASK_PMU_APB_RAM_RET_APCPU_CORE4_FRC                0x8000
#define MASK_PMU_APB_RAM_RET_APCPU_TOP_FRC                  0x4000
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_FRC         0x2000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_FRC       0x1000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_FRC       0x0800
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_FRC       0x0400
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_FRC       0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_FRC                0x0100
#define MASK_PMU_APB_RAM_SLP_FLAG_WTLCP_TGDSP_TCM_FRC       0x0040
#define MASK_PMU_APB_RAM_SLP_FLAG_WTLCP_LDSP_TCM_FRC        0x0020
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_FRC                0x0010
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_FRC                0x0008
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_FRC                0x0004
#define MASK_PMU_APB_RAM_SLP_WTLCP_TGDSP_TCM_FRC            0x0002
#define MASK_PMU_APB_RAM_SLP_WTLCP_LDSP_TCM_FRC             0x0001
#define MASK_PMU_APB_PUB_DFS_FRQ_SET_DATA                   0x0070
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_SET                    0x0008
#define MASK_PMU_APB_PUB_DFS_FREQ_SEL                       0x0007
#define MASK_PMU_APB_PACTIVE_CORE0_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE1_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE2_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE7_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CLUSTER_SW                     0x007F
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PACTIVE_EN            0x0100
#define MASK_PMU_APB_APCPU_CORE7_SW_PACTIVE_EN              0x0080
#define MASK_PMU_APB_APCPU_CORE6_SW_PACTIVE_EN              0x0040
#define MASK_PMU_APB_APCPU_CORE5_SW_PACTIVE_EN              0x0020
#define MASK_PMU_APB_APCPU_CORE4_SW_PACTIVE_EN              0x0010
#define MASK_PMU_APB_APCPU_CORE3_SW_PACTIVE_EN              0x0008
#define MASK_PMU_APB_APCPU_CORE2_SW_PACTIVE_EN              0x0004
#define MASK_PMU_APB_APCPU_CORE1_SW_PACTIVE_EN              0x0002
#define MASK_PMU_APB_APCPU_CORE0_SW_PACTIVE_EN              0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_EN           0x0100
#define MASK_PMU_APB_APCPU_CORE7_SW_PCHANNEL_EN             0x0080
#define MASK_PMU_APB_APCPU_CORE6_SW_PCHANNEL_EN             0x0040
#define MASK_PMU_APB_APCPU_CORE5_SW_PCHANNEL_EN             0x0020
#define MASK_PMU_APB_APCPU_CORE4_SW_PCHANNEL_EN             0x0010
#define MASK_PMU_APB_APCPU_CORE3_SW_PCHANNEL_EN             0x0008
#define MASK_PMU_APB_APCPU_CORE2_SW_PCHANNEL_EN             0x0004
#define MASK_PMU_APB_APCPU_CORE1_SW_PCHANNEL_EN             0x0002
#define MASK_PMU_APB_APCPU_CORE0_SW_PCHANNEL_EN             0x0001
#define MASK_PMU_APB_APCPU_CORE0_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE0_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE0_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE0_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE0_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE0_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE0_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE0_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE1_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE1_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE1_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE1_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE1_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE1_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE1_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE1_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE2_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE2_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE2_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE2_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE2_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE2_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE2_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE2_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE7_PACTIVE                    0x3C00
#define MASK_PMU_APB_APCPU_CORE7_PDENY                      0x0200
#define MASK_PMU_APB_APCPU_CORE7_PACCEPT                    0x0100
#define MASK_PMU_APB_MODE_ST_CORE7_CGM_EN_SW                0x0080
#define MASK_PMU_APB_RST_APCPU_CORE7_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE7_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE7_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE7_PREQ_SW                    0x0001
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_SW          0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_SW           0x8000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_SW        0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_SW         0x2000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_SW        0x1000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_SW         0x800000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_SW        0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_SW         0x200000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_SW        0x100000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_SW         0x80000
#define MASK_PMU_APB_APCPU_CLUSTER_PACTIVE                  0x7F000
#define MASK_PMU_APB_APCPU_CLUSTER_PDENY                    0x0800
#define MASK_PMU_APB_APCPU_CLUSTER_PACCEPT                  0x0400
#define MASK_PMU_APB_RST_APCPU_CLUSTER_WARM_SW_N            0x0200
#define MASK_PMU_APB_RST_APCPU_CLUSTER_COLD_SW_N            0x0100
#define MASK_PMU_APB_APCPU_CLUSTER_PSTATE_SW                0x00FE
#define MASK_PMU_APB_APCPU_CLUSTER_PREQ_SW                  0x0001
#define MASK_PMU_APB_WTLCP_DPFEC_NEST_DOMAIN_EN             0x0001
#define MASK_PMU_APB_GPLL_GPIO_FORCE_GATING_DISABLE         0x0010
#define MASK_PMU_APB_MPLL2_GPIO_FORCE_GATING_DISABLE        0x0004
#define MASK_PMU_APB_MPLL1_GPIO_FORCE_GATING_DISABLE        0x0002
#define MASK_PMU_APB_MPLL0_GPIO_FORCE_GATING_DISABLE        0x0001
#define MASK_PMU_APB_CSI_2P2LANE_PWRON_REG                  0x0010
#define MASK_PMU_APB_DSI_PWRON_REG                          0x0008
#define MASK_PMU_APB_USB2PHY_PWRON_REG                      0x0004
#define MASK_PMU_APB_CSI_4LANE_PWRON_REG                    0x0002
#define MASK_PMU_APB_CSI_2LANE_PWRON_REG                    0x0001
#define MASK_PMU_APB_APCPU_CORE7_MODE_ST_CGM_EN_DISABLE     0x0080
#define MASK_PMU_APB_APCPU_CORE6_MODE_ST_CGM_EN_DISABLE     0x0040
#define MASK_PMU_APB_APCPU_CORE5_MODE_ST_CGM_EN_DISABLE     0x0020
#define MASK_PMU_APB_APCPU_CORE4_MODE_ST_CGM_EN_DISABLE     0x0010
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_CGM_EN_DISABLE     0x0008
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_CGM_EN_DISABLE     0x0004
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_CGM_EN_DISABLE     0x0002
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_CGM_EN_DISABLE     0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TIME_THRESHOLD      0x0FC0
#define MASK_PMU_APB_APCPU_CORE_DENY_TIME_THRESHOLD         0x003F
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_EN       0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_EN         0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_EN         0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_EN         0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_EN         0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_EN         0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_EN         0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_EN         0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_EN         0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_CLR      0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_CLR        0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_CLR        0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_CLR        0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_CLR        0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_CLR        0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_CLR        0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_CLR        0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_CLR        0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER          0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7            0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6            0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5            0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4            0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3            0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2            0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1            0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0            0x0001
#define MASK_PMU_APB_APCPU_CORE0_DENY_TAR_STATE             0x03E0
#define MASK_PMU_APB_APCPU_CORE0_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE1_DENY_TAR_STATE             0x03E0
#define MASK_PMU_APB_APCPU_CORE1_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE2_DENY_TAR_STATE             0x03E0
#define MASK_PMU_APB_APCPU_CORE2_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE7_DENY_TAR_STATE             0x03E0
#define MASK_PMU_APB_APCPU_CORE7_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TAR_STATE           0x0FC0
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_PRE_STATE           0x003F
#define MASK_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN              0x00FF
#define MASK_PMU_APB_DCDC_CPU1_DVFS_BLOCK_SHUTDOWN_EN       0x0002
#define MASK_PMU_APB_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN       0x0001
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_CLR_INT_DISABLE_EN 0x0080
#define MASK_PMU_APB_APCPU_CORE6_OFF_EMU_CLR_INT_DISABLE_EN 0x0040
#define MASK_PMU_APB_APCPU_CORE5_OFF_EMU_CLR_INT_DISABLE_EN 0x0020
#define MASK_PMU_APB_APCPU_CORE4_OFF_EMU_CLR_INT_DISABLE_EN 0x0010
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_CLR_INT_DISABLE_EN 0x0008
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_CLR_INT_DISABLE_EN 0x0004
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_CLR_INT_DISABLE_EN 0x0002
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_CLR_INT_DISABLE_EN 0x0001
#define MASK_PMU_APB_APCPU_CORE5_RAM_FRC_ON                 0x0400
#define MASK_PMU_APB_APCPU_CORE4_RAM_FRC_ON                 0x0200
#define MASK_PMU_APB_APCPU_CORE3_RAM_FRC_ON                 0x0100
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_FRC_ON          0x0080
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_FRC_ON        0x0040
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_FRC_ON        0x0020
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_FRC_ON        0x0010
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_FRC_ON        0x0008
#define MASK_PMU_APB_APCPU_CORE2_RAM_FRC_ON                 0x0004
#define MASK_PMU_APB_APCPU_CORE1_RAM_FRC_ON                 0x0002
#define MASK_PMU_APB_APCPU_CORE0_RAM_FRC_ON                 0x0001
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_TO_OFF             0x0080
#define MASK_PMU_APB_APCPU_CORE6_OFF_EMU_TO_OFF             0x0040
#define MASK_PMU_APB_APCPU_CORE5_OFF_EMU_TO_OFF             0x0020
#define MASK_PMU_APB_APCPU_CORE4_OFF_EMU_TO_OFF             0x0010
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_TO_OFF             0x0008
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_TO_OFF             0x0004
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_TO_OFF             0x0002
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_TO_OFF             0x0001
#define MASK_PMU_APB_ALL_PLL_PD_RCO_BYP                     0x0001
#define MASK_PMU_APB_SP_PWR_PD_AON_MEM_BYP                  0x0002
#define MASK_PMU_APB_SP_PWR_PD_SP_MEM_BYP                   0x0001
#define MASK_PMU_APB_LPDDR3_DPLL1_CNT_DONE_BYP              0x0001
#define MASK_PMU_APB_SP_SRAM_RCO_SYS_SEL                    0x0008
#define MASK_PMU_APB_SP_SRAM_XTLBUF0_SYS_SEL                0x0004
#define MASK_PMU_APB_AON_SRAM_RCO_SYS_SEL                   0x0002
#define MASK_PMU_APB_AON_SRAM_XTLBUF0_SYS_SEL               0x0001
#define MASK_PMU_APB_WDG_RST_TRIG_DBG_RECOV_EN              0x0001
#define MASK_PMU_APB_PD_CDMA_SYS_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_CDMA_DEEP_SLEEP_CNT                    0x00FF
#define MASK_PMU_APB_CDMA_DEEP_STOP_BYP                     0x0001
#define MASK_PMU_APB_CDMA_CLP_CLK_TOP                       0x0004
#define MASK_PMU_APB_CDMA_DO_WAKE_REQ                       0x0002
#define MASK_PMU_APB_CDMA_1X_WAKE_REQ                       0x0001
#define MASK_PMU_APB_PD_CDMA_PROC1_PWR_CTRL_SEL             0x0100
#define MASK_PMU_APB_CDMA_1X_SLP_O                          0x0080
#define MASK_PMU_APB_CDMA_DO_SLP_O                          0x0040
#define MASK_PMU_APB_PD_CDMA_PROC1_SHUTDOWN_M_B             0x0020
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_ISO_REG               0x0010
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_SHUTDOWN_D_B_REG      0x0008
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_SHUTDOWN_M_B_REG      0x0004
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_MEM_PD_REG            0x0002
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_MEM_RET_REG           0x0001
#define MASK_PMU_APB_PD_APCPU_C0_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_APCPU_C1_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_APCPU_C2_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK             0x000F
#define MASK_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_SHUTDOWN_MARK          0x000F
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK       0x000F
#define MASK_PMU_APB_PD_AP_VSP_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK            0x000F
#define MASK_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK         0x000F
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK         0x000F
#define MASK_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK             0x000F
#define MASK_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK             0x000F
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK        0x000F
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_SHUTDOWN_MARK         0x000F
#define MASK_PMU_APB_PD_AUDCP_SYS_SHUTDOWN_MARK             0x000F
#define MASK_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_SHUTDOWN_MARK          0x000F
#define MASK_PMU_APB_APCPU_TOP_SYS_SLEEP_CNT                0x00FF
#define MASK_PMU_APB_AP_SYS_SLEEP_CNT                       0x00FF
#define MASK_PMU_APB_WTLCP_SYS_SLEEP_CNT                    0x00FF
#define MASK_PMU_APB_PUBCP_SYS_SLEEP_CNT                    0x00FF
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_CNT                    0x00FF
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT                0x00FF
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT                      0x00FF
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP_CNT                  0x00FF
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT                   0x00FF
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT                   0x00FF
#define MASK_PMU_APB_AUDCP_SYS_DEEP_SLEEP_CNT               0x00FF
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_CNT                 0x00FF
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT                     0x00FF
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT                  0x00FF
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT                  0x00FF
#define MASK_PMU_APB_AUDCP_LIGHT_SLEEP_CNT                  0x00FF
#define MASK_PMU_APB_AON_LIGHT_SLEEP_CNT                    0x00FF
#define MASK_PMU_APB_AUDCP_SYS_SRST_BUSY                    0x0040
#define MASK_PMU_APB_AP_SYS_SRST_BUSY                       0x0020
#define MASK_PMU_APB_APCPU_SYS_SRST_BUSY                    0x0010
#define MASK_PMU_APB_GPU_SYS_SRST_BUSY                      0x0008
#define MASK_PMU_APB_MM_SYS_SRST_BUSY                       0x0004
#define MASK_PMU_APB_WTLCP_SYS_SRST_BUSY                    0x0002
#define MASK_PMU_APB_PUBCP_SYS_SRST_BUSY                    0x0001
#define MASK_PMU_APB_REG_AUDCP_SRST_FRC_LP_ACK              0x0040
#define MASK_PMU_APB_REG_AP_SRST_FRC_LP_ACK                 0x0020
#define MASK_PMU_APB_REG_APCPU_SRST_FRC_LP_ACK              0x0010
#define MASK_PMU_APB_REG_GPU_SRST_FRC_LP_ACK                0x0008
#define MASK_PMU_APB_REG_MM_SRST_FRC_LP_ACK                 0x0004
#define MASK_PMU_APB_REG_WTLCP_SRST_FRC_LP_ACK              0x0002
#define MASK_PMU_APB_REG_PUBCP_SRST_FRC_LP_ACK              0x0001
#define MASK_PMU_APB_SOFT_RST_SEL                           0x00FF
#define MASK_PMU_APB_REG_PUBCP_WTLCP_ASYNC_BRIDGE_W_FORCE_REQ 0x0200
#define MASK_PMU_APB_REG_PUBCP_WTLCP_PWR_HS_ACK             0x0100
#define MASK_PMU_APB_REG_AUDCP_SYS_DDR_PWR_HS_ACK           0x0080
#define MASK_PMU_APB_REG_PUBCP_SYS_DDR_PWR_HS_ACK           0x0040
#define MASK_PMU_APB_REG_WTLCP_SYS_DDR_PWR_HS_ACK           0x0020
#define MASK_PMU_APB_REG_APCPU_TOP_DDR_PWR_HS_ACK           0x0010
#define MASK_PMU_APB_REG_AP_SYS_DDR_PWR_HS_ACK              0x0008
#define MASK_PMU_APB_REG_MM_SYS_DDR_PWR_HS_ACK              0x0004
#define MASK_PMU_APB_REG_GPU_SYS_DDR_PWR_HS_ACK             0x0002
#define MASK_PMU_APB_REG_AON_SYS_DDR_PWR_HS_ACK             0x0001
#define MASK_PMU_APB_CSI_2P2LANE_PWR_CNT_DONE               0x0008
#define MASK_PMU_APB_CSI_4LANE_PWR_CNT_DONE                 0x0004
#define MASK_PMU_APB_CSI_2LANE_PWR_CNT_DONE                 0x0002
#define MASK_PMU_APB_DSI_PWR_CNT_DONE                       0x0001
#define MASK_PMU_APB_PD_AP_SYS_DBG_SHUTDOWN_EN              0x0001
#define MASK_PMU_APB_EIC_SYS_SEL                            0x0003
#define MASK_PMU_APB_DDR_SLP_CTRL_STATE                     0x000F
#define MASK_PMU_APB_PD_APCPU_C7_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_APCPU_TOP_DEEP_SLEEP_CNT               0x00FF
#define MASK_PMU_APB_APCPU_TOP_LIGHT_SLEEP_CNT              0x00FF
#define MASK_PMU_APB_AP_DOZE_SLEEP_CNT                      0x00FF
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP_CNT                   0x00FF
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP_CNT                   0x00FF
#define MASK_PMU_APB_AUDCP_DOZE_SLEEP_CNT                   0x00FF
#define MASK_PMU_APB_PD_APCPU_C3_WFI_SHUTDOWN_EN            0x20000000
#define MASK_PMU_APB_PD_APCPU_C3_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_APCPU_C3_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_APCPU_C3_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_APCPU_C3_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_APCPU_C3_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_APCPU_C3_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_C3_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_APCPU_C4_WFI_SHUTDOWN_EN            0x20000000
#define MASK_PMU_APB_PD_APCPU_C4_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_APCPU_C4_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_APCPU_C4_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_APCPU_C4_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_APCPU_C4_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_APCPU_C4_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_C4_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_APCPU_C5_WFI_SHUTDOWN_EN            0x20000000
#define MASK_PMU_APB_PD_APCPU_C5_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_APCPU_C5_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_APCPU_C5_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_APCPU_C5_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_APCPU_C5_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_APCPU_C5_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_C5_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_AP_VDSP_PD_SEL                      0x8000000
#define MASK_PMU_APB_PD_AP_VDSP_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_AP_VDSP_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_AP_VDSP_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_AP_VDSP_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_AP_VDSP_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_APCPU_C3_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_APCPU_C4_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_APCPU_C5_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_APCPU_C6_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_AP_VDSP_CORE_INT_DISABLE               0x0001
#define MASK_PMU_APB_CORE_WFI_MARK_CLR                      0xFF00
#define MASK_PMU_APB_CORE_WFI_MARK                          0x00FF
#define MASK_PMU_APB_APCPU_C6_DSLP_ENA                      0x0001
#define MASK_PMU_APB_AP_VDSP_DSLP_ENA                       0x0001
#define MASK_PMU_APB_APCPU_C3_DSLP_ENA                      0x0001
#define MASK_PMU_APB_APCPU_C4_DSLP_ENA                      0x0001
#define MASK_PMU_APB_APCPU_C5_DSLP_ENA                      0x0001
#define MASK_PMU_APB_PD_APCPU_C6_WFI_SHUTDOWN_EN            0x20000000
#define MASK_PMU_APB_PD_APCPU_C6_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_APCPU_C6_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_APCPU_C6_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_APCPU_C6_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_APCPU_C6_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_APCPU_C6_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_APCPU_C6_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_DCDC_CPU1_ISO_ON_DLY                0xFF000000
#define MASK_PMU_APB_PD_DCDC_CPU1_SHUTDOWN_WINDOW           0xFF0000
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_ON_DLY                0xFF00
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_OFF_DLY               0x00FF
#define MASK_PMU_APB_PD_DCDC_CPU1_STATE                     0xF000
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_SEQ_DLY               0x0FF0
#define MASK_PMU_APB_DCDC_CPU1_FRC_ON                       0x0003
#define MASK_PMU_APB_PD_APCPU_C3_STATE                      0xFF000000
#define MASK_PMU_APB_PD_APCPU_C4_STATE                      0xFF0000
#define MASK_PMU_APB_PD_APCPU_C5_STATE                      0xFF00
#define MASK_PMU_APB_PD_APCPU_C6_STATE                      0x00FF
#define MASK_PMU_APB_APCPU_VINITHI_C3                       0x0001
#define MASK_PMU_APB_APCPU_VINITHI_C4                       0x0001
#define MASK_PMU_APB_APCPU_VINITHI_C5                       0x0001
#define MASK_PMU_APB_APCPU_VINITHI_C6                       0x0001
#define MASK_PMU_APB_APCPU_CORE3_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE4_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE5_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE6_LOW_POWER_STATE            0xFF000000
#define MASK_PMU_APB_APCPU_CORE5_LOW_POWER_STATE            0xFF0000
#define MASK_PMU_APB_APCPU_CORE4_LOW_POWER_STATE            0xFF00
#define MASK_PMU_APB_APCPU_CORE3_LOW_POWER_STATE            0x00FF
#define MASK_PMU_APB_PACTIVE_CORE3_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE4_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE5_SW                       0x000F
#define MASK_PMU_APB_PACTIVE_CORE6_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE3_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE3_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE3_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE3_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE3_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE3_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE3_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE3_PREQ_SW                    0x0001
#define MASK_PMU_APB_RAM_RET_APCPU_CORE4_SW                 0x8000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE4_SW                  0x4000
#define MASK_PMU_APB_APCPU_CORE4_PACTIVE                    0x3C00
#define MASK_PMU_APB_APCPU_CORE4_PDENY                      0x0200
#define MASK_PMU_APB_APCPU_CORE4_PACCEPT                    0x0100
#define MASK_PMU_APB_MODE_ST_CORE4_CGM_EN_SW                0x0080
#define MASK_PMU_APB_RST_APCPU_CORE4_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE4_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE4_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE4_PREQ_SW                    0x0001
#define MASK_PMU_APB_RAM_RET_APCPU_CORE5_SW                 0x8000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE5_SW                  0x4000
#define MASK_PMU_APB_APCPU_CORE5_PACTIVE                    0x3C00
#define MASK_PMU_APB_APCPU_CORE5_PDENY                      0x0200
#define MASK_PMU_APB_APCPU_CORE5_PACCEPT                    0x0100
#define MASK_PMU_APB_MODE_ST_CORE5_CGM_EN_SW                0x0080
#define MASK_PMU_APB_RST_APCPU_CORE5_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE5_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE5_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE5_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE6_PACTIVE                    0x3C00
#define MASK_PMU_APB_APCPU_CORE6_PDENY                      0x0200
#define MASK_PMU_APB_APCPU_CORE6_PACCEPT                    0x0100
#define MASK_PMU_APB_MODE_ST_CORE6_CGM_EN_SW                0x0080
#define MASK_PMU_APB_RST_APCPU_CORE6_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE6_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE6_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE6_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORE3_DENY_TAR_STATE             0x03E0
#define MASK_PMU_APB_APCPU_CORE3_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE4_DENY_TAR_STATE             0x03E0
#define MASK_PMU_APB_APCPU_CORE4_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE5_DENY_TAR_STATE             0x03E0
#define MASK_PMU_APB_APCPU_CORE5_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE6_DENY_TAR_STATE             0x03E0
#define MASK_PMU_APB_APCPU_CORE6_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_PD_APCPU_C3_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_APCPU_C4_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_APCPU_C5_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_AP_VDSP_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_APCPU_C6_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_MEM_AUTO_SLP_EN1                       0xFFFFFFFF
#define MASK_PMU_APB_MEM_AUTO_SD_EN1                        0xFFFFFFFF
#define MASK_PMU_APB_MEM_SLP_CFG1                           0xFFFFFFFF
#define MASK_PMU_APB_MEM_SD_CFG1                            0xFFFFFFFF
#define MASK_PMU_APB_PD_GPU_C0_MEM_PD_REG                   0x0200
#define MASK_PMU_APB_PD_GPU_C0_ISO_REG                      0x0100
#define MASK_PMU_APB_PD_GPU_C0_PWR_CTRL_SEL                 0x0080
#define MASK_PMU_APB_PD_GPU_C0_PDCA_D_B_REG                 0x0040
#define MASK_PMU_APB_PD_GPU_C0_PDCA_M_B_REG                 0x0020
#define MASK_PMU_APB_PD_GPU_C1_MEM_PD_REG                   0x0010
#define MASK_PMU_APB_PD_GPU_C1_ISO_REG                      0x0008
#define MASK_PMU_APB_PD_GPU_C1_PWR_CTRL_SEL                 0x0004
#define MASK_PMU_APB_PD_GPU_C1_PDCA_D_B_REG                 0x0002
#define MASK_PMU_APB_PD_GPU_C1_PDCA_M_B_REG                 0x0001
#define MASK_PMU_APB_EPPLL_CDMA_SEL                         0x80000
#define MASK_PMU_APB_EPPLL_CDMA_AUTO_SEL                    0x40000
#define MASK_PMU_APB_EPPLL_CDMA2PMU_AUTO_SEL                0x20000
#define MASK_PMU_APB_XTL0_ETC_SEL                           0x10000
#define MASK_PMU_APB_XTL1_ETC_SEL                           0x8000
#define MASK_PMU_APB_RCO_ETC_SEL                            0x4000
#define MASK_PMU_APB_XTLBUF0_ETC_SEL                        0x2000
#define MASK_PMU_APB_XTLBUF1_ETC_SEL                        0x1000
#define MASK_PMU_APB_ETC_SLEEP_XTL_ON                       0x0800
#define MASK_PMU_APB_EPPLL_REF_SEL                          0x0400
#define MASK_PMU_APB_EPPLL_FRC_OFF                          0x0200
#define MASK_PMU_APB_EPPLL_FRC_ON                           0x0100
#define MASK_PMU_APB_EPPLL_TOP_DVFS_SEL                     0x0080
#define MASK_PMU_APB_EPPLL_ETC_SEL                          0x0040
#define MASK_PMU_APB_EPPLL_SP_SYS_SEL                       0x0020
#define MASK_PMU_APB_EPPLL_PUB_SYS_SEL                      0x0010
#define MASK_PMU_APB_EPPLL_AUDCP_SEL                        0x0008
#define MASK_PMU_APB_EPPLL_PUBCP_SEL                        0x0004
#define MASK_PMU_APB_EPPLL_WTLCP_SEL                        0x0002
#define MASK_PMU_APB_EPPLL_AP_SEL                           0x0001
#define MASK_PMU_APB_EPPLL_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_EPPLL_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_EPPLL_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_EPPLL_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_DORMANT                                0x40000000
#define MASK_PMU_APB_ETC_DEEP_SLEEP_REG                     0x20000000
#define MASK_PMU_APB_ETC_POWER_CTRL_SEL                     0x10000000
#define MASK_PMU_APB_ETC_SLEEP_ENA                          0x8000000
#define MASK_PMU_APB_PD_ETC_FORCE_SHUTDOWN                  0x4000000
#define MASK_PMU_APB_PD_ETC_AUTO_SHUTDOWN_EN                0x2000000
#define MASK_PMU_APB_ETC_EN                                 0x1000000
#define MASK_PMU_APB_ETC_PWR_OFF_DLY                        0xFF0000
#define MASK_PMU_APB_ETC_RST_DLY                            0xFF00
#define MASK_PMU_APB_ETC_PWR_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_ETC_SLP_STATE                          0x1E000000
#define MASK_PMU_APB_PD_ETC_DEEP_SLEEP                      0x1000000
#define MASK_PMU_APB_ETC_DEEP_SLEEP                         0x800000
#define MASK_PMU_APB_PD_ETC_STATE                           0x7C0000
#define MASK_PMU_APB_ETC_READY                              0x20000
#define MASK_PMU_APB_PD_ETC_CGM_EN                          0x10000
#define MASK_PMU_APB_ETC_ISO_DLY                            0xFF00
#define MASK_PMU_APB_ETC_SHUTDOWN_WAIT_DLY                  0x00FF
#define MASK_PMU_APB_ETC_STANDBY_DLY                        0xFF000000
#define MASK_PMU_APB_ETC_DORMANT_DLY                        0xFF0000
#define MASK_PMU_APB_ETC_PWR_ON_DLY                         0xFF00
#define MASK_PMU_APB_ETC_PWR_ON_SEQ_DLY                     0x00FF
#define MASK_PMU_APB_ETC_CGM_EN_REG                         0x10000000
#define MASK_PMU_APB_RESET_BAR_REG                          0x8000000
#define MASK_PMU_APB_DORMANT_REG                            0x4000000
#define MASK_PMU_APB_AVDD_ISOB_AON_REG                      0x800000
#define MASK_PMU_APB_DVDD_ISOB_AON_REG                      0x400000
#define MASK_PMU_APB_ETC_CGM_26M_EN_REG                     0x200000
#define MASK_PMU_APB_DVDD_OFFB_AON_REG                      0x100000
#define MASK_PMU_APB_PVDD_OFFB_AON_REG                      0x80000
#define MASK_PMU_APB_AVDD_OFFB_AON_REG                      0x40000
#define MASK_PMU_APB_ETC_PIN_SEL_CGM_EN                     0x20000
#define MASK_PMU_APB_ETC_PIN_SEL_CGM_26M_EN                 0x10000
#define MASK_PMU_APB_ETC_PIN_SEL_DORMANT                    0x8000
#define MASK_PMU_APB_ETC_PIN_SEL_AVDDISOB                   0x4000
#define MASK_PMU_APB_ETC_PIN_SEL_AVDDOFFB                   0x0800
#define MASK_PMU_APB_ETC_PIN_SEL_PVDDOFFB                   0x0400
#define MASK_PMU_APB_ETC_READY_DLY                          0x03FF
#define MASK_PMU_APB_EPLL_CLKOUT_26M_EN_SEL                 0x8000000
#define MASK_PMU_APB_ETC_PWR_PD_EN                          0x4000000
#define MASK_PMU_APB_EPLL_DIV32_CLKOUT_EN_SEL               0x2000000
#define MASK_PMU_APB_EPLL_DIV32_CLKOUT_EN_REG               0x1000000
#define MASK_PMU_APB_EPLL_CLKOUT_EN_SEL                     0x800000
#define MASK_PMU_APB_EPLL_CLKOUT_EN_REG                     0x400000
#define MASK_PMU_APB_EPLL_BG_PD_REG                         0x200000
#define MASK_PMU_APB_EPLL_BG_PD_SEL                         0x100000
#define MASK_PMU_APB_MPLL0_ETC_SEL                          0x80000
#define MASK_PMU_APB_MPLL1_ETC_SEL                          0x40000
#define MASK_PMU_APB_MPLL2_ETC_SEL                          0x20000
#define MASK_PMU_APB_DPLL0_ETC_SEL                          0x10000
#define MASK_PMU_APB_DPLL1_ETC_SEL                          0x8000
#define MASK_PMU_APB_TWPLL_ETC_SEL                          0x4000
#define MASK_PMU_APB_CPPLL_ETC_SEL                          0x2000
#define MASK_PMU_APB_GPLL_ETC_SEL                           0x1000
#define MASK_PMU_APB_EPLL_ETC_SEL                           0x0800
#define MASK_PMU_APB_RPLL_ETC_SEL                           0x0400
#define MASK_PMU_APB_ISPPLL_ETC_SEL                         0x0200
#define MASK_PMU_APB_LTEPLL_ETC_SEL                         0x0100
#define MASK_PMU_APB_EPPLL_WAIT_CNT                         0x00FF

#endif /* __DT_BINDINGS_SPRD_SHARKL5PRO_PMU_APB_MASK_H */
