<profile>

<section name = "Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97'" level="0">
<item name = "Date">Sat Sep  2 22:24:48 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9225, 9225, 92.250 us, 92.250 us, 9225, 9225, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_S_i_j_0_i6_l_j9">9223, 9223, 9, 1, 1, 9216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 110, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 233, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln251_1_fu_139_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln251_fu_127_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln252_fu_167_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln255_fu_215_p2">+, 0, 0, 14, 14, 14</column>
<column name="sub_ln255_fu_206_p2">-, 0, 0, 14, 14, 14</column>
<column name="icmp_ln251_fu_121_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln252_fu_145_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="select_ln251_1_fu_159_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln251_fu_151_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i6_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten58_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_j9_load">9, 2, 10, 20</column>
<column name="i6_fu_52">9, 2, 4, 8</column>
<column name="indvar_flatten58_fu_56">9, 2, 14, 28</column>
<column name="j9_fu_48">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="i6_fu_52">4, 0, 4, 0</column>
<column name="indvar_flatten58_fu_56">14, 0, 14, 0</column>
<column name="j9_fu_48">10, 0, 10, 0</column>
<column name="select_ln251_1_reg_257">4, 0, 4, 0</column>
<column name="select_ln251_reg_252">10, 0, 10, 0</column>
<column name="v121_reg_278">32, 0, 32, 0</column>
<column name="v122_reg_283">32, 0, 32, 0</column>
<column name="v123_reg_288">32, 0, 32, 0</column>
<column name="zext_ln255_2_reg_263">14, 0, 64, 50</column>
<column name="zext_ln255_2_reg_263">64, 32, 64, 50</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="grp_fu_690_p_din0">out, 32, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="grp_fu_690_p_din1">out, 32, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="grp_fu_690_p_opcode">out, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="grp_fu_690_p_dout0">in, 32, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="grp_fu_690_p_ce">out, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97, return value</column>
<column name="v244_address0">out, 14, ap_memory, v244, array</column>
<column name="v244_ce0">out, 1, ap_memory, v244, array</column>
<column name="v244_q0">in, 32, ap_memory, v244, array</column>
<column name="v247_address0">out, 14, ap_memory, v247, array</column>
<column name="v247_ce0">out, 1, ap_memory, v247, array</column>
<column name="v247_q0">in, 32, ap_memory, v247, array</column>
<column name="v248_address0">out, 14, ap_memory, v248, array</column>
<column name="v248_ce0">out, 1, ap_memory, v248, array</column>
<column name="v248_we0">out, 1, ap_memory, v248, array</column>
<column name="v248_d0">out, 32, ap_memory, v248, array</column>
</table>
</item>
</section>
</profile>
