Record=TopLevelDocument|FileName=FPGA_Clocks.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=FPGA1|DocumentName=FPGA_Core.SchDoc|LibraryReference=EP2C8T144C8N|SubProjectPath= |Configuration= |Description=Cyclone II Family, 1.2V FPGA, 85 I/O Pins, 2 PLLs, 144-Pin TQFP, Speed Grade 8, Commercial Grade, Pb-Free|NexusDeviceId=EP2C8T144C8N|SubPartUniqueId1=FAEVIXJB|SubPartDocPath1=FPGA_Core.SchDoc|SubPartUniqueId2=LXXQCFKK|SubPartDocPath2=FPGA_Core.SchDoc|SubPartUniqueId3=DIBUNDSH|SubPartDocPath3=FPGA_Core.SchDoc|SubPartUniqueId4=FBBBCULC|SubPartDocPath4=FPGA_Core.SchDoc|SubPartUniqueId5=HMMXGSNR|SubPartDocPath5=FPGA_Clocks.SchDoc|SubPartUniqueId6=WMDRKPPK|SubPartDocPath6=FPGA_Core.SchDoc|SubPartUniqueId7=RGNQFBLA|SubPartDocPath7=FPGA_Core.SchDoc|SubPartUniqueId8=AISHKLVM|SubPartDocPath8=FPGA_Core.SchDoc|SubPartUniqueId9=AITKEYED|SubPartDocPath9=FPGA_Clocks.SchDoc
