Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  7 15:58:32 2019
| Host         : LAPTOP-CO0VMFOQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             107 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             125 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                                                                            Enable Signal                                                                                           |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz/inst/clk_out1 | sd/cs10_out                                                                                                                                                                                        |                                                                                                                          |                1 |              1 |
|  clk_100mhz_IBUF_BUFG  | led_debug_out[15]_i_2_n_0                                                                                                                                                                          | sd/SS[0]                                                                                                                 |                1 |              1 |
|  clk_100mhz_IBUF_BUFG  | led_debug_out[15]_i_2_n_0                                                                                                                                                                          | led_debug_out[11]_i_1_n_0                                                                                                |                1 |              1 |
|  clk_100mhz_IBUF_BUFG  | led_debug_out[15]_i_2_n_0                                                                                                                                                                          | led_debug_out[12]_i_1_n_0                                                                                                |                1 |              1 |
|  clk_100mhz_IBUF_BUFG  | debounce_r                                                                                                                                                                                         |                                                                                                                          |                1 |              2 |
|  clk_wiz/inst/clk_out1 | sd/bit_counter[7]_i_1_n_0                                                                                                                                                                          | sd/bit_counter[9]_i_1_n_0                                                                                                |                2 |              4 |
|  clk_100mhz_IBUF_BUFG  | address                                                                                                                                                                                            |                                                                                                                          |                2 |              4 |
|  clk_wiz/inst/clk_out1 | sd/return_state[4]_i_1_n_0                                                                                                                                                                         |                                                                                                                          |                2 |              5 |
|  clk_wiz/inst/clk_out1 | sd/state[4]_i_1_n_0                                                                                                                                                                                | led_OBUF[13]                                                                                                             |                3 |              5 |
|  clk_wiz/inst/clk_out1 | sd/bit_counter[7]_i_1_n_0                                                                                                                                                                          |                                                                                                                          |                3 |              6 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                                                                    |                                                                                                                          |                6 |              7 |
|  clk_wiz/inst/clk_out1 | sd/byte_counter[8]_i_2_n_0                                                                                                                                                                         | sd/byte_counter[8]_i_1_n_0                                                                                               |                4 |              7 |
|  clk_wiz/inst/clk_out1 | sd/data_sig[7]_i_2_n_0                                                                                                                                                                             | sd/data_sig[7]_i_1_n_0                                                                                                   |                1 |              7 |
|  clk_wiz/inst/clk_out1 | sd/recv_data[7]_i_1_n_0                                                                                                                                                                            |                                                                                                                          |                2 |              8 |
|  clk_100mhz_IBUF_BUFG  | memgen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_88   | memgen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_36_psbram_and_n |                2 |              8 |
|  clk_100mhz_IBUF_BUFG  | memgen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_115 | memgen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_35_psbram_and_n |                4 |              8 |
|  clk_100mhz_IBUF_BUFG  | memgen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_112 | memgen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_34_psbram_and_n |                2 |              8 |
|  clk_wiz/inst/clk_out1 | sd/cmd_out[47]_i_1_n_0                                                                                                                                                                             | sd/cmd_out[55]_i_1_n_0                                                                                                   |                2 |              9 |
|  clk_100mhz_IBUF_BUFG  | sd/inner_sector_counter_reg[9]                                                                                                                                                                     | inner_sector_counter[10]_i_1_n_0                                                                                         |                3 |              9 |
|  clk_wiz/inst/clk_out1 | sd/dout[7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                          |                6 |             16 |
|  clk_100mhz_IBUF_BUFG  | sd/E[0]                                                                                                                                                                                            |                                                                                                                          |                9 |             19 |
|  clk_wiz/inst/clk_out1 | sd/boot_counter[0]_i_1_n_0                                                                                                                                                                         | led_OBUF[13]                                                                                                             |                7 |             27 |
|  clk_100mhz_IBUF_BUFG  | address                                                                                                                                                                                            | sector_count[5]_i_1_n_0                                                                                                  |                8 |             30 |
|  clk_wiz/inst/clk_out1 | sd/cmd_out[47]_i_1_n_0                                                                                                                                                                             |                                                                                                                          |               13 |             46 |
|  clk_100mhz_IBUF_BUFG  |                                                                                                                                                                                                    |                                                                                                                          |               31 |             53 |
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


