<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SinglePhotonCounter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SinglePhotonCounter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ZSDRAM_Module_Demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ZSDRAM_Module_Demo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ZSDRAM_Module_Demo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ZSDRAM_Module_Demo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ZSDRAM_Module_Demo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ZSDRAM_Module_Demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ZSDRAM_Module_Demo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ZSDRAM_Module_Demo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ZSDRAM_Module_Demo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ZSDRAM_Module_Demo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ZSDRAM_Module_Demo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ZSDRAM_Module_Demo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ZSDRAM_Module_Demo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ZSDRAM_Module_Demo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ZSDRAM_Module_Demo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ZSDRAM_Module_Demo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ZSDRAM_Module_Demo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ZSDRAM_Module_Demo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ZSDRAM_Module_Demo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ZSDRAM_Module_Demo.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ZSDRAM_Module_Demo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ZSDRAM_Module_Demo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ZSDRAM_Module_Demo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ZSDRAM_Module_Demo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ZSDRAM_Module_Demo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ZSDRAM_Module_Demo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ZSDRAM_Module_Demo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ZSDRAM_Module_Demo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ZSDRAM_Module_Demo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ZSDRAM_Module_Demo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ZSDRAM_Module_Demo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ZSDRAM_Module_Demo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ZSDRAM_Module_Demo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ZSDRAM_Module_Demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="zsdram_module_demo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="zsdram_module_demo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="zsdram_module_demo.drc" xil_pn:subbranch="FPGAConfiguration"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1679306254" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1679306254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679306254" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3680541329865425999" xil_pn:start_ts="1679306254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679306254" xil_pn:in_ck="-7602881124896263696" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1155587640774986363" xil_pn:start_ts="1679306254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ZsyPLL.v"/>
      <outfile xil_pn:name="ipcore_dir/ZsyROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ZsyROM.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679306254" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3200492075521577169" xil_pn:start_ts="1679306254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679306254" xil_pn:in_ck="-6285120928488136530" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1679306254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679306254" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1045359130626221839" xil_pn:start_ts="1679306254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679306266" xil_pn:in_ck="7002470818184558977" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1049613534398621132" xil_pn:start_ts="1679306254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.lso"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.ngc"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.ngr"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.prj"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.stx"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.syr"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.xst"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1679306266" xil_pn:in_ck="-3995194848802332753" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1280440315412058628" xil_pn:start_ts="1679306266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679306271" xil_pn:in_ck="-3669916217180217265" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6065977318800499878" xil_pn:start_ts="1679306266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.bld"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.ngd"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1679306282" xil_pn:in_ck="3115156857574580231" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="325589658960453222" xil_pn:start_ts="1679306271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.pcf"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_map.map"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_map.mrp"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_map.ncd"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_map.ngm"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_map.xrpt"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_summary.xml"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1679306294" xil_pn:in_ck="5692828238355416160" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6937897011652631087" xil_pn:start_ts="1679306282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.ncd"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.pad"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.par"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.ptwx"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.unroutes"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.xpi"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_pad.csv"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_pad.txt"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1679306303" xil_pn:in_ck="7323183715320189309" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1679306294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="zsdram_module_demo.bgn"/>
      <outfile xil_pn:name="zsdram_module_demo.bit"/>
      <outfile xil_pn:name="zsdram_module_demo.drc"/>
    </transform>
    <transform xil_pn:end_ts="1679306310" xil_pn:in_ck="843395324182114375" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1679306310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679306294" xil_pn:in_ck="-1972058144046250877" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1679306290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.twr"/>
      <outfile xil_pn:name="ZSDRAM_Module_Demo.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
