=====
SETUP
0.873
16.835
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n321_s
7.265
7.835
u_v9958/u_timing_control/u_ssg/n320_s
7.835
7.870
u_v9958/u_timing_control/u_ssg/n319_s
7.870
8.340
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
8.753
9.124
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s
9.124
9.594
u_v9958/u_timing_control/u_screen_mode/n309_s
10.717
11.088
u_v9958/u_timing_control/u_screen_mode/n308_s
11.088
11.558
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.955
12.326
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.326
12.796
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.213
13.584
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.584
14.054
u_v9958/u_timing_control/u_screen_mode/n767_s6
14.301
14.754
u_v9958/u_timing_control/u_screen_mode/n767_s5
15.168
15.630
u_v9958/u_timing_control/u_screen_mode/n767_s4
15.631
16.093
u_v9958/u_timing_control/u_screen_mode/n767_s1
16.265
16.835
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
16.835
=====
SETUP
0.996
16.713
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.310
7.681
u_v9958/u_timing_control/u_ssg/n323_s1
7.681
7.716
u_v9958/u_timing_control/u_ssg/n322_s
7.716
7.751
u_v9958/u_timing_control/u_ssg/n321_s
7.751
8.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.618
8.989
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.989
9.459
u_v9958/u_timing_control/u_screen_mode/n311_s
10.405
10.776
u_v9958/u_timing_control/u_screen_mode/n310_s
10.776
11.246
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.643
12.014
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.014
12.484
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
13.149
13.520
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
13.520
13.990
u_v9958/u_timing_control/u_screen_mode/n768_s7
14.508
15.078
u_v9958/u_timing_control/u_screen_mode/n768_s5
15.079
15.628
u_v9958/u_timing_control/u_screen_mode/n768_s2
15.800
16.171
u_v9958/u_timing_control/u_screen_mode/n768_s1
16.342
16.713
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
16.713
=====
SETUP
1.086
16.623
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n321_s
7.265
7.835
u_v9958/u_timing_control/u_ssg/n320_s
7.835
7.870
u_v9958/u_timing_control/u_ssg/n319_s
7.870
8.340
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
8.753
9.124
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s
9.124
9.594
u_v9958/u_timing_control/u_screen_mode/n309_s
10.717
11.088
u_v9958/u_timing_control/u_screen_mode/n308_s
11.088
11.558
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.955
12.326
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.326
12.796
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.213
13.584
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.584
13.619
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.619
13.655
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.655
14.125
u_v9958/u_timing_control/u_screen_mode/n765_s7
14.538
15.093
u_v9958/u_timing_control/u_screen_mode/n765_s4
15.611
16.073
u_v9958/u_timing_control/u_screen_mode/n765_s1
16.074
16.623
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
16.623
=====
SETUP
1.282
16.392
17.674
u_sdram/ff_sdr_read_data_14_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s6
14.448
15.003
u_v9958/u_vram_interface/w_rdata8_6_s5
15.003
15.106
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_6_s0
16.392
=====
SETUP
1.322
16.387
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n321_s
7.265
7.835
u_v9958/u_timing_control/u_ssg/n320_s
7.835
7.870
u_v9958/u_timing_control/u_ssg/n319_s
7.870
8.340
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
8.753
9.124
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s
9.124
9.594
u_v9958/u_timing_control/u_screen_mode/n309_s
10.717
11.088
u_v9958/u_timing_control/u_screen_mode/n308_s
11.088
11.558
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.955
12.326
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.326
12.796
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.213
13.584
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.584
13.619
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.619
13.655
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.655
13.690
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.690
13.725
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.725
13.760
u_v9958/u_timing_control/u_screen_mode/n762_s6
14.401
14.950
u_v9958/u_timing_control/u_screen_mode/n762_s4
14.951
15.404
u_v9958/u_timing_control/u_screen_mode/n762_s1
15.817
16.387
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
16.387
=====
SETUP
1.393
16.316
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.310
7.681
u_v9958/u_timing_control/u_ssg/n323_s1
7.681
7.716
u_v9958/u_timing_control/u_ssg/n322_s
7.716
7.751
u_v9958/u_timing_control/u_ssg/n321_s
7.751
8.221
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.618
8.989
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.989
9.459
u_v9958/u_timing_control/u_screen_mode/n311_s
10.405
10.776
u_v9958/u_timing_control/u_screen_mode/n310_s
10.776
11.246
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.643
12.014
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.014
12.484
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
13.149
13.520
u_v9958/u_timing_control/u_screen_mode/n769_s7
13.933
14.304
u_v9958/u_timing_control/u_screen_mode/n769_s5
14.474
15.023
u_v9958/u_timing_control/u_screen_mode/n769_s3
15.025
15.574
u_v9958/u_timing_control/u_screen_mode/n769_s1
15.746
16.316
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0
16.316
=====
SETUP
1.465
16.244
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n321_s
7.265
7.835
u_v9958/u_timing_control/u_ssg/n320_s
7.835
7.870
u_v9958/u_timing_control/u_ssg/n319_s
7.870
8.340
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
8.753
9.124
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s
9.124
9.594
u_v9958/u_timing_control/u_screen_mode/n309_s
10.717
11.088
u_v9958/u_timing_control/u_screen_mode/n308_s
11.088
11.558
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.955
12.326
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.326
12.796
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.213
13.584
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.584
13.619
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.619
13.655
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.655
13.690
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.690
13.725
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.725
14.195
u_v9958/u_timing_control/u_screen_mode/n763_s5
14.365
14.818
u_v9958/u_timing_control/u_screen_mode/n763_s4
15.232
15.694
u_v9958/u_timing_control/u_screen_mode/n763_s1
15.695
16.244
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
16.244
=====
SETUP
1.508
16.166
17.674
u_sdram/ff_sdr_read_data_0_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.224
14.677
u_v9958/u_vram_interface/w_rdata8_0_s5
14.677
14.780
u_v9958/u_vram_interface/ff_cpu_vram_rdata_0_s0
16.166
=====
SETUP
1.640
16.068
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n321_s
7.265
7.835
u_v9958/u_timing_control/u_ssg/n320_s
7.835
7.870
u_v9958/u_timing_control/u_ssg/n319_s
7.870
8.340
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
8.753
9.124
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s
9.124
9.594
u_v9958/u_timing_control/u_screen_mode/n309_s
10.717
11.088
u_v9958/u_timing_control/u_screen_mode/n308_s
11.088
11.558
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.955
12.326
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.326
12.796
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.213
13.584
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.584
13.619
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.619
14.089
u_v9958/u_timing_control/u_screen_mode/n766_s8
14.260
14.713
u_v9958/u_timing_control/u_screen_mode/n766_s4
15.231
15.602
u_v9958/u_timing_control/u_screen_mode/n766_s1
15.606
16.068
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
16.068
=====
SETUP
1.660
16.049
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n321_s
7.265
7.835
u_v9958/u_timing_control/u_ssg/n320_s
7.835
7.870
u_v9958/u_timing_control/u_ssg/n319_s
7.870
8.340
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
8.753
9.124
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s
9.124
9.594
u_v9958/u_timing_control/u_screen_mode/n309_s
10.717
11.088
u_v9958/u_timing_control/u_screen_mode/n308_s
11.088
11.558
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.955
12.326
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.326
12.796
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.213
13.584
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.584
13.619
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.619
13.655
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.655
13.690
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.690
14.160
u_v9958/u_timing_control/u_screen_mode/n764_s6
14.573
15.035
u_v9958/u_timing_control/u_screen_mode/n764_s4
15.036
15.498
u_v9958/u_timing_control/u_screen_mode/n764_s1
15.500
16.049
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
16.049
=====
SETUP
1.695
12.476
14.171
u_v9958/u_video_out/ff_v_en_s0
6.103
6.335
u_v9958/u_video_out/w_video_g_4_s0
7.893
8.410
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
9.064
9.581
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
9.983
10.436
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
10.688
11.059
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
11.213
11.762
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
11.906
12.476
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
12.476
=====
SETUP
1.695
15.978
17.674
u_sdram/ff_sdr_read_data_4_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_4_s6
14.035
14.590
u_v9958/u_vram_interface/w_rdata8_4_s5
14.590
14.693
u_v9958/u_vram_interface/ff_cpu_vram_rdata_4_s0
15.978
=====
SETUP
1.789
12.382
14.171
u_v9958/u_video_out/ff_v_en_s0
6.103
6.335
u_v9958/u_video_out/w_video_b_1_s0
7.895
8.412
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
9.267
9.729
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
9.731
10.184
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
10.680
11.051
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
11.205
11.658
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
11.812
12.382
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
12.382
=====
SETUP
1.813
15.860
17.674
u_sdram/ff_sdr_read_data_13_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.194
14.565
u_v9958/u_vram_interface/w_rdata8_5_s5
14.565
14.668
u_v9958/u_vram_interface/ff_cpu_vram_rdata_5_s0
15.860
=====
SETUP
1.894
15.780
17.674
u_sdram/ff_sdr_read_data_2_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
14.095
14.650
u_v9958/u_vram_interface/w_rdata8_2_s5
14.650
14.753
u_v9958/u_vram_interface/ff_cpu_vram_rdata_2_s0
15.780
=====
SETUP
1.933
15.741
17.674
u_sdram/ff_sdr_read_data_14_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s6
14.448
15.003
u_v9958/u_vram_interface/w_rdata8_6_s5
15.003
15.106
u_v9958/u_vram_interface/ff_cpu_vram_rdata_6_s0
15.741
=====
SETUP
2.033
15.641
17.674
u_sdram/ff_sdr_read_data_15_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s6
14.301
14.754
u_v9958/u_vram_interface/w_rdata8_7_s5
14.754
14.857
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_7_s0
15.641
=====
SETUP
2.033
15.641
17.674
u_sdram/ff_sdr_read_data_15_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s6
14.301
14.754
u_v9958/u_vram_interface/w_rdata8_7_s5
14.754
14.857
u_v9958/u_vram_interface/ff_cpu_vram_rdata_7_s0
15.641
=====
SETUP
2.120
15.554
17.674
u_sdram/ff_sdr_read_data_2_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
14.095
14.650
u_v9958/u_vram_interface/w_rdata8_2_s5
14.650
14.753
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_2_s0
15.554
=====
SETUP
2.176
9.675
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n747_s3
6.784
7.246
u_sdram/n747_s2
7.248
7.797
u_sdram/ff_sdr_read_data_16_s0
9.675
=====
SETUP
2.176
9.675
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n747_s3
6.784
7.246
u_sdram/n747_s2
7.248
7.797
u_sdram/ff_sdr_read_data_17_s0
9.675
=====
SETUP
2.202
15.472
17.674
u_sdram/ff_sdr_read_data_1_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.199
14.570
u_v9958/u_vram_interface/w_rdata8_1_s5
14.570
14.673
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_1_s0
15.472
=====
SETUP
2.206
15.468
17.674
u_sdram/ff_sdr_read_data_13_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.194
14.565
u_v9958/u_vram_interface/w_rdata8_5_s5
14.565
14.668
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_5_s0
15.468
=====
SETUP
2.213
9.638
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n747_s3
6.784
7.246
u_sdram/n747_s2
7.248
7.797
u_sdram/ff_sdr_read_data_18_s0
9.638
=====
SETUP
2.213
9.638
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n747_s3
6.784
7.246
u_sdram/n747_s2
7.248
7.797
u_sdram/ff_sdr_read_data_19_s0
9.638
=====
HOLD
0.080
5.673
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.673
=====
HOLD
0.080
5.673
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.673
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.796
=====
HOLD
0.206
5.799
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.799
=====
HOLD
0.206
5.799
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.799
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.208
5.801
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.801
=====
HOLD
0.208
5.801
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.801
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.216
5.809
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.809
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_pattern_5_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_4_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_pattern_4_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_4_s
5.666
=====
HOLD
0.324
5.679
5.354
u_msx_slot/ff_initial_busy_s0
5.343
5.545
u_msx_slot/ff_iorq_wr_s0
5.679
=====
HOLD
0.324
5.679
5.354
u_msx_slot/ff_initial_busy_s0
5.343
5.545
u_msx_slot/ff_iorq_rd_s0
5.679
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.918
=====
HOLD
0.326
5.680
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.680
=====
HOLD
0.326
5.680
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.680
