#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 10 12:58:22 2019
# Process ID: 15660
# Current directory: C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12456 C:\Users\Guilherme\Documents\UnB\Pratica_de_Eletronica_Digital_2\2019_1\Filtro_FIR_1\tutorial_microblaze\tutorial_microblaze.xpr
# Log file: C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/vivado.log
# Journal file: C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 783.965 ; gain = 150.313
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk -hwspec C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk -hwspec C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 886.805 ; gain = 85.473
