// Seed: 1253735339
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
  wire id_3;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_16;
  module_0();
  wire id_17;
  id_18(
      .id_0(id_15), .id_1(1), .id_2(id_15), .id_3(1)
  );
  wire id_19;
  initial begin
    wait (id_17);
    id_9 <= id_1 - id_10;
    disable id_20;
  end
  wire id_21;
  tri0 id_22 = 1;
  wire id_23, id_24, id_25;
endmodule
