// Seed: 88134148
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_7;
  type_10 id_8 (
      .id_0 (1),
      .id_1 (1'h0),
      .id_2 (),
      .id_3 (1'b0),
      .id_4 (id_7 & 1'b0),
      .id_5 (id_4),
      .id_6 (id_7),
      .id_7 (1),
      .id_8 (1),
      .id_9 (id_7),
      .id_10(""),
      .id_11(id_7),
      .id_12(id_6 - 1),
      .id_13(1)
  );
  logic id_9 = 1;
endmodule
