// Seed: 3797284871
module module_0 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    output tri0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply0 id_8,
    output uwire id_9,
    output wire id_10,
    input uwire id_11,
    input tri id_12,
    output supply1 id_13,
    input tri id_14,
    input tri0 id_15,
    input tri id_16,
    input tri1 id_17
);
  logic id_19 = id_8;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output tri0  id_6,
    output tri1  id_7,
    output wire  id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8,
      id_4,
      id_5,
      id_1,
      id_1,
      id_1,
      id_8,
      id_7,
      id_2,
      id_2,
      id_8,
      id_4,
      id_3,
      id_5,
      id_2
  );
endmodule
