--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6565 paths analyzed, 69 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.161ns.
--------------------------------------------------------------------------------
Slack:                  8.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.126ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y46.A1       net (fanout=11)       1.359   Mmux_M_alu_a211
    SLICE_X8Y46.A        Tilo                  0.254   alu/N180
                                                       alu/Sh211
    SLICE_X12Y39.A2      net (fanout=2)        1.891   alu/Sh21
    SLICE_X12Y39.A       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>8
    SLICE_X12Y39.B6      net (fanout=1)        0.143   alu/out<1>7
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>10
    SLICE_X14Y40.CX      net (fanout=3)        0.656   M_alu_out[1]
    SLICE_X14Y40.CMUX    Tcxc                  0.192   M_alu_out[0]
                                                       n0002<7>_SW1
    SLICE_X13Y35.A2      net (fanout=1)        1.241   N9
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.126ns (2.227ns logic, 8.899ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  8.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.113ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y46.A1       net (fanout=11)       1.359   Mmux_M_alu_a211
    SLICE_X8Y46.A        Tilo                  0.254   alu/N180
                                                       alu/Sh211
    SLICE_X12Y39.A2      net (fanout=2)        1.891   alu/Sh21
    SLICE_X12Y39.A       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>8
    SLICE_X12Y39.B6      net (fanout=1)        0.143   alu/out<1>7
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>10
    SLICE_X12Y39.CX      net (fanout=3)        0.505   M_alu_out[1]
    SLICE_X12Y39.CMUX    Tcxc                  0.182   M_alu_out[1]
                                                       n0002<7>_SW3
    SLICE_X13Y35.D2      net (fanout=1)        1.389   N12
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     11.113ns (2.217ns logic, 8.896ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  9.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.926ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y46.D5       net (fanout=17)       1.863   M_state_q_FSM_FFd2
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y46.A1       net (fanout=11)       1.359   Mmux_M_alu_a211
    SLICE_X8Y46.A        Tilo                  0.254   alu/N180
                                                       alu/Sh211
    SLICE_X12Y39.A2      net (fanout=2)        1.891   alu/Sh21
    SLICE_X12Y39.A       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>8
    SLICE_X12Y39.B6      net (fanout=1)        0.143   alu/out<1>7
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>10
    SLICE_X14Y40.CX      net (fanout=3)        0.656   M_alu_out[1]
    SLICE_X14Y40.CMUX    Tcxc                  0.192   M_alu_out[0]
                                                       n0002<7>_SW1
    SLICE_X13Y35.A2      net (fanout=1)        1.241   N9
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.926ns (2.227ns logic, 8.699ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.913ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y46.D5       net (fanout=17)       1.863   M_state_q_FSM_FFd2
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y46.A1       net (fanout=11)       1.359   Mmux_M_alu_a211
    SLICE_X8Y46.A        Tilo                  0.254   alu/N180
                                                       alu/Sh211
    SLICE_X12Y39.A2      net (fanout=2)        1.891   alu/Sh21
    SLICE_X12Y39.A       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>8
    SLICE_X12Y39.B6      net (fanout=1)        0.143   alu/out<1>7
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>10
    SLICE_X12Y39.CX      net (fanout=3)        0.505   M_alu_out[1]
    SLICE_X12Y39.CMUX    Tcxc                  0.182   M_alu_out[1]
                                                       n0002<7>_SW3
    SLICE_X13Y35.D2      net (fanout=1)        1.389   N12
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.913ns (2.217ns logic, 8.696ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.832ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X14Y53.B5      net (fanout=11)       0.928   Mmux_M_alu_a211
    SLICE_X14Y53.B       Tilo                  0.235   alu/N22
                                                       alu/out<0>9
    SLICE_X15Y41.A3      net (fanout=1)        1.380   alu/out<0>11
    SLICE_X15Y41.A       Tilo                  0.259   alu/Msub_a[7]_b[7]_sub_2_OUT_lut[7]
                                                       alu/out<0>14
    SLICE_X14Y40.B4      net (fanout=1)        0.487   alu/out<0>15
    SLICE_X14Y40.B       Tilo                  0.235   M_alu_out[0]
                                                       alu/out<0>23
    SLICE_X12Y39.C4      net (fanout=3)        0.607   M_alu_out[0]
    SLICE_X12Y39.CMUX    Tilo                  0.430   M_alu_out[1]
                                                       n0002<7>_SW3_G
                                                       n0002<7>_SW3
    SLICE_X13Y35.D2      net (fanout=1)        1.389   N12
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.832ns (2.432ns logic, 8.400ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  9.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.632ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y46.D5       net (fanout=17)       1.863   M_state_q_FSM_FFd2
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X14Y53.B5      net (fanout=11)       0.928   Mmux_M_alu_a211
    SLICE_X14Y53.B       Tilo                  0.235   alu/N22
                                                       alu/out<0>9
    SLICE_X15Y41.A3      net (fanout=1)        1.380   alu/out<0>11
    SLICE_X15Y41.A       Tilo                  0.259   alu/Msub_a[7]_b[7]_sub_2_OUT_lut[7]
                                                       alu/out<0>14
    SLICE_X14Y40.B4      net (fanout=1)        0.487   alu/out<0>15
    SLICE_X14Y40.B       Tilo                  0.235   M_alu_out[0]
                                                       alu/out<0>23
    SLICE_X12Y39.C4      net (fanout=3)        0.607   M_alu_out[0]
    SLICE_X12Y39.CMUX    Tilo                  0.430   M_alu_out[1]
                                                       n0002<7>_SW3_G
                                                       n0002<7>_SW3
    SLICE_X13Y35.D2      net (fanout=1)        1.389   N12
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.632ns (2.432ns logic, 8.200ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  9.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.492ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.A3       net (fanout=17)       2.140   M_state_q_FSM_FFd1
    SLICE_X6Y46.A        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_2
    SLICE_X13Y45.B1      net (fanout=7)        1.213   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW11
    SLICE_X13Y45.B       Tilo                  0.259   alu/N48
                                                       Mmux_M_alu_a22
    SLICE_X12Y41.BX      net (fanout=4)        1.446   M_alu_a[1]
    SLICE_X12Y41.COUT    Tbxcy                 0.156   alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy[3]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy<3>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy[3]
    SLICE_X12Y42.DMUX    Tcind                 0.320   alu/a[7]_b[7]_sub_2_OUT[7]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_xor<7>
    SLICE_X13Y40.C2      net (fanout=1)        1.589   alu/a[7]_b[7]_sub_2_OUT[7]
    SLICE_X13Y40.C       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>5
    SLICE_X13Y40.A2      net (fanout=1)        0.542   alu/out<7>4
    SLICE_X13Y40.A       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>11
    SLICE_X13Y35.A3      net (fanout=3)        1.268   M_alu_out[7]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.492ns (2.291ns logic, 8.201ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  9.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.439ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X14Y53.B5      net (fanout=11)       0.928   Mmux_M_alu_a211
    SLICE_X14Y53.B       Tilo                  0.235   alu/N22
                                                       alu/out<0>9
    SLICE_X15Y41.A3      net (fanout=1)        1.380   alu/out<0>11
    SLICE_X15Y41.A       Tilo                  0.259   alu/Msub_a[7]_b[7]_sub_2_OUT_lut[7]
                                                       alu/out<0>14
    SLICE_X14Y40.B4      net (fanout=1)        0.487   alu/out<0>15
    SLICE_X14Y40.B       Tilo                  0.235   M_alu_out[0]
                                                       alu/out<0>23
    SLICE_X14Y40.C4      net (fanout=3)        0.389   M_alu_out[0]
    SLICE_X14Y40.CMUX    Tilo                  0.403   M_alu_out[0]
                                                       n0002<7>_SW1_G
                                                       n0002<7>_SW1
    SLICE_X13Y35.A2      net (fanout=1)        1.241   N9
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.439ns (2.405ns logic, 8.034ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  9.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.310ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y36.B4       net (fanout=11)       1.908   Mmux_M_alu_a211
    SLICE_X8Y36.B        Tilo                  0.254   alu/Sh2
                                                       alu/Sh22
    SLICE_X8Y36.D1       net (fanout=4)        0.609   alu/Sh2
    SLICE_X8Y36.CMUX     Topdc                 0.456   alu/Sh2
                                                       alu/out<2>8_SW0_F
                                                       alu/out<2>8_SW0
    SLICE_X8Y36.A2       net (fanout=2)        0.750   N15
    SLICE_X8Y36.A        Tilo                  0.254   alu/Sh2
                                                       alu/out<2>9
    SLICE_X13Y35.A4      net (fanout=2)        1.197   M_alu_out[2]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.310ns (2.237ns logic, 8.073ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  9.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.276ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.A3       net (fanout=17)       2.140   M_state_q_FSM_FFd1
    SLICE_X6Y46.A        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_2
    SLICE_X13Y45.B1      net (fanout=7)        1.213   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW11
    SLICE_X13Y45.B       Tilo                  0.259   alu/N48
                                                       Mmux_M_alu_a22
    SLICE_X12Y41.BX      net (fanout=4)        1.446   M_alu_a[1]
    SLICE_X12Y41.COUT    Tbxcy                 0.156   alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy[3]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy<3>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy[3]
    SLICE_X12Y42.DMUX    Tcind                 0.320   alu/a[7]_b[7]_sub_2_OUT[7]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_xor<7>
    SLICE_X13Y40.C2      net (fanout=1)        1.589   alu/a[7]_b[7]_sub_2_OUT[7]
    SLICE_X13Y40.C       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>5
    SLICE_X13Y40.A2      net (fanout=1)        0.542   alu/out<7>4
    SLICE_X13Y40.A       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>11
    SLICE_X13Y35.D6      net (fanout=3)        1.052   M_alu_out[7]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.276ns (2.291ns logic, 7.985ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  9.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.261ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y36.B4       net (fanout=11)       1.908   Mmux_M_alu_a211
    SLICE_X8Y36.B        Tilo                  0.254   alu/Sh2
                                                       alu/Sh22
    SLICE_X12Y36.B5      net (fanout=4)        0.741   alu/Sh2
    SLICE_X12Y36.B       Tilo                  0.254   N153
                                                       alu/out<2>8_SW1
    SLICE_X8Y36.A5       net (fanout=3)        0.771   alu/N16
    SLICE_X8Y36.A        Tilo                  0.254   alu/Sh2
                                                       alu/out<2>9
    SLICE_X13Y35.A4      net (fanout=2)        1.197   M_alu_out[2]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.261ns (2.035ns logic, 8.226ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  9.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.239ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y46.D5       net (fanout=17)       1.863   M_state_q_FSM_FFd2
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X14Y53.B5      net (fanout=11)       0.928   Mmux_M_alu_a211
    SLICE_X14Y53.B       Tilo                  0.235   alu/N22
                                                       alu/out<0>9
    SLICE_X15Y41.A3      net (fanout=1)        1.380   alu/out<0>11
    SLICE_X15Y41.A       Tilo                  0.259   alu/Msub_a[7]_b[7]_sub_2_OUT_lut[7]
                                                       alu/out<0>14
    SLICE_X14Y40.B4      net (fanout=1)        0.487   alu/out<0>15
    SLICE_X14Y40.B       Tilo                  0.235   M_alu_out[0]
                                                       alu/out<0>23
    SLICE_X14Y40.C4      net (fanout=3)        0.389   M_alu_out[0]
    SLICE_X14Y40.CMUX    Tilo                  0.403   M_alu_out[0]
                                                       n0002<7>_SW1_G
                                                       n0002<7>_SW1
    SLICE_X13Y35.A2      net (fanout=1)        1.241   N9
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.239ns (2.405ns logic, 7.834ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  9.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.201ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.A3       net (fanout=17)       2.140   M_state_q_FSM_FFd1
    SLICE_X6Y46.A        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_2
    SLICE_X14Y52.D6      net (fanout=7)        1.279   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW11
    SLICE_X14Y52.D       Tilo                  0.235   alu/out<0>3
                                                       alu/out<0>3
    SLICE_X14Y53.B4      net (fanout=1)        0.487   alu/out<0>3
    SLICE_X14Y53.B       Tilo                  0.235   alu/N22
                                                       alu/out<0>9
    SLICE_X15Y41.A3      net (fanout=1)        1.380   alu/out<0>11
    SLICE_X15Y41.A       Tilo                  0.259   alu/Msub_a[7]_b[7]_sub_2_OUT_lut[7]
                                                       alu/out<0>14
    SLICE_X14Y40.B4      net (fanout=1)        0.487   alu/out<0>15
    SLICE_X14Y40.B       Tilo                  0.235   M_alu_out[0]
                                                       alu/out<0>23
    SLICE_X12Y39.C4      net (fanout=3)        0.607   M_alu_out[0]
    SLICE_X12Y39.CMUX    Tilo                  0.430   M_alu_out[1]
                                                       n0002<7>_SW3_G
                                                       n0002<7>_SW3
    SLICE_X13Y35.D2      net (fanout=1)        1.389   N12
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.201ns (2.432ns logic, 7.769ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  9.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.169ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X9Y45.B1       net (fanout=17)       2.014   M_state_q_FSM_FFd1
    SLICE_X9Y45.B        Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X13Y42.B4      net (fanout=19)       1.368   N7
    SLICE_X13Y42.B       Tilo                  0.259   alu/out<1>2
                                                       Mmux_M_alu_b21
    SLICE_X23Y47.A2      net (fanout=8)        1.953   M_alu_b[1]
    SLICE_X23Y47.A       Tilo                  0.259   alu/N164
                                                       alu/out<3>8
    SLICE_X15Y39.A3      net (fanout=1)        1.481   alu/out<3>7
    SLICE_X15Y39.A       Tilo                  0.259   alu/out<3>8
                                                       alu/out<3>10
    SLICE_X13Y35.B6      net (fanout=3)        1.025   M_alu_out[3]
    SLICE_X13Y35.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       n0002<7>_SW0_SW1_SW0_SW0
    SLICE_X13Y35.A5      net (fanout=1)        0.230   N182
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.169ns (2.098ns logic, 8.071ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  9.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.166ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X13Y46.B3      net (fanout=2)        1.197   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X13Y46.B       Tilo                  0.259   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW0
                                                       Mmux_M_alu_a211
    SLICE_X13Y46.C4      net (fanout=30)       0.365   Mmux_M_alu_a21
    SLICE_X13Y46.C       Tilo                  0.259   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW0
                                                       Mmux_M_alu_a71
    SLICE_X12Y42.CX      net (fanout=2)        0.735   M_alu_a[6]
    SLICE_X12Y42.DMUX    Tcxd                  0.333   alu/a[7]_b[7]_sub_2_OUT[7]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_xor<7>
    SLICE_X13Y40.C2      net (fanout=1)        1.589   alu/a[7]_b[7]_sub_2_OUT[7]
    SLICE_X13Y40.C       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>5
    SLICE_X13Y40.A2      net (fanout=1)        0.542   alu/out<7>4
    SLICE_X13Y40.A       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>11
    SLICE_X13Y35.A3      net (fanout=3)        1.268   M_alu_out[7]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.166ns (2.407ns logic, 7.759ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  9.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.160ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y46.A5       net (fanout=17)       1.808   M_state_q_FSM_FFd2
    SLICE_X6Y46.A        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_2
    SLICE_X13Y45.B1      net (fanout=7)        1.213   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW11
    SLICE_X13Y45.B       Tilo                  0.259   alu/N48
                                                       Mmux_M_alu_a22
    SLICE_X12Y41.BX      net (fanout=4)        1.446   M_alu_a[1]
    SLICE_X12Y41.COUT    Tbxcy                 0.156   alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy[3]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy<3>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy[3]
    SLICE_X12Y42.DMUX    Tcind                 0.320   alu/a[7]_b[7]_sub_2_OUT[7]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_xor<7>
    SLICE_X13Y40.C2      net (fanout=1)        1.589   alu/a[7]_b[7]_sub_2_OUT[7]
    SLICE_X13Y40.C       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>5
    SLICE_X13Y40.A2      net (fanout=1)        0.542   alu/out<7>4
    SLICE_X13Y40.A       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>11
    SLICE_X13Y35.A3      net (fanout=3)        1.268   M_alu_out[7]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.160ns (2.291ns logic, 7.869ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  9.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.140ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X9Y45.B1       net (fanout=17)       2.014   M_state_q_FSM_FFd1
    SLICE_X9Y45.B        Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X13Y42.B4      net (fanout=19)       1.368   N7
    SLICE_X13Y42.B       Tilo                  0.259   alu/out<1>2
                                                       Mmux_M_alu_b21
    SLICE_X23Y47.A2      net (fanout=8)        1.953   M_alu_b[1]
    SLICE_X23Y47.A       Tilo                  0.259   alu/N164
                                                       alu/out<3>8
    SLICE_X15Y39.A3      net (fanout=1)        1.481   alu/out<3>7
    SLICE_X15Y39.A       Tilo                  0.259   alu/out<3>8
                                                       alu/out<3>10
    SLICE_X13Y35.C1      net (fanout=3)        0.992   M_alu_out[3]
    SLICE_X13Y35.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       n0002<7>_SW0_SW0_SW0_SW0
    SLICE_X13Y35.D5      net (fanout=1)        0.234   N88
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.140ns (2.098ns logic, 8.042ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  9.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.055ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.597 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.BQ       Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y46.D2       net (fanout=3)        0.946   M_state_q_FSM_FFd3_1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y46.A1       net (fanout=11)       1.359   Mmux_M_alu_a211
    SLICE_X8Y46.A        Tilo                  0.254   alu/N180
                                                       alu/Sh211
    SLICE_X12Y39.A2      net (fanout=2)        1.891   alu/Sh21
    SLICE_X12Y39.A       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>8
    SLICE_X12Y39.B6      net (fanout=1)        0.143   alu/out<1>7
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>10
    SLICE_X14Y40.CX      net (fanout=3)        0.656   M_alu_out[1]
    SLICE_X14Y40.CMUX    Tcxc                  0.192   M_alu_out[0]
                                                       n0002<7>_SW1
    SLICE_X13Y35.A2      net (fanout=1)        1.241   N9
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (2.273ns logic, 7.782ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  9.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.110ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y46.D5       net (fanout=17)       1.863   M_state_q_FSM_FFd2
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y36.B4       net (fanout=11)       1.908   Mmux_M_alu_a211
    SLICE_X8Y36.B        Tilo                  0.254   alu/Sh2
                                                       alu/Sh22
    SLICE_X8Y36.D1       net (fanout=4)        0.609   alu/Sh2
    SLICE_X8Y36.CMUX     Topdc                 0.456   alu/Sh2
                                                       alu/out<2>8_SW0_F
                                                       alu/out<2>8_SW0
    SLICE_X8Y36.A2       net (fanout=2)        0.750   N15
    SLICE_X8Y36.A        Tilo                  0.254   alu/Sh2
                                                       alu/out<2>9
    SLICE_X13Y35.A4      net (fanout=2)        1.197   M_alu_out[2]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.110ns (2.237ns logic, 7.873ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  9.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.042ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.597 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.BQ       Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y46.D2       net (fanout=3)        0.946   M_state_q_FSM_FFd3_1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y46.A1       net (fanout=11)       1.359   Mmux_M_alu_a211
    SLICE_X8Y46.A        Tilo                  0.254   alu/N180
                                                       alu/Sh211
    SLICE_X12Y39.A2      net (fanout=2)        1.891   alu/Sh21
    SLICE_X12Y39.A       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>8
    SLICE_X12Y39.B6      net (fanout=1)        0.143   alu/out<1>7
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>10
    SLICE_X12Y39.CX      net (fanout=3)        0.505   M_alu_out[1]
    SLICE_X12Y39.CMUX    Tcxc                  0.182   M_alu_out[1]
                                                       n0002<7>_SW3
    SLICE_X13Y35.D2      net (fanout=1)        1.389   N12
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.042ns (2.263ns logic, 7.779ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  9.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.088ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y46.A1       net (fanout=11)       1.359   Mmux_M_alu_a211
    SLICE_X8Y46.A        Tilo                  0.254   alu/N180
                                                       alu/Sh211
    SLICE_X8Y40.C1       net (fanout=2)        0.999   alu/Sh21
    SLICE_X8Y40.C        Tilo                  0.255   alu/out<5>5
                                                       alu/out<5>9_SW1
    SLICE_X8Y40.A1       net (fanout=1)        0.566   alu/N197
    SLICE_X8Y40.A        Tilo                  0.254   alu/out<5>5
                                                       alu/out<5>9
    SLICE_X13Y35.D4      net (fanout=2)        1.519   M_alu_out[5]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.088ns (2.036ns logic, 8.052ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  9.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.086ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X13Y46.B3      net (fanout=2)        1.197   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X13Y46.B       Tilo                  0.259   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW0
                                                       Mmux_M_alu_a211
    SLICE_X8Y40.D5       net (fanout=30)       1.482   Mmux_M_alu_a21
    SLICE_X8Y40.D        Tilo                  0.254   alu/out<5>5
                                                       alu/out<5>6
    SLICE_X10Y46.A4      net (fanout=2)        1.115   alu/out<5>5
    SLICE_X10Y46.A       Tilo                  0.235   alu/N150
                                                       alu/out<5>9_SW0
    SLICE_X13Y35.B1      net (fanout=1)        1.954   N113
    SLICE_X13Y35.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       n0002<7>_SW0_SW1_SW0_SW0
    SLICE_X13Y35.A5      net (fanout=1)        0.230   N182
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.086ns (2.045ns logic, 8.041ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.079ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X9Y47.D3       net (fanout=17)       2.109   M_state_q_FSM_FFd1
    SLICE_X9Y47.D        Tilo                  0.259   M_test_counter_q_7_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW3
    SLICE_X12Y40.B5      net (fanout=5)        1.376   N52
    SLICE_X12Y40.B       Tilo                  0.254   alu/out<1>8
                                                       Mmux_M_alu_b11
    SLICE_X9Y41.D3       net (fanout=16)       1.198   M_alu_b[0]
    SLICE_X9Y41.D        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       alu/out<0>16
    SLICE_X14Y40.B3      net (fanout=1)        1.160   alu/out<0>17
    SLICE_X14Y40.B       Tilo                  0.235   M_alu_out[0]
                                                       alu/out<0>23
    SLICE_X12Y39.C4      net (fanout=3)        0.607   M_alu_out[0]
    SLICE_X12Y39.CMUX    Tilo                  0.430   M_alu_out[1]
                                                       n0002<7>_SW3_G
                                                       n0002<7>_SW3
    SLICE_X13Y35.D2      net (fanout=1)        1.389   N12
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.079ns (2.240ns logic, 7.839ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  9.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.061ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y46.D5       net (fanout=17)       1.863   M_state_q_FSM_FFd2
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y36.B4       net (fanout=11)       1.908   Mmux_M_alu_a211
    SLICE_X8Y36.B        Tilo                  0.254   alu/Sh2
                                                       alu/Sh22
    SLICE_X12Y36.B5      net (fanout=4)        0.741   alu/Sh2
    SLICE_X12Y36.B       Tilo                  0.254   N153
                                                       alu/out<2>8_SW1
    SLICE_X8Y36.A5       net (fanout=3)        0.771   alu/N16
    SLICE_X8Y36.A        Tilo                  0.254   alu/Sh2
                                                       alu/out<2>9
    SLICE_X13Y35.A4      net (fanout=2)        1.197   M_alu_out[2]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.061ns (2.035ns logic, 8.026ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  9.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.036ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X9Y47.D3       net (fanout=17)       2.109   M_state_q_FSM_FFd1
    SLICE_X9Y47.D        Tilo                  0.259   M_test_counter_q_7_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW3
    SLICE_X12Y40.B5      net (fanout=5)        1.376   N52
    SLICE_X12Y40.B       Tilo                  0.254   alu/out<1>8
                                                       Mmux_M_alu_b11
    SLICE_X8Y40.D1       net (fanout=16)       1.188   M_alu_b[0]
    SLICE_X8Y40.D        Tilo                  0.254   alu/out<5>5
                                                       alu/out<5>6
    SLICE_X10Y46.A4      net (fanout=2)        1.115   alu/out<5>5
    SLICE_X10Y46.A       Tilo                  0.235   alu/N150
                                                       alu/out<5>9_SW0
    SLICE_X13Y35.B1      net (fanout=1)        1.954   N113
    SLICE_X13Y35.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       n0002<7>_SW0_SW1_SW0_SW0
    SLICE_X13Y35.A5      net (fanout=1)        0.230   N182
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.036ns (2.064ns logic, 7.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  9.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.016ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X14Y45.B4      net (fanout=2)        1.546   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X14Y45.B       Tilo                  0.235   Mmux_M_alu_b11
                                                       Mmux_M_alu_a211_1
    SLICE_X8Y36.B4       net (fanout=11)       1.908   Mmux_M_alu_a211
    SLICE_X8Y36.B        Tilo                  0.254   alu/Sh2
                                                       alu/Sh22
    SLICE_X8Y36.C4       net (fanout=4)        0.341   alu/Sh2
    SLICE_X8Y36.CMUX     Tilo                  0.430   alu/Sh2
                                                       alu/out<2>8_SW0_G
                                                       alu/out<2>8_SW0
    SLICE_X8Y36.A2       net (fanout=2)        0.750   N15
    SLICE_X8Y36.A        Tilo                  0.254   alu/Sh2
                                                       alu/out<2>9
    SLICE_X13Y35.A4      net (fanout=2)        1.197   M_alu_out[2]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.016ns (2.211ns logic, 7.805ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  9.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.005ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.A3       net (fanout=17)       2.140   M_state_q_FSM_FFd1
    SLICE_X6Y46.A        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_2
    SLICE_X13Y45.B1      net (fanout=7)        1.213   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW11
    SLICE_X13Y45.B       Tilo                  0.259   alu/N48
                                                       Mmux_M_alu_a22
    SLICE_X12Y41.BX      net (fanout=4)        1.446   M_alu_a[1]
    SLICE_X12Y41.COUT    Tbxcy                 0.156   alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy[3]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy<3>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   alu/adder/Msub_a[7]_b[7]_sub_2_OUT_cy[3]
    SLICE_X12Y42.BMUX    Tcinb                 0.310   alu/a[7]_b[7]_sub_2_OUT[7]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_xor<7>
    SLICE_X8Y40.B3       net (fanout=1)        1.157   alu/a[7]_b[7]_sub_2_OUT[5]
    SLICE_X8Y40.B        Tilo                  0.254   alu/out<5>5
                                                       alu/out<5>5
    SLICE_X8Y40.A5       net (fanout=2)        0.256   out<5>4
    SLICE_X8Y40.A        Tilo                  0.254   alu/out<5>5
                                                       alu/out<5>9
    SLICE_X13Y35.D4      net (fanout=2)        1.519   M_alu_out[5]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.005ns (2.271ns logic, 7.734ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  9.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.966ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y46.D5       net (fanout=17)       1.863   M_state_q_FSM_FFd2
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X13Y46.B3      net (fanout=2)        1.197   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X13Y46.B       Tilo                  0.259   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW0
                                                       Mmux_M_alu_a211
    SLICE_X13Y46.C4      net (fanout=30)       0.365   Mmux_M_alu_a21
    SLICE_X13Y46.C       Tilo                  0.259   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW0
                                                       Mmux_M_alu_a71
    SLICE_X12Y42.CX      net (fanout=2)        0.735   M_alu_a[6]
    SLICE_X12Y42.DMUX    Tcxd                  0.333   alu/a[7]_b[7]_sub_2_OUT[7]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_xor<7>
    SLICE_X13Y40.C2      net (fanout=1)        1.589   alu/a[7]_b[7]_sub_2_OUT[7]
    SLICE_X13Y40.C       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>5
    SLICE_X13Y40.A2      net (fanout=1)        0.542   alu/out<7>4
    SLICE_X13Y40.A       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>11
    SLICE_X13Y35.A3      net (fanout=3)        1.268   M_alu_out[7]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.966ns (2.407ns logic, 7.559ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  10.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.951ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X9Y45.B1       net (fanout=17)       2.014   M_state_q_FSM_FFd1
    SLICE_X9Y45.B        Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X13Y42.B4      net (fanout=19)       1.368   N7
    SLICE_X13Y42.B       Tilo                  0.259   alu/out<1>2
                                                       Mmux_M_alu_b21
    SLICE_X13Y45.D4      net (fanout=8)        0.727   M_alu_b[1]
    SLICE_X13Y45.D       Tilo                  0.259   alu/N48
                                                       alu/out<1>8_SW0
    SLICE_X12Y39.A5      net (fanout=1)        1.522   alu/N48
    SLICE_X12Y39.A       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>8
    SLICE_X12Y39.B6      net (fanout=1)        0.143   alu/out<1>7
    SLICE_X12Y39.B       Tilo                  0.254   M_alu_out[1]
                                                       alu/out<1>10
    SLICE_X14Y40.CX      net (fanout=3)        0.656   M_alu_out[1]
    SLICE_X14Y40.CMUX    Tcxc                  0.192   M_alu_out[0]
                                                       n0002<7>_SW1
    SLICE_X13Y35.A2      net (fanout=1)        1.241   N9
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In21
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.951ns (2.280ns logic, 7.671ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  10.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.950ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y46.D4       net (fanout=17)       2.063   M_state_q_FSM_FFd1
    SLICE_X6Y46.D        Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1_1
    SLICE_X13Y46.B3      net (fanout=2)        1.197   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW1
    SLICE_X13Y46.B       Tilo                  0.259   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW0
                                                       Mmux_M_alu_a211
    SLICE_X13Y46.C4      net (fanout=30)       0.365   Mmux_M_alu_a21
    SLICE_X13Y46.C       Tilo                  0.259   M_test_counter_q[7]_PWR_1_o_equal_1_o<7>_SW0
                                                       Mmux_M_alu_a71
    SLICE_X12Y42.CX      net (fanout=2)        0.735   M_alu_a[6]
    SLICE_X12Y42.DMUX    Tcxd                  0.333   alu/a[7]_b[7]_sub_2_OUT[7]
                                                       alu/adder/Msub_a[7]_b[7]_sub_2_OUT_xor<7>
    SLICE_X13Y40.C2      net (fanout=1)        1.589   alu/a[7]_b[7]_sub_2_OUT[7]
    SLICE_X13Y40.C       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>5
    SLICE_X13Y40.A2      net (fanout=1)        0.542   alu/out<7>4
    SLICE_X13Y40.A       Tilo                  0.259   alu/out<0>1
                                                       alu/out<7>11
    SLICE_X13Y35.D6      net (fanout=3)        1.052   M_alu_out[7]
    SLICE_X13Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In31
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.950ns (2.407ns logic, 7.543ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_test_counter_q[3]/CLK
  Logical resource: M_test_counter_q_0/CK
  Location pin: SLICE_X6Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_test_counter_q[3]/CLK
  Logical resource: M_test_counter_q_1/CK
  Location pin: SLICE_X6Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_test_counter_q[3]/CLK
  Logical resource: M_test_counter_q_2/CK
  Location pin: SLICE_X6Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_test_counter_q[3]/CLK
  Logical resource: M_test_counter_q_3/CK
  Location pin: SLICE_X6Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_test_counter_q[7]/CLK
  Logical resource: M_test_counter_q_4/CK
  Location pin: SLICE_X6Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_test_counter_q[7]/CLK
  Logical resource: M_test_counter_q_5/CK
  Location pin: SLICE_X6Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_test_counter_q[7]/CLK
  Logical resource: M_test_counter_q_6/CK
  Location pin: SLICE_X6Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_test_counter_q[7]/CLK
  Logical resource: M_test_counter_q_7/CK
  Location pin: SLICE_X6Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X7Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X7Y41.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X7Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X7Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X7Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X9Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_2/CLK
  Logical resource: M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X9Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_2/CLK
  Logical resource: M_state_q_FSM_FFd4_2/CK
  Location pin: SLICE_X9Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_test_counter_q_7_2/CLK
  Logical resource: M_test_counter_q_7_1/CK
  Location pin: SLICE_X9Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_test_counter_q_7_2/CLK
  Logical resource: M_test_counter_q_7_2/CK
  Location pin: SLICE_X9Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.161|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6565 paths, 0 nets, and 575 connections

Design statistics:
   Minimum period:  11.161ns{1}   (Maximum frequency:  89.598MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 16 18:18:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



