ARM GAS  /tmp/ccENq0f8.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	2
  20              		.global	HAL_MspInit
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f1xx_hal_msp.c ****   *
  15:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f1xx_hal_msp.c ****   *
  26:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccENq0f8.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f1xx_hal_msp.c ****   *
  37:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f1xx_hal_msp.c ****   */
  39:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32f1xx_hal_msp.c **** 
  45:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32f1xx_hal_msp.c **** /**
  47:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32f1xx_hal_msp.c ****   */
  49:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 50 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42              	.LBB2:
  51:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32f1xx_hal_msp.c **** 
  55:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  43              		.loc 1 55 0
  44 0006 2B4A     		ldr	r2, .L2
  45 0008 2A4B     		ldr	r3, .L2
  46 000a 9B69     		ldr	r3, [r3, #24]
  47 000c 43F00103 		orr	r3, r3, #1
  48 0010 9361     		str	r3, [r2, #24]
  49 0012 284B     		ldr	r3, .L2
  50 0014 9B69     		ldr	r3, [r3, #24]
  51 0016 03F00103 		and	r3, r3, #1
  52 001a BB60     		str	r3, [r7, #8]
  53 001c BB68     		ldr	r3, [r7, #8]
  54              	.LBE2:
  55              	.LBB3:
  56:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 56 0
  57 001e 254A     		ldr	r2, .L2
  58 0020 244B     		ldr	r3, .L2
  59 0022 DB69     		ldr	r3, [r3, #28]
ARM GAS  /tmp/ccENq0f8.s 			page 3


  60 0024 43F08053 		orr	r3, r3, #268435456
  61 0028 D361     		str	r3, [r2, #28]
  62 002a 224B     		ldr	r3, .L2
  63 002c DB69     		ldr	r3, [r3, #28]
  64 002e 03F08053 		and	r3, r3, #268435456
  65 0032 7B60     		str	r3, [r7, #4]
  66 0034 7B68     		ldr	r3, [r7, #4]
  67              	.LBE3:
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  68              		.loc 1 58 0
  69 0036 0320     		movs	r0, #3
  70 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  59:Src/stm32f1xx_hal_msp.c **** 
  60:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  61:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  62:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  71              		.loc 1 62 0
  72 003c 6FF00B00 		mvn	r0, #11
  73 0040 0021     		movs	r1, #0
  74 0042 0022     		movs	r2, #0
  75 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  63:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  64:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  76              		.loc 1 64 0
  77 0048 6FF00A00 		mvn	r0, #10
  78 004c 0021     		movs	r1, #0
  79 004e 0022     		movs	r2, #0
  80 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  66:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  81              		.loc 1 66 0
  82 0054 6FF00900 		mvn	r0, #9
  83 0058 0021     		movs	r1, #0
  84 005a 0022     		movs	r2, #0
  85 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  67:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  68:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  86              		.loc 1 68 0
  87 0060 6FF00400 		mvn	r0, #4
  88 0064 0021     		movs	r1, #0
  89 0066 0022     		movs	r2, #0
  90 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  70:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  91              		.loc 1 70 0
  92 006c 6FF00300 		mvn	r0, #3
  93 0070 0021     		movs	r1, #0
  94 0072 0022     		movs	r2, #0
  95 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  71:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  72:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  96              		.loc 1 72 0
  97 0078 6FF00100 		mvn	r0, #1
  98 007c 0021     		movs	r1, #0
  99 007e 0022     		movs	r2, #0
 100 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccENq0f8.s 			page 4


  73:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  74:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 101              		.loc 1 74 0
 102 0084 4FF0FF30 		mov	r0, #-1
 103 0088 0021     		movs	r1, #0
 104 008a 0022     		movs	r2, #0
 105 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 106              	.LBB4:
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c ****     /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  77:Src/stm32f1xx_hal_msp.c ****     */
  78:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
 107              		.loc 1 78 0
 108 0090 094B     		ldr	r3, .L2+4
 109 0092 5B68     		ldr	r3, [r3, #4]
 110 0094 FB60     		str	r3, [r7, #12]
 111 0096 FB68     		ldr	r3, [r7, #12]
 112 0098 23F0E063 		bic	r3, r3, #117440512
 113 009c FB60     		str	r3, [r7, #12]
 114 009e FB68     		ldr	r3, [r7, #12]
 115 00a0 43F08063 		orr	r3, r3, #67108864
 116 00a4 FB60     		str	r3, [r7, #12]
 117 00a6 044A     		ldr	r2, .L2+4
 118 00a8 FB68     		ldr	r3, [r7, #12]
 119 00aa 5360     		str	r3, [r2, #4]
 120              	.LBE4:
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Src/stm32f1xx_hal_msp.c **** 
  82:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Src/stm32f1xx_hal_msp.c **** }
 121              		.loc 1 83 0
 122 00ac 1037     		adds	r7, r7, #16
 123              	.LCFI3:
 124              		.cfi_def_cfa_offset 8
 125 00ae BD46     		mov	sp, r7
 126              	.LCFI4:
 127              		.cfi_def_cfa_register 13
 128              		@ sp needed
 129 00b0 80BD     		pop	{r7, pc}
 130              	.L3:
 131 00b2 00BF     		.align	2
 132              	.L2:
 133 00b4 00100240 		.word	1073876992
 134 00b8 00000140 		.word	1073807360
 135              		.cfi_endproc
 136              	.LFE63:
 138              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 139              		.align	2
 140              		.global	HAL_UART_MspInit
 141              		.thumb
 142              		.thumb_func
 144              	HAL_UART_MspInit:
 145              	.LFB64:
  84:Src/stm32f1xx_hal_msp.c **** 
  85:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  86:Src/stm32f1xx_hal_msp.c **** {
ARM GAS  /tmp/ccENq0f8.s 			page 5


 146              		.loc 1 86 0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 32
 149              		@ frame_needed = 1, uses_anonymous_args = 0
 150 0000 80B5     		push	{r7, lr}
 151              	.LCFI5:
 152              		.cfi_def_cfa_offset 8
 153              		.cfi_offset 7, -8
 154              		.cfi_offset 14, -4
 155 0002 88B0     		sub	sp, sp, #32
 156              	.LCFI6:
 157              		.cfi_def_cfa_offset 40
 158 0004 00AF     		add	r7, sp, #0
 159              	.LCFI7:
 160              		.cfi_def_cfa_register 7
 161 0006 7860     		str	r0, [r7, #4]
  87:Src/stm32f1xx_hal_msp.c **** 
  88:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  89:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 162              		.loc 1 89 0
 163 0008 7B68     		ldr	r3, [r7, #4]
 164 000a 1B68     		ldr	r3, [r3]
 165 000c 194A     		ldr	r2, .L6
 166 000e 9342     		cmp	r3, r2
 167 0010 2DD1     		bne	.L4
 168              	.LBB5:
  90:Src/stm32f1xx_hal_msp.c ****   {
  91:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  92:Src/stm32f1xx_hal_msp.c **** 
  93:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  94:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 169              		.loc 1 95 0
 170 0012 194A     		ldr	r2, .L6+4
 171 0014 184B     		ldr	r3, .L6+4
 172 0016 9B69     		ldr	r3, [r3, #24]
 173 0018 43F48043 		orr	r3, r3, #16384
 174 001c 9361     		str	r3, [r2, #24]
 175 001e 164B     		ldr	r3, .L6+4
 176 0020 9B69     		ldr	r3, [r3, #24]
 177 0022 03F48043 		and	r3, r3, #16384
 178 0026 FB60     		str	r3, [r7, #12]
 179 0028 FB68     		ldr	r3, [r7, #12]
 180              	.LBE5:
  96:Src/stm32f1xx_hal_msp.c **** 
  97:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
  98:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
  99:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 100:Src/stm32f1xx_hal_msp.c ****     */
 101:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 181              		.loc 1 101 0
 182 002a 4FF40073 		mov	r3, #512
 183 002e 3B61     		str	r3, [r7, #16]
 102:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 102 0
 185 0030 0223     		movs	r3, #2
 186 0032 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccENq0f8.s 			page 6


 103:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 187              		.loc 1 103 0
 188 0034 0323     		movs	r3, #3
 189 0036 FB61     		str	r3, [r7, #28]
 104:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 104 0
 191 0038 07F11003 		add	r3, r7, #16
 192 003c 0F48     		ldr	r0, .L6+8
 193 003e 1946     		mov	r1, r3
 194 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 105:Src/stm32f1xx_hal_msp.c **** 
 106:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 195              		.loc 1 106 0
 196 0044 4FF48063 		mov	r3, #1024
 197 0048 3B61     		str	r3, [r7, #16]
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 198              		.loc 1 107 0
 199 004a 0023     		movs	r3, #0
 200 004c 7B61     		str	r3, [r7, #20]
 108:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 108 0
 202 004e 0023     		movs	r3, #0
 203 0050 BB61     		str	r3, [r7, #24]
 109:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 204              		.loc 1 109 0
 205 0052 07F11003 		add	r3, r7, #16
 206 0056 0948     		ldr	r0, .L6+8
 207 0058 1946     		mov	r1, r3
 208 005a FFF7FEFF 		bl	HAL_GPIO_Init
 110:Src/stm32f1xx_hal_msp.c **** 
 111:Src/stm32f1xx_hal_msp.c **** 	/* USART1 interrupt Init */
 112:Src/stm32f1xx_hal_msp.c **** 	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 209              		.loc 1 112 0
 210 005e 2520     		movs	r0, #37
 211 0060 0021     		movs	r1, #0
 212 0062 0022     		movs	r2, #0
 213 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 113:Src/stm32f1xx_hal_msp.c **** 	HAL_NVIC_EnableIRQ(USART1_IRQn);
 214              		.loc 1 113 0
 215 0068 2520     		movs	r0, #37
 216 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 217              	.L4:
 114:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 115:Src/stm32f1xx_hal_msp.c **** 
 116:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 117:Src/stm32f1xx_hal_msp.c ****   }
 118:Src/stm32f1xx_hal_msp.c **** 
 119:Src/stm32f1xx_hal_msp.c **** }
 218              		.loc 1 119 0
 219 006e 2037     		adds	r7, r7, #32
 220              	.LCFI8:
 221              		.cfi_def_cfa_offset 8
 222 0070 BD46     		mov	sp, r7
 223              	.LCFI9:
 224              		.cfi_def_cfa_register 13
 225              		@ sp needed
 226 0072 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccENq0f8.s 			page 7


 227              	.L7:
 228              		.align	2
 229              	.L6:
 230 0074 00380140 		.word	1073821696
 231 0078 00100240 		.word	1073876992
 232 007c 00080140 		.word	1073809408
 233              		.cfi_endproc
 234              	.LFE64:
 236              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 237              		.align	2
 238              		.global	HAL_UART_MspDeInit
 239              		.thumb
 240              		.thumb_func
 242              	HAL_UART_MspDeInit:
 243              	.LFB65:
 120:Src/stm32f1xx_hal_msp.c **** 
 121:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 122:Src/stm32f1xx_hal_msp.c **** {
 244              		.loc 1 122 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 8
 247              		@ frame_needed = 1, uses_anonymous_args = 0
 248 0000 80B5     		push	{r7, lr}
 249              	.LCFI10:
 250              		.cfi_def_cfa_offset 8
 251              		.cfi_offset 7, -8
 252              		.cfi_offset 14, -4
 253 0002 82B0     		sub	sp, sp, #8
 254              	.LCFI11:
 255              		.cfi_def_cfa_offset 16
 256 0004 00AF     		add	r7, sp, #0
 257              	.LCFI12:
 258              		.cfi_def_cfa_register 7
 259 0006 7860     		str	r0, [r7, #4]
 123:Src/stm32f1xx_hal_msp.c **** 
 124:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 260              		.loc 1 124 0
 261 0008 7B68     		ldr	r3, [r7, #4]
 262 000a 1B68     		ldr	r3, [r3]
 263 000c 094A     		ldr	r2, .L10
 264 000e 9342     		cmp	r3, r2
 265 0010 0DD1     		bne	.L8
 125:Src/stm32f1xx_hal_msp.c ****   {
 126:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 127:Src/stm32f1xx_hal_msp.c **** 
 128:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 129:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 266              		.loc 1 130 0
 267 0012 094A     		ldr	r2, .L10+4
 268 0014 084B     		ldr	r3, .L10+4
 269 0016 9B69     		ldr	r3, [r3, #24]
 270 0018 23F48043 		bic	r3, r3, #16384
 271 001c 9361     		str	r3, [r2, #24]
 131:Src/stm32f1xx_hal_msp.c **** 
 132:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 133:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
ARM GAS  /tmp/ccENq0f8.s 			page 8


 134:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 135:Src/stm32f1xx_hal_msp.c ****     */
 136:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 272              		.loc 1 136 0
 273 001e 0748     		ldr	r0, .L10+8
 274 0020 4FF4C061 		mov	r1, #1536
 275 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 137:Src/stm32f1xx_hal_msp.c **** 
 138:Src/stm32f1xx_hal_msp.c **** 	/* USART1 interrupt DeInit */
 139:Src/stm32f1xx_hal_msp.c **** 	HAL_NVIC_DisableIRQ(USART1_IRQn);
 276              		.loc 1 139 0
 277 0028 2520     		movs	r0, #37
 278 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 279              	.L8:
 140:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 141:Src/stm32f1xx_hal_msp.c **** 
 142:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 143:Src/stm32f1xx_hal_msp.c ****   }
 144:Src/stm32f1xx_hal_msp.c **** 
 145:Src/stm32f1xx_hal_msp.c **** }
 280              		.loc 1 145 0
 281 002e 0837     		adds	r7, r7, #8
 282              	.LCFI13:
 283              		.cfi_def_cfa_offset 8
 284 0030 BD46     		mov	sp, r7
 285              	.LCFI14:
 286              		.cfi_def_cfa_register 13
 287              		@ sp needed
 288 0032 80BD     		pop	{r7, pc}
 289              	.L11:
 290              		.align	2
 291              	.L10:
 292 0034 00380140 		.word	1073821696
 293 0038 00100240 		.word	1073876992
 294 003c 00080140 		.word	1073809408
 295              		.cfi_endproc
 296              	.LFE65:
 298              		.text
 299              	.Letext0:
 300              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 301              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 302              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 303              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 304              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 305              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 306              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 307              		.file 9 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/ccENq0f8.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccENq0f8.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccENq0f8.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccENq0f8.s:133    .text.HAL_MspInit:00000000000000b4 $d
     /tmp/ccENq0f8.s:139    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccENq0f8.s:144    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccENq0f8.s:230    .text.HAL_UART_MspInit:0000000000000074 $d
     /tmp/ccENq0f8.s:237    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccENq0f8.s:242    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccENq0f8.s:292    .text.HAL_UART_MspDeInit:0000000000000034 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
