
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401c18 <ferror@plt+0x948>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <ferror@plt+0x13d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <dcgettext@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <printf@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	stp	x29, x30, [sp, #-208]!
  4012e4:	adrp	x2, 416000 <ferror@plt+0x14d30>
  4012e8:	mov	x29, sp
  4012ec:	stp	x27, x28, [sp, #80]
  4012f0:	adrp	x28, 416000 <ferror@plt+0x14d30>
  4012f4:	adrp	x27, 404000 <ferror@plt+0x2d30>
  4012f8:	ldr	x3, [x28, #344]
  4012fc:	str	x3, [x2, #248]
  401300:	stp	x19, x20, [sp, #16]
  401304:	adrp	x19, 404000 <ferror@plt+0x2d30>
  401308:	add	x19, x19, #0xd78
  40130c:	stp	x21, x22, [sp, #32]
  401310:	add	x27, x27, #0xd88
  401314:	adrp	x22, 404000 <ferror@plt+0x2d30>
  401318:	stp	x23, x24, [sp, #48]
  40131c:	mov	w24, w0
  401320:	mov	x23, x1
  401324:	mov	w0, #0x6                   	// #6
  401328:	adrp	x1, 404000 <ferror@plt+0x2d30>
  40132c:	add	x1, x1, #0x8b0
  401330:	stp	x25, x26, [sp, #64]
  401334:	adrp	x21, 404000 <ferror@plt+0x2d30>
  401338:	stp	d8, d9, [sp, #96]
  40133c:	bl	4012c0 <setlocale@plt>
  401340:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401344:	add	x1, x1, #0xd60
  401348:	mov	x0, x19
  40134c:	bl	4011d0 <bindtextdomain@plt>
  401350:	adrp	x26, 404000 <ferror@plt+0x2d30>
  401354:	mov	x0, x19
  401358:	add	x22, x22, #0xfd8
  40135c:	bl	401210 <textdomain@plt>
  401360:	str	wzr, [sp, #112]
  401364:	adrp	x0, 402000 <ferror@plt+0xd30>
  401368:	add	x0, x0, #0x720
  40136c:	bl	404868 <ferror@plt+0x3598>
  401370:	add	x21, x21, #0xe40
  401374:	mov	w0, #0x2400                	// #9216
  401378:	add	x26, x26, #0xdd0
  40137c:	movk	w0, #0x4974, lsl #16
  401380:	fmov	s8, w0
  401384:	mov	x0, #0x848000000000        	// #145685290680320
  401388:	mov	w20, #0x0                   	// #0
  40138c:	movk	x0, #0x412e, lsl #48
  401390:	mov	w25, #0x0                   	// #0
  401394:	mov	w19, #0x0                   	// #0
  401398:	fmov	d9, x0
  40139c:	nop
  4013a0:	mov	x3, x22
  4013a4:	mov	x2, x21
  4013a8:	mov	x1, x23
  4013ac:	mov	w0, w24
  4013b0:	mov	x4, #0x0                   	// #0
  4013b4:	bl	401220 <getopt_long@plt>
  4013b8:	cmn	w0, #0x1
  4013bc:	b.eq	401654 <ferror@plt+0x384>  // b.none
  4013c0:	cmp	w0, #0x77
  4013c4:	b.eq	4015fc <ferror@plt+0x32c>  // b.none
  4013c8:	b.gt	4013fc <ferror@plt+0x12c>
  4013cc:	cmp	w0, #0x6b
  4013d0:	b.eq	4015f4 <ferror@plt+0x324>  // b.none
  4013d4:	b.gt	401448 <ferror@plt+0x178>
  4013d8:	cmp	w0, #0x63
  4013dc:	b.eq	401588 <ferror@plt+0x2b8>  // b.none
  4013e0:	b.le	401428 <ferror@plt+0x158>
  4013e4:	cmp	w0, #0x67
  4013e8:	b.eq	401644 <ferror@plt+0x374>  // b.none
  4013ec:	cmp	w0, #0x68
  4013f0:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  4013f4:	orr	w19, w19, #0x2
  4013f8:	b	4013a0 <ferror@plt+0xd0>
  4013fc:	cmp	w0, #0x104
  401400:	b.eq	401570 <ferror@plt+0x2a0>  // b.none
  401404:	b.le	401484 <ferror@plt+0x1b4>
  401408:	cmp	w0, #0x107
  40140c:	b.eq	401560 <ferror@plt+0x290>  // b.none
  401410:	b.le	401464 <ferror@plt+0x194>
  401414:	cmp	w0, #0x108
  401418:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  40141c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401420:	ldr	x0, [x0, #272]
  401424:	bl	401cd8 <ferror@plt+0xa08>
  401428:	cmp	w0, #0x56
  40142c:	b.eq	401618 <ferror@plt+0x348>  // b.none
  401430:	cmp	w0, #0x62
  401434:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  401438:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  40143c:	mov	w20, #0x1                   	// #1
  401440:	mov	w25, w20
  401444:	b	4013a0 <ferror@plt+0xd0>
  401448:	cmp	w0, #0x73
  40144c:	b.eq	4014fc <ferror@plt+0x22c>  // b.none
  401450:	b.le	4014ac <ferror@plt+0x1dc>
  401454:	cmp	w0, #0x74
  401458:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  40145c:	orr	w19, w19, #0x10
  401460:	b	4013a0 <ferror@plt+0xd0>
  401464:	cmp	w0, #0x105
  401468:	b.eq	40160c <ferror@plt+0x33c>  // b.none
  40146c:	cmp	w0, #0x106
  401470:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  401474:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  401478:	mov	w20, #0x5                   	// #5
  40147c:	mov	w25, #0x1                   	// #1
  401480:	b	4013a0 <ferror@plt+0xd0>
  401484:	cmp	w0, #0x102
  401488:	b.eq	4014f0 <ferror@plt+0x220>  // b.none
  40148c:	b.le	4014cc <ferror@plt+0x1fc>
  401490:	cmp	w0, #0x103
  401494:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  401498:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  40149c:	orr	w19, w19, #0x20
  4014a0:	mov	w20, #0x4                   	// #4
  4014a4:	mov	w25, #0x1                   	// #1
  4014a8:	b	4013a0 <ferror@plt+0xd0>
  4014ac:	cmp	w0, #0x6c
  4014b0:	b.eq	40164c <ferror@plt+0x37c>  // b.none
  4014b4:	cmp	w0, #0x6d
  4014b8:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  4014bc:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  4014c0:	mov	w20, #0x3                   	// #3
  4014c4:	mov	w25, #0x1                   	// #1
  4014c8:	b	4013a0 <ferror@plt+0xd0>
  4014cc:	cmp	w0, #0x100
  4014d0:	b.eq	401604 <ferror@plt+0x334>  // b.none
  4014d4:	cmp	w0, #0x101
  4014d8:	b.ne	40157c <ferror@plt+0x2ac>  // b.any
  4014dc:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  4014e0:	orr	w19, w19, #0x20
  4014e4:	mov	w20, #0x2                   	// #2
  4014e8:	mov	w25, #0x1                   	// #1
  4014ec:	b	4013a0 <ferror@plt+0xd0>
  4014f0:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  4014f4:	orr	w19, w19, #0x20
  4014f8:	b	4014c0 <ferror@plt+0x1f0>
  4014fc:	bl	401290 <__errno_location@plt>
  401500:	mov	x2, x0
  401504:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401508:	mov	x1, x27
  40150c:	orr	w19, w19, #0x40
  401510:	ldr	x0, [x0, #264]
  401514:	str	wzr, [x2]
  401518:	bl	402448 <ferror@plt+0x1178>
  40151c:	fmul	d8, d0, d9
  401520:	fmov	s1, #1.000000000000000000e+00
  401524:	fcvt	s8, d8
  401528:	fcmpe	s8, s1
  40152c:	b.pl	4013a0 <ferror@plt+0xd0>  // b.nfrst
  401530:	mov	w2, #0x5                   	// #5
  401534:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401538:	mov	x0, #0x0                   	// #0
  40153c:	add	x1, x1, #0xda0
  401540:	bl	401270 <dcgettext@plt>
  401544:	mov	x2, x0
  401548:	adrp	x1, 416000 <ferror@plt+0x14d30>
  40154c:	add	x1, x1, #0x108
  401550:	mov	w0, #0x1                   	// #1
  401554:	ldr	x3, [x1]
  401558:	mov	w1, #0x0                   	// #0
  40155c:	bl	401160 <error@plt>
  401560:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  401564:	mov	w20, #0x6                   	// #6
  401568:	mov	w25, #0x1                   	// #1
  40156c:	b	4013a0 <ferror@plt+0xd0>
  401570:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  401574:	orr	w19, w19, #0x20
  401578:	b	401478 <ferror@plt+0x1a8>
  40157c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401580:	ldr	x0, [x0, #256]
  401584:	bl	401cd8 <ferror@plt+0xa08>
  401588:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40158c:	mov	x1, x26
  401590:	mov	w2, #0x5                   	// #5
  401594:	orr	w19, w19, #0xc0
  401598:	ldr	x3, [x0, #264]
  40159c:	mov	x0, #0x0                   	// #0
  4015a0:	str	x3, [sp, #112]
  4015a4:	bl	401270 <dcgettext@plt>
  4015a8:	mov	x1, x0
  4015ac:	ldr	x3, [sp, #112]
  4015b0:	mov	x0, x3
  4015b4:	bl	402328 <ferror@plt+0x1058>
  4015b8:	str	w0, [sp, #112]
  4015bc:	cmp	w0, #0x0
  4015c0:	b.gt	4013a0 <ferror@plt+0xd0>
  4015c4:	mov	w2, #0x5                   	// #5
  4015c8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4015cc:	mov	x0, #0x0                   	// #0
  4015d0:	add	x1, x1, #0xdf0
  4015d4:	bl	401270 <dcgettext@plt>
  4015d8:	mov	x2, x0
  4015dc:	adrp	x1, 416000 <ferror@plt+0x14d30>
  4015e0:	add	x1, x1, #0x108
  4015e4:	mov	w0, #0x1                   	// #1
  4015e8:	ldr	x3, [x1]
  4015ec:	mov	w1, #0x22                  	// #34
  4015f0:	bl	401160 <error@plt>
  4015f4:	cbz	w25, 4014e4 <ferror@plt+0x214>
  4015f8:	bl	401fd0 <ferror@plt+0xd00>
  4015fc:	orr	w19, w19, #0x8
  401600:	b	4013a0 <ferror@plt+0xd0>
  401604:	orr	w19, w19, #0x20
  401608:	b	4013a0 <ferror@plt+0xd0>
  40160c:	cbnz	w25, 4015f8 <ferror@plt+0x328>
  401610:	orr	w19, w19, #0x20
  401614:	b	401564 <ferror@plt+0x294>
  401618:	mov	w2, #0x5                   	// #5
  40161c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401620:	mov	x0, #0x0                   	// #0
  401624:	add	x1, x1, #0xe18
  401628:	bl	401270 <dcgettext@plt>
  40162c:	ldr	x1, [x28, #344]
  401630:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401634:	add	x2, x2, #0xe28
  401638:	bl	401280 <printf@plt>
  40163c:	mov	w0, #0x0                   	// #0
  401640:	bl	401150 <exit@plt>
  401644:	cbz	w25, 4014a0 <ferror@plt+0x1d0>
  401648:	bl	401fd0 <ferror@plt+0xd00>
  40164c:	orr	w19, w19, #0x4
  401650:	b	4013a0 <ferror@plt+0xd0>
  401654:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401658:	add	x0, x0, #0x110
  40165c:	str	x0, [sp, #144]
  401660:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401664:	add	x0, x0, #0x180
  401668:	str	x0, [sp, #136]
  40166c:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401670:	add	x0, x0, #0x150
  401674:	str	x0, [sp, #128]
  401678:	adrp	x0, 416000 <ferror@plt+0x14d30>
  40167c:	add	x0, x0, #0x138
  401680:	str	x0, [sp, #192]
  401684:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401688:	add	x0, x0, #0x148
  40168c:	str	x0, [sp, #176]
  401690:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401694:	add	x0, x0, #0x128
  401698:	str	x0, [sp, #168]
  40169c:	adrp	x0, 404000 <ferror@plt+0x2d30>
  4016a0:	add	x0, x0, #0xec8
  4016a4:	adrp	x1, 416000 <ferror@plt+0x14d30>
  4016a8:	add	x1, x1, #0x168
  4016ac:	str	x0, [sp, #200]
  4016b0:	and	w0, w19, #0x8
  4016b4:	str	x1, [sp, #120]
  4016b8:	adrp	x1, 416000 <ferror@plt+0x14d30>
  4016bc:	add	x1, x1, #0x118
  4016c0:	str	w0, [sp, #156]
  4016c4:	and	w0, w19, #0x4
  4016c8:	adrp	x25, 404000 <ferror@plt+0x2d30>
  4016cc:	adrp	x22, 404000 <ferror@plt+0x2d30>
  4016d0:	adrp	x21, 404000 <ferror@plt+0x2d30>
  4016d4:	adrp	x24, 404000 <ferror@plt+0x2d30>
  4016d8:	adrp	x23, 416000 <ferror@plt+0x14d30>
  4016dc:	adrp	x28, 416000 <ferror@plt+0x14d30>
  4016e0:	add	x25, x25, #0xeb0
  4016e4:	add	x22, x22, #0xeb8
  4016e8:	add	x21, x21, #0xec0
  4016ec:	add	x24, x24, #0xf28
  4016f0:	add	x23, x23, #0x170
  4016f4:	add	x28, x28, #0x130
  4016f8:	str	w0, [sp, #152]
  4016fc:	and	w0, w19, #0x10
  401700:	str	x1, [sp, #184]
  401704:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401708:	add	x26, x1, #0x160
  40170c:	str	w0, [sp, #160]
  401710:	and	w0, w19, #0x80
  401714:	str	w0, [sp, #164]
  401718:	bl	401180 <meminfo@plt>
  40171c:	ldr	w0, [sp, #156]
  401720:	cbz	w0, 401904 <ferror@plt+0x634>
  401724:	adrp	x0, 404000 <ferror@plt+0x2d30>
  401728:	add	x1, x0, #0xe50
  40172c:	mov	w2, #0x5                   	// #5
  401730:	mov	x0, #0x0                   	// #0
  401734:	bl	401270 <dcgettext@plt>
  401738:	bl	401280 <printf@plt>
  40173c:	mov	w0, #0xa                   	// #10
  401740:	bl	4012a0 <putchar@plt>
  401744:	mov	w2, #0x5                   	// #5
  401748:	mov	x1, x25
  40174c:	mov	x0, #0x0                   	// #0
  401750:	bl	401270 <dcgettext@plt>
  401754:	mov	x1, x0
  401758:	mov	x0, x22
  40175c:	bl	401280 <printf@plt>
  401760:	ldr	x0, [sp, #136]
  401764:	mov	w2, w20
  401768:	mov	w1, w19
  40176c:	ldr	x0, [x0]
  401770:	bl	402040 <ferror@plt+0xd70>
  401774:	mov	x1, x0
  401778:	mov	x0, x21
  40177c:	bl	401280 <printf@plt>
  401780:	ldr	x0, [sp, #128]
  401784:	mov	w2, w20
  401788:	mov	w1, w19
  40178c:	ldr	x0, [x0]
  401790:	bl	402040 <ferror@plt+0xd70>
  401794:	mov	x1, x0
  401798:	mov	x0, x21
  40179c:	bl	401280 <printf@plt>
  4017a0:	ldr	x0, [sp, #120]
  4017a4:	mov	w2, w20
  4017a8:	mov	w1, w19
  4017ac:	ldr	x0, [x0]
  4017b0:	bl	402040 <ferror@plt+0xd70>
  4017b4:	mov	x1, x0
  4017b8:	mov	x0, x21
  4017bc:	bl	401280 <printf@plt>
  4017c0:	ldr	x0, [sp, #192]
  4017c4:	mov	w2, w20
  4017c8:	mov	w1, w19
  4017cc:	ldr	x0, [x0]
  4017d0:	bl	402040 <ferror@plt+0xd70>
  4017d4:	mov	x1, x0
  4017d8:	mov	x0, x21
  4017dc:	bl	401280 <printf@plt>
  4017e0:	ldr	x0, [sp, #184]
  4017e4:	mov	w2, w20
  4017e8:	mov	w1, w19
  4017ec:	ldr	x0, [x0]
  4017f0:	bl	402040 <ferror@plt+0xd70>
  4017f4:	mov	x1, x0
  4017f8:	mov	x0, x21
  4017fc:	bl	401280 <printf@plt>
  401800:	ldr	x0, [sp, #176]
  401804:	mov	w2, w20
  401808:	mov	w1, w19
  40180c:	ldr	x0, [x0]
  401810:	bl	402040 <ferror@plt+0xd70>
  401814:	mov	x1, x0
  401818:	mov	x0, x21
  40181c:	bl	401280 <printf@plt>
  401820:	ldr	x0, [sp, #168]
  401824:	mov	w2, w20
  401828:	mov	w1, w19
  40182c:	ldr	x0, [x0]
  401830:	bl	402040 <ferror@plt+0xd70>
  401834:	mov	x1, x0
  401838:	mov	x0, x21
  40183c:	bl	401280 <printf@plt>
  401840:	mov	w0, #0xa                   	// #10
  401844:	bl	4012a0 <putchar@plt>
  401848:	ldr	w0, [sp, #152]
  40184c:	cbnz	w0, 401a90 <ferror@plt+0x7c0>
  401850:	mov	w2, #0x5                   	// #5
  401854:	mov	x1, x24
  401858:	mov	x0, #0x0                   	// #0
  40185c:	bl	401270 <dcgettext@plt>
  401860:	mov	x1, x0
  401864:	mov	x0, x22
  401868:	bl	401280 <printf@plt>
  40186c:	ldr	x0, [x23]
  401870:	mov	w2, w20
  401874:	mov	w1, w19
  401878:	bl	402040 <ferror@plt+0xd70>
  40187c:	mov	x1, x0
  401880:	mov	x0, x21
  401884:	bl	401280 <printf@plt>
  401888:	ldr	x0, [x28]
  40188c:	mov	w2, w20
  401890:	mov	w1, w19
  401894:	bl	402040 <ferror@plt+0xd70>
  401898:	mov	x1, x0
  40189c:	mov	x0, x21
  4018a0:	bl	401280 <printf@plt>
  4018a4:	ldr	x0, [x26]
  4018a8:	mov	w2, w20
  4018ac:	mov	w1, w19
  4018b0:	bl	402040 <ferror@plt+0xd70>
  4018b4:	mov	x1, x0
  4018b8:	mov	x0, x21
  4018bc:	bl	401280 <printf@plt>
  4018c0:	mov	w0, #0xa                   	// #10
  4018c4:	bl	4012a0 <putchar@plt>
  4018c8:	ldr	w0, [sp, #160]
  4018cc:	cbnz	w0, 4019ec <ferror@plt+0x71c>
  4018d0:	ldr	x0, [sp, #144]
  4018d4:	ldr	x0, [x0]
  4018d8:	bl	401250 <fflush@plt>
  4018dc:	ldr	w0, [sp, #164]
  4018e0:	cbz	w0, 4018f8 <ferror@plt+0x628>
  4018e4:	ldr	w0, [sp, #112]
  4018e8:	sub	w0, w0, #0x1
  4018ec:	str	w0, [sp, #112]
  4018f0:	cmp	w0, #0x0
  4018f4:	b.le	4018fc <ferror@plt+0x62c>
  4018f8:	tbnz	w19, #6, 401bb4 <ferror@plt+0x8e4>
  4018fc:	mov	w0, #0x0                   	// #0
  401900:	bl	401150 <exit@plt>
  401904:	ldr	x1, [sp, #200]
  401908:	mov	w2, #0x5                   	// #5
  40190c:	mov	x0, #0x0                   	// #0
  401910:	bl	401270 <dcgettext@plt>
  401914:	bl	401280 <printf@plt>
  401918:	mov	w0, #0xa                   	// #10
  40191c:	bl	4012a0 <putchar@plt>
  401920:	mov	w2, #0x5                   	// #5
  401924:	mov	x1, x25
  401928:	mov	x0, #0x0                   	// #0
  40192c:	bl	401270 <dcgettext@plt>
  401930:	mov	x1, x0
  401934:	mov	x0, x22
  401938:	bl	401280 <printf@plt>
  40193c:	ldr	x0, [sp, #136]
  401940:	mov	w2, w20
  401944:	mov	w1, w19
  401948:	ldr	x0, [x0]
  40194c:	bl	402040 <ferror@plt+0xd70>
  401950:	mov	x1, x0
  401954:	mov	x0, x21
  401958:	bl	401280 <printf@plt>
  40195c:	ldr	x0, [sp, #128]
  401960:	mov	w2, w20
  401964:	mov	w1, w19
  401968:	ldr	x0, [x0]
  40196c:	bl	402040 <ferror@plt+0xd70>
  401970:	mov	x1, x0
  401974:	mov	x0, x21
  401978:	bl	401280 <printf@plt>
  40197c:	ldr	x0, [sp, #120]
  401980:	mov	w2, w20
  401984:	mov	w1, w19
  401988:	ldr	x0, [x0]
  40198c:	bl	402040 <ferror@plt+0xd70>
  401990:	mov	x1, x0
  401994:	mov	x0, x21
  401998:	bl	401280 <printf@plt>
  40199c:	ldr	x0, [sp, #192]
  4019a0:	mov	w2, w20
  4019a4:	mov	w1, w19
  4019a8:	ldr	x0, [x0]
  4019ac:	bl	402040 <ferror@plt+0xd70>
  4019b0:	mov	x1, x0
  4019b4:	mov	x0, x21
  4019b8:	bl	401280 <printf@plt>
  4019bc:	ldr	x0, [sp, #184]
  4019c0:	mov	w2, w20
  4019c4:	mov	w1, w19
  4019c8:	ldr	x3, [x0]
  4019cc:	ldr	x0, [sp, #176]
  4019d0:	ldr	x0, [x0]
  4019d4:	add	x0, x3, x0
  4019d8:	bl	402040 <ferror@plt+0xd70>
  4019dc:	mov	x1, x0
  4019e0:	mov	x0, x21
  4019e4:	bl	401280 <printf@plt>
  4019e8:	b	401820 <ferror@plt+0x550>
  4019ec:	mov	w2, #0x5                   	// #5
  4019f0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  4019f4:	mov	x0, #0x0                   	// #0
  4019f8:	add	x1, x1, #0xf30
  4019fc:	bl	401270 <dcgettext@plt>
  401a00:	mov	x1, x0
  401a04:	mov	x0, x22
  401a08:	bl	401280 <printf@plt>
  401a0c:	ldr	x0, [sp, #136]
  401a10:	mov	w2, w20
  401a14:	mov	w1, w19
  401a18:	ldr	x3, [x0]
  401a1c:	ldr	x0, [x23]
  401a20:	add	x0, x3, x0
  401a24:	bl	402040 <ferror@plt+0xd70>
  401a28:	mov	x1, x0
  401a2c:	mov	x0, x21
  401a30:	bl	401280 <printf@plt>
  401a34:	ldr	x0, [sp, #128]
  401a38:	mov	w2, w20
  401a3c:	mov	w1, w19
  401a40:	ldr	x3, [x0]
  401a44:	ldr	x0, [x28]
  401a48:	add	x0, x3, x0
  401a4c:	bl	402040 <ferror@plt+0xd70>
  401a50:	mov	x1, x0
  401a54:	mov	x0, x21
  401a58:	bl	401280 <printf@plt>
  401a5c:	ldr	x0, [sp, #120]
  401a60:	mov	w2, w20
  401a64:	mov	w1, w19
  401a68:	ldr	x3, [x0]
  401a6c:	ldr	x0, [x26]
  401a70:	add	x0, x3, x0
  401a74:	bl	402040 <ferror@plt+0xd70>
  401a78:	mov	x1, x0
  401a7c:	mov	x0, x21
  401a80:	bl	401280 <printf@plt>
  401a84:	mov	w0, #0xa                   	// #10
  401a88:	bl	4012a0 <putchar@plt>
  401a8c:	b	4018d0 <ferror@plt+0x600>
  401a90:	mov	w2, #0x5                   	// #5
  401a94:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401a98:	mov	x0, #0x0                   	// #0
  401a9c:	add	x1, x1, #0xf18
  401aa0:	bl	401270 <dcgettext@plt>
  401aa4:	mov	x1, x0
  401aa8:	mov	x0, x22
  401aac:	bl	401280 <printf@plt>
  401ab0:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401ab4:	mov	w2, w20
  401ab8:	mov	w1, w19
  401abc:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401ac0:	ldr	x0, [x0, #376]
  401ac4:	bl	402040 <ferror@plt+0xd70>
  401ac8:	mov	x1, x0
  401acc:	mov	x0, x21
  401ad0:	bl	401280 <printf@plt>
  401ad4:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401ad8:	mov	w2, w20
  401adc:	mov	w1, w19
  401ae0:	ldr	x4, [x0, #376]
  401ae4:	ldr	x0, [x27, #240]
  401ae8:	sub	x0, x4, x0
  401aec:	bl	402040 <ferror@plt+0xd70>
  401af0:	mov	x1, x0
  401af4:	mov	x0, x21
  401af8:	bl	401280 <printf@plt>
  401afc:	ldr	x0, [x27, #240]
  401b00:	mov	w2, w20
  401b04:	mov	w1, w19
  401b08:	adrp	x27, 416000 <ferror@plt+0x14d30>
  401b0c:	bl	402040 <ferror@plt+0xd70>
  401b10:	mov	x1, x0
  401b14:	mov	x0, x21
  401b18:	bl	401280 <printf@plt>
  401b1c:	mov	w0, #0xa                   	// #10
  401b20:	bl	4012a0 <putchar@plt>
  401b24:	mov	w2, #0x5                   	// #5
  401b28:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401b2c:	mov	x0, #0x0                   	// #0
  401b30:	add	x1, x1, #0xf20
  401b34:	bl	401270 <dcgettext@plt>
  401b38:	mov	x1, x0
  401b3c:	mov	x0, x22
  401b40:	bl	401280 <printf@plt>
  401b44:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401b48:	mov	w2, w20
  401b4c:	mov	w1, w19
  401b50:	ldr	x0, [x0, #320]
  401b54:	bl	402040 <ferror@plt+0xd70>
  401b58:	mov	x1, x0
  401b5c:	mov	x0, x21
  401b60:	bl	401280 <printf@plt>
  401b64:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401b68:	mov	w2, w20
  401b6c:	mov	w1, w19
  401b70:	ldr	x3, [x0, #320]
  401b74:	ldr	x0, [x27, #288]
  401b78:	sub	x0, x3, x0
  401b7c:	bl	402040 <ferror@plt+0xd70>
  401b80:	mov	x1, x0
  401b84:	mov	x0, x21
  401b88:	bl	401280 <printf@plt>
  401b8c:	ldr	x0, [x27, #288]
  401b90:	mov	w2, w20
  401b94:	mov	w1, w19
  401b98:	bl	402040 <ferror@plt+0xd70>
  401b9c:	mov	x1, x0
  401ba0:	mov	x0, x21
  401ba4:	bl	401280 <printf@plt>
  401ba8:	mov	w0, #0xa                   	// #10
  401bac:	bl	4012a0 <putchar@plt>
  401bb0:	b	401850 <ferror@plt+0x580>
  401bb4:	mov	w0, #0xa                   	// #10
  401bb8:	bl	4012a0 <putchar@plt>
  401bbc:	fcvtzu	w0, s8
  401bc0:	bl	401260 <usleep@plt>
  401bc4:	b	401718 <ferror@plt+0x448>
  401bc8:	mov	x29, #0x0                   	// #0
  401bcc:	mov	x30, #0x0                   	// #0
  401bd0:	mov	x5, x0
  401bd4:	ldr	x1, [sp]
  401bd8:	add	x2, sp, #0x8
  401bdc:	mov	x6, sp
  401be0:	movz	x0, #0x0, lsl #48
  401be4:	movk	x0, #0x0, lsl #32
  401be8:	movk	x0, #0x40, lsl #16
  401bec:	movk	x0, #0x12e0
  401bf0:	movz	x3, #0x0, lsl #48
  401bf4:	movk	x3, #0x0, lsl #32
  401bf8:	movk	x3, #0x40, lsl #16
  401bfc:	movk	x3, #0x47e0
  401c00:	movz	x4, #0x0, lsl #48
  401c04:	movk	x4, #0x0, lsl #32
  401c08:	movk	x4, #0x40, lsl #16
  401c0c:	movk	x4, #0x4860
  401c10:	bl	4011e0 <__libc_start_main@plt>
  401c14:	bl	401200 <abort@plt>
  401c18:	adrp	x0, 415000 <ferror@plt+0x13d30>
  401c1c:	ldr	x0, [x0, #4064]
  401c20:	cbz	x0, 401c28 <ferror@plt+0x958>
  401c24:	b	4011f0 <__gmon_start__@plt>
  401c28:	ret
  401c2c:	nop
  401c30:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401c34:	add	x0, x0, #0xf0
  401c38:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401c3c:	add	x1, x1, #0xf0
  401c40:	cmp	x1, x0
  401c44:	b.eq	401c5c <ferror@plt+0x98c>  // b.none
  401c48:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401c4c:	ldr	x1, [x1, #2200]
  401c50:	cbz	x1, 401c5c <ferror@plt+0x98c>
  401c54:	mov	x16, x1
  401c58:	br	x16
  401c5c:	ret
  401c60:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401c64:	add	x0, x0, #0xf0
  401c68:	adrp	x1, 416000 <ferror@plt+0x14d30>
  401c6c:	add	x1, x1, #0xf0
  401c70:	sub	x1, x1, x0
  401c74:	lsr	x2, x1, #63
  401c78:	add	x1, x2, x1, asr #3
  401c7c:	cmp	xzr, x1, asr #1
  401c80:	asr	x1, x1, #1
  401c84:	b.eq	401c9c <ferror@plt+0x9cc>  // b.none
  401c88:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401c8c:	ldr	x2, [x2, #2208]
  401c90:	cbz	x2, 401c9c <ferror@plt+0x9cc>
  401c94:	mov	x16, x2
  401c98:	br	x16
  401c9c:	ret
  401ca0:	stp	x29, x30, [sp, #-32]!
  401ca4:	mov	x29, sp
  401ca8:	str	x19, [sp, #16]
  401cac:	adrp	x19, 416000 <ferror@plt+0x14d30>
  401cb0:	ldrb	w0, [x19, #392]
  401cb4:	cbnz	w0, 401cc4 <ferror@plt+0x9f4>
  401cb8:	bl	401c30 <ferror@plt+0x960>
  401cbc:	mov	w0, #0x1                   	// #1
  401cc0:	strb	w0, [x19, #392]
  401cc4:	ldr	x19, [sp, #16]
  401cc8:	ldp	x29, x30, [sp], #32
  401ccc:	ret
  401cd0:	b	401c60 <ferror@plt+0x990>
  401cd4:	nop
  401cd8:	stp	x29, x30, [sp, #-32]!
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ce4:	mov	x29, sp
  401ce8:	add	x1, x1, #0x8a8
  401cec:	str	x19, [sp, #16]
  401cf0:	mov	x19, x0
  401cf4:	mov	x0, #0x0                   	// #0
  401cf8:	bl	401270 <dcgettext@plt>
  401cfc:	mov	x1, x19
  401d00:	bl	401140 <fputs@plt>
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d0c:	mov	x0, #0x0                   	// #0
  401d10:	add	x1, x1, #0x8b8
  401d14:	bl	401270 <dcgettext@plt>
  401d18:	mov	x1, x0
  401d1c:	adrp	x2, 416000 <ferror@plt+0x14d30>
  401d20:	mov	x0, x19
  401d24:	ldr	x2, [x2, #344]
  401d28:	bl	4012b0 <fprintf@plt>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d34:	mov	x0, #0x0                   	// #0
  401d38:	add	x1, x1, #0x8c8
  401d3c:	bl	401270 <dcgettext@plt>
  401d40:	mov	x1, x19
  401d44:	bl	401140 <fputs@plt>
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d50:	mov	x0, #0x0                   	// #0
  401d54:	add	x1, x1, #0x8d8
  401d58:	bl	401270 <dcgettext@plt>
  401d5c:	mov	x1, x19
  401d60:	bl	401140 <fputs@plt>
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d6c:	mov	x0, #0x0                   	// #0
  401d70:	add	x1, x1, #0x908
  401d74:	bl	401270 <dcgettext@plt>
  401d78:	mov	x1, x19
  401d7c:	bl	401140 <fputs@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	add	x1, x1, #0x938
  401d90:	bl	401270 <dcgettext@plt>
  401d94:	mov	x1, x19
  401d98:	bl	401140 <fputs@plt>
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401da4:	mov	x0, #0x0                   	// #0
  401da8:	add	x1, x1, #0x968
  401dac:	bl	401270 <dcgettext@plt>
  401db0:	mov	x1, x19
  401db4:	bl	401140 <fputs@plt>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401dc0:	mov	x0, #0x0                   	// #0
  401dc4:	add	x1, x1, #0x998
  401dc8:	bl	401270 <dcgettext@plt>
  401dcc:	mov	x1, x19
  401dd0:	bl	401140 <fputs@plt>
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	add	x1, x1, #0x9c8
  401de4:	bl	401270 <dcgettext@plt>
  401de8:	mov	x1, x19
  401dec:	bl	401140 <fputs@plt>
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	add	x1, x1, #0x9f8
  401e00:	bl	401270 <dcgettext@plt>
  401e04:	mov	x1, x19
  401e08:	bl	401140 <fputs@plt>
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	add	x1, x1, #0xa28
  401e1c:	bl	401270 <dcgettext@plt>
  401e20:	mov	x1, x19
  401e24:	bl	401140 <fputs@plt>
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e30:	mov	x0, #0x0                   	// #0
  401e34:	add	x1, x1, #0xa58
  401e38:	bl	401270 <dcgettext@plt>
  401e3c:	mov	x1, x19
  401e40:	bl	401140 <fputs@plt>
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	add	x1, x1, #0xa88
  401e54:	bl	401270 <dcgettext@plt>
  401e58:	mov	x1, x19
  401e5c:	bl	401140 <fputs@plt>
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e68:	mov	x0, #0x0                   	// #0
  401e6c:	add	x1, x1, #0xab8
  401e70:	bl	401270 <dcgettext@plt>
  401e74:	mov	x1, x19
  401e78:	bl	401140 <fputs@plt>
  401e7c:	mov	w2, #0x5                   	// #5
  401e80:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401e84:	mov	x0, #0x0                   	// #0
  401e88:	add	x1, x1, #0xae8
  401e8c:	bl	401270 <dcgettext@plt>
  401e90:	mov	x1, x19
  401e94:	bl	401140 <fputs@plt>
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	add	x1, x1, #0xb20
  401ea8:	bl	401270 <dcgettext@plt>
  401eac:	mov	x1, x19
  401eb0:	bl	401140 <fputs@plt>
  401eb4:	mov	w2, #0x5                   	// #5
  401eb8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	add	x1, x1, #0xb58
  401ec4:	bl	401270 <dcgettext@plt>
  401ec8:	mov	x1, x19
  401ecc:	bl	401140 <fputs@plt>
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ed8:	mov	x0, #0x0                   	// #0
  401edc:	add	x1, x1, #0xba0
  401ee0:	bl	401270 <dcgettext@plt>
  401ee4:	mov	x1, x19
  401ee8:	bl	401140 <fputs@plt>
  401eec:	mov	w2, #0x5                   	// #5
  401ef0:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401ef4:	mov	x0, #0x0                   	// #0
  401ef8:	add	x1, x1, #0xbd0
  401efc:	bl	401270 <dcgettext@plt>
  401f00:	mov	x1, x19
  401f04:	bl	401140 <fputs@plt>
  401f08:	mov	w2, #0x5                   	// #5
  401f0c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f10:	mov	x0, #0x0                   	// #0
  401f14:	add	x1, x1, #0xc08
  401f18:	bl	401270 <dcgettext@plt>
  401f1c:	mov	x1, x19
  401f20:	bl	401140 <fputs@plt>
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f2c:	mov	x0, #0x0                   	// #0
  401f30:	add	x1, x1, #0xc48
  401f34:	bl	401270 <dcgettext@plt>
  401f38:	mov	x1, x19
  401f3c:	bl	401140 <fputs@plt>
  401f40:	mov	w2, #0x5                   	// #5
  401f44:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	add	x1, x1, #0xb50
  401f50:	bl	401270 <dcgettext@plt>
  401f54:	mov	x1, x19
  401f58:	bl	401140 <fputs@plt>
  401f5c:	mov	w2, #0x5                   	// #5
  401f60:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f64:	mov	x0, #0x0                   	// #0
  401f68:	add	x1, x1, #0xc70
  401f6c:	bl	401270 <dcgettext@plt>
  401f70:	mov	x1, x19
  401f74:	bl	401140 <fputs@plt>
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	add	x1, x1, #0xca0
  401f88:	bl	401270 <dcgettext@plt>
  401f8c:	mov	x1, x19
  401f90:	bl	401140 <fputs@plt>
  401f94:	mov	w2, #0x5                   	// #5
  401f98:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	add	x1, x1, #0xcd8
  401fa4:	bl	401270 <dcgettext@plt>
  401fa8:	mov	x1, x0
  401fac:	adrp	x2, 404000 <ferror@plt+0x2d30>
  401fb0:	mov	x0, x19
  401fb4:	add	x2, x2, #0xcf8
  401fb8:	bl	4012b0 <fprintf@plt>
  401fbc:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401fc0:	ldr	x0, [x0, #256]
  401fc4:	cmp	x0, x19
  401fc8:	cset	w0, eq  // eq = none
  401fcc:	bl	401150 <exit@plt>
  401fd0:	stp	x29, x30, [sp, #-16]!
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	adrp	x1, 404000 <ferror@plt+0x2d30>
  401fdc:	mov	x29, sp
  401fe0:	add	x1, x1, #0xd00
  401fe4:	mov	x0, #0x0                   	// #0
  401fe8:	bl	401270 <dcgettext@plt>
  401fec:	mov	x2, x0
  401ff0:	mov	w1, #0x0                   	// #0
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	bl	401160 <error@plt>
  401ffc:	nop
  402000:	cbnz	w1, 40200c <ferror@plt+0xd3c>
  402004:	fmov	d0, #1.000000000000000000e+00
  402008:	ret
  40200c:	b	402010 <ferror@plt+0xd40>
  402010:	stp	x29, x30, [sp, #-32]!
  402014:	sub	w1, w1, #0x1
  402018:	mov	x29, sp
  40201c:	str	x19, [sp, #16]
  402020:	mov	w19, w0
  402024:	bl	402000 <ferror@plt+0xd30>
  402028:	ucvtf	d1, w19
  40202c:	ldr	x19, [sp, #16]
  402030:	ldp	x29, x30, [sp], #32
  402034:	fmul	d0, d1, d0
  402038:	ret
  40203c:	nop
  402040:	stp	x29, x30, [sp, #-128]!
  402044:	mov	w3, #0x447a0000            	// #1148846080
  402048:	mov	x29, sp
  40204c:	stp	x23, x24, [sp, #48]
  402050:	ands	w23, w1, #0x20
  402054:	and	w1, w1, #0x2
  402058:	stp	x21, x22, [sp, #32]
  40205c:	stp	x25, x26, [sp, #64]
  402060:	mov	x25, x0
  402064:	stp	d8, d9, [sp, #96]
  402068:	fmov	s9, w3
  40206c:	mov	w3, #0x44800000            	// #1149239296
  402070:	fmov	s0, w3
  402074:	fcsel	s9, s9, s0, ne  // ne = any
  402078:	cbnz	w2, 402248 <ferror@plt+0xf78>
  40207c:	cbz	w1, 4022b4 <ferror@plt+0xfe4>
  402080:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402084:	stp	x19, x20, [sp, #16]
  402088:	add	x5, x0, #0xe8
  40208c:	ldrb	w20, [x0, #232]
  402090:	cbz	w20, 402314 <ferror@plt+0x1044>
  402094:	lsr	x24, x25, #10
  402098:	adrp	x22, 416000 <ferror@plt+0x14d30>
  40209c:	adrp	x26, 404000 <ferror@plt+0x2d30>
  4020a0:	adrp	x0, 404000 <ferror@plt+0x2d30>
  4020a4:	add	x22, x22, #0x190
  4020a8:	add	x0, x0, #0xd58
  4020ac:	add	x26, x26, #0xd40
  4020b0:	lsl	x25, x25, #10
  4020b4:	mov	w19, #0x1                   	// #1
  4020b8:	stp	x27, x28, [sp, #80]
  4020bc:	fcvtzu	w28, s9
  4020c0:	mov	x27, x5
  4020c4:	str	x0, [sp, #120]
  4020c8:	b	402124 <ferror@plt+0xe54>
  4020cc:	cbnz	w21, 4021bc <ferror@plt+0xeec>
  4020d0:	fmov	d0, d8
  4020d4:	mov	w3, w20
  4020d8:	mov	x0, x22
  4020dc:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4020e0:	mov	x1, #0x2000                	// #8192
  4020e4:	add	x2, x2, #0xd48
  4020e8:	bl	4011b0 <snprintf@plt>
  4020ec:	cmp	w0, #0x5
  4020f0:	b.eq	40218c <ferror@plt+0xebc>  // b.none
  4020f4:	fcvtzs	x3, d8
  4020f8:	ldrb	w4, [x27]
  4020fc:	mov	x0, x22
  402100:	adrp	x2, 404000 <ferror@plt+0x2d30>
  402104:	mov	x1, #0x2000                	// #8192
  402108:	add	x2, x2, #0xd50
  40210c:	bl	4011b0 <snprintf@plt>
  402110:	cmp	w0, #0x5
  402114:	b.le	40218c <ferror@plt+0xebc>
  402118:	ldrb	w20, [x27, #1]!
  40211c:	add	w19, w19, #0x1
  402120:	cbz	w20, 40218c <ferror@plt+0xebc>
  402124:	cmp	w19, #0x1
  402128:	b.eq	4021b0 <ferror@plt+0xee0>  // b.none
  40212c:	sub	w21, w19, #0x2
  402130:	cmp	w21, #0x4
  402134:	b.hi	402118 <ferror@plt+0xe48>  // b.pmore
  402138:	scvtf	s0, x24
  40213c:	fmul	s0, s0, s9
  402140:	fcvt	d8, s0
  402144:	cbz	w23, 4020cc <ferror@plt+0xdfc>
  402148:	cbnz	w21, 402204 <ferror@plt+0xf34>
  40214c:	fmov	d0, d8
  402150:	mov	w3, w20
  402154:	ldr	x2, [sp, #120]
  402158:	mov	x0, x22
  40215c:	mov	x1, #0x2000                	// #8192
  402160:	bl	4011b0 <snprintf@plt>
  402164:	cmp	w0, #0x4
  402168:	b.eq	40218c <ferror@plt+0xebc>  // b.none
  40216c:	fcvtzs	x3, d8
  402170:	ldrb	w4, [x27]
  402174:	mov	x2, x26
  402178:	mov	x0, x22
  40217c:	mov	x1, #0x2000                	// #8192
  402180:	bl	4011b0 <snprintf@plt>
  402184:	cmp	w0, #0x4
  402188:	b.gt	402118 <ferror@plt+0xe48>
  40218c:	ldp	x19, x20, [sp, #16]
  402190:	ldp	x27, x28, [sp, #80]
  402194:	mov	x0, x22
  402198:	ldp	x21, x22, [sp, #32]
  40219c:	ldp	x23, x24, [sp, #48]
  4021a0:	ldp	x25, x26, [sp, #64]
  4021a4:	ldp	d8, d9, [sp, #96]
  4021a8:	ldp	x29, x30, [sp], #128
  4021ac:	ret
  4021b0:	mov	w4, w20
  4021b4:	mov	x3, x25
  4021b8:	b	402174 <ferror@plt+0xea4>
  4021bc:	mov	w1, w21
  4021c0:	mov	w0, w28
  4021c4:	bl	402010 <ferror@plt+0xd40>
  4021c8:	fdiv	d8, d8, d0
  4021cc:	mov	w3, w20
  4021d0:	mov	x0, x22
  4021d4:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4021d8:	mov	x1, #0x2000                	// #8192
  4021dc:	add	x2, x2, #0xd48
  4021e0:	fcvt	s0, d8
  4021e4:	fcvt	d0, s0
  4021e8:	bl	4011b0 <snprintf@plt>
  4021ec:	cmp	w0, #0x5
  4021f0:	b.eq	40218c <ferror@plt+0xebc>  // b.none
  4021f4:	mov	w1, w21
  4021f8:	mov	w0, w28
  4021fc:	bl	402010 <ferror@plt+0xd40>
  402200:	b	4020f4 <ferror@plt+0xe24>
  402204:	mov	w1, w21
  402208:	mov	w0, w28
  40220c:	bl	402010 <ferror@plt+0xd40>
  402210:	fdiv	d8, d8, d0
  402214:	mov	w3, w20
  402218:	ldr	x2, [sp, #120]
  40221c:	mov	x0, x22
  402220:	mov	x1, #0x2000                	// #8192
  402224:	fcvt	s0, d8
  402228:	fcvt	d0, s0
  40222c:	bl	4011b0 <snprintf@plt>
  402230:	cmp	w0, #0x4
  402234:	b.eq	40218c <ferror@plt+0xebc>  // b.none
  402238:	mov	w1, w21
  40223c:	mov	w0, w28
  402240:	bl	402010 <ferror@plt+0xd40>
  402244:	b	40216c <ferror@plt+0xe9c>
  402248:	cbnz	w1, 402080 <ferror@plt+0xdb0>
  40224c:	cmp	w2, #0x1
  402250:	b.eq	4022f0 <ferror@plt+0x1020>  // b.none
  402254:	b.le	402080 <ferror@plt+0xdb0>
  402258:	fcvtzu	w0, s9
  40225c:	sub	w1, w2, #0x1
  402260:	adrp	x22, 416000 <ferror@plt+0x14d30>
  402264:	add	x22, x22, #0x190
  402268:	bl	402010 <ferror@plt+0xd40>
  40226c:	ucvtf	d1, x25
  402270:	mov	x0, #0x4090000000000000    	// #4652218415073722368
  402274:	fmov	d2, x0
  402278:	mov	x1, #0x2000                	// #8192
  40227c:	mov	x0, x22
  402280:	adrp	x2, 404000 <ferror@plt+0x2d30>
  402284:	add	x2, x2, #0xd30
  402288:	fmul	d1, d1, d2
  40228c:	fdiv	d1, d1, d0
  402290:	fcvtzs	x3, d1
  402294:	bl	4011b0 <snprintf@plt>
  402298:	mov	x0, x22
  40229c:	ldp	x21, x22, [sp, #32]
  4022a0:	ldp	x23, x24, [sp, #48]
  4022a4:	ldp	x25, x26, [sp, #64]
  4022a8:	ldp	d8, d9, [sp, #96]
  4022ac:	ldp	x29, x30, [sp], #128
  4022b0:	ret
  4022b4:	adrp	x22, 416000 <ferror@plt+0x14d30>
  4022b8:	add	x22, x22, #0x190
  4022bc:	mov	x3, x0
  4022c0:	mov	x1, #0x2000                	// #8192
  4022c4:	mov	x0, x22
  4022c8:	adrp	x2, 404000 <ferror@plt+0x2d30>
  4022cc:	add	x2, x2, #0xd30
  4022d0:	bl	4011b0 <snprintf@plt>
  4022d4:	mov	x0, x22
  4022d8:	ldp	x21, x22, [sp, #32]
  4022dc:	ldp	x23, x24, [sp, #48]
  4022e0:	ldp	x25, x26, [sp, #64]
  4022e4:	ldp	d8, d9, [sp, #96]
  4022e8:	ldp	x29, x30, [sp], #128
  4022ec:	ret
  4022f0:	adrp	x22, 416000 <ferror@plt+0x14d30>
  4022f4:	add	x22, x22, #0x190
  4022f8:	lsl	x3, x0, #10
  4022fc:	adrp	x2, 404000 <ferror@plt+0x2d30>
  402300:	mov	x0, x22
  402304:	add	x2, x2, #0xd38
  402308:	mov	x1, #0x2000                	// #8192
  40230c:	bl	4011b0 <snprintf@plt>
  402310:	b	402194 <ferror@plt+0xec4>
  402314:	adrp	x22, 416000 <ferror@plt+0x14d30>
  402318:	add	x22, x22, #0x190
  40231c:	ldp	x19, x20, [sp, #16]
  402320:	b	402194 <ferror@plt+0xec4>
  402324:	nop
  402328:	stp	x29, x30, [sp, #-64]!
  40232c:	mov	x29, sp
  402330:	stp	x19, x20, [sp, #16]
  402334:	mov	x19, x0
  402338:	str	x21, [sp, #32]
  40233c:	mov	x21, x1
  402340:	str	xzr, [sp, #56]
  402344:	bl	401290 <__errno_location@plt>
  402348:	mov	x20, x0
  40234c:	cbz	x19, 40239c <ferror@plt+0x10cc>
  402350:	ldrb	w0, [x19]
  402354:	cbz	w0, 40239c <ferror@plt+0x10cc>
  402358:	str	wzr, [x20]
  40235c:	add	x1, sp, #0x38
  402360:	mov	x0, x19
  402364:	mov	w2, #0xa                   	// #10
  402368:	bl	401240 <strtol@plt>
  40236c:	ldr	w1, [x20]
  402370:	cbnz	w1, 4023a0 <ferror@plt+0x10d0>
  402374:	ldr	x2, [sp, #56]
  402378:	cmp	x2, #0x0
  40237c:	ccmp	x2, x19, #0x4, ne  // ne = any
  402380:	b.eq	4023a0 <ferror@plt+0x10d0>  // b.none
  402384:	ldrb	w2, [x2]
  402388:	cbnz	w2, 4023a0 <ferror@plt+0x10d0>
  40238c:	ldp	x19, x20, [sp, #16]
  402390:	ldr	x21, [sp, #32]
  402394:	ldp	x29, x30, [sp], #64
  402398:	ret
  40239c:	ldr	w1, [x20]
  4023a0:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4023a4:	mov	x4, x19
  4023a8:	mov	x3, x21
  4023ac:	add	x2, x2, #0x278
  4023b0:	mov	w0, #0x1                   	// #1
  4023b4:	bl	401160 <error@plt>
  4023b8:	stp	x29, x30, [sp, #-64]!
  4023bc:	mov	x29, sp
  4023c0:	stp	x19, x20, [sp, #16]
  4023c4:	mov	x19, x0
  4023c8:	str	x21, [sp, #32]
  4023cc:	mov	x21, x1
  4023d0:	str	xzr, [sp, #56]
  4023d4:	bl	401290 <__errno_location@plt>
  4023d8:	mov	x20, x0
  4023dc:	cbz	x19, 402428 <ferror@plt+0x1158>
  4023e0:	ldrb	w0, [x19]
  4023e4:	cbz	w0, 402428 <ferror@plt+0x1158>
  4023e8:	str	wzr, [x20]
  4023ec:	add	x1, sp, #0x38
  4023f0:	mov	x0, x19
  4023f4:	bl	401170 <strtod@plt>
  4023f8:	ldr	w1, [x20]
  4023fc:	cbnz	w1, 40242c <ferror@plt+0x115c>
  402400:	ldr	x0, [sp, #56]
  402404:	cmp	x0, #0x0
  402408:	ccmp	x0, x19, #0x4, ne  // ne = any
  40240c:	b.eq	40242c <ferror@plt+0x115c>  // b.none
  402410:	ldrb	w0, [x0]
  402414:	cbnz	w0, 40242c <ferror@plt+0x115c>
  402418:	ldp	x19, x20, [sp, #16]
  40241c:	ldr	x21, [sp, #32]
  402420:	ldp	x29, x30, [sp], #64
  402424:	ret
  402428:	ldr	w1, [x20]
  40242c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402430:	mov	x4, x19
  402434:	mov	x3, x21
  402438:	add	x2, x2, #0x278
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	401160 <error@plt>
  402444:	nop
  402448:	stp	x29, x30, [sp, #-112]!
  40244c:	mov	x29, sp
  402450:	stp	x19, x20, [sp, #16]
  402454:	stp	x21, x22, [sp, #32]
  402458:	stp	x23, x24, [sp, #48]
  40245c:	mov	x24, x0
  402460:	stp	x25, x26, [sp, #64]
  402464:	mov	x25, x1
  402468:	cbz	x0, 402654 <ferror@plt+0x1384>
  40246c:	ldrb	w21, [x0]
  402470:	cbz	w21, 402654 <ferror@plt+0x1384>
  402474:	bl	401230 <__ctype_b_loc@plt>
  402478:	mov	x22, x24
  40247c:	ldr	x23, [x0]
  402480:	b	402488 <ferror@plt+0x11b8>
  402484:	ldrb	w21, [x22, #1]!
  402488:	ubfiz	x0, x21, #1, #8
  40248c:	ldrh	w0, [x23, x0]
  402490:	tbnz	w0, #13, 402484 <ferror@plt+0x11b4>
  402494:	cmp	w21, #0x2d
  402498:	b.eq	40263c <ferror@plt+0x136c>  // b.none
  40249c:	cmp	w21, #0x2b
  4024a0:	mov	w26, #0x0                   	// #0
  4024a4:	b.eq	40261c <ferror@plt+0x134c>  // b.none
  4024a8:	tbz	w0, #11, 402630 <ferror@plt+0x1360>
  4024ac:	adrp	x0, 405000 <ferror@plt+0x3d30>
  4024b0:	add	x0, x0, #0x290
  4024b4:	mov	x19, x22
  4024b8:	ldr	q2, [x0]
  4024bc:	nop
  4024c0:	adrp	x0, 405000 <ferror@plt+0x3d30>
  4024c4:	add	x0, x0, #0x2a0
  4024c8:	mov	v0.16b, v2.16b
  4024cc:	ldr	q1, [x0]
  4024d0:	bl	403bf8 <ferror@plt+0x2928>
  4024d4:	mov	v2.16b, v0.16b
  4024d8:	ldrb	w0, [x19, #1]!
  4024dc:	ldrh	w0, [x23, x0, lsl #1]
  4024e0:	tbnz	w0, #11, 4024c0 <ferror@plt+0x11f0>
  4024e4:	mov	x20, #0x0                   	// #0
  4024e8:	mov	x19, #0x0                   	// #0
  4024ec:	nop
  4024f0:	sub	w0, w21, #0x30
  4024f4:	str	q2, [sp, #80]
  4024f8:	bl	4043e0 <ferror@plt+0x3110>
  4024fc:	ldr	q2, [sp, #80]
  402500:	mov	v1.16b, v2.16b
  402504:	str	q2, [sp, #96]
  402508:	bl	403bf8 <ferror@plt+0x2928>
  40250c:	stp	x20, x19, [sp, #80]
  402510:	mov	v1.16b, v0.16b
  402514:	ldr	q0, [sp, #80]
  402518:	bl	4027b0 <ferror@plt+0x14e0>
  40251c:	str	q0, [sp, #80]
  402520:	adrp	x0, 405000 <ferror@plt+0x3d30>
  402524:	add	x0, x0, #0x2a0
  402528:	ldr	q2, [sp, #96]
  40252c:	ldr	q1, [x0]
  402530:	mov	v0.16b, v2.16b
  402534:	bl	4032d8 <ferror@plt+0x2008>
  402538:	ldrb	w21, [x22, #1]!
  40253c:	mov	v2.16b, v0.16b
  402540:	ldp	x20, x19, [sp, #80]
  402544:	ubfiz	x0, x21, #1, #8
  402548:	ldrh	w0, [x23, x0]
  40254c:	tbnz	w0, #11, 4024f0 <ferror@plt+0x1220>
  402550:	cbz	w21, 4025ec <ferror@plt+0x131c>
  402554:	and	w21, w21, #0xfffffffd
  402558:	and	w21, w21, #0xff
  40255c:	cmp	w21, #0x2c
  402560:	b.ne	402678 <ferror@plt+0x13a8>  // b.any
  402564:	ldrb	w0, [x22, #1]
  402568:	add	x22, x22, #0x1
  40256c:	ubfiz	x1, x0, #1, #8
  402570:	ldrh	w1, [x23, x1]
  402574:	tbz	w1, #11, 4025e8 <ferror@plt+0x1318>
  402578:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40257c:	add	x1, x1, #0x290
  402580:	ldr	q2, [x1]
  402584:	nop
  402588:	sub	w0, w0, #0x30
  40258c:	str	q2, [sp, #80]
  402590:	bl	4043e0 <ferror@plt+0x3110>
  402594:	ldr	q2, [sp, #80]
  402598:	mov	v1.16b, v2.16b
  40259c:	str	q2, [sp, #96]
  4025a0:	bl	403bf8 <ferror@plt+0x2928>
  4025a4:	stp	x20, x19, [sp, #80]
  4025a8:	mov	v1.16b, v0.16b
  4025ac:	ldr	q0, [sp, #80]
  4025b0:	bl	4027b0 <ferror@plt+0x14e0>
  4025b4:	str	q0, [sp, #80]
  4025b8:	adrp	x0, 405000 <ferror@plt+0x3d30>
  4025bc:	add	x0, x0, #0x2a0
  4025c0:	ldr	q2, [sp, #96]
  4025c4:	ldr	q1, [x0]
  4025c8:	mov	v0.16b, v2.16b
  4025cc:	bl	4032d8 <ferror@plt+0x2008>
  4025d0:	mov	v2.16b, v0.16b
  4025d4:	ldrb	w0, [x22, #1]!
  4025d8:	ldp	x20, x19, [sp, #80]
  4025dc:	ubfiz	x1, x0, #1, #8
  4025e0:	ldrh	w1, [x23, x1]
  4025e4:	tbnz	w1, #11, 402588 <ferror@plt+0x12b8>
  4025e8:	cbnz	w0, 402654 <ferror@plt+0x1384>
  4025ec:	cmp	w26, #0x0
  4025f0:	eor	x0, x19, #0x8000000000000000
  4025f4:	csel	x0, x0, x19, ne  // ne = any
  4025f8:	stp	x20, x0, [sp, #80]
  4025fc:	ldr	q0, [sp, #80]
  402600:	bl	404460 <ferror@plt+0x3190>
  402604:	ldp	x19, x20, [sp, #16]
  402608:	ldp	x21, x22, [sp, #32]
  40260c:	ldp	x23, x24, [sp, #48]
  402610:	ldp	x25, x26, [sp, #64]
  402614:	ldp	x29, x30, [sp], #112
  402618:	ret
  40261c:	ldrb	w21, [x22, #1]
  402620:	add	x22, x22, #0x1
  402624:	ubfiz	x0, x21, #1, #8
  402628:	ldrh	w0, [x23, x0]
  40262c:	tbnz	w0, #11, 4024ac <ferror@plt+0x11dc>
  402630:	mov	x20, #0x0                   	// #0
  402634:	mov	x19, #0x0                   	// #0
  402638:	b	402550 <ferror@plt+0x1280>
  40263c:	ldrb	w21, [x22, #1]
  402640:	mov	w26, #0x1                   	// #1
  402644:	add	x22, x22, #0x1
  402648:	ubfiz	x0, x21, #1, #8
  40264c:	ldrh	w0, [x23, x0]
  402650:	b	4024a8 <ferror@plt+0x11d8>
  402654:	bl	401290 <__errno_location@plt>
  402658:	mov	x1, x0
  40265c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402660:	mov	x4, x24
  402664:	mov	x3, x25
  402668:	add	x2, x2, #0x278
  40266c:	ldr	w1, [x1]
  402670:	mov	w0, #0x1                   	// #1
  402674:	bl	401160 <error@plt>
  402678:	adrp	x2, 405000 <ferror@plt+0x3d30>
  40267c:	mov	x4, x24
  402680:	mov	x3, x25
  402684:	add	x2, x2, #0x278
  402688:	mov	w1, #0x16                  	// #22
  40268c:	mov	w0, #0x1                   	// #1
  402690:	bl	401160 <error@plt>
  402694:	nop
  402698:	stp	x29, x30, [sp, #-32]!
  40269c:	mov	x29, sp
  4026a0:	stp	x19, x20, [sp, #16]
  4026a4:	mov	x19, x0
  4026a8:	bl	4011a0 <__fpending@plt>
  4026ac:	mov	x20, x0
  4026b0:	mov	x0, x19
  4026b4:	bl	4012d0 <ferror@plt>
  4026b8:	mov	w1, w0
  4026bc:	mov	x0, x19
  4026c0:	mov	w19, w1
  4026c4:	bl	4011c0 <fclose@plt>
  4026c8:	cbnz	w19, 4026f0 <ferror@plt+0x1420>
  4026cc:	cbz	w0, 4026e4 <ferror@plt+0x1414>
  4026d0:	cbnz	x20, 402714 <ferror@plt+0x1444>
  4026d4:	bl	401290 <__errno_location@plt>
  4026d8:	ldr	w0, [x0]
  4026dc:	cmp	w0, #0x9
  4026e0:	csetm	w0, ne  // ne = any
  4026e4:	ldp	x19, x20, [sp, #16]
  4026e8:	ldp	x29, x30, [sp], #32
  4026ec:	ret
  4026f0:	cbnz	w0, 402714 <ferror@plt+0x1444>
  4026f4:	bl	401290 <__errno_location@plt>
  4026f8:	mov	x1, x0
  4026fc:	mov	w0, #0xffffffff            	// #-1
  402700:	ldr	w2, [x1]
  402704:	cmp	w2, #0x20
  402708:	b.eq	4026e4 <ferror@plt+0x1414>  // b.none
  40270c:	str	wzr, [x1]
  402710:	b	4026e4 <ferror@plt+0x1414>
  402714:	mov	w0, #0xffffffff            	// #-1
  402718:	b	4026e4 <ferror@plt+0x1414>
  40271c:	nop
  402720:	stp	x29, x30, [sp, #-32]!
  402724:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402728:	mov	x29, sp
  40272c:	ldr	x0, [x0, #272]
  402730:	bl	402698 <ferror@plt+0x13c8>
  402734:	cbz	w0, 402754 <ferror@plt+0x1484>
  402738:	str	x19, [sp, #16]
  40273c:	bl	401290 <__errno_location@plt>
  402740:	mov	x19, x0
  402744:	ldr	w0, [x0]
  402748:	cmp	w0, #0x20
  40274c:	b.ne	402778 <ferror@plt+0x14a8>  // b.any
  402750:	ldr	x19, [sp, #16]
  402754:	adrp	x0, 416000 <ferror@plt+0x14d30>
  402758:	ldr	x0, [x0, #256]
  40275c:	bl	402698 <ferror@plt+0x13c8>
  402760:	cbnz	w0, 40276c <ferror@plt+0x149c>
  402764:	ldp	x29, x30, [sp], #32
  402768:	ret
  40276c:	mov	w0, #0x1                   	// #1
  402770:	str	x19, [sp, #16]
  402774:	bl	401130 <_exit@plt>
  402778:	mov	w2, #0x5                   	// #5
  40277c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402780:	mov	x0, #0x0                   	// #0
  402784:	add	x1, x1, #0x2b0
  402788:	bl	401270 <dcgettext@plt>
  40278c:	mov	x3, x0
  402790:	ldr	w1, [x19]
  402794:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402798:	add	x2, x2, #0x2c0
  40279c:	mov	w0, #0x0                   	// #0
  4027a0:	bl	401160 <error@plt>
  4027a4:	mov	w0, #0x1                   	// #1
  4027a8:	bl	401130 <_exit@plt>
  4027ac:	nop
  4027b0:	stp	x29, x30, [sp, #-48]!
  4027b4:	mov	x29, sp
  4027b8:	str	q0, [sp, #16]
  4027bc:	str	q1, [sp, #32]
  4027c0:	ldp	x6, x1, [sp, #16]
  4027c4:	ldp	x0, x3, [sp, #32]
  4027c8:	mrs	x15, fpcr
  4027cc:	lsr	x7, x1, #63
  4027d0:	mov	x10, x0
  4027d4:	ubfiz	x4, x3, #3, #48
  4027d8:	lsr	x5, x3, #63
  4027dc:	mov	x12, x7
  4027e0:	ubfiz	x2, x1, #3, #48
  4027e4:	orr	x4, x4, x0, lsr #61
  4027e8:	ubfx	x8, x1, #48, #15
  4027ec:	ubfx	x0, x3, #48, #15
  4027f0:	and	w7, w7, #0xff
  4027f4:	mov	x16, x12
  4027f8:	cmp	x12, x5
  4027fc:	and	w11, w5, #0xff
  402800:	orr	x2, x2, x6, lsr #61
  402804:	mov	x1, x8
  402808:	lsl	x9, x6, #3
  40280c:	mov	x3, x0
  402810:	lsl	x13, x10, #3
  402814:	b.eq	4029c0 <ferror@plt+0x16f0>  // b.none
  402818:	sub	w0, w8, w0
  40281c:	cmp	w0, #0x0
  402820:	b.le	40296c <ferror@plt+0x169c>
  402824:	cbz	x3, 402a20 <ferror@plt+0x1750>
  402828:	orr	x4, x4, #0x8000000000000
  40282c:	mov	x3, #0x7fff                	// #32767
  402830:	cmp	x1, x3
  402834:	b.eq	402c24 <ferror@plt+0x1954>  // b.none
  402838:	cmp	w0, #0x74
  40283c:	b.gt	402ca8 <ferror@plt+0x19d8>
  402840:	cmp	w0, #0x3f
  402844:	b.gt	402e08 <ferror@plt+0x1b38>
  402848:	mov	w3, #0x40                  	// #64
  40284c:	sub	w3, w3, w0
  402850:	lsr	x6, x13, x0
  402854:	lsl	x13, x13, x3
  402858:	cmp	x13, #0x0
  40285c:	cset	x5, ne  // ne = any
  402860:	lsl	x3, x4, x3
  402864:	orr	x3, x3, x6
  402868:	lsr	x0, x4, x0
  40286c:	orr	x3, x3, x5
  402870:	sub	x2, x2, x0
  402874:	subs	x9, x9, x3
  402878:	sbc	x2, x2, xzr
  40287c:	and	x3, x2, #0x7ffffffffffff
  402880:	tbz	x2, #51, 402a60 <ferror@plt+0x1790>
  402884:	cbz	x3, 402c8c <ferror@plt+0x19bc>
  402888:	clz	x0, x3
  40288c:	sub	w0, w0, #0xc
  402890:	neg	w2, w0
  402894:	lsl	x4, x3, x0
  402898:	lsl	x3, x9, x0
  40289c:	lsr	x9, x9, x2
  4028a0:	orr	x2, x9, x4
  4028a4:	cmp	x1, w0, sxtw
  4028a8:	sxtw	x4, w0
  4028ac:	b.gt	402c6c <ferror@plt+0x199c>
  4028b0:	sub	w1, w0, w1
  4028b4:	add	w0, w1, #0x1
  4028b8:	cmp	w0, #0x3f
  4028bc:	b.gt	402dd0 <ferror@plt+0x1b00>
  4028c0:	mov	w1, #0x40                  	// #64
  4028c4:	sub	w1, w1, w0
  4028c8:	lsr	x4, x3, x0
  4028cc:	lsl	x3, x3, x1
  4028d0:	cmp	x3, #0x0
  4028d4:	lsl	x9, x2, x1
  4028d8:	cset	x1, ne  // ne = any
  4028dc:	orr	x9, x9, x4
  4028e0:	lsr	x2, x2, x0
  4028e4:	orr	x9, x9, x1
  4028e8:	orr	x8, x9, x2
  4028ec:	cbz	x8, 402a74 <ferror@plt+0x17a4>
  4028f0:	and	x0, x9, #0x7
  4028f4:	mov	x1, #0x0                   	// #0
  4028f8:	mov	w5, #0x1                   	// #1
  4028fc:	cbz	x0, 402cb8 <ferror@plt+0x19e8>
  402900:	and	x3, x15, #0xc00000
  402904:	cmp	x3, #0x400, lsl #12
  402908:	b.eq	402bfc <ferror@plt+0x192c>  // b.none
  40290c:	cmp	x3, #0x800, lsl #12
  402910:	b.eq	402bdc <ferror@plt+0x190c>  // b.none
  402914:	cbz	x3, 402c08 <ferror@plt+0x1938>
  402918:	and	x3, x2, #0x8000000000000
  40291c:	mov	w0, #0x10                  	// #16
  402920:	cbz	w5, 402928 <ferror@plt+0x1658>
  402924:	orr	w0, w0, #0x8
  402928:	cbz	x3, 402c40 <ferror@plt+0x1970>
  40292c:	add	x1, x1, #0x1
  402930:	mov	x3, #0x7fff                	// #32767
  402934:	cmp	x1, x3
  402938:	b.eq	402b24 <ferror@plt+0x1854>  // b.none
  40293c:	and	w1, w1, #0x7fff
  402940:	extr	x8, x2, x9, #3
  402944:	ubfx	x2, x2, #3, #48
  402948:	mov	x5, #0x0                   	// #0
  40294c:	orr	w1, w1, w7, lsl #15
  402950:	bfxil	x5, x2, #0, #48
  402954:	fmov	d0, x8
  402958:	bfi	x5, x1, #48, #16
  40295c:	fmov	v0.d[1], x5
  402960:	cbnz	w0, 402b80 <ferror@plt+0x18b0>
  402964:	ldp	x29, x30, [sp], #48
  402968:	ret
  40296c:	mov	x14, x5
  402970:	b.eq	402a8c <ferror@plt+0x17bc>  // b.none
  402974:	cbnz	x8, 402d10 <ferror@plt+0x1a40>
  402978:	orr	x1, x2, x9
  40297c:	cbz	x1, 402a3c <ferror@plt+0x176c>
  402980:	cmn	w0, #0x1
  402984:	b.eq	40312c <ferror@plt+0x1e5c>  // b.none
  402988:	mov	x1, #0x7fff                	// #32767
  40298c:	mvn	w0, w0
  402990:	cmp	x3, x1
  402994:	b.ne	402d24 <ferror@plt+0x1a54>  // b.any
  402998:	orr	x0, x4, x13
  40299c:	cbnz	x0, 403084 <ferror@plt+0x1db4>
  4029a0:	mov	x16, x14
  4029a4:	nop
  4029a8:	mov	x4, #0x0                   	// #0
  4029ac:	fmov	d0, x4
  4029b0:	lsl	x16, x16, #63
  4029b4:	orr	x5, x16, #0x7fff000000000000
  4029b8:	fmov	v0.d[1], x5
  4029bc:	b	402964 <ferror@plt+0x1694>
  4029c0:	sub	w5, w8, w0
  4029c4:	cmp	w5, #0x0
  4029c8:	b.le	402b94 <ferror@plt+0x18c4>
  4029cc:	cbz	x0, 402ad4 <ferror@plt+0x1804>
  4029d0:	orr	x4, x4, #0x8000000000000
  4029d4:	mov	x0, #0x7fff                	// #32767
  4029d8:	cmp	x1, x0
  4029dc:	b.eq	402c24 <ferror@plt+0x1954>  // b.none
  4029e0:	cmp	w5, #0x74
  4029e4:	b.gt	402db8 <ferror@plt+0x1ae8>
  4029e8:	cmp	w5, #0x3f
  4029ec:	b.gt	402eb8 <ferror@plt+0x1be8>
  4029f0:	mov	w0, #0x40                  	// #64
  4029f4:	sub	w0, w0, w5
  4029f8:	lsr	x6, x13, x5
  4029fc:	lsl	x13, x13, x0
  402a00:	cmp	x13, #0x0
  402a04:	lsl	x0, x4, x0
  402a08:	cset	x3, ne  // ne = any
  402a0c:	orr	x0, x0, x6
  402a10:	lsr	x4, x4, x5
  402a14:	orr	x0, x0, x3
  402a18:	add	x2, x2, x4
  402a1c:	b	402dc4 <ferror@plt+0x1af4>
  402a20:	orr	x3, x4, x13
  402a24:	cbz	x3, 402d94 <ferror@plt+0x1ac4>
  402a28:	subs	w0, w0, #0x1
  402a2c:	b.ne	40282c <ferror@plt+0x155c>  // b.any
  402a30:	subs	x9, x9, x13
  402a34:	sbc	x2, x2, x4
  402a38:	b	40287c <ferror@plt+0x15ac>
  402a3c:	mov	x0, #0x7fff                	// #32767
  402a40:	cmp	x3, x0
  402a44:	b.eq	403178 <ferror@plt+0x1ea8>  // b.none
  402a48:	mov	w7, w11
  402a4c:	mov	x2, x4
  402a50:	mov	x9, x13
  402a54:	mov	x1, x3
  402a58:	mov	x12, x5
  402a5c:	nop
  402a60:	orr	x8, x9, x2
  402a64:	and	x0, x9, #0x7
  402a68:	mov	w5, #0x0                   	// #0
  402a6c:	cbnz	x1, 4028fc <ferror@plt+0x162c>
  402a70:	cbnz	x8, 4028f0 <ferror@plt+0x1620>
  402a74:	mov	x2, #0x0                   	// #0
  402a78:	mov	x1, #0x0                   	// #0
  402a7c:	mov	w0, #0x0                   	// #0
  402a80:	and	x2, x2, #0xffffffffffff
  402a84:	and	w1, w1, #0x7fff
  402a88:	b	402948 <ferror@plt+0x1678>
  402a8c:	add	x5, x8, #0x1
  402a90:	tst	x5, #0x7ffe
  402a94:	b.ne	402d64 <ferror@plt+0x1a94>  // b.any
  402a98:	orr	x5, x2, x9
  402a9c:	orr	x8, x4, x13
  402aa0:	cbnz	x1, 402f24 <ferror@plt+0x1c54>
  402aa4:	cbz	x5, 402fcc <ferror@plt+0x1cfc>
  402aa8:	cbz	x8, 402fe0 <ferror@plt+0x1d10>
  402aac:	subs	x5, x9, x13
  402ab0:	cmp	x9, x13
  402ab4:	sbc	x3, x2, x4
  402ab8:	tbz	x3, #51, 4031ac <ferror@plt+0x1edc>
  402abc:	subs	x9, x13, x9
  402ac0:	mov	w7, w11
  402ac4:	sbc	x2, x4, x2
  402ac8:	mov	x12, x14
  402acc:	orr	x8, x9, x2
  402ad0:	b	4028ec <ferror@plt+0x161c>
  402ad4:	orr	x0, x4, x13
  402ad8:	cbz	x0, 402fac <ferror@plt+0x1cdc>
  402adc:	subs	w5, w5, #0x1
  402ae0:	b.ne	4029d4 <ferror@plt+0x1704>  // b.any
  402ae4:	adds	x9, x9, x13
  402ae8:	adc	x2, x4, x2
  402aec:	nop
  402af0:	tbz	x2, #51, 402a60 <ferror@plt+0x1790>
  402af4:	add	x1, x1, #0x1
  402af8:	mov	x0, #0x7fff                	// #32767
  402afc:	cmp	x1, x0
  402b00:	b.eq	402fec <ferror@plt+0x1d1c>  // b.none
  402b04:	and	x0, x9, #0x1
  402b08:	and	x3, x2, #0xfff7ffffffffffff
  402b0c:	orr	x9, x0, x9, lsr #1
  402b10:	mov	w5, #0x0                   	// #0
  402b14:	orr	x9, x9, x2, lsl #63
  402b18:	lsr	x2, x3, #1
  402b1c:	and	x0, x9, #0x7
  402b20:	b	4028fc <ferror@plt+0x162c>
  402b24:	and	x3, x15, #0xc00000
  402b28:	cbz	x3, 402b60 <ferror@plt+0x1890>
  402b2c:	cmp	x3, #0x400, lsl #12
  402b30:	b.eq	402b58 <ferror@plt+0x1888>  // b.none
  402b34:	cmp	x3, #0x800, lsl #12
  402b38:	csel	w12, w12, wzr, eq  // eq = none
  402b3c:	cbnz	w12, 402b60 <ferror@plt+0x1890>
  402b40:	mov	w1, #0x14                  	// #20
  402b44:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  402b48:	orr	w0, w0, w1
  402b4c:	mov	x8, #0xffffffffffffffff    	// #-1
  402b50:	mov	x1, #0x7ffe                	// #32766
  402b54:	b	402a80 <ferror@plt+0x17b0>
  402b58:	cbnz	x12, 402b40 <ferror@plt+0x1870>
  402b5c:	nop
  402b60:	mov	w1, #0x14                  	// #20
  402b64:	and	x16, x7, #0xff
  402b68:	orr	w0, w0, w1
  402b6c:	mov	x4, #0x0                   	// #0
  402b70:	fmov	d0, x4
  402b74:	lsl	x16, x16, #63
  402b78:	orr	x5, x16, #0x7fff000000000000
  402b7c:	fmov	v0.d[1], x5
  402b80:	str	q0, [sp, #16]
  402b84:	bl	404770 <ferror@plt+0x34a0>
  402b88:	ldr	q0, [sp, #16]
  402b8c:	ldp	x29, x30, [sp], #48
  402b90:	ret
  402b94:	b.eq	402cd4 <ferror@plt+0x1a04>  // b.none
  402b98:	cbnz	x8, 402e58 <ferror@plt+0x1b88>
  402b9c:	orr	x0, x2, x9
  402ba0:	cbz	x0, 4030c4 <ferror@plt+0x1df4>
  402ba4:	cmn	w5, #0x1
  402ba8:	b.eq	403224 <ferror@plt+0x1f54>  // b.none
  402bac:	mov	x0, #0x7fff                	// #32767
  402bb0:	mvn	w5, w5
  402bb4:	cmp	x3, x0
  402bb8:	b.ne	402e6c <ferror@plt+0x1b9c>  // b.any
  402bbc:	orr	x0, x4, x13
  402bc0:	cbz	x0, 4029a8 <ferror@plt+0x16d8>
  402bc4:	lsr	x5, x4, #50
  402bc8:	mov	x9, x13
  402bcc:	eor	x5, x5, #0x1
  402bd0:	mov	x2, x4
  402bd4:	and	w5, w5, #0x1
  402bd8:	b	402c38 <ferror@plt+0x1968>
  402bdc:	mov	w0, #0x10                  	// #16
  402be0:	cbz	x12, 402bec <ferror@plt+0x191c>
  402be4:	adds	x9, x9, #0x8
  402be8:	cinc	x2, x2, cs  // cs = hs, nlast
  402bec:	and	x3, x2, #0x8000000000000
  402bf0:	cbz	w5, 402928 <ferror@plt+0x1658>
  402bf4:	orr	w0, w0, #0x8
  402bf8:	b	402928 <ferror@plt+0x1658>
  402bfc:	mov	w0, #0x10                  	// #16
  402c00:	cbnz	x12, 402bec <ferror@plt+0x191c>
  402c04:	b	402be4 <ferror@plt+0x1914>
  402c08:	and	x3, x9, #0xf
  402c0c:	mov	w0, #0x10                  	// #16
  402c10:	cmp	x3, #0x4
  402c14:	b.eq	402bec <ferror@plt+0x191c>  // b.none
  402c18:	adds	x9, x9, #0x4
  402c1c:	cinc	x2, x2, cs  // cs = hs, nlast
  402c20:	b	402bec <ferror@plt+0x191c>
  402c24:	orr	x0, x2, x9
  402c28:	cbz	x0, 4029a8 <ferror@plt+0x16d8>
  402c2c:	lsr	x5, x2, #50
  402c30:	eor	x5, x5, #0x1
  402c34:	and	w5, w5, #0x1
  402c38:	mov	w0, w5
  402c3c:	mov	x1, #0x7fff                	// #32767
  402c40:	mov	x3, #0x7fff                	// #32767
  402c44:	extr	x8, x2, x9, #3
  402c48:	cmp	x1, x3
  402c4c:	lsr	x2, x2, #3
  402c50:	b.ne	402a80 <ferror@plt+0x17b0>  // b.any
  402c54:	orr	x1, x8, x2
  402c58:	cbz	x1, 4032c4 <ferror@plt+0x1ff4>
  402c5c:	orr	x2, x2, #0x800000000000
  402c60:	mov	w1, #0x7fff                	// #32767
  402c64:	and	x2, x2, #0xffffffffffff
  402c68:	b	402948 <ferror@plt+0x1678>
  402c6c:	mov	x9, x3
  402c70:	and	x2, x2, #0xfff7ffffffffffff
  402c74:	sub	x1, x1, x4
  402c78:	orr	x8, x9, x2
  402c7c:	and	x0, x9, #0x7
  402c80:	mov	w5, #0x0                   	// #0
  402c84:	cbz	x1, 402a70 <ferror@plt+0x17a0>
  402c88:	b	4028fc <ferror@plt+0x162c>
  402c8c:	clz	x2, x9
  402c90:	add	w0, w2, #0x34
  402c94:	cmp	w0, #0x3f
  402c98:	b.le	402890 <ferror@plt+0x15c0>
  402c9c:	sub	w2, w2, #0xc
  402ca0:	lsl	x2, x9, x2
  402ca4:	b	4028a4 <ferror@plt+0x15d4>
  402ca8:	orr	x4, x4, x13
  402cac:	cmp	x4, #0x0
  402cb0:	cset	x3, ne  // ne = any
  402cb4:	b	402874 <ferror@plt+0x15a4>
  402cb8:	and	x3, x2, #0x8000000000000
  402cbc:	mov	w0, #0x0                   	// #0
  402cc0:	cbz	w5, 402928 <ferror@plt+0x1658>
  402cc4:	mov	w0, #0x0                   	// #0
  402cc8:	tbz	w15, #11, 402928 <ferror@plt+0x1658>
  402ccc:	orr	w0, w0, #0x8
  402cd0:	b	402928 <ferror@plt+0x1658>
  402cd4:	add	x0, x8, #0x1
  402cd8:	tst	x0, #0x7ffe
  402cdc:	b.ne	402ee4 <ferror@plt+0x1c14>  // b.any
  402ce0:	orr	x0, x2, x9
  402ce4:	cbnz	x8, 4030a0 <ferror@plt+0x1dd0>
  402ce8:	orr	x8, x4, x13
  402cec:	cbz	x0, 4030f4 <ferror@plt+0x1e24>
  402cf0:	cbz	x8, 402fe0 <ferror@plt+0x1d10>
  402cf4:	adds	x9, x9, x13
  402cf8:	adc	x2, x4, x2
  402cfc:	tbz	x2, #51, 402acc <ferror@plt+0x17fc>
  402d00:	and	x2, x2, #0xfff7ffffffffffff
  402d04:	and	x0, x9, #0x7
  402d08:	mov	x1, #0x1                   	// #1
  402d0c:	b	4028fc <ferror@plt+0x162c>
  402d10:	mov	x1, #0x7fff                	// #32767
  402d14:	neg	w0, w0
  402d18:	orr	x2, x2, #0x8000000000000
  402d1c:	cmp	x3, x1
  402d20:	b.eq	402998 <ferror@plt+0x16c8>  // b.none
  402d24:	cmp	w0, #0x74
  402d28:	b.gt	402e34 <ferror@plt+0x1b64>
  402d2c:	cmp	w0, #0x3f
  402d30:	b.gt	403050 <ferror@plt+0x1d80>
  402d34:	mov	w1, #0x40                  	// #64
  402d38:	sub	w1, w1, w0
  402d3c:	lsr	x5, x9, x0
  402d40:	lsl	x9, x9, x1
  402d44:	cmp	x9, #0x0
  402d48:	lsl	x9, x2, x1
  402d4c:	cset	x1, ne  // ne = any
  402d50:	orr	x9, x9, x5
  402d54:	lsr	x0, x2, x0
  402d58:	orr	x9, x9, x1
  402d5c:	sub	x4, x4, x0
  402d60:	b	402e40 <ferror@plt+0x1b70>
  402d64:	subs	x5, x9, x13
  402d68:	cmp	x9, x13
  402d6c:	sbc	x3, x2, x4
  402d70:	tbnz	x3, #51, 402f0c <ferror@plt+0x1c3c>
  402d74:	orr	x8, x5, x3
  402d78:	cbnz	x8, 403038 <ferror@plt+0x1d68>
  402d7c:	and	x15, x15, #0xc00000
  402d80:	mov	x2, #0x0                   	// #0
  402d84:	cmp	x15, #0x800, lsl #12
  402d88:	mov	x1, #0x0                   	// #0
  402d8c:	cset	w7, eq  // eq = none
  402d90:	b	402a80 <ferror@plt+0x17b0>
  402d94:	mov	x0, #0x7fff                	// #32767
  402d98:	cmp	x8, x0
  402d9c:	b.ne	402a60 <ferror@plt+0x1790>  // b.any
  402da0:	orr	x0, x2, x9
  402da4:	cbnz	x0, 402c2c <ferror@plt+0x195c>
  402da8:	mov	x2, #0x0                   	// #0
  402dac:	mov	x8, #0x0                   	// #0
  402db0:	mov	w0, #0x0                   	// #0
  402db4:	b	402c54 <ferror@plt+0x1984>
  402db8:	orr	x4, x4, x13
  402dbc:	cmp	x4, #0x0
  402dc0:	cset	x0, ne  // ne = any
  402dc4:	adds	x9, x0, x9
  402dc8:	cinc	x2, x2, cs  // cs = hs, nlast
  402dcc:	b	402af0 <ferror@plt+0x1820>
  402dd0:	mov	w4, #0x80                  	// #128
  402dd4:	sub	w4, w4, w0
  402dd8:	cmp	w0, #0x40
  402ddc:	sub	w9, w1, #0x3f
  402de0:	lsl	x0, x2, x4
  402de4:	orr	x0, x3, x0
  402de8:	csel	x3, x0, x3, ne  // ne = any
  402dec:	lsr	x9, x2, x9
  402df0:	cmp	x3, #0x0
  402df4:	mov	x2, #0x0                   	// #0
  402df8:	cset	x0, ne  // ne = any
  402dfc:	orr	x9, x0, x9
  402e00:	mov	x8, x9
  402e04:	b	4028ec <ferror@plt+0x161c>
  402e08:	mov	w5, #0x80                  	// #128
  402e0c:	sub	w5, w5, w0
  402e10:	subs	w0, w0, #0x40
  402e14:	lsl	x5, x4, x5
  402e18:	orr	x5, x13, x5
  402e1c:	csel	x13, x5, x13, ne  // ne = any
  402e20:	lsr	x4, x4, x0
  402e24:	cmp	x13, #0x0
  402e28:	cset	x3, ne  // ne = any
  402e2c:	orr	x3, x3, x4
  402e30:	b	402874 <ferror@plt+0x15a4>
  402e34:	orr	x2, x2, x9
  402e38:	cmp	x2, #0x0
  402e3c:	cset	x9, ne  // ne = any
  402e40:	subs	x9, x13, x9
  402e44:	mov	w7, w11
  402e48:	sbc	x2, x4, xzr
  402e4c:	mov	x1, x3
  402e50:	mov	x12, x14
  402e54:	b	40287c <ferror@plt+0x15ac>
  402e58:	mov	x0, #0x7fff                	// #32767
  402e5c:	neg	w5, w5
  402e60:	orr	x2, x2, #0x8000000000000
  402e64:	cmp	x3, x0
  402e68:	b.eq	402bbc <ferror@plt+0x18ec>  // b.none
  402e6c:	cmp	w5, #0x74
  402e70:	b.gt	403040 <ferror@plt+0x1d70>
  402e74:	cmp	w5, #0x3f
  402e78:	b.gt	403100 <ferror@plt+0x1e30>
  402e7c:	mov	w1, #0x40                  	// #64
  402e80:	sub	w1, w1, w5
  402e84:	lsr	x6, x9, x5
  402e88:	lsl	x9, x9, x1
  402e8c:	cmp	x9, #0x0
  402e90:	cset	x0, ne  // ne = any
  402e94:	lsl	x9, x2, x1
  402e98:	orr	x9, x9, x6
  402e9c:	lsr	x5, x2, x5
  402ea0:	orr	x9, x9, x0
  402ea4:	add	x4, x4, x5
  402ea8:	adds	x9, x9, x13
  402eac:	mov	x1, x3
  402eb0:	cinc	x2, x4, cs  // cs = hs, nlast
  402eb4:	b	402af0 <ferror@plt+0x1820>
  402eb8:	mov	w0, #0x80                  	// #128
  402ebc:	sub	w0, w0, w5
  402ec0:	subs	w5, w5, #0x40
  402ec4:	lsl	x0, x4, x0
  402ec8:	orr	x0, x13, x0
  402ecc:	csel	x13, x0, x13, ne  // ne = any
  402ed0:	lsr	x4, x4, x5
  402ed4:	cmp	x13, #0x0
  402ed8:	cset	x0, ne  // ne = any
  402edc:	orr	x0, x0, x4
  402ee0:	b	402dc4 <ferror@plt+0x1af4>
  402ee4:	mov	x1, #0x7fff                	// #32767
  402ee8:	cmp	x0, x1
  402eec:	b.eq	403148 <ferror@plt+0x1e78>  // b.none
  402ef0:	adds	x9, x9, x13
  402ef4:	mov	x1, x0
  402ef8:	adc	x2, x4, x2
  402efc:	ubfx	x0, x9, #1, #3
  402f00:	extr	x9, x2, x9, #1
  402f04:	lsr	x2, x2, #1
  402f08:	b	4028fc <ferror@plt+0x162c>
  402f0c:	cmp	x13, x9
  402f10:	mov	w7, w11
  402f14:	sbc	x3, x4, x2
  402f18:	sub	x9, x13, x9
  402f1c:	mov	x12, x14
  402f20:	b	402884 <ferror@plt+0x15b4>
  402f24:	mov	x12, #0x7fff                	// #32767
  402f28:	cmp	x1, x12
  402f2c:	b.eq	402f58 <ferror@plt+0x1c88>  // b.none
  402f30:	cmp	x3, x12
  402f34:	b.eq	403188 <ferror@plt+0x1eb8>  // b.none
  402f38:	cbnz	x5, 402f70 <ferror@plt+0x1ca0>
  402f3c:	mov	w5, w0
  402f40:	cbnz	x8, 403268 <ferror@plt+0x1f98>
  402f44:	mov	w7, #0x0                   	// #0
  402f48:	mov	x2, #0xffffffffffff        	// #281474976710655
  402f4c:	mov	w0, #0x1                   	// #1
  402f50:	mov	x8, #0xffffffffffffffff    	// #-1
  402f54:	b	402c5c <ferror@plt+0x198c>
  402f58:	cbz	x5, 403284 <ferror@plt+0x1fb4>
  402f5c:	lsr	x0, x2, #50
  402f60:	cmp	x3, x1
  402f64:	eor	x0, x0, #0x1
  402f68:	and	w0, w0, #0x1
  402f6c:	b.eq	403188 <ferror@plt+0x1eb8>  // b.none
  402f70:	cbz	x8, 4031a4 <ferror@plt+0x1ed4>
  402f74:	bfi	x6, x2, #61, #3
  402f78:	lsr	x3, x2, #3
  402f7c:	tbz	x2, #50, 402f98 <ferror@plt+0x1cc8>
  402f80:	lsr	x1, x4, #3
  402f84:	tbnz	x4, #50, 402f98 <ferror@plt+0x1cc8>
  402f88:	mov	x6, x10
  402f8c:	mov	w7, w11
  402f90:	bfi	x6, x4, #61, #3
  402f94:	mov	x3, x1
  402f98:	extr	x2, x3, x6, #61
  402f9c:	bfi	x6, x2, #61, #3
  402fa0:	lsr	x2, x2, #3
  402fa4:	mov	x8, x6
  402fa8:	b	402c54 <ferror@plt+0x1984>
  402fac:	mov	x0, #0x7fff                	// #32767
  402fb0:	cmp	x8, x0
  402fb4:	b.ne	402a60 <ferror@plt+0x1790>  // b.any
  402fb8:	orr	x0, x2, x9
  402fbc:	cbz	x0, 402da8 <ferror@plt+0x1ad8>
  402fc0:	lsr	x5, x2, #50
  402fc4:	eor	w5, w5, #0x1
  402fc8:	b	402c38 <ferror@plt+0x1968>
  402fcc:	cbz	x8, 4030e0 <ferror@plt+0x1e10>
  402fd0:	mov	w7, w11
  402fd4:	mov	x2, x4
  402fd8:	mov	x9, x13
  402fdc:	mov	x12, x14
  402fe0:	mov	x1, #0x0                   	// #0
  402fe4:	mov	x3, #0x0                   	// #0
  402fe8:	b	402cc4 <ferror@plt+0x19f4>
  402fec:	ands	x3, x15, #0xc00000
  402ff0:	b.eq	40307c <ferror@plt+0x1dac>  // b.none
  402ff4:	cmp	x3, #0x400, lsl #12
  402ff8:	eor	w0, w7, #0x1
  402ffc:	cset	w1, eq  // eq = none
  403000:	tst	w1, w0
  403004:	b.ne	4032a0 <ferror@plt+0x1fd0>  // b.any
  403008:	cmp	x3, #0x800, lsl #12
  40300c:	b.eq	40324c <ferror@plt+0x1f7c>  // b.none
  403010:	cmp	x3, #0x400, lsl #12
  403014:	mov	w0, #0x14                  	// #20
  403018:	b.ne	402b28 <ferror@plt+0x1858>  // b.any
  40301c:	mov	x2, #0xffffffffffffffff    	// #-1
  403020:	mov	x1, #0x7ffe                	// #32766
  403024:	mov	x9, x2
  403028:	mov	w5, #0x0                   	// #0
  40302c:	mov	w0, #0x14                  	// #20
  403030:	cbnz	x12, 402bec <ferror@plt+0x191c>
  403034:	b	402be4 <ferror@plt+0x1914>
  403038:	mov	x9, x5
  40303c:	b	402884 <ferror@plt+0x15b4>
  403040:	orr	x2, x2, x9
  403044:	cmp	x2, #0x0
  403048:	cset	x9, ne  // ne = any
  40304c:	b	402ea8 <ferror@plt+0x1bd8>
  403050:	mov	w1, #0x80                  	// #128
  403054:	sub	w1, w1, w0
  403058:	subs	w0, w0, #0x40
  40305c:	lsl	x1, x2, x1
  403060:	orr	x1, x9, x1
  403064:	csel	x9, x1, x9, ne  // ne = any
  403068:	lsr	x2, x2, x0
  40306c:	cmp	x9, #0x0
  403070:	cset	x9, ne  // ne = any
  403074:	orr	x9, x9, x2
  403078:	b	402e40 <ferror@plt+0x1b70>
  40307c:	mov	w0, #0x14                  	// #20
  403080:	b	402b6c <ferror@plt+0x189c>
  403084:	lsr	x5, x4, #50
  403088:	mov	w7, w11
  40308c:	eor	x5, x5, #0x1
  403090:	mov	x9, x13
  403094:	and	w5, w5, #0x1
  403098:	mov	x2, x4
  40309c:	b	402c38 <ferror@plt+0x1968>
  4030a0:	mov	x8, #0x7fff                	// #32767
  4030a4:	cmp	x1, x8
  4030a8:	b.eq	4031c8 <ferror@plt+0x1ef8>  // b.none
  4030ac:	cmp	x3, x8
  4030b0:	b.eq	40323c <ferror@plt+0x1f6c>  // b.none
  4030b4:	cbnz	x0, 4031e0 <ferror@plt+0x1f10>
  4030b8:	mov	x2, x4
  4030bc:	mov	x9, x13
  4030c0:	b	402c38 <ferror@plt+0x1968>
  4030c4:	mov	x0, #0x7fff                	// #32767
  4030c8:	cmp	x3, x0
  4030cc:	b.eq	403278 <ferror@plt+0x1fa8>  // b.none
  4030d0:	mov	x2, x4
  4030d4:	mov	x9, x13
  4030d8:	mov	x1, x3
  4030dc:	b	402a60 <ferror@plt+0x1790>
  4030e0:	and	x15, x15, #0xc00000
  4030e4:	mov	x2, #0x0                   	// #0
  4030e8:	cmp	x15, #0x800, lsl #12
  4030ec:	cset	w7, eq  // eq = none
  4030f0:	b	402a80 <ferror@plt+0x17b0>
  4030f4:	mov	x2, x4
  4030f8:	mov	x9, x13
  4030fc:	b	4028ec <ferror@plt+0x161c>
  403100:	mov	w0, #0x80                  	// #128
  403104:	sub	w0, w0, w5
  403108:	subs	w5, w5, #0x40
  40310c:	lsl	x0, x2, x0
  403110:	orr	x0, x9, x0
  403114:	csel	x9, x0, x9, ne  // ne = any
  403118:	lsr	x2, x2, x5
  40311c:	cmp	x9, #0x0
  403120:	cset	x9, ne  // ne = any
  403124:	orr	x9, x9, x2
  403128:	b	402ea8 <ferror@plt+0x1bd8>
  40312c:	cmp	x13, x9
  403130:	mov	w7, w11
  403134:	sbc	x2, x4, x2
  403138:	sub	x9, x13, x9
  40313c:	mov	x1, x3
  403140:	mov	x12, x5
  403144:	b	40287c <ferror@plt+0x15ac>
  403148:	ands	x3, x15, #0xc00000
  40314c:	b.eq	40307c <ferror@plt+0x1dac>  // b.none
  403150:	cmp	x3, #0x400, lsl #12
  403154:	eor	w0, w7, #0x1
  403158:	csel	w0, w0, wzr, eq  // eq = none
  40315c:	cbnz	w0, 4032a0 <ferror@plt+0x1fd0>
  403160:	cmp	x3, #0x800, lsl #12
  403164:	b.ne	403010 <ferror@plt+0x1d40>  // b.any
  403168:	cbz	x12, 403250 <ferror@plt+0x1f80>
  40316c:	mov	w0, #0x14                  	// #20
  403170:	mov	x16, #0x1                   	// #1
  403174:	b	402b6c <ferror@plt+0x189c>
  403178:	orr	x0, x4, x13
  40317c:	cbnz	x0, 403084 <ferror@plt+0x1db4>
  403180:	mov	w7, w11
  403184:	b	402da8 <ferror@plt+0x1ad8>
  403188:	cbz	x8, 403294 <ferror@plt+0x1fc4>
  40318c:	tst	x4, #0x4000000000000
  403190:	csinc	w0, w0, wzr, ne  // ne = any
  403194:	cbnz	x5, 402f74 <ferror@plt+0x1ca4>
  403198:	mov	w7, w11
  40319c:	mov	x2, x4
  4031a0:	mov	x9, x13
  4031a4:	mov	w5, w0
  4031a8:	b	402c38 <ferror@plt+0x1968>
  4031ac:	orr	x8, x5, x3
  4031b0:	cbz	x8, 4030e0 <ferror@plt+0x1e10>
  4031b4:	and	x0, x5, #0x7
  4031b8:	mov	x9, x5
  4031bc:	mov	x2, x3
  4031c0:	mov	w5, #0x1                   	// #1
  4031c4:	b	4028fc <ferror@plt+0x162c>
  4031c8:	cbz	x0, 403234 <ferror@plt+0x1f64>
  4031cc:	lsr	x5, x2, #50
  4031d0:	cmp	x3, x1
  4031d4:	eor	x5, x5, #0x1
  4031d8:	and	w5, w5, #0x1
  4031dc:	b.eq	4032ac <ferror@plt+0x1fdc>  // b.none
  4031e0:	orr	x13, x4, x13
  4031e4:	cbz	x13, 402c38 <ferror@plt+0x1968>
  4031e8:	bfi	x6, x2, #61, #3
  4031ec:	lsr	x0, x2, #3
  4031f0:	tbz	x2, #50, 40320c <ferror@plt+0x1f3c>
  4031f4:	lsr	x1, x4, #3
  4031f8:	tbnz	x4, #50, 40320c <ferror@plt+0x1f3c>
  4031fc:	and	x6, x10, #0x1fffffffffffffff
  403200:	mov	w7, w11
  403204:	orr	x6, x6, x4, lsl #61
  403208:	mov	x0, x1
  40320c:	extr	x2, x0, x6, #61
  403210:	mov	w0, w5
  403214:	bfi	x6, x2, #61, #3
  403218:	lsr	x2, x2, #3
  40321c:	mov	x8, x6
  403220:	b	402c54 <ferror@plt+0x1984>
  403224:	adds	x9, x9, x13
  403228:	mov	x1, x3
  40322c:	adc	x2, x4, x2
  403230:	b	402af0 <ferror@plt+0x1820>
  403234:	cmp	x3, x1
  403238:	b.ne	4030b8 <ferror@plt+0x1de8>  // b.any
  40323c:	orr	x1, x4, x13
  403240:	cbnz	x1, 4032b4 <ferror@plt+0x1fe4>
  403244:	cbz	x0, 402da8 <ferror@plt+0x1ad8>
  403248:	b	402c38 <ferror@plt+0x1968>
  40324c:	cbnz	x16, 40316c <ferror@plt+0x1e9c>
  403250:	mov	x2, #0xffffffffffffffff    	// #-1
  403254:	mov	w7, #0x0                   	// #0
  403258:	mov	x9, x2
  40325c:	mov	x1, #0x7ffe                	// #32766
  403260:	mov	w0, #0x14                  	// #20
  403264:	b	40292c <ferror@plt+0x165c>
  403268:	mov	w7, w11
  40326c:	mov	x2, x4
  403270:	mov	x9, x13
  403274:	b	402c38 <ferror@plt+0x1968>
  403278:	orr	x0, x4, x13
  40327c:	cbz	x0, 402da8 <ferror@plt+0x1ad8>
  403280:	b	402bc4 <ferror@plt+0x18f4>
  403284:	cmp	x3, x1
  403288:	b.eq	403188 <ferror@plt+0x1eb8>  // b.none
  40328c:	mov	w5, #0x0                   	// #0
  403290:	b	402f40 <ferror@plt+0x1c70>
  403294:	cbnz	x5, 4031a4 <ferror@plt+0x1ed4>
  403298:	mov	w5, w0
  40329c:	b	402f40 <ferror@plt+0x1c70>
  4032a0:	mov	w0, #0x14                  	// #20
  4032a4:	mov	x16, #0x0                   	// #0
  4032a8:	b	402b6c <ferror@plt+0x189c>
  4032ac:	orr	x1, x4, x13
  4032b0:	cbz	x1, 402c38 <ferror@plt+0x1968>
  4032b4:	tst	x4, #0x4000000000000
  4032b8:	csinc	w5, w5, wzr, ne  // ne = any
  4032bc:	cbnz	x0, 4031e8 <ferror@plt+0x1f18>
  4032c0:	b	4030b8 <ferror@plt+0x1de8>
  4032c4:	mov	x8, #0x0                   	// #0
  4032c8:	mov	w1, #0x7fff                	// #32767
  4032cc:	mov	x2, #0x0                   	// #0
  4032d0:	b	402948 <ferror@plt+0x1678>
  4032d4:	nop
  4032d8:	stp	x29, x30, [sp, #-48]!
  4032dc:	mov	x29, sp
  4032e0:	str	q0, [sp, #16]
  4032e4:	str	q1, [sp, #32]
  4032e8:	ldp	x2, x0, [sp, #16]
  4032ec:	ldp	x5, x3, [sp, #32]
  4032f0:	mrs	x10, fpcr
  4032f4:	lsr	x1, x0, #63
  4032f8:	ubfx	x6, x0, #0, #48
  4032fc:	and	w13, w1, #0xff
  403300:	mov	x14, x1
  403304:	ubfx	x7, x0, #48, #15
  403308:	cbz	w7, 403728 <ferror@plt+0x2458>
  40330c:	mov	w4, #0x7fff                	// #32767
  403310:	cmp	w7, w4
  403314:	b.eq	403770 <ferror@plt+0x24a0>  // b.none
  403318:	and	x7, x7, #0xffff
  40331c:	extr	x6, x6, x2, #61
  403320:	mov	x15, #0xffffffffffffc001    	// #-16383
  403324:	orr	x4, x6, #0x8000000000000
  403328:	add	x7, x7, x15
  40332c:	lsl	x2, x2, #3
  403330:	mov	x1, #0x0                   	// #0
  403334:	mov	x16, #0x0                   	// #0
  403338:	mov	w0, #0x0                   	// #0
  40333c:	lsr	x8, x3, #63
  403340:	ubfx	x6, x3, #0, #48
  403344:	and	w15, w8, #0xff
  403348:	ubfx	x9, x3, #48, #15
  40334c:	cbz	w9, 4036e4 <ferror@plt+0x2414>
  403350:	mov	w11, #0x7fff                	// #32767
  403354:	cmp	w9, w11
  403358:	b.eq	40341c <ferror@plt+0x214c>  // b.none
  40335c:	and	x9, x9, #0xffff
  403360:	extr	x6, x6, x5, #61
  403364:	mov	x12, #0xffffffffffffc001    	// #-16383
  403368:	orr	x6, x6, #0x8000000000000
  40336c:	add	x9, x9, x12
  403370:	lsl	x5, x5, #3
  403374:	sub	x7, x7, x9
  403378:	mov	x9, #0x0                   	// #0
  40337c:	eor	w11, w13, w15
  403380:	cmp	x1, #0x9
  403384:	and	x3, x11, #0xff
  403388:	mov	x12, x3
  40338c:	b.gt	4036bc <ferror@plt+0x23ec>
  403390:	cmp	x1, #0x7
  403394:	b.gt	40387c <ferror@plt+0x25ac>
  403398:	cmp	x1, #0x3
  40339c:	b.eq	4033b8 <ferror@plt+0x20e8>  // b.none
  4033a0:	b.le	40368c <ferror@plt+0x23bc>
  4033a4:	cmp	x1, #0x5
  4033a8:	b.eq	4036cc <ferror@plt+0x23fc>  // b.none
  4033ac:	b.le	4034b0 <ferror@plt+0x21e0>
  4033b0:	cmp	x1, #0x6
  4033b4:	b.eq	403480 <ferror@plt+0x21b0>  // b.none
  4033b8:	cmp	x9, #0x1
  4033bc:	b.eq	403800 <ferror@plt+0x2530>  // b.none
  4033c0:	cbz	x9, 4033d4 <ferror@plt+0x2104>
  4033c4:	cmp	x9, #0x2
  4033c8:	b.eq	403a04 <ferror@plt+0x2734>  // b.none
  4033cc:	cmp	x9, #0x3
  4033d0:	b.eq	4039ec <ferror@plt+0x271c>  // b.none
  4033d4:	mov	x1, #0x3fff                	// #16383
  4033d8:	mov	x12, x8
  4033dc:	add	x3, x7, x1
  4033e0:	cmp	x3, #0x0
  4033e4:	b.le	4038c0 <ferror@plt+0x25f0>
  4033e8:	tst	x5, #0x7
  4033ec:	b.ne	403830 <ferror@plt+0x2560>  // b.any
  4033f0:	and	w11, w12, #0x1
  4033f4:	tbz	x6, #52, 403400 <ferror@plt+0x2130>
  4033f8:	and	x6, x6, #0xffefffffffffffff
  4033fc:	add	x3, x7, #0x4, lsl #12
  403400:	mov	x1, #0x7ffe                	// #32766
  403404:	cmp	x3, x1
  403408:	b.gt	4039a8 <ferror@plt+0x26d8>
  40340c:	and	w1, w3, #0x7fff
  403410:	extr	x2, x6, x5, #3
  403414:	ubfx	x6, x6, #3, #48
  403418:	b	40348c <ferror@plt+0x21bc>
  40341c:	mov	x9, #0xffffffffffff8001    	// #-32767
  403420:	orr	x3, x6, x5
  403424:	add	x7, x7, x9
  403428:	cbz	x3, 4037a4 <ferror@plt+0x24d4>
  40342c:	tst	x6, #0x800000000000
  403430:	orr	x1, x1, #0x3
  403434:	csinc	w0, w0, wzr, ne  // ne = any
  403438:	mov	x9, #0x3                   	// #3
  40343c:	eor	w11, w13, w15
  403440:	cmp	x1, #0x9
  403444:	and	x3, x11, #0xff
  403448:	mov	x12, x3
  40344c:	b.le	403390 <ferror@plt+0x20c0>
  403450:	cmp	x1, #0xf
  403454:	b.ne	4036bc <ferror@plt+0x23ec>  // b.any
  403458:	tbz	x4, #47, 403868 <ferror@plt+0x2598>
  40345c:	tbnz	x6, #47, 403868 <ferror@plt+0x2598>
  403460:	orr	x6, x6, #0x800000000000
  403464:	mov	w11, w15
  403468:	and	x6, x6, #0xffffffffffff
  40346c:	mov	x2, x5
  403470:	mov	w1, #0x7fff                	// #32767
  403474:	b	40348c <ferror@plt+0x21bc>
  403478:	cmp	x1, #0x2
  40347c:	b.ne	4034b8 <ferror@plt+0x21e8>  // b.any
  403480:	mov	w1, #0x0                   	// #0
  403484:	mov	x6, #0x0                   	// #0
  403488:	mov	x2, #0x0                   	// #0
  40348c:	mov	x5, #0x0                   	// #0
  403490:	orr	w1, w1, w11, lsl #15
  403494:	bfxil	x5, x6, #0, #48
  403498:	fmov	d0, x2
  40349c:	bfi	x5, x1, #48, #16
  4034a0:	fmov	v0.d[1], x5
  4034a4:	cbnz	w0, 4036ac <ferror@plt+0x23dc>
  4034a8:	ldp	x29, x30, [sp], #48
  4034ac:	ret
  4034b0:	cmp	x1, #0x4
  4034b4:	b.eq	403480 <ferror@plt+0x21b0>  // b.none
  4034b8:	cmp	x4, x6
  4034bc:	b.ls	403814 <ferror@plt+0x2544>  // b.plast
  4034c0:	lsr	x3, x4, #1
  4034c4:	extr	x8, x4, x2, #1
  4034c8:	lsl	x2, x2, #63
  4034cc:	ubfx	x14, x6, #20, #32
  4034d0:	extr	x9, x6, x5, #52
  4034d4:	lsl	x13, x5, #12
  4034d8:	and	x15, x9, #0xffffffff
  4034dc:	udiv	x5, x3, x14
  4034e0:	msub	x3, x5, x14, x3
  4034e4:	mul	x1, x15, x5
  4034e8:	extr	x3, x3, x8, #32
  4034ec:	cmp	x1, x3
  4034f0:	b.ls	403504 <ferror@plt+0x2234>  // b.plast
  4034f4:	adds	x3, x9, x3
  4034f8:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  4034fc:	b.hi	403ae4 <ferror@plt+0x2814>  // b.pmore
  403500:	sub	x5, x5, #0x1
  403504:	sub	x3, x3, x1
  403508:	mov	x4, x8
  40350c:	udiv	x1, x3, x14
  403510:	msub	x3, x1, x14, x3
  403514:	mul	x6, x15, x1
  403518:	bfi	x4, x3, #32, #32
  40351c:	cmp	x6, x4
  403520:	b.ls	403534 <ferror@plt+0x2264>  // b.plast
  403524:	adds	x4, x9, x4
  403528:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40352c:	b.hi	403ad8 <ferror@plt+0x2808>  // b.pmore
  403530:	sub	x1, x1, #0x1
  403534:	orr	x8, x1, x5, lsl #32
  403538:	and	x17, x13, #0xffffffff
  40353c:	and	x1, x8, #0xffffffff
  403540:	lsr	x16, x13, #32
  403544:	lsr	x5, x8, #32
  403548:	sub	x4, x4, x6
  40354c:	mov	x18, #0x100000000           	// #4294967296
  403550:	mul	x3, x1, x17
  403554:	mul	x30, x5, x17
  403558:	madd	x6, x16, x1, x30
  40355c:	and	x1, x3, #0xffffffff
  403560:	mul	x5, x5, x16
  403564:	add	x3, x6, x3, lsr #32
  403568:	add	x6, x5, x18
  40356c:	cmp	x30, x3
  403570:	csel	x5, x6, x5, hi  // hi = pmore
  403574:	add	x1, x1, x3, lsl #32
  403578:	add	x5, x5, x3, lsr #32
  40357c:	cmp	x4, x5
  403580:	b.cc	40388c <ferror@plt+0x25bc>  // b.lo, b.ul, b.last
  403584:	ccmp	x2, x1, #0x2, eq  // eq = none
  403588:	mov	x6, x8
  40358c:	b.cc	40388c <ferror@plt+0x25bc>  // b.lo, b.ul, b.last
  403590:	subs	x8, x2, x1
  403594:	mov	x3, #0x3fff                	// #16383
  403598:	cmp	x2, x1
  40359c:	add	x3, x7, x3
  4035a0:	sbc	x4, x4, x5
  4035a4:	cmp	x9, x4
  4035a8:	b.eq	403af0 <ferror@plt+0x2820>  // b.none
  4035ac:	udiv	x5, x4, x14
  4035b0:	msub	x4, x5, x14, x4
  4035b4:	mul	x2, x15, x5
  4035b8:	extr	x1, x4, x8, #32
  4035bc:	cmp	x2, x1
  4035c0:	b.ls	4035d4 <ferror@plt+0x2304>  // b.plast
  4035c4:	adds	x1, x9, x1
  4035c8:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  4035cc:	b.hi	403ba8 <ferror@plt+0x28d8>  // b.pmore
  4035d0:	sub	x5, x5, #0x1
  4035d4:	sub	x1, x1, x2
  4035d8:	udiv	x2, x1, x14
  4035dc:	msub	x1, x2, x14, x1
  4035e0:	mul	x15, x15, x2
  4035e4:	bfi	x8, x1, #32, #32
  4035e8:	mov	x1, x8
  4035ec:	cmp	x15, x8
  4035f0:	b.ls	403604 <ferror@plt+0x2334>  // b.plast
  4035f4:	adds	x1, x9, x8
  4035f8:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  4035fc:	b.hi	403bb4 <ferror@plt+0x28e4>  // b.pmore
  403600:	sub	x2, x2, #0x1
  403604:	orr	x5, x2, x5, lsl #32
  403608:	mov	x11, #0x100000000           	// #4294967296
  40360c:	and	x4, x5, #0xffffffff
  403610:	sub	x1, x1, x15
  403614:	lsr	x14, x5, #32
  403618:	mul	x2, x17, x4
  40361c:	mul	x17, x14, x17
  403620:	madd	x4, x16, x4, x17
  403624:	and	x8, x2, #0xffffffff
  403628:	mul	x16, x16, x14
  40362c:	add	x2, x4, x2, lsr #32
  403630:	add	x4, x16, x11
  403634:	cmp	x17, x2
  403638:	csel	x16, x4, x16, hi  // hi = pmore
  40363c:	add	x4, x8, x2, lsl #32
  403640:	add	x16, x16, x2, lsr #32
  403644:	cmp	x1, x16
  403648:	b.cs	403a28 <ferror@plt+0x2758>  // b.hs, b.nlast
  40364c:	adds	x2, x9, x1
  403650:	sub	x8, x5, #0x1
  403654:	mov	x1, x2
  403658:	b.cs	40366c <ferror@plt+0x239c>  // b.hs, b.nlast
  40365c:	cmp	x2, x16
  403660:	b.cc	403b28 <ferror@plt+0x2858>  // b.lo, b.ul, b.last
  403664:	ccmp	x13, x4, #0x2, eq  // eq = none
  403668:	b.cc	403b28 <ferror@plt+0x2858>  // b.lo, b.ul, b.last
  40366c:	cmp	x13, x4
  403670:	mov	x5, x8
  403674:	cset	w2, ne  // ne = any
  403678:	cmp	w2, #0x0
  40367c:	orr	x2, x5, #0x1
  403680:	ccmp	x1, x16, #0x0, eq  // eq = none
  403684:	csel	x5, x2, x5, ne  // ne = any
  403688:	b	4033e0 <ferror@plt+0x2110>
  40368c:	cmp	x1, #0x1
  403690:	b.ne	403478 <ferror@plt+0x21a8>  // b.any
  403694:	mov	x4, #0x0                   	// #0
  403698:	fmov	d0, x4
  40369c:	lsl	x3, x3, #63
  4036a0:	orr	w0, w0, #0x2
  4036a4:	orr	x5, x3, #0x7fff000000000000
  4036a8:	fmov	v0.d[1], x5
  4036ac:	str	q0, [sp, #16]
  4036b0:	bl	404770 <ferror@plt+0x34a0>
  4036b4:	ldr	q0, [sp, #16]
  4036b8:	b	4034a8 <ferror@plt+0x21d8>
  4036bc:	cmp	x1, #0xb
  4036c0:	b.gt	403790 <ferror@plt+0x24c0>
  4036c4:	cmp	x1, #0xa
  4036c8:	b.ne	4033b8 <ferror@plt+0x20e8>  // b.any
  4036cc:	mov	w11, #0x0                   	// #0
  4036d0:	mov	x6, #0xffffffffffff        	// #281474976710655
  4036d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4036d8:	mov	w0, #0x1                   	// #1
  4036dc:	mov	w1, #0x7fff                	// #32767
  4036e0:	b	40348c <ferror@plt+0x21bc>
  4036e4:	orr	x3, x6, x5
  4036e8:	cbz	x3, 4037d0 <ferror@plt+0x2500>
  4036ec:	cbz	x6, 403984 <ferror@plt+0x26b4>
  4036f0:	clz	x3, x6
  4036f4:	sub	x9, x3, #0xf
  4036f8:	add	w12, w9, #0x3
  4036fc:	mov	w11, #0x3d                  	// #61
  403700:	sub	w9, w11, w9
  403704:	lsl	x6, x6, x12
  403708:	lsr	x9, x5, x9
  40370c:	orr	x6, x9, x6
  403710:	lsl	x5, x5, x12
  403714:	add	x7, x3, x7
  403718:	mov	x11, #0x3fef                	// #16367
  40371c:	mov	x9, #0x0                   	// #0
  403720:	add	x7, x7, x11
  403724:	b	40337c <ferror@plt+0x20ac>
  403728:	orr	x4, x6, x2
  40372c:	cbz	x4, 4037b8 <ferror@plt+0x24e8>
  403730:	cbz	x6, 403960 <ferror@plt+0x2690>
  403734:	clz	x0, x6
  403738:	sub	x4, x0, #0xf
  40373c:	add	w7, w4, #0x3
  403740:	mov	w1, #0x3d                  	// #61
  403744:	sub	w4, w1, w4
  403748:	lsl	x6, x6, x7
  40374c:	lsr	x4, x2, x4
  403750:	orr	x4, x4, x6
  403754:	lsl	x2, x2, x7
  403758:	mov	x7, #0xffffffffffffc011    	// #-16367
  40375c:	mov	x1, #0x0                   	// #0
  403760:	sub	x7, x7, x0
  403764:	mov	x16, #0x0                   	// #0
  403768:	mov	w0, #0x0                   	// #0
  40376c:	b	40333c <ferror@plt+0x206c>
  403770:	orr	x4, x6, x2
  403774:	cbnz	x4, 4037e4 <ferror@plt+0x2514>
  403778:	mov	x2, #0x0                   	// #0
  40377c:	mov	x1, #0x8                   	// #8
  403780:	mov	x7, #0x7fff                	// #32767
  403784:	mov	x16, #0x2                   	// #2
  403788:	mov	w0, #0x0                   	// #0
  40378c:	b	40333c <ferror@plt+0x206c>
  403790:	mov	x6, x4
  403794:	mov	x5, x2
  403798:	mov	x8, x14
  40379c:	mov	x9, x16
  4037a0:	b	4033b8 <ferror@plt+0x20e8>
  4037a4:	orr	x1, x1, #0x2
  4037a8:	mov	x6, #0x0                   	// #0
  4037ac:	mov	x5, #0x0                   	// #0
  4037b0:	mov	x9, #0x2                   	// #2
  4037b4:	b	40343c <ferror@plt+0x216c>
  4037b8:	mov	x2, #0x0                   	// #0
  4037bc:	mov	x1, #0x4                   	// #4
  4037c0:	mov	x7, #0x0                   	// #0
  4037c4:	mov	x16, #0x1                   	// #1
  4037c8:	mov	w0, #0x0                   	// #0
  4037cc:	b	40333c <ferror@plt+0x206c>
  4037d0:	orr	x1, x1, #0x1
  4037d4:	mov	x6, #0x0                   	// #0
  4037d8:	mov	x5, #0x0                   	// #0
  4037dc:	mov	x9, #0x1                   	// #1
  4037e0:	b	40337c <ferror@plt+0x20ac>
  4037e4:	lsr	x0, x6, #47
  4037e8:	mov	x4, x6
  4037ec:	eor	w0, w0, #0x1
  4037f0:	mov	x1, #0xc                   	// #12
  4037f4:	mov	x7, #0x7fff                	// #32767
  4037f8:	mov	x16, #0x3                   	// #3
  4037fc:	b	40333c <ferror@plt+0x206c>
  403800:	mov	w11, w8
  403804:	mov	w1, #0x0                   	// #0
  403808:	mov	x6, #0x0                   	// #0
  40380c:	mov	x2, #0x0                   	// #0
  403810:	b	40348c <ferror@plt+0x21bc>
  403814:	ccmp	x5, x2, #0x2, eq  // eq = none
  403818:	b.ls	4034c0 <ferror@plt+0x21f0>  // b.plast
  40381c:	mov	x8, x2
  403820:	sub	x7, x7, #0x1
  403824:	mov	x3, x4
  403828:	mov	x2, #0x0                   	// #0
  40382c:	b	4034cc <ferror@plt+0x21fc>
  403830:	and	x1, x10, #0xc00000
  403834:	orr	w0, w0, #0x10
  403838:	cmp	x1, #0x400, lsl #12
  40383c:	b.eq	403b90 <ferror@plt+0x28c0>  // b.none
  403840:	cmp	x1, #0x800, lsl #12
  403844:	b.eq	403aa4 <ferror@plt+0x27d4>  // b.none
  403848:	cbnz	x1, 4033f0 <ferror@plt+0x2120>
  40384c:	and	x1, x5, #0xf
  403850:	and	w11, w12, #0x1
  403854:	cmp	x1, #0x4
  403858:	b.eq	4033f4 <ferror@plt+0x2124>  // b.none
  40385c:	adds	x5, x5, #0x4
  403860:	cinc	x6, x6, cs  // cs = hs, nlast
  403864:	b	4033f4 <ferror@plt+0x2124>
  403868:	orr	x6, x4, #0x800000000000
  40386c:	mov	w11, w13
  403870:	and	x6, x6, #0xffffffffffff
  403874:	mov	w1, #0x7fff                	// #32767
  403878:	b	40348c <ferror@plt+0x21bc>
  40387c:	mov	w1, #0x7fff                	// #32767
  403880:	mov	x6, #0x0                   	// #0
  403884:	mov	x2, #0x0                   	// #0
  403888:	b	40348c <ferror@plt+0x21bc>
  40388c:	adds	x3, x2, x13
  403890:	sub	x6, x8, #0x1
  403894:	adc	x4, x4, x9
  403898:	cset	x18, cs  // cs = hs, nlast
  40389c:	mov	x2, x3
  4038a0:	cmp	x9, x4
  4038a4:	b.cs	403a18 <ferror@plt+0x2748>  // b.hs, b.nlast
  4038a8:	cmp	x5, x4
  4038ac:	b.ls	403a40 <ferror@plt+0x2770>  // b.plast
  4038b0:	adds	x2, x13, x3
  4038b4:	sub	x6, x8, #0x2
  4038b8:	adc	x4, x4, x9
  4038bc:	b	403590 <ferror@plt+0x22c0>
  4038c0:	mov	x1, #0x1                   	// #1
  4038c4:	sub	x1, x1, x3
  4038c8:	cmp	x1, #0x74
  4038cc:	and	w11, w12, #0x1
  4038d0:	b.le	4038ec <ferror@plt+0x261c>
  4038d4:	orr	x2, x5, x6
  4038d8:	cbnz	x2, 403b0c <ferror@plt+0x283c>
  4038dc:	orr	w0, w0, #0x8
  4038e0:	mov	w1, #0x0                   	// #0
  4038e4:	mov	x6, #0x0                   	// #0
  4038e8:	b	4039d0 <ferror@plt+0x2700>
  4038ec:	cmp	x1, #0x3f
  4038f0:	b.le	403a4c <ferror@plt+0x277c>
  4038f4:	mov	w2, #0x80                  	// #128
  4038f8:	sub	w2, w2, w1
  4038fc:	cmp	x1, #0x40
  403900:	sub	w1, w1, #0x40
  403904:	lsl	x2, x6, x2
  403908:	orr	x2, x5, x2
  40390c:	csel	x5, x2, x5, ne  // ne = any
  403910:	lsr	x6, x6, x1
  403914:	cmp	x5, #0x0
  403918:	cset	x2, ne  // ne = any
  40391c:	orr	x2, x2, x6
  403920:	ands	x6, x2, #0x7
  403924:	b.eq	403a80 <ferror@plt+0x27b0>  // b.none
  403928:	mov	x6, #0x0                   	// #0
  40392c:	and	x10, x10, #0xc00000
  403930:	orr	w0, w0, #0x10
  403934:	cmp	x10, #0x400, lsl #12
  403938:	b.eq	403bcc <ferror@plt+0x28fc>  // b.none
  40393c:	cmp	x10, #0x800, lsl #12
  403940:	b.eq	403be0 <ferror@plt+0x2910>  // b.none
  403944:	cbz	x10, 403b48 <ferror@plt+0x2878>
  403948:	tbnz	x6, #51, 403b60 <ferror@plt+0x2890>
  40394c:	orr	w0, w0, #0x8
  403950:	extr	x2, x6, x2, #3
  403954:	mov	w1, #0x0                   	// #0
  403958:	ubfx	x6, x6, #3, #48
  40395c:	b	4039d0 <ferror@plt+0x2700>
  403960:	clz	x7, x2
  403964:	add	x4, x7, #0x31
  403968:	add	x0, x7, #0x40
  40396c:	cmp	x4, #0x3c
  403970:	b.le	40373c <ferror@plt+0x246c>
  403974:	sub	w4, w4, #0x3d
  403978:	lsl	x4, x2, x4
  40397c:	mov	x2, #0x0                   	// #0
  403980:	b	403758 <ferror@plt+0x2488>
  403984:	clz	x3, x5
  403988:	add	x9, x3, #0x31
  40398c:	add	x3, x3, #0x40
  403990:	cmp	x9, #0x3c
  403994:	b.le	4036f8 <ferror@plt+0x2428>
  403998:	sub	w6, w9, #0x3d
  40399c:	lsl	x6, x5, x6
  4039a0:	mov	x5, #0x0                   	// #0
  4039a4:	b	403714 <ferror@plt+0x2444>
  4039a8:	and	x2, x10, #0xc00000
  4039ac:	cmp	x2, #0x400, lsl #12
  4039b0:	b.eq	403b74 <ferror@plt+0x28a4>  // b.none
  4039b4:	cmp	x2, #0x800, lsl #12
  4039b8:	b.eq	403abc <ferror@plt+0x27ec>  // b.none
  4039bc:	cbz	x2, 403a98 <ferror@plt+0x27c8>
  4039c0:	mov	x6, #0xffffffffffff        	// #281474976710655
  4039c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4039c8:	mov	w3, #0x14                  	// #20
  4039cc:	orr	w0, w0, w3
  4039d0:	mov	x5, #0x0                   	// #0
  4039d4:	orr	w1, w1, w11, lsl #15
  4039d8:	bfxil	x5, x6, #0, #48
  4039dc:	fmov	d0, x2
  4039e0:	bfi	x5, x1, #48, #16
  4039e4:	fmov	v0.d[1], x5
  4039e8:	b	4036ac <ferror@plt+0x23dc>
  4039ec:	orr	x6, x6, #0x800000000000
  4039f0:	mov	w11, w8
  4039f4:	and	x6, x6, #0xffffffffffff
  4039f8:	mov	x2, x5
  4039fc:	mov	w1, #0x7fff                	// #32767
  403a00:	b	40348c <ferror@plt+0x21bc>
  403a04:	mov	w11, w8
  403a08:	mov	w1, #0x7fff                	// #32767
  403a0c:	mov	x6, #0x0                   	// #0
  403a10:	mov	x2, #0x0                   	// #0
  403a14:	b	40348c <ferror@plt+0x21bc>
  403a18:	cmp	x18, #0x0
  403a1c:	ccmp	x9, x4, #0x0, eq  // eq = none
  403a20:	b.ne	403590 <ferror@plt+0x22c0>  // b.any
  403a24:	b	4038a8 <ferror@plt+0x25d8>
  403a28:	cmp	x4, #0x0
  403a2c:	cset	w2, ne  // ne = any
  403a30:	cmp	w2, #0x0
  403a34:	ccmp	x1, x16, #0x0, ne  // ne = any
  403a38:	b.ne	403678 <ferror@plt+0x23a8>  // b.any
  403a3c:	b	40364c <ferror@plt+0x237c>
  403a40:	ccmp	x1, x3, #0x0, eq  // eq = none
  403a44:	b.ls	403590 <ferror@plt+0x22c0>  // b.plast
  403a48:	b	4038b0 <ferror@plt+0x25e0>
  403a4c:	mov	w2, #0x40                  	// #64
  403a50:	sub	w2, w2, w1
  403a54:	lsr	x4, x5, x1
  403a58:	lsl	x5, x5, x2
  403a5c:	cmp	x5, #0x0
  403a60:	cset	x3, ne  // ne = any
  403a64:	lsl	x2, x6, x2
  403a68:	orr	x2, x2, x4
  403a6c:	lsr	x6, x6, x1
  403a70:	orr	x2, x2, x3
  403a74:	tst	x2, #0x7
  403a78:	b.ne	40392c <ferror@plt+0x265c>  // b.any
  403a7c:	tbnz	x6, #51, 403bec <ferror@plt+0x291c>
  403a80:	mov	w1, #0x0                   	// #0
  403a84:	extr	x2, x6, x2, #3
  403a88:	ubfx	x6, x6, #3, #48
  403a8c:	tbz	w10, #11, 40348c <ferror@plt+0x21bc>
  403a90:	orr	w0, w0, #0x8
  403a94:	b	4039d0 <ferror@plt+0x2700>
  403a98:	mov	w1, #0x7fff                	// #32767
  403a9c:	mov	x6, #0x0                   	// #0
  403aa0:	b	4039c8 <ferror@plt+0x26f8>
  403aa4:	mov	w11, #0x0                   	// #0
  403aa8:	cbz	x12, 4033f4 <ferror@plt+0x2124>
  403aac:	adds	x5, x5, #0x8
  403ab0:	mov	w11, #0x1                   	// #1
  403ab4:	cinc	x6, x6, cs  // cs = hs, nlast
  403ab8:	b	4033f4 <ferror@plt+0x2124>
  403abc:	cmp	x12, #0x0
  403ac0:	mov	w2, #0x7fff                	// #32767
  403ac4:	mov	x6, #0xffffffffffff        	// #281474976710655
  403ac8:	csel	w1, w1, w2, eq  // eq = none
  403acc:	csel	x6, x6, xzr, eq  // eq = none
  403ad0:	csetm	x2, eq  // eq = none
  403ad4:	b	4039c8 <ferror@plt+0x26f8>
  403ad8:	sub	x1, x1, #0x2
  403adc:	add	x4, x4, x9
  403ae0:	b	403534 <ferror@plt+0x2264>
  403ae4:	sub	x5, x5, #0x2
  403ae8:	add	x3, x3, x9
  403aec:	b	403504 <ferror@plt+0x2234>
  403af0:	cmp	x3, #0x0
  403af4:	mov	x5, #0xffffffffffffffff    	// #-1
  403af8:	b.gt	403830 <ferror@plt+0x2560>
  403afc:	mov	x1, #0x1                   	// #1
  403b00:	sub	x1, x1, x3
  403b04:	cmp	x1, #0x74
  403b08:	b.le	4038ec <ferror@plt+0x261c>
  403b0c:	and	x10, x10, #0xc00000
  403b10:	orr	w0, w0, #0x10
  403b14:	cmp	x10, #0x400, lsl #12
  403b18:	b.eq	403bc0 <ferror@plt+0x28f0>  // b.none
  403b1c:	cmp	x10, #0x800, lsl #12
  403b20:	csel	x2, x12, xzr, eq  // eq = none
  403b24:	b	4038dc <ferror@plt+0x260c>
  403b28:	lsl	x8, x13, #1
  403b2c:	sub	x5, x5, #0x2
  403b30:	cmp	x13, x8
  403b34:	cinc	x1, x9, hi  // hi = pmore
  403b38:	cmp	x4, x8
  403b3c:	add	x1, x2, x1
  403b40:	cset	w2, ne  // ne = any
  403b44:	b	403678 <ferror@plt+0x23a8>
  403b48:	and	x1, x2, #0xf
  403b4c:	cmp	x1, #0x4
  403b50:	b.eq	403b5c <ferror@plt+0x288c>  // b.none
  403b54:	adds	x2, x2, #0x4
  403b58:	cinc	x6, x6, cs  // cs = hs, nlast
  403b5c:	tbz	x6, #51, 40394c <ferror@plt+0x267c>
  403b60:	orr	w0, w0, #0x8
  403b64:	mov	w1, #0x1                   	// #1
  403b68:	mov	x6, #0x0                   	// #0
  403b6c:	mov	x2, #0x0                   	// #0
  403b70:	b	4039d0 <ferror@plt+0x2700>
  403b74:	cmp	x12, #0x0
  403b78:	mov	w2, #0x7fff                	// #32767
  403b7c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403b80:	csel	w1, w1, w2, ne  // ne = any
  403b84:	csel	x6, x6, xzr, ne  // ne = any
  403b88:	csetm	x2, ne  // ne = any
  403b8c:	b	4039c8 <ferror@plt+0x26f8>
  403b90:	mov	w11, #0x1                   	// #1
  403b94:	cbnz	x12, 4033f4 <ferror@plt+0x2124>
  403b98:	adds	x5, x5, #0x8
  403b9c:	mov	w11, #0x0                   	// #0
  403ba0:	cinc	x6, x6, cs  // cs = hs, nlast
  403ba4:	b	4033f4 <ferror@plt+0x2124>
  403ba8:	sub	x5, x5, #0x2
  403bac:	add	x1, x1, x9
  403bb0:	b	4035d4 <ferror@plt+0x2304>
  403bb4:	sub	x2, x2, #0x2
  403bb8:	add	x1, x1, x9
  403bbc:	b	403604 <ferror@plt+0x2334>
  403bc0:	mov	x2, #0x1                   	// #1
  403bc4:	sub	x2, x2, x12
  403bc8:	b	4038dc <ferror@plt+0x260c>
  403bcc:	cbnz	x12, 403b5c <ferror@plt+0x288c>
  403bd0:	adds	x2, x2, #0x8
  403bd4:	cinc	x6, x6, cs  // cs = hs, nlast
  403bd8:	tbnz	x6, #51, 403b60 <ferror@plt+0x2890>
  403bdc:	b	40394c <ferror@plt+0x267c>
  403be0:	cbnz	x12, 403bd0 <ferror@plt+0x2900>
  403be4:	tbnz	x6, #51, 403b60 <ferror@plt+0x2890>
  403be8:	b	40394c <ferror@plt+0x267c>
  403bec:	orr	w0, w0, #0x10
  403bf0:	b	403b60 <ferror@plt+0x2890>
  403bf4:	nop
  403bf8:	stp	x29, x30, [sp, #-80]!
  403bfc:	mov	x29, sp
  403c00:	str	q0, [sp, #48]
  403c04:	str	q1, [sp, #64]
  403c08:	ldp	x1, x0, [sp, #48]
  403c0c:	ldp	x6, x2, [sp, #64]
  403c10:	mrs	x11, fpcr
  403c14:	lsr	x3, x0, #63
  403c18:	ubfx	x7, x0, #0, #48
  403c1c:	and	w12, w3, #0xff
  403c20:	mov	x14, x3
  403c24:	ubfx	x3, x0, #48, #15
  403c28:	cbz	w3, 403fd0 <ferror@plt+0x2d00>
  403c2c:	mov	w4, #0x7fff                	// #32767
  403c30:	cmp	w3, w4
  403c34:	b.eq	404074 <ferror@plt+0x2da4>  // b.none
  403c38:	and	x3, x3, #0xffff
  403c3c:	extr	x4, x7, x1, #61
  403c40:	mov	x18, #0xffffffffffffc001    	// #-16383
  403c44:	orr	x7, x4, #0x8000000000000
  403c48:	add	x3, x3, x18
  403c4c:	lsl	x5, x1, #3
  403c50:	mov	x16, #0x0                   	// #0
  403c54:	mov	x1, #0x0                   	// #0
  403c58:	mov	w0, #0x0                   	// #0
  403c5c:	lsr	x8, x2, #63
  403c60:	ubfx	x4, x2, #0, #48
  403c64:	and	w15, w8, #0xff
  403c68:	mov	x13, x8
  403c6c:	ubfx	x9, x2, #48, #15
  403c70:	cbz	w9, 404030 <ferror@plt+0x2d60>
  403c74:	mov	w8, #0x7fff                	// #32767
  403c78:	cmp	w9, w8
  403c7c:	b.eq	403d00 <ferror@plt+0x2a30>  // b.none
  403c80:	and	x9, x9, #0xffff
  403c84:	mov	x17, #0xffffffffffffc001    	// #-16383
  403c88:	add	x9, x9, x17
  403c8c:	extr	x2, x4, x6, #61
  403c90:	add	x9, x9, x3
  403c94:	lsl	x6, x6, #3
  403c98:	orr	x4, x2, #0x8000000000000
  403c9c:	mov	x2, #0x0                   	// #0
  403ca0:	eor	w8, w12, w15
  403ca4:	cmp	x1, #0xa
  403ca8:	and	w10, w8, #0xff
  403cac:	add	x3, x9, #0x1
  403cb0:	and	x8, x8, #0xff
  403cb4:	b.le	403d38 <ferror@plt+0x2a68>
  403cb8:	cmp	x1, #0xb
  403cbc:	b.eq	4043d0 <ferror@plt+0x3100>  // b.none
  403cc0:	mov	w15, w12
  403cc4:	mov	x13, x14
  403cc8:	mov	w10, w15
  403ccc:	cmp	x16, #0x2
  403cd0:	b.eq	404094 <ferror@plt+0x2dc4>  // b.none
  403cd4:	mov	x4, x7
  403cd8:	mov	x6, x5
  403cdc:	mov	x2, x16
  403ce0:	mov	x8, x13
  403ce4:	cmp	x2, #0x3
  403ce8:	b.ne	403d54 <ferror@plt+0x2a84>  // b.any
  403cec:	orr	x4, x4, #0x800000000000
  403cf0:	mov	x5, x6
  403cf4:	and	x4, x4, #0xffffffffffff
  403cf8:	mov	w1, #0x7fff                	// #32767
  403cfc:	b	403d68 <ferror@plt+0x2a98>
  403d00:	mov	x8, #0x7fff                	// #32767
  403d04:	orr	x2, x4, x6
  403d08:	add	x9, x3, x8
  403d0c:	cbnz	x2, 403d8c <ferror@plt+0x2abc>
  403d10:	eor	w8, w12, w15
  403d14:	orr	x1, x1, #0x2
  403d18:	and	w10, w8, #0xff
  403d1c:	cmp	x1, #0xa
  403d20:	add	x3, x3, #0x8, lsl #12
  403d24:	and	x8, x8, #0xff
  403d28:	mov	x6, #0x0                   	// #0
  403d2c:	b.gt	404344 <ferror@plt+0x3074>
  403d30:	mov	x4, #0x0                   	// #0
  403d34:	mov	x2, #0x2                   	// #2
  403d38:	cmp	x1, #0x2
  403d3c:	b.gt	403db4 <ferror@plt+0x2ae4>
  403d40:	sub	x1, x1, #0x1
  403d44:	cmp	x1, #0x1
  403d48:	b.hi	403df0 <ferror@plt+0x2b20>  // b.pmore
  403d4c:	cmp	x2, #0x2
  403d50:	b.eq	404094 <ferror@plt+0x2dc4>  // b.none
  403d54:	cmp	x2, #0x1
  403d58:	b.ne	403f50 <ferror@plt+0x2c80>  // b.any
  403d5c:	mov	w1, #0x0                   	// #0
  403d60:	mov	x4, #0x0                   	// #0
  403d64:	mov	x5, #0x0                   	// #0
  403d68:	mov	x3, #0x0                   	// #0
  403d6c:	orr	w1, w1, w10, lsl #15
  403d70:	bfxil	x3, x4, #0, #48
  403d74:	fmov	d0, x5
  403d78:	bfi	x3, x1, #48, #16
  403d7c:	fmov	v0.d[1], x3
  403d80:	cbnz	w0, 4041c0 <ferror@plt+0x2ef0>
  403d84:	ldp	x29, x30, [sp], #80
  403d88:	ret
  403d8c:	tst	x4, #0x800000000000
  403d90:	eor	w8, w12, w15
  403d94:	orr	x1, x1, #0x3
  403d98:	csinc	w0, w0, wzr, ne  // ne = any
  403d9c:	and	w10, w8, #0xff
  403da0:	add	x3, x3, #0x8, lsl #12
  403da4:	cmp	x1, #0xa
  403da8:	and	x8, x8, #0xff
  403dac:	mov	x2, #0x3                   	// #3
  403db0:	b.gt	4043c4 <ferror@plt+0x30f4>
  403db4:	mov	x12, #0x1                   	// #1
  403db8:	mov	x14, #0x530                 	// #1328
  403dbc:	lsl	x1, x12, x1
  403dc0:	tst	x1, x14
  403dc4:	b.ne	403fc4 <ferror@plt+0x2cf4>  // b.any
  403dc8:	mov	x14, #0x240                 	// #576
  403dcc:	tst	x1, x14
  403dd0:	b.ne	403fac <ferror@plt+0x2cdc>  // b.any
  403dd4:	mov	x12, #0x88                  	// #136
  403dd8:	tst	x1, x12
  403ddc:	b.eq	403df0 <ferror@plt+0x2b20>  // b.none
  403de0:	mov	x7, x4
  403de4:	mov	x5, x6
  403de8:	mov	x16, x2
  403dec:	b	403cc8 <ferror@plt+0x29f8>
  403df0:	lsr	x13, x5, #32
  403df4:	and	x12, x6, #0xffffffff
  403df8:	and	x15, x5, #0xffffffff
  403dfc:	lsr	x6, x6, #32
  403e00:	and	x18, x4, #0xffffffff
  403e04:	lsr	x2, x4, #32
  403e08:	mul	x4, x13, x12
  403e0c:	stp	x21, x22, [sp, #32]
  403e10:	lsr	x22, x7, #32
  403e14:	and	x5, x7, #0xffffffff
  403e18:	mul	x16, x12, x15
  403e1c:	madd	x7, x6, x15, x4
  403e20:	stp	x19, x20, [sp, #16]
  403e24:	mul	x1, x13, x18
  403e28:	mul	x17, x15, x18
  403e2c:	and	x30, x16, #0xffffffff
  403e30:	madd	x15, x2, x15, x1
  403e34:	add	x16, x7, x16, lsr #32
  403e38:	mul	x21, x22, x12
  403e3c:	cmp	x4, x16
  403e40:	mul	x20, x22, x18
  403e44:	mov	x14, #0x100000000           	// #4294967296
  403e48:	mul	x19, x13, x6
  403e4c:	add	x15, x15, x17, lsr #32
  403e50:	mul	x12, x12, x5
  403e54:	and	x17, x17, #0xffffffff
  403e58:	mul	x18, x5, x18
  403e5c:	add	x4, x19, x14
  403e60:	madd	x7, x6, x5, x21
  403e64:	csel	x19, x4, x19, hi  // hi = pmore
  403e68:	madd	x5, x2, x5, x20
  403e6c:	cmp	x1, x15
  403e70:	mul	x13, x13, x2
  403e74:	add	x17, x17, x15, lsl #32
  403e78:	mul	x6, x6, x22
  403e7c:	add	x7, x7, x12, lsr #32
  403e80:	add	x5, x5, x18, lsr #32
  403e84:	add	x4, x13, x14
  403e88:	mul	x2, x2, x22
  403e8c:	csel	x13, x4, x13, hi  // hi = pmore
  403e90:	and	x1, x18, #0xffffffff
  403e94:	cmp	x21, x7
  403e98:	add	x4, x6, x14
  403e9c:	add	x30, x30, x16, lsl #32
  403ea0:	csel	x6, x4, x6, hi  // hi = pmore
  403ea4:	add	x13, x13, x15, lsr #32
  403ea8:	cmp	x20, x5
  403eac:	add	x1, x1, x5, lsl #32
  403eb0:	add	x16, x17, x16, lsr #32
  403eb4:	add	x14, x2, x14
  403eb8:	csel	x2, x14, x2, hi  // hi = pmore
  403ebc:	add	x16, x19, x16
  403ec0:	adds	x1, x1, x13
  403ec4:	and	x12, x12, #0xffffffff
  403ec8:	cset	x13, cs  // cs = hs, nlast
  403ecc:	cmp	x16, x17
  403ed0:	cset	x4, cc  // cc = lo, ul, last
  403ed4:	add	x12, x12, x7, lsl #32
  403ed8:	adds	x1, x1, x4
  403edc:	lsr	x5, x5, #32
  403ee0:	cset	x4, cs  // cs = hs, nlast
  403ee4:	cmp	x13, #0x0
  403ee8:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403eec:	add	x7, x6, x7, lsr #32
  403ef0:	cinc	x5, x5, ne  // ne = any
  403ef4:	adds	x6, x16, x12
  403ef8:	cset	x4, cs  // cs = hs, nlast
  403efc:	adds	x1, x1, x7
  403f00:	cset	x7, cs  // cs = hs, nlast
  403f04:	adds	x4, x1, x4
  403f08:	cset	x1, cs  // cs = hs, nlast
  403f0c:	cmp	x7, #0x0
  403f10:	orr	x30, x30, x6, lsl #13
  403f14:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403f18:	cinc	x1, x2, ne  // ne = any
  403f1c:	cmp	x30, #0x0
  403f20:	add	x1, x1, x5
  403f24:	cset	x2, ne  // ne = any
  403f28:	orr	x6, x2, x6, lsr #51
  403f2c:	orr	x6, x6, x4, lsl #13
  403f30:	extr	x4, x1, x4, #51
  403f34:	tbz	x1, #39, 404248 <ferror@plt+0x2f78>
  403f38:	ldp	x19, x20, [sp, #16]
  403f3c:	and	x1, x6, #0x1
  403f40:	ldp	x21, x22, [sp, #32]
  403f44:	orr	x6, x1, x6, lsr #1
  403f48:	orr	x6, x6, x4, lsl #63
  403f4c:	lsr	x4, x4, #1
  403f50:	mov	x1, #0x3fff                	// #16383
  403f54:	add	x2, x3, x1
  403f58:	cmp	x2, #0x0
  403f5c:	b.le	4040f4 <ferror@plt+0x2e24>
  403f60:	tst	x6, #0x7
  403f64:	b.eq	403f84 <ferror@plt+0x2cb4>  // b.none
  403f68:	and	x1, x11, #0xc00000
  403f6c:	orr	w0, w0, #0x10
  403f70:	cmp	x1, #0x400, lsl #12
  403f74:	b.eq	40433c <ferror@plt+0x306c>  // b.none
  403f78:	cmp	x1, #0x800, lsl #12
  403f7c:	b.eq	4042e4 <ferror@plt+0x3014>  // b.none
  403f80:	cbz	x1, 4042cc <ferror@plt+0x2ffc>
  403f84:	tbz	x4, #52, 403f90 <ferror@plt+0x2cc0>
  403f88:	and	x4, x4, #0xffefffffffffffff
  403f8c:	add	x2, x3, #0x4, lsl #12
  403f90:	mov	x1, #0x7ffe                	// #32766
  403f94:	cmp	x2, x1
  403f98:	b.gt	40421c <ferror@plt+0x2f4c>
  403f9c:	and	w1, w2, #0x7fff
  403fa0:	extr	x5, x4, x6, #3
  403fa4:	ubfx	x4, x4, #3, #48
  403fa8:	b	403d68 <ferror@plt+0x2a98>
  403fac:	mov	w0, w12
  403fb0:	mov	w10, #0x0                   	// #0
  403fb4:	mov	x4, #0xffffffffffff        	// #281474976710655
  403fb8:	mov	x5, #0xffffffffffffffff    	// #-1
  403fbc:	mov	w1, #0x7fff                	// #32767
  403fc0:	b	403d68 <ferror@plt+0x2a98>
  403fc4:	mov	w15, w10
  403fc8:	mov	x13, x8
  403fcc:	b	403cc8 <ferror@plt+0x29f8>
  403fd0:	orr	x5, x7, x1
  403fd4:	cbz	x5, 4040dc <ferror@plt+0x2e0c>
  403fd8:	cbz	x7, 4041f8 <ferror@plt+0x2f28>
  403fdc:	clz	x0, x7
  403fe0:	sub	x4, x0, #0xf
  403fe4:	add	w5, w4, #0x3
  403fe8:	mov	w3, #0x3d                  	// #61
  403fec:	sub	w3, w3, w4
  403ff0:	lsl	x4, x7, x5
  403ff4:	lsr	x3, x1, x3
  403ff8:	orr	x7, x3, x4
  403ffc:	lsl	x5, x1, x5
  404000:	lsr	x8, x2, #63
  404004:	mov	x3, #0xffffffffffffc011    	// #-16367
  404008:	ubfx	x4, x2, #0, #48
  40400c:	sub	x3, x3, x0
  404010:	and	w15, w8, #0xff
  404014:	mov	x13, x8
  404018:	ubfx	x9, x2, #48, #15
  40401c:	mov	x1, #0x0                   	// #0
  404020:	mov	x16, #0x0                   	// #0
  404024:	mov	w0, #0x0                   	// #0
  404028:	cbnz	w9, 403c74 <ferror@plt+0x29a4>
  40402c:	nop
  404030:	orr	x2, x4, x6
  404034:	cbz	x2, 4040a4 <ferror@plt+0x2dd4>
  404038:	cbz	x4, 4041d4 <ferror@plt+0x2f04>
  40403c:	clz	x9, x4
  404040:	sub	x2, x9, #0xf
  404044:	add	w10, w2, #0x3
  404048:	mov	w8, #0x3d                  	// #61
  40404c:	sub	w8, w8, w2
  404050:	lsl	x2, x4, x10
  404054:	lsr	x8, x6, x8
  404058:	orr	x4, x8, x2
  40405c:	lsl	x6, x6, x10
  404060:	sub	x9, x3, x9
  404064:	mov	x10, #0xffffffffffffc011    	// #-16367
  404068:	mov	x2, #0x0                   	// #0
  40406c:	add	x9, x9, x10
  404070:	b	403ca0 <ferror@plt+0x29d0>
  404074:	orr	x5, x7, x1
  404078:	cbnz	x5, 4040bc <ferror@plt+0x2dec>
  40407c:	mov	x7, #0x0                   	// #0
  404080:	mov	x1, #0x8                   	// #8
  404084:	mov	x3, #0x7fff                	// #32767
  404088:	mov	x16, #0x2                   	// #2
  40408c:	mov	w0, #0x0                   	// #0
  404090:	b	403c5c <ferror@plt+0x298c>
  404094:	mov	w1, #0x7fff                	// #32767
  404098:	mov	x4, #0x0                   	// #0
  40409c:	mov	x5, #0x0                   	// #0
  4040a0:	b	403d68 <ferror@plt+0x2a98>
  4040a4:	orr	x1, x1, #0x1
  4040a8:	mov	x9, x3
  4040ac:	mov	x4, #0x0                   	// #0
  4040b0:	mov	x6, #0x0                   	// #0
  4040b4:	mov	x2, #0x1                   	// #1
  4040b8:	b	403ca0 <ferror@plt+0x29d0>
  4040bc:	lsr	x0, x7, #47
  4040c0:	mov	x5, x1
  4040c4:	eor	x0, x0, #0x1
  4040c8:	mov	x1, #0xc                   	// #12
  4040cc:	and	w0, w0, #0x1
  4040d0:	mov	x3, #0x7fff                	// #32767
  4040d4:	mov	x16, #0x3                   	// #3
  4040d8:	b	403c5c <ferror@plt+0x298c>
  4040dc:	mov	x7, #0x0                   	// #0
  4040e0:	mov	x1, #0x4                   	// #4
  4040e4:	mov	x3, #0x0                   	// #0
  4040e8:	mov	x16, #0x1                   	// #1
  4040ec:	mov	w0, #0x0                   	// #0
  4040f0:	b	403c5c <ferror@plt+0x298c>
  4040f4:	mov	x1, #0x1                   	// #1
  4040f8:	sub	x2, x1, x2
  4040fc:	cmp	x2, #0x74
  404100:	b.gt	404178 <ferror@plt+0x2ea8>
  404104:	cmp	x2, #0x3f
  404108:	b.le	404258 <ferror@plt+0x2f88>
  40410c:	mov	w1, #0x80                  	// #128
  404110:	sub	w1, w1, w2
  404114:	cmp	x2, #0x40
  404118:	sub	w2, w2, #0x40
  40411c:	lsl	x1, x4, x1
  404120:	orr	x1, x6, x1
  404124:	csel	x6, x1, x6, ne  // ne = any
  404128:	lsr	x2, x4, x2
  40412c:	cmp	x6, #0x0
  404130:	cset	x5, ne  // ne = any
  404134:	orr	x5, x5, x2
  404138:	ands	x2, x5, #0x7
  40413c:	b.eq	40428c <ferror@plt+0x2fbc>  // b.none
  404140:	mov	x2, #0x0                   	// #0
  404144:	and	x11, x11, #0xc00000
  404148:	orr	w0, w0, #0x10
  40414c:	cmp	x11, #0x400, lsl #12
  404150:	b.eq	40439c <ferror@plt+0x30cc>  // b.none
  404154:	cmp	x11, #0x800, lsl #12
  404158:	b.eq	4043b0 <ferror@plt+0x30e0>  // b.none
  40415c:	cbz	x11, 4042f4 <ferror@plt+0x3024>
  404160:	tbnz	x2, #51, 40430c <ferror@plt+0x303c>
  404164:	ubfx	x4, x2, #3, #48
  404168:	extr	x5, x2, x5, #3
  40416c:	orr	w0, w0, #0x8
  404170:	mov	w1, #0x0                   	// #0
  404174:	b	4041a8 <ferror@plt+0x2ed8>
  404178:	orr	x5, x6, x4
  40417c:	cbz	x5, 40419c <ferror@plt+0x2ecc>
  404180:	and	x11, x11, #0xc00000
  404184:	orr	w0, w0, #0x10
  404188:	cmp	x11, #0x400, lsl #12
  40418c:	sub	x5, x1, x8
  404190:	b.eq	40419c <ferror@plt+0x2ecc>  // b.none
  404194:	cmp	x11, #0x800, lsl #12
  404198:	csel	x5, x8, xzr, eq  // eq = none
  40419c:	orr	w0, w0, #0x8
  4041a0:	mov	w1, #0x0                   	// #0
  4041a4:	mov	x4, #0x0                   	// #0
  4041a8:	mov	x3, #0x0                   	// #0
  4041ac:	fmov	d0, x5
  4041b0:	bfxil	x3, x4, #0, #48
  4041b4:	bfi	x3, x1, #48, #15
  4041b8:	bfi	x3, x10, #63, #1
  4041bc:	fmov	v0.d[1], x3
  4041c0:	str	q0, [sp, #48]
  4041c4:	bl	404770 <ferror@plt+0x34a0>
  4041c8:	ldr	q0, [sp, #48]
  4041cc:	ldp	x29, x30, [sp], #80
  4041d0:	ret
  4041d4:	clz	x9, x6
  4041d8:	add	x2, x9, #0x31
  4041dc:	add	x9, x9, #0x40
  4041e0:	cmp	x2, #0x3c
  4041e4:	b.le	404044 <ferror@plt+0x2d74>
  4041e8:	sub	w2, w2, #0x3d
  4041ec:	lsl	x4, x6, x2
  4041f0:	mov	x6, #0x0                   	// #0
  4041f4:	b	404060 <ferror@plt+0x2d90>
  4041f8:	clz	x3, x1
  4041fc:	add	x4, x3, #0x31
  404200:	add	x0, x3, #0x40
  404204:	cmp	x4, #0x3c
  404208:	b.le	403fe4 <ferror@plt+0x2d14>
  40420c:	sub	w4, w4, #0x3d
  404210:	mov	x5, #0x0                   	// #0
  404214:	lsl	x7, x1, x4
  404218:	b	404000 <ferror@plt+0x2d30>
  40421c:	and	x5, x11, #0xc00000
  404220:	cmp	x5, #0x400, lsl #12
  404224:	b.eq	404320 <ferror@plt+0x3050>  // b.none
  404228:	cmp	x5, #0x800, lsl #12
  40422c:	b.eq	4042b0 <ferror@plt+0x2fe0>  // b.none
  404230:	cbz	x5, 4042a4 <ferror@plt+0x2fd4>
  404234:	mov	x4, #0xffffffffffff        	// #281474976710655
  404238:	mov	x5, #0xffffffffffffffff    	// #-1
  40423c:	mov	w2, #0x14                  	// #20
  404240:	orr	w0, w0, w2
  404244:	b	4041a8 <ferror@plt+0x2ed8>
  404248:	mov	x3, x9
  40424c:	ldp	x19, x20, [sp, #16]
  404250:	ldp	x21, x22, [sp, #32]
  404254:	b	403f50 <ferror@plt+0x2c80>
  404258:	mov	w1, #0x40                  	// #64
  40425c:	sub	w1, w1, w2
  404260:	lsr	x3, x6, x2
  404264:	lsl	x6, x6, x1
  404268:	cmp	x6, #0x0
  40426c:	lsl	x5, x4, x1
  404270:	cset	x1, ne  // ne = any
  404274:	orr	x5, x5, x3
  404278:	lsr	x2, x4, x2
  40427c:	orr	x5, x5, x1
  404280:	tst	x5, #0x7
  404284:	b.ne	404144 <ferror@plt+0x2e74>  // b.any
  404288:	tbnz	x2, #51, 4043bc <ferror@plt+0x30ec>
  40428c:	ubfx	x4, x2, #3, #48
  404290:	extr	x5, x2, x5, #3
  404294:	mov	w1, #0x0                   	// #0
  404298:	tbz	w11, #11, 403d68 <ferror@plt+0x2a98>
  40429c:	orr	w0, w0, #0x8
  4042a0:	b	4041a8 <ferror@plt+0x2ed8>
  4042a4:	mov	w1, #0x7fff                	// #32767
  4042a8:	mov	x4, #0x0                   	// #0
  4042ac:	b	40423c <ferror@plt+0x2f6c>
  4042b0:	cmp	x8, #0x0
  4042b4:	mov	w2, #0x7fff                	// #32767
  4042b8:	mov	x4, #0xffffffffffff        	// #281474976710655
  4042bc:	csel	w1, w1, w2, eq  // eq = none
  4042c0:	csel	x4, x4, xzr, eq  // eq = none
  4042c4:	csetm	x5, eq  // eq = none
  4042c8:	b	40423c <ferror@plt+0x2f6c>
  4042cc:	and	x1, x6, #0xf
  4042d0:	cmp	x1, #0x4
  4042d4:	b.eq	403f84 <ferror@plt+0x2cb4>  // b.none
  4042d8:	adds	x6, x6, #0x4
  4042dc:	cinc	x4, x4, cs  // cs = hs, nlast
  4042e0:	b	403f84 <ferror@plt+0x2cb4>
  4042e4:	cbz	x8, 403f84 <ferror@plt+0x2cb4>
  4042e8:	adds	x6, x6, #0x8
  4042ec:	cinc	x4, x4, cs  // cs = hs, nlast
  4042f0:	b	403f84 <ferror@plt+0x2cb4>
  4042f4:	and	x1, x5, #0xf
  4042f8:	cmp	x1, #0x4
  4042fc:	b.eq	404308 <ferror@plt+0x3038>  // b.none
  404300:	adds	x5, x5, #0x4
  404304:	cinc	x2, x2, cs  // cs = hs, nlast
  404308:	tbz	x2, #51, 404164 <ferror@plt+0x2e94>
  40430c:	orr	w0, w0, #0x8
  404310:	mov	w1, #0x1                   	// #1
  404314:	mov	x4, #0x0                   	// #0
  404318:	mov	x5, #0x0                   	// #0
  40431c:	b	4041a8 <ferror@plt+0x2ed8>
  404320:	cmp	x8, #0x0
  404324:	mov	w2, #0x7fff                	// #32767
  404328:	mov	x4, #0xffffffffffff        	// #281474976710655
  40432c:	csel	w1, w1, w2, ne  // ne = any
  404330:	csel	x4, x4, xzr, ne  // ne = any
  404334:	csetm	x5, ne  // ne = any
  404338:	b	40423c <ferror@plt+0x2f6c>
  40433c:	cbnz	x8, 403f84 <ferror@plt+0x2cb4>
  404340:	b	4042e8 <ferror@plt+0x3018>
  404344:	mov	x4, #0x2                   	// #2
  404348:	cmp	x1, #0xf
  40434c:	b.ne	404370 <ferror@plt+0x30a0>  // b.any
  404350:	tbz	x7, #47, 404388 <ferror@plt+0x30b8>
  404354:	tbnz	x2, #47, 404388 <ferror@plt+0x30b8>
  404358:	orr	x4, x2, #0x800000000000
  40435c:	mov	w10, w15
  404360:	and	x4, x4, #0xffffffffffff
  404364:	mov	x5, x6
  404368:	mov	w1, #0x7fff                	// #32767
  40436c:	b	403d68 <ferror@plt+0x2a98>
  404370:	cmp	x1, #0xb
  404374:	b.ne	403cc0 <ferror@plt+0x29f0>  // b.any
  404378:	mov	x7, x2
  40437c:	mov	x5, x6
  404380:	mov	x16, x4
  404384:	b	403cc8 <ferror@plt+0x29f8>
  404388:	orr	x4, x7, #0x800000000000
  40438c:	mov	w10, w12
  404390:	and	x4, x4, #0xffffffffffff
  404394:	mov	w1, #0x7fff                	// #32767
  404398:	b	403d68 <ferror@plt+0x2a98>
  40439c:	cbnz	x8, 404308 <ferror@plt+0x3038>
  4043a0:	adds	x5, x5, #0x8
  4043a4:	cinc	x2, x2, cs  // cs = hs, nlast
  4043a8:	tbnz	x2, #51, 40430c <ferror@plt+0x303c>
  4043ac:	b	404164 <ferror@plt+0x2e94>
  4043b0:	cbnz	x8, 4043a0 <ferror@plt+0x30d0>
  4043b4:	tbnz	x2, #51, 40430c <ferror@plt+0x303c>
  4043b8:	b	404164 <ferror@plt+0x2e94>
  4043bc:	orr	w0, w0, #0x10
  4043c0:	b	40430c <ferror@plt+0x303c>
  4043c4:	mov	x2, x4
  4043c8:	mov	x4, #0x3                   	// #3
  4043cc:	b	404348 <ferror@plt+0x3078>
  4043d0:	mov	w10, w15
  4043d4:	mov	x8, x13
  4043d8:	b	403ce4 <ferror@plt+0x2a14>
  4043dc:	nop
  4043e0:	cmp	w0, #0x0
  4043e4:	cbz	w0, 404430 <ferror@plt+0x3160>
  4043e8:	cneg	w1, w0, lt  // lt = tstop
  4043ec:	mov	w4, #0x403e                	// #16446
  4043f0:	clz	x3, x1
  4043f4:	mov	w2, #0x402f                	// #16431
  4043f8:	sub	w4, w4, w3
  4043fc:	lsr	w0, w0, #31
  404400:	sub	w2, w2, w4
  404404:	mov	x3, #0x0                   	// #0
  404408:	and	w4, w4, #0x7fff
  40440c:	lsl	x1, x1, x2
  404410:	and	x1, x1, #0xffffffffffff
  404414:	orr	w0, w4, w0, lsl #15
  404418:	mov	x2, #0x0                   	// #0
  40441c:	bfxil	x3, x1, #0, #48
  404420:	fmov	d0, x2
  404424:	bfi	x3, x0, #48, #16
  404428:	fmov	v0.d[1], x3
  40442c:	ret
  404430:	mov	w4, #0x0                   	// #0
  404434:	mov	x1, #0x0                   	// #0
  404438:	mov	w0, #0x0                   	// #0
  40443c:	mov	x3, #0x0                   	// #0
  404440:	orr	w0, w4, w0, lsl #15
  404444:	bfxil	x3, x1, #0, #48
  404448:	mov	x2, #0x0                   	// #0
  40444c:	fmov	d0, x2
  404450:	bfi	x3, x0, #48, #16
  404454:	fmov	v0.d[1], x3
  404458:	ret
  40445c:	nop
  404460:	stp	x29, x30, [sp, #-48]!
  404464:	mov	x29, sp
  404468:	str	x19, [sp, #16]
  40446c:	str	q0, [sp, #32]
  404470:	ldp	x3, x0, [sp, #32]
  404474:	mrs	x6, fpcr
  404478:	ubfx	x2, x0, #48, #15
  40447c:	lsr	x4, x0, #63
  404480:	add	x1, x2, #0x1
  404484:	ubfiz	x0, x0, #3, #48
  404488:	tst	x1, #0x7ffe
  40448c:	and	w4, w4, #0xff
  404490:	orr	x0, x0, x3, lsr #61
  404494:	lsl	x5, x3, #3
  404498:	b.eq	404518 <ferror@plt+0x3248>  // b.none
  40449c:	mov	x1, #0xffffffffffffc400    	// #-15360
  4044a0:	add	x2, x2, x1
  4044a4:	cmp	x2, #0x7fe
  4044a8:	b.le	40455c <ferror@plt+0x328c>
  4044ac:	ands	x0, x6, #0xc00000
  4044b0:	b.eq	4045f4 <ferror@plt+0x3324>  // b.none
  4044b4:	cmp	x0, #0x400, lsl #12
  4044b8:	b.eq	404728 <ferror@plt+0x3458>  // b.none
  4044bc:	cmp	x0, #0x800, lsl #12
  4044c0:	csel	w7, w4, wzr, eq  // eq = none
  4044c4:	cbnz	w7, 4045f4 <ferror@plt+0x3324>
  4044c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4044cc:	mov	x2, #0x7fe                 	// #2046
  4044d0:	mov	w0, #0x14                  	// #20
  4044d4:	b.ne	4045a0 <ferror@plt+0x32d0>  // b.any
  4044d8:	cmp	w4, #0x0
  4044dc:	add	x3, x1, #0x8
  4044e0:	csel	x1, x3, x1, ne  // ne = any
  4044e4:	and	x3, x1, #0x80000000000000
  4044e8:	cbnz	w7, 4045a8 <ferror@plt+0x32d8>
  4044ec:	cbnz	x3, 4045b0 <ferror@plt+0x32e0>
  4044f0:	lsr	x1, x1, #3
  4044f4:	and	w3, w2, #0x7ff
  4044f8:	and	x4, x4, #0xff
  4044fc:	bfi	x1, x3, #52, #12
  404500:	orr	x19, x1, x4, lsl #63
  404504:	bl	404770 <ferror@plt+0x34a0>
  404508:	fmov	d0, x19
  40450c:	ldr	x19, [sp, #16]
  404510:	ldp	x29, x30, [sp], #48
  404514:	ret
  404518:	orr	x1, x0, x5
  40451c:	cbnz	x2, 404550 <ferror@plt+0x3280>
  404520:	cbnz	x1, 4045cc <ferror@plt+0x32fc>
  404524:	mov	w0, #0x0                   	// #0
  404528:	and	w2, w2, #0x7ff
  40452c:	mov	x1, #0x0                   	// #0
  404530:	and	x4, x4, #0xff
  404534:	bfi	x1, x2, #52, #12
  404538:	orr	x19, x1, x4, lsl #63
  40453c:	cbnz	w0, 404504 <ferror@plt+0x3234>
  404540:	fmov	d0, x19
  404544:	ldr	x19, [sp, #16]
  404548:	ldp	x29, x30, [sp], #48
  40454c:	ret
  404550:	cbnz	x1, 404600 <ferror@plt+0x3330>
  404554:	mov	x2, #0x7ff                 	// #2047
  404558:	b	404524 <ferror@plt+0x3254>
  40455c:	cmp	x2, #0x0
  404560:	b.le	404628 <ferror@plt+0x3358>
  404564:	cmp	xzr, x3, lsl #7
  404568:	mov	w7, #0x0                   	// #0
  40456c:	cset	x1, ne  // ne = any
  404570:	orr	x5, x1, x5, lsr #60
  404574:	orr	x1, x5, x0, lsl #4
  404578:	mov	w0, #0x0                   	// #0
  40457c:	tst	x5, #0x7
  404580:	b.eq	4046e0 <ferror@plt+0x3410>  // b.none
  404584:	and	x3, x6, #0xc00000
  404588:	cmp	x3, #0x400, lsl #12
  40458c:	b.eq	4045e4 <ferror@plt+0x3314>  // b.none
  404590:	cmp	x3, #0x800, lsl #12
  404594:	mov	w0, #0x10                  	// #16
  404598:	b.eq	4044d8 <ferror@plt+0x3208>  // b.none
  40459c:	cbz	x3, 4046ec <ferror@plt+0x341c>
  4045a0:	and	x3, x1, #0x80000000000000
  4045a4:	cbz	w7, 4045ac <ferror@plt+0x32dc>
  4045a8:	orr	w0, w0, #0x8
  4045ac:	cbz	x3, 4046e0 <ferror@plt+0x3410>
  4045b0:	cmp	x2, #0x7fe
  4045b4:	add	x2, x2, #0x1
  4045b8:	b.eq	404688 <ferror@plt+0x33b8>  // b.none
  4045bc:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  4045c0:	and	w2, w2, #0x7ff
  4045c4:	and	x1, x3, x1, lsr #3
  4045c8:	b	404530 <ferror@plt+0x3260>
  4045cc:	and	x3, x6, #0xc00000
  4045d0:	mov	w7, #0x1                   	// #1
  4045d4:	cmp	x3, #0x400, lsl #12
  4045d8:	mov	x2, #0x0                   	// #0
  4045dc:	mov	x1, #0x1                   	// #1
  4045e0:	b.ne	404590 <ferror@plt+0x32c0>  // b.any
  4045e4:	cbnz	w4, 4045ec <ferror@plt+0x331c>
  4045e8:	add	x1, x1, #0x8
  4045ec:	mov	w0, #0x10                  	// #16
  4045f0:	b	4044e4 <ferror@plt+0x3214>
  4045f4:	mov	x2, #0x7ff                 	// #2047
  4045f8:	mov	w0, #0x14                  	// #20
  4045fc:	b	404528 <ferror@plt+0x3258>
  404600:	mov	x3, #0x7fff                	// #32767
  404604:	extr	x1, x0, x5, #60
  404608:	lsr	x0, x0, #50
  40460c:	cmp	x2, x3
  404610:	lsr	x1, x1, #3
  404614:	eor	w0, w0, #0x1
  404618:	orr	x1, x1, #0x8000000000000
  40461c:	csel	w0, w0, wzr, eq  // eq = none
  404620:	mov	w2, #0x7ff                 	// #2047
  404624:	b	404530 <ferror@plt+0x3260>
  404628:	cmn	x2, #0x34
  40462c:	b.lt	4045cc <ferror@plt+0x32fc>  // b.tstop
  404630:	mov	x3, #0x3d                  	// #61
  404634:	sub	x7, x3, x2
  404638:	orr	x0, x0, #0x8000000000000
  40463c:	cmp	x7, #0x3f
  404640:	b.le	404700 <ferror@plt+0x3430>
  404644:	add	w1, w2, #0x43
  404648:	cmp	x7, #0x40
  40464c:	mov	w3, #0xfffffffd            	// #-3
  404650:	sub	w2, w3, w2
  404654:	lsl	x1, x0, x1
  404658:	orr	x1, x5, x1
  40465c:	csel	x5, x1, x5, ne  // ne = any
  404660:	lsr	x0, x0, x2
  404664:	cmp	x5, #0x0
  404668:	cset	x1, ne  // ne = any
  40466c:	orr	x1, x1, x0
  404670:	cmp	x1, #0x0
  404674:	cset	w7, ne  // ne = any
  404678:	tst	x1, #0x7
  40467c:	b.eq	4046c4 <ferror@plt+0x33f4>  // b.none
  404680:	mov	x2, #0x0                   	// #0
  404684:	b	404584 <ferror@plt+0x32b4>
  404688:	mov	w3, w2
  40468c:	ands	x1, x6, #0xc00000
  404690:	b.eq	4046b8 <ferror@plt+0x33e8>  // b.none
  404694:	cmp	x1, #0x400, lsl #12
  404698:	b.eq	404740 <ferror@plt+0x3470>  // b.none
  40469c:	cmp	x1, #0x800, lsl #12
  4046a0:	mov	w5, #0x7fe                 	// #2046
  4046a4:	csel	w1, w4, wzr, eq  // eq = none
  4046a8:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  4046ac:	cmp	w1, #0x0
  4046b0:	csel	w3, w3, w5, ne  // ne = any
  4046b4:	csel	x1, xzr, x2, ne  // ne = any
  4046b8:	mov	w2, #0x14                  	// #20
  4046bc:	orr	w0, w0, w2
  4046c0:	b	4044f8 <ferror@plt+0x3228>
  4046c4:	and	x3, x1, #0x80000000000000
  4046c8:	cbnz	x1, 404758 <ferror@plt+0x3488>
  4046cc:	nop
  4046d0:	mov	w0, #0x0                   	// #0
  4046d4:	mov	x2, #0x1                   	// #1
  4046d8:	cbnz	x3, 4045bc <ferror@plt+0x32ec>
  4046dc:	mov	x2, #0x0                   	// #0
  4046e0:	lsr	x1, x1, #3
  4046e4:	and	w2, w2, #0x7ff
  4046e8:	b	404530 <ferror@plt+0x3260>
  4046ec:	and	x3, x1, #0xf
  4046f0:	cmp	x3, #0x4
  4046f4:	add	x3, x1, #0x4
  4046f8:	csel	x1, x3, x1, ne  // ne = any
  4046fc:	b	4044e4 <ferror@plt+0x3214>
  404700:	add	w1, w2, #0x3
  404704:	sub	w2, w3, w2
  404708:	lsl	x3, x5, x1
  40470c:	cmp	x3, #0x0
  404710:	cset	x3, ne  // ne = any
  404714:	lsr	x2, x5, x2
  404718:	orr	x2, x2, x3
  40471c:	lsl	x0, x0, x1
  404720:	orr	x1, x0, x2
  404724:	b	404670 <ferror@plt+0x33a0>
  404728:	cbz	w4, 4045f4 <ferror@plt+0x3324>
  40472c:	mov	x1, #0xffffffffffffffff    	// #-1
  404730:	mov	x2, #0x7fe                 	// #2046
  404734:	mov	w7, #0x0                   	// #0
  404738:	mov	w0, #0x14                  	// #20
  40473c:	b	4044e4 <ferror@plt+0x3214>
  404740:	cmp	w4, #0x0
  404744:	mov	w1, #0x7fe                 	// #2046
  404748:	csel	w3, w2, w1, eq  // eq = none
  40474c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  404750:	csel	x1, xzr, x2, eq  // eq = none
  404754:	b	4046b8 <ferror@plt+0x33e8>
  404758:	tbz	w6, #11, 4046d0 <ferror@plt+0x3400>
  40475c:	mov	w0, #0x0                   	// #0
  404760:	mov	x2, #0x0                   	// #0
  404764:	orr	w0, w0, #0x8
  404768:	b	4045ac <ferror@plt+0x32dc>
  40476c:	nop
  404770:	tbz	w0, #0, 404780 <ferror@plt+0x34b0>
  404774:	movi	v1.2s, #0x0
  404778:	fdiv	s0, s1, s1
  40477c:	mrs	x1, fpsr
  404780:	tbz	w0, #1, 404794 <ferror@plt+0x34c4>
  404784:	fmov	s1, #1.000000000000000000e+00
  404788:	movi	v2.2s, #0x0
  40478c:	fdiv	s0, s1, s2
  404790:	mrs	x1, fpsr
  404794:	tbz	w0, #2, 4047b4 <ferror@plt+0x34e4>
  404798:	mov	w2, #0xc5ae                	// #50606
  40479c:	mov	w1, #0x7f7fffff            	// #2139095039
  4047a0:	movk	w2, #0x749d, lsl #16
  4047a4:	fmov	s1, w1
  4047a8:	fmov	s2, w2
  4047ac:	fadd	s0, s1, s2
  4047b0:	mrs	x1, fpsr
  4047b4:	tbz	w0, #3, 4047c4 <ferror@plt+0x34f4>
  4047b8:	movi	v1.2s, #0x80, lsl #16
  4047bc:	fmul	s0, s1, s1
  4047c0:	mrs	x1, fpsr
  4047c4:	tbz	w0, #4, 4047dc <ferror@plt+0x350c>
  4047c8:	mov	w0, #0x7f7fffff            	// #2139095039
  4047cc:	fmov	s2, #1.000000000000000000e+00
  4047d0:	fmov	s1, w0
  4047d4:	fsub	s0, s1, s2
  4047d8:	mrs	x0, fpsr
  4047dc:	ret
  4047e0:	stp	x29, x30, [sp, #-64]!
  4047e4:	mov	x29, sp
  4047e8:	stp	x19, x20, [sp, #16]
  4047ec:	adrp	x20, 415000 <ferror@plt+0x13d30>
  4047f0:	add	x20, x20, #0xdd0
  4047f4:	stp	x21, x22, [sp, #32]
  4047f8:	adrp	x21, 415000 <ferror@plt+0x13d30>
  4047fc:	add	x21, x21, #0xdc8
  404800:	sub	x20, x20, x21
  404804:	mov	w22, w0
  404808:	stp	x23, x24, [sp, #48]
  40480c:	mov	x23, x1
  404810:	mov	x24, x2
  404814:	bl	4010f0 <_exit@plt-0x40>
  404818:	cmp	xzr, x20, asr #3
  40481c:	b.eq	404848 <ferror@plt+0x3578>  // b.none
  404820:	asr	x20, x20, #3
  404824:	mov	x19, #0x0                   	// #0
  404828:	ldr	x3, [x21, x19, lsl #3]
  40482c:	mov	x2, x24
  404830:	add	x19, x19, #0x1
  404834:	mov	x1, x23
  404838:	mov	w0, w22
  40483c:	blr	x3
  404840:	cmp	x20, x19
  404844:	b.ne	404828 <ferror@plt+0x3558>  // b.any
  404848:	ldp	x19, x20, [sp, #16]
  40484c:	ldp	x21, x22, [sp, #32]
  404850:	ldp	x23, x24, [sp, #48]
  404854:	ldp	x29, x30, [sp], #64
  404858:	ret
  40485c:	nop
  404860:	ret
  404864:	nop
  404868:	adrp	x2, 416000 <ferror@plt+0x14d30>
  40486c:	mov	x1, #0x0                   	// #0
  404870:	ldr	x2, [x2, #224]
  404874:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404878 <.fini>:
  404878:	stp	x29, x30, [sp, #-16]!
  40487c:	mov	x29, sp
  404880:	ldp	x29, x30, [sp], #16
  404884:	ret
