Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Jun 24 13:38:09 2022
| Host              : yavin running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.949        0.000                      0                14344        0.010        0.000                      0                14344        3.500        0.000                       0                  5352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.949        0.000                      0                14152        0.010        0.000                      0                14152        3.500        0.000                       0                  5352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.389        0.000                      0                  192        0.195        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/s_reg_582_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.765ns (36.407%)  route 3.083ns (63.593%))
  Logic Levels:           13  (CARRY8=7 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.916ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.191 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/CO[7]
                         net (fo=1, routed)           0.028     5.219    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575[23]_i_48[0]
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.242 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.270    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_33_n_2
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.367 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_20/O[1]
                         net (fo=7, routed)           0.297     5.664    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_9_0[1]
    SLICE_X13Y51         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     5.782 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_29/O
                         net (fo=2, routed)           0.311     6.093    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_29_n_2
    SLICE_X9Y51          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     6.270 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_6/O
                         net (fo=1, routed)           0.459     6.729    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_6_n_2
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[7])
                                                      0.229     6.958 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[30]_i_1/O[7]
                         net (fo=1, routed)           0.031     6.989    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[31]
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/s_reg_582_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.744    11.911    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/s_reg_582_reg[0]/C
                         clock pessimism              0.176    12.087    
                         clock uncertainty           -0.176    11.911    
    SLICE_X10Y51         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.938    design_1_i/hier_0/myproject_axi_0/inst/s_reg_582_reg[0]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.762ns (36.367%)  route 3.083ns (63.633%))
  Logic Levels:           13  (CARRY8=7 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.916ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.191 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/CO[7]
                         net (fo=1, routed)           0.028     5.219    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575[23]_i_48[0]
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.242 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.270    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_33_n_2
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.367 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_20/O[1]
                         net (fo=7, routed)           0.297     5.664    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_9_0[1]
    SLICE_X13Y51         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     5.782 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_29/O
                         net (fo=2, routed)           0.311     6.093    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_29_n_2
    SLICE_X9Y51          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     6.270 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_6/O
                         net (fo=1, routed)           0.459     6.729    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_6_n_2
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.226     6.955 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[30]_i_1/O[5]
                         net (fo=1, routed)           0.031     6.986    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[29]
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.744    11.911    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[29]/C
                         clock pessimism              0.176    12.087    
                         clock uncertainty           -0.176    11.911    
    SLICE_X10Y51         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.938    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[29]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.747ns (36.162%)  route 3.084ns (63.838%))
  Logic Levels:           13  (CARRY8=7 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.916ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.191 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/CO[7]
                         net (fo=1, routed)           0.028     5.219    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575[23]_i_48[0]
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.242 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.270    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_33_n_2
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.367 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_20/O[1]
                         net (fo=7, routed)           0.297     5.664    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_9_0[1]
    SLICE_X13Y51         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     5.782 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_29/O
                         net (fo=2, routed)           0.311     6.093    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_29_n_2
    SLICE_X9Y51          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     6.270 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_6/O
                         net (fo=1, routed)           0.459     6.729    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_6_n_2
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[6])
                                                      0.211     6.940 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[30]_i_1/O[6]
                         net (fo=1, routed)           0.032     6.972    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[30]
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.744    11.911    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[30]/C
                         clock pessimism              0.176    12.087    
                         clock uncertainty           -0.176    11.911    
    SLICE_X10Y51         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    11.938    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[30]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.718ns (35.792%)  route 3.082ns (64.208%))
  Logic Levels:           13  (CARRY8=7 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 11.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.916ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.191 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/CO[7]
                         net (fo=1, routed)           0.028     5.219    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575[23]_i_48[0]
    SLICE_X11Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.242 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.270    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_33_n_2
    SLICE_X11Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.367 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_6_decision_function_1_fu_158/out_local_V_reg_575_reg[30]_i_20/O[1]
                         net (fo=7, routed)           0.297     5.664    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_9_0[1]
    SLICE_X13Y51         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     5.782 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_29/O
                         net (fo=2, routed)           0.311     6.093    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_29_n_2
    SLICE_X9Y51          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     6.270 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_6/O
                         net (fo=1, routed)           0.459     6.729    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_6_n_2
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.182     6.911 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[30]_i_1/O[4]
                         net (fo=1, routed)           0.030     6.941    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[28]
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.744    11.911    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[28]/C
                         clock pessimism              0.176    12.087    
                         clock uncertainty           -0.176    11.911    
    SLICE_X10Y51         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    11.938    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[28]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.910ns (40.092%)  route 2.854ns (59.908%))
  Logic Levels:           14  (CARRY8=7 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 11.907 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.916ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.297 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/O[6]
                         net (fo=4, routed)           0.273     5.570    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/O[3]
    SLICE_X9Y49          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     5.717 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/out_local_V_reg_575[15]_i_19/O
                         net (fo=3, routed)           0.130     5.847    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_0
    SLICE_X7Y49          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     5.961 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37/O
                         net (fo=1, routed)           0.425     6.386    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37_n_2
    SLICE_X10Y49         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.533 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11/O
                         net (fo=1, routed)           0.009     6.542    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11_n_2
    SLICE_X10Y49         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     6.690 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.718    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1_n_2
    SLICE_X10Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.741 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.769    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1_n_2
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     6.873 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[30]_i_1/O[3]
                         net (fo=1, routed)           0.032     6.905    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[27]
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.740    11.907    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[27]/C
                         clock pessimism              0.176    12.083    
                         clock uncertainty           -0.176    11.907    
    SLICE_X10Y51         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.934    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[27]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.903ns (40.013%)  route 2.853ns (59.987%))
  Logic Levels:           14  (CARRY8=7 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 11.907 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.916ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.297 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/O[6]
                         net (fo=4, routed)           0.273     5.570    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/O[3]
    SLICE_X9Y49          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     5.717 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/out_local_V_reg_575[15]_i_19/O
                         net (fo=3, routed)           0.130     5.847    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_0
    SLICE_X7Y49          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     5.961 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37/O
                         net (fo=1, routed)           0.425     6.386    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37_n_2
    SLICE_X10Y49         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.533 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11/O
                         net (fo=1, routed)           0.009     6.542    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11_n_2
    SLICE_X10Y49         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     6.690 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.718    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1_n_2
    SLICE_X10Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.741 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.769    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1_n_2
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     6.866 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.031     6.897    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[25]
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.740    11.907    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[25]/C
                         clock pessimism              0.176    12.083    
                         clock uncertainty           -0.176    11.907    
    SLICE_X10Y51         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.934    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[25]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.929ns (40.576%)  route 2.825ns (59.424%))
  Logic Levels:           13  (CARRY8=6 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.916ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.297 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/O[6]
                         net (fo=4, routed)           0.273     5.570    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/O[3]
    SLICE_X9Y49          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     5.717 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/out_local_V_reg_575[15]_i_19/O
                         net (fo=3, routed)           0.130     5.847    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_0
    SLICE_X7Y49          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     5.961 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37/O
                         net (fo=1, routed)           0.425     6.386    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37_n_2
    SLICE_X10Y49         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.533 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11/O
                         net (fo=1, routed)           0.009     6.542    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11_n_2
    SLICE_X10Y49         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     6.690 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.718    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1_n_2
    SLICE_X10Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     6.864 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.031     6.895    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[23]
    SLICE_X10Y50         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.739    11.906    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y50         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[23]/C
                         clock pessimism              0.176    12.082    
                         clock uncertainty           -0.176    11.906    
    SLICE_X10Y50         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.933    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[23]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.928ns (40.564%)  route 2.825ns (59.436%))
  Logic Levels:           13  (CARRY8=6 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.916ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.297 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/O[6]
                         net (fo=4, routed)           0.273     5.570    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/O[3]
    SLICE_X9Y49          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     5.717 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/out_local_V_reg_575[15]_i_19/O
                         net (fo=3, routed)           0.130     5.847    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_0
    SLICE_X7Y49          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     5.961 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37/O
                         net (fo=1, routed)           0.425     6.386    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37_n_2
    SLICE_X10Y49         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.533 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11/O
                         net (fo=1, routed)           0.009     6.542    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11_n_2
    SLICE_X10Y49         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     6.690 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.718    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1_n_2
    SLICE_X10Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     6.863 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.031     6.894    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[21]
    SLICE_X10Y50         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.739    11.906    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y50         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[21]/C
                         clock pessimism              0.176    12.082    
                         clock uncertainty           -0.176    11.906    
    SLICE_X10Y50         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.933    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[21]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.892ns (39.865%)  route 2.854ns (60.135%))
  Logic Levels:           14  (CARRY8=7 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 11.907 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.916ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.297 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/O[6]
                         net (fo=4, routed)           0.273     5.570    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/O[3]
    SLICE_X9Y49          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     5.717 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/out_local_V_reg_575[15]_i_19/O
                         net (fo=3, routed)           0.130     5.847    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_0
    SLICE_X7Y49          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     5.961 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37/O
                         net (fo=1, routed)           0.425     6.386    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37_n_2
    SLICE_X10Y49         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.533 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11/O
                         net (fo=1, routed)           0.009     6.542    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11_n_2
    SLICE_X10Y49         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     6.690 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.718    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1_n_2
    SLICE_X10Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.741 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.769    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1_n_2
    SLICE_X10Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     6.855 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[30]_i_1/O[2]
                         net (fo=1, routed)           0.032     6.887    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[26]
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.740    11.907    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[26]/C
                         clock pessimism              0.176    12.083    
                         clock uncertainty           -0.176    11.907    
    SLICE_X10Y51         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.934    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[26]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.912ns (40.355%)  route 2.826ns (59.645%))
  Logic Levels:           13  (CARRY8=6 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 1.014ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.916ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.934     2.141    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/ap_clk
    SLICE_X16Y29         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.238 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/in_local_V_2_fu_126_reg[13]/Q
                         net (fo=3, routed)           0.302     2.540    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_in_local_V_2_out[13]
    SLICE_X15Y30         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.716 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/comparison_13_fu_60_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     2.724    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0_2[4]
    SLICE_X15Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.919 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     2.947    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry_n_2
    SLICE_X15Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     3.044 f  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_5_decision_function_2_fu_150/comparison_13_fu_60_p2_carry__0/CO[5]
                         net (fo=42, routed)          0.950     3.994    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_71_1[0]
    SLICE_X14Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     4.130 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123/O
                         net (fo=4, routed)           0.445     4.575    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[30]_i_123_n_2
    SLICE_X11Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.639 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_66/O
                         net (fo=2, routed)           0.158     4.797    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/DI[0]
    SLICE_X11Y49         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.897 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73/O
                         net (fo=1, routed)           0.010     4.907    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575[15]_i_73_n_2
    SLICE_X11Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.140 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33/CO[7]
                         net (fo=1, routed)           0.028     5.168    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[15]_i_33_n_2
    SLICE_X11Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.297 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_1_decision_function_6_fu_116/out_local_V_reg_575_reg[23]_i_30/O[6]
                         net (fo=4, routed)           0.273     5.570    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/O[3]
    SLICE_X9Y49          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     5.717 r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173/s_V_decision_function_7_fu_108/out_local_V_reg_575[15]_i_19/O
                         net (fo=3, routed)           0.130     5.847    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_0
    SLICE_X7Y49          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     5.961 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37/O
                         net (fo=1, routed)           0.425     6.386    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_37_n_2
    SLICE_X10Y49         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.533 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11/O
                         net (fo=1, routed)           0.009     6.542    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575[15]_i_11_n_2
    SLICE_X10Y49         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     6.690 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.718    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[15]_i_1_n_2
    SLICE_X10Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     6.847 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/out_local_V_reg_575_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.032     6.879    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_myproject_fu_173_ap_return[22]
    SLICE_X10Y50         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.739    11.906    design_1_i/hier_0/myproject_axi_0/inst/ap_clk
    SLICE_X10Y50         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[22]/C
                         clock pessimism              0.176    12.082    
                         clock uncertainty           -0.176    11.906    
    SLICE_X10Y50         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    11.933    design_1_i/hier_0/myproject_axi_0/inst/out_local_V_reg_575_reg[22]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  5.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.916ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.014ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.772     1.939    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y78         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.008 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.195     2.203    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        2.069     2.276    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y78         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/CLK
                         clock pessimism             -0.179     2.097    
    SLICE_X14Y78         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.193    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X1Y24  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X1Y24  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y9   design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y9   design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y20  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y20  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y11  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y11  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y44  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/i_1_reg_1178_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y44  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/i_1_reg_1178_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y44  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/i_1_reg_1178_pp0_iter1_reg_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y44  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/i_1_reg_1178_pp0_iter1_reg_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y44  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/i_1_reg_1178_pp0_iter1_reg_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y44  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151/i_1_reg_1178_pp0_iter1_reg_reg[2]_srl2/CLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y74  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y74  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y74  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y56   design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y74  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y74  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.274ns (21.490%)  route 1.001ns (78.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 11.905 - 10.000 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 1.014ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.916ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.962     2.169    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y30          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.266 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.293     2.559    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y31          LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     2.736 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.708     3.444    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y32          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.738    11.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y32          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.175    12.080    
                         clock uncertainty           -0.176    11.905    
    SLICE_X1Y32          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.274ns (21.490%)  route 1.001ns (78.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 11.905 - 10.000 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 1.014ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.916ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.962     2.169    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y30          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.266 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.293     2.559    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y31          LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     2.736 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.708     3.444    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y32          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.738    11.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y32          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.175    12.080    
                         clock uncertainty           -0.176    11.905    
    SLICE_X1Y32          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.274ns (21.524%)  route 0.999ns (78.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 11.905 - 10.000 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 1.014ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.916ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.962     2.169    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y30          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.266 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.293     2.559    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y31          LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     2.736 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.706     3.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X1Y32          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.738    11.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y32          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.175    12.080    
                         clock uncertainty           -0.176    11.905    
    SLICE_X1Y32          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.833    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.247ns (19.666%)  route 1.009ns (80.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.014ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.916ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.979     2.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y20          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.285 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.121     2.406    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y20          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.888     3.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y22          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.741    11.908    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y22          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.175    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X4Y22          FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.072    11.836    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.247ns (19.666%)  route 1.009ns (80.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.014ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.916ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.979     2.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y20          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.285 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.121     2.406    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y20          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.888     3.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y22          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.741    11.908    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y22          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.175    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X4Y22          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.836    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.247ns (19.666%)  route 1.009ns (80.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.014ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.916ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.979     2.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y20          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.285 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.121     2.406    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y20          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.888     3.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y22          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.741    11.908    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y22          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.175    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X4Y22          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.836    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.247ns (19.666%)  route 1.009ns (80.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.014ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.916ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.979     2.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y20          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.285 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.121     2.406    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y20          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.888     3.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y22          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.741    11.908    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y22          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.175    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X4Y22          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.836    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.247ns (19.666%)  route 1.009ns (80.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.014ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.916ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.979     2.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y20          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.285 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.121     2.406    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y20          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.888     3.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y22          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.741    11.908    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y22          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.175    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X4Y22          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.836    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.247ns (19.697%)  route 1.007ns (80.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.014ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.916ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.979     2.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y20          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.285 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.121     2.406    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y20          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.886     3.440    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y22          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.741    11.908    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y22          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.175    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X4Y22          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.836    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.247ns (19.697%)  route 1.007ns (80.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 1.014ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.916ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.979     2.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y20          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.285 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.121     2.406    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y20          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.886     3.440    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y22          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.741    11.908    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y22          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.175    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X4Y22          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    11.836    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  8.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.026ns (routing 0.518ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.577ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.026     1.137    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.176 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.230    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.360    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X13Y79         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.158     1.296    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y79         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.111     1.185    
    SLICE_X13Y79         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.165    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.026ns (routing 0.518ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.577ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.026     1.137    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.176 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.230    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.360    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X13Y79         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.158     1.296    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y79         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.111     1.185    
    SLICE_X13Y79         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.165    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.026ns (routing 0.518ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.577ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.026     1.137    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.176 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.230    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.360    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y79         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.158     1.296    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.111     1.185    
    SLICE_X13Y79         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.165    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.026ns (routing 0.518ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.577ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.026     1.137    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.176 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.230    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.360    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y79         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.158     1.296    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.111     1.185    
    SLICE_X13Y79         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.165    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.026ns (routing 0.518ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.577ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.026     1.137    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.176 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.230    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.360    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y79         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.154     1.292    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.111     1.181    
    SLICE_X13Y79         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.026ns (routing 0.518ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.577ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.026     1.137    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.176 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.230    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.360    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y79         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.154     1.292    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.111     1.181    
    SLICE_X13Y79         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.026ns (routing 0.518ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.577ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.026     1.137    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.176 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.230    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.360    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y79         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.154     1.292    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.111     1.181    
    SLICE_X13Y79         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.026ns (routing 0.518ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.577ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.026     1.137    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.176 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.230    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     1.265 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.360    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y79         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.154     1.292    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.111     1.181    
    SLICE_X13Y79         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.816%)  route 0.127ns (63.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.035ns (routing 0.518ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.577ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.035     1.146    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.213    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y83          LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.248 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.099     1.347    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X5Y83          FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.174     1.312    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y83          FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.148     1.164    
    SLICE_X5Y83          FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.816%)  route 0.127ns (63.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.035ns (routing 0.518ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.577ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.035     1.146    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.213    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y83          LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.248 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.099     1.347    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X5Y83          FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5352, routed)        1.174     1.312    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y83          FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.148     1.164    
    SLICE_X5Y83          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.203    





