Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Sem4/CompArch/Lab/Assgt4-CompArch/mult_unit_isim_beh.exe -prj D:/Sem4/CompArch/Lab/Assgt4-CompArch/mult_unit_beh.prj work.mult_unit 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift8.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift4.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift2.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift16.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shift1.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/shifter.vhd" into library work
Parsing VHDL file "D:/Sem4/CompArch/Lab/Assgt4-CompArch/src/mult_unit.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity shift1 [shift1_default]
Compiling architecture behavioral of entity shift2 [shift2_default]
Compiling architecture behavioral of entity shift4 [shift4_default]
Compiling architecture behavioral of entity shift8 [shift8_default]
Compiling architecture behavioral of entity shift16 [shift16_default]
Compiling architecture behavioral of entity shifter [shifter_default]
Compiling architecture behavioral of entity mult_unit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable D:/Sem4/CompArch/Lab/Assgt4-CompArch/mult_unit_isim_beh.exe
Fuse Memory Usage: 36772 KB
Fuse CPU Usage: 499 ms
