--------------------------------------------------------------------------------
-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: O.40d
--  \   \         Application: netgen
--  /   /         Filename: cpu_synthesis.vhd
-- /___/   /\     Timestamp: Tue Mar 12 15:52:38 2013
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -ofmt vhdl cpu.ngc cpu_synthesis.vhd 
-- Device	: xc3s1600e-4-fg320
-- Input file	: cpu.ngc
-- Output file	: cpu_synthesis.vhd
-- # of Entities	: 1
-- Design Name	: cpu
-- Xilinx	: /opt/Xilinx/13.1/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity cpu is
  port (
    clk : in STD_LOGIC := 'X'; 
    rst : in STD_LOGIC := 'X'; 
    db_i_ack : in STD_LOGIC := 'X'; 
    inst_i_ack : in STD_LOGIC := 'X'; 
    db_o_en : out STD_LOGIC; 
    db_o_rd : out STD_LOGIC; 
    db_o_wr : out STD_LOGIC; 
    inst_o_en : out STD_LOGIC; 
    inst_o_jp : out STD_LOGIC; 
    event_ack_o : out STD_LOGIC; 
    slp_o : out STD_LOGIC; 
    db_i_d : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    inst_i_d : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    event_req_i : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    event_info_i : in STD_LOGIC_VECTOR ( 11 downto 0 ); 
    db_o_a : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    db_o_we : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    db_o_d : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    inst_o_a : out STD_LOGIC_VECTOR ( 31 downto 1 ) 
  );
end cpu;

architecture STRUCTURE of cpu is
  signal data_prev_31_db_i_d_31_mux_13_OUT_31_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_30_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_29_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_28_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_27_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_26_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_25_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_24_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_23_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_22_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_21_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_20_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_19_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_18_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_17_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_16_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_15_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_14_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_13_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_12_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_11_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_10_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_9_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_8_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_7_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_6_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_5_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_4_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_3_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_2_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_1_Q : STD_LOGIC; 
  signal data_prev_31_db_i_d_31_mux_13_OUT_0_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_15_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_14_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_13_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_12_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_11_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_10_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_9_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_8_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_7_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_6_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_5_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_4_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_3_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_2_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_1_Q : STD_LOGIC; 
  signal if_dr_prev_15_inst_i_d_15_mux_11_OUT_0_Q : STD_LOGIC; 
  signal if_issue : STD_LOGIC; 
  signal u_decode_MA_ISSUE_176 : STD_LOGIC; 
  signal u_decode_MA_WR_177 : STD_LOGIC; 
  signal u_decode_MULCOM1_178 : STD_LOGIC; 
  signal u_decode_WRMACH_179 : STD_LOGIC; 
  signal u_decode_WRMACL_180 : STD_LOGIC; 
  signal u_decode_RDREG_X_181 : STD_LOGIC; 
  signal u_decode_RDREG_Y_182 : STD_LOGIC; 
  signal u_decode_WRREG_Z_183 : STD_LOGIC; 
  signal u_decode_WRREG_W_184 : STD_LOGIC; 
  signal u_decode_WRMAAD_Z_185 : STD_LOGIC; 
  signal u_decode_WRMADW_Y_186 : STD_LOGIC; 
  signal u_decode_RDMACH_Y_187 : STD_LOGIC; 
  signal u_decode_RDMACL_Y_188 : STD_LOGIC; 
  signal u_decode_RDSR_Y_189 : STD_LOGIC; 
  signal u_decode_WRSR_Z_190 : STD_LOGIC; 
  signal u_decode_WRSR_W_191 : STD_LOGIC; 
  signal mac_s_latch : STD_LOGIC; 
  signal u_decode_RDGBR_X_193 : STD_LOGIC; 
  signal u_decode_RDGBR_Y_194 : STD_LOGIC; 
  signal u_decode_WRGBR_Z_195 : STD_LOGIC; 
  signal u_decode_WRGBR_W_196 : STD_LOGIC; 
  signal u_decode_RDVBR_X_197 : STD_LOGIC; 
  signal u_decode_RDVBR_Y_198 : STD_LOGIC; 
  signal u_decode_WRVBR_Z_199 : STD_LOGIC; 
  signal u_decode_WRVBR_W_200 : STD_LOGIC; 
  signal u_decode_RDPR_Y_201 : STD_LOGIC; 
  signal u_decode_WRPR_Z_202 : STD_LOGIC; 
  signal u_decode_WRPR_W_203 : STD_LOGIC; 
  signal u_decode_WRPR_PC_204 : STD_LOGIC; 
  signal u_decode_RDPC_X_205 : STD_LOGIC; 
  signal u_decode_RDPC_Y_206 : STD_LOGIC; 
  signal u_decode_WRPC_Z_207 : STD_LOGIC; 
  signal ifadsel : STD_LOGIC; 
  signal u_decode_CONST_ZERO4_209 : STD_LOGIC; 
  signal u_decode_CONST_ZERO42_210 : STD_LOGIC; 
  signal u_decode_CONST_ZERO44_211 : STD_LOGIC; 
  signal u_decode_CONST_ZERO8_212 : STD_LOGIC; 
  signal u_decode_CONST_ZERO82_213 : STD_LOGIC; 
  signal u_decode_CONST_ZERO84_214 : STD_LOGIC; 
  signal u_decode_CONST_SIGN8_215 : STD_LOGIC; 
  signal u_decode_CONST_SIGN82_216 : STD_LOGIC; 
  signal u_decode_CONST_SIGN122_217 : STD_LOGIC; 
  signal u_decode_RDCONST_X_218 : STD_LOGIC; 
  signal u_decode_RDCONST_Y_219 : STD_LOGIC; 
  signal reg_fwd_x : STD_LOGIC; 
  signal reg_fwd_y : STD_LOGIC; 
  signal u_decode_RDSFT_Z_222 : STD_LOGIC; 
  signal u_decode_RDWBUS_Z_223 : STD_LOGIC; 
  signal u_decode_T_CMPSET_224 : STD_LOGIC; 
  signal u_decode_T_CRYSET_225 : STD_LOGIC; 
  signal u_decode_T_TSTSET_226 : STD_LOGIC; 
  signal u_decode_T_SFTSET_227 : STD_LOGIC; 
  signal u_decode_RDDIV_Z_228 : STD_LOGIC; 
  signal u_decode_MQT_DV0SET_229 : STD_LOGIC; 
  signal u_decode_T_CLR_230 : STD_LOGIC; 
  signal u_decode_T_SET_231 : STD_LOGIC; 
  signal u_decode_MQ_CLR_232 : STD_LOGIC; 
  signal u_decode_RDTEMP_X_233 : STD_LOGIC; 
  signal u_decode_WRTEMP_Z_234 : STD_LOGIC; 
  signal u_decode_WRMAAD_TEMP_235 : STD_LOGIC; 
  signal rst_sr : STD_LOGIC; 
  signal wr_ibit : STD_LOGIC; 
  signal u_datapath_sr_7_Q : STD_LOGIC; 
  signal u_datapath_sr_6_Q : STD_LOGIC; 
  signal u_datapath_sr_5_Q : STD_LOGIC; 
  signal u_datapath_sr_4_Q : STD_LOGIC; 
  signal u_datapath_mac_s_421 : STD_LOGIC; 
  signal t_bcc : STD_LOGIC; 
  signal NlwRenamedSig_OI_db_rd : STD_LOGIC; 
  signal NlwRenamedSig_OI_ifetch : STD_LOGIC; 
  signal ifflag_579 : STD_LOGIC; 
  signal NlwRenamedSig_OI_mfetch : STD_LOGIC; 
  signal slot : STD_LOGIC; 
  signal mfetch_db_i_ack_AND_5_o : STD_LOGIC; 
  signal ifetch_if_issue_MUX_63_o : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_31_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_30_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_29_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_28_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_27_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_26_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_25_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_24_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_23_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_22_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_21_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_20_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_19_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_18_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_17_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_16_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_15_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_14_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_13_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_12_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_11_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_10_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_9_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_8_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_7_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_6_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_5_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_4_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_3_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_2_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_1_Q : STD_LOGIC; 
  signal GND_4_o_ma_ad_31_mux_7_OUT_0_Q : STD_LOGIC; 
  signal GND_4_o_ma_wr_MUX_43_o : STD_LOGIC; 
  signal GND_4_o_ma_wr_MUX_44_o : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal if_stall : STD_LOGIC; 
  signal Q_n0292_inv : STD_LOGIC; 
  signal Q_n0284_inv : STD_LOGIC; 
  signal Q_n0288_inv : STD_LOGIC; 
  signal Q_n0250_inv : STD_LOGIC; 
  signal Q_n0277_inv : STD_LOGIC; 
  signal Q_n0264_inv : STD_LOGIC; 
  signal Q_n0246_inv : STD_LOGIC; 
  signal ma_adr_1_4_727 : STD_LOGIC; 
  signal ma_adr_1_3_728 : STD_LOGIC; 
  signal ma_adr_1_mmx_out : STD_LOGIC; 
  signal Mmux_n023411 : STD_LOGIC; 
  signal ma_dr_15_1_731 : STD_LOGIC; 
  signal Q_n0246_inv1_732 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X2221 : STD_LOGIC; 
  signal u_decode_REG_CONF713_734 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC9321 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_1_41 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1263 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1221 : STD_LOGIC; 
  signal u_decode_REG_CONF711_740 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11012 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_0_4 : STD_LOGIC; 
  signal u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT12 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1232 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121122_745 : STD_LOGIC; 
  signal u_decode_IF_ISSUE131_746 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_14 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o131121 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC44_749 : STD_LOGIC; 
  signal u_decode_IF_ISSUE112 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X26 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_13 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_13_212 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116111 : STD_LOGIC; 
  signal u_decode_IF_ISSUE111_755 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z25 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X25_757 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP172 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o12111 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z24_760 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X24 : STD_LOGIC; 
  signal u_decode_Mmux_EX_KEEP_CYC1211 : STD_LOGIC; 
  signal u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT11 : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_1 : STD_LOGIC; 
  signal u_decode_Mmux_MAC_S_LATCH111 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1463 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X21 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z23 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_2 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_GND_6_o_Select_554_o1 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_31 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_2 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_1_51_774 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_3_1 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_1 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_GND_6_o_equal_395_o2 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_2_1 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC92 : STD_LOGIC; 
  signal u_decode_Mmux_EX_RDCONST_X131 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1401 : STD_LOGIC; 
  signal u_decode_Mmux_IF_DR_EVT18 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1241 : STD_LOGIC; 
  signal u_decode_Mmux_EX_RDCONST_X15 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1132_786 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1431 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_5_1 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z11 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_4_1 : STD_LOGIC; 
  signal u_decode_n27491 : STD_LOGIC; 
  signal u_decode_MAC_STALL1 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1505 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC55 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1332 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC101 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1210 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1504 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1422 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o1 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC53 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1222 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1503 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1331 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP116 : STD_LOGIC; 
  signal u_decode_Mmux_IF_DR_EVT151 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1221_811 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC52 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1191 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1101 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_1 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1131 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1501 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC51 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1462 : STD_LOGIC; 
  signal u_decode_EX_MA_ISSUE2 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1 : STD_LOGIC; 
  signal u_decode_Mmux_EX_RDMACH_Y11_825 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_1_1 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_9_T_BCC_equal_518_o1_827 : STD_LOGIC; 
  signal u_decode_IBIT_3_EVENT_INFO_11_LessThan_63_o1_828 : STD_LOGIC; 
  signal u_decode_Mram_n186925 : STD_LOGIC; 
  signal u_decode_Mram_n186917 : STD_LOGIC; 
  signal u_decode_Mram_n18692 : STD_LOGIC; 
  signal u_decode_Mcount_INSTR_SEQ_eqn_3_832 : STD_LOGIC; 
  signal u_decode_Mcount_INSTR_SEQ_eqn_2 : STD_LOGIC; 
  signal u_decode_n1781_inv : STD_LOGIC; 
  signal u_decode_n1757_inv : STD_LOGIC; 
  signal u_decode_EX_CONST_SIGN8 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_reduce_or_534_o : STD_LOGIC; 
  signal u_decode_n0804 : STD_LOGIC; 
  signal u_decode_EX_RDGBR_Y : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_INV_50_o : STD_LOGIC; 
  signal u_decode_EX_RDPR_Y : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_0_Q : STD_LOGIC; 
  signal u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o : STD_LOGIC; 
  signal u_decode_EX_RDMACH_Y : STD_LOGIC; 
  signal u_decode_EX_RDMACL_Y : STD_LOGIC; 
  signal u_decode_WB_MAC_BUSY : STD_LOGIC; 
  signal u_decode_EX_KEEP_CYC : STD_LOGIC; 
  signal u_decode_MASKINT_NEXT : STD_LOGIC; 
  signal u_decode_EX_CONST_ZERO44 : STD_LOGIC; 
  signal u_decode_EX_CONST_ZERO82 : STD_LOGIC; 
  signal u_decode_EX_CONST_ZERO8 : STD_LOGIC; 
  signal u_decode_EX_RDGBR_X : STD_LOGIC; 
  signal u_decode_EX_CONST_ZERO4 : STD_LOGIC; 
  signal u_decode_EX_CONST_SIGN82 : STD_LOGIC; 
  signal u_decode_EX_RDREG_X : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z : STD_LOGIC; 
  signal u_decode_EX_RDPC_Y : STD_LOGIC; 
  signal u_decode_EX_RDVBR_X : STD_LOGIC; 
  signal u_decode_EX_CONST_ZERO42 : STD_LOGIC; 
  signal u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q : STD_LOGIC; 
  signal u_decode_n2485 : STD_LOGIC; 
  signal u_decode_n2483 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_INSTR_STATE_3_OR_158_o : STD_LOGIC; 
  signal u_decode_n1456 : STD_LOGIC; 
  signal u_decode_n3218 : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_0_Q : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_1_Q : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_2_Q : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_3_Q : STD_LOGIC; 
  signal u_decode_n2749 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_reduce_or_595_o : STD_LOGIC; 
  signal u_decode_EX_RDCONST_X : STD_LOGIC; 
  signal u_decode_EX_CONST_SIGN122 : STD_LOGIC; 
  signal u_decode_GND_6_o_INSTR_SEQ_3_MUX_435_o : STD_LOGIC; 
  signal u_decode_EX_WRMAAD_TEMP_GND_6_o_MUX_269_o : STD_LOGIC; 
  signal u_decode_EX_RDTEMP_X_GND_6_o_MUX_267_o : STD_LOGIC; 
  signal u_decode_EX_MQ_CLR_GND_6_o_MUX_254_o : STD_LOGIC; 
  signal u_decode_EX_T_SET_GND_6_o_MUX_253_o : STD_LOGIC; 
  signal u_decode_EX_T_CLR_GND_6_o_MUX_252_o : STD_LOGIC; 
  signal u_decode_EX_MQT_DV0SET_GND_6_o_MUX_251_o : STD_LOGIC; 
  signal u_decode_EX_T_SFTSET_GND_6_o_MUX_249_o : STD_LOGIC; 
  signal u_decode_EX_T_CRYSET_GND_6_o_MUX_247_o : STD_LOGIC; 
  signal u_decode_EX_RDDIV_Z_GND_6_o_MUX_244_o : STD_LOGIC; 
  signal u_decode_EX_RDSFT_Z_GND_6_o_MUX_243_o : STD_LOGIC; 
  signal u_decode_WB_WRPR_W_GND_6_o_MUX_231_o : STD_LOGIC; 
  signal u_decode_EX_WRPR_Z_GND_6_o_MUX_230_o : STD_LOGIC; 
  signal u_decode_WB_WRVBR_W_GND_6_o_MUX_223_o : STD_LOGIC; 
  signal u_decode_EX_WRVBR_Z_GND_6_o_MUX_222_o : STD_LOGIC; 
  signal u_decode_WB_WRGBR_W_GND_6_o_MUX_215_o : STD_LOGIC; 
  signal u_decode_EX_WRGBR_Z_GND_6_o_MUX_214_o : STD_LOGIC; 
  signal u_decode_EX_WRSR_Z_GND_6_o_MUX_206_o : STD_LOGIC; 
  signal u_decode_EX_WRMADW_Y_GND_6_o_MUX_177_o : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z_GND_6_o_MUX_164_o : STD_LOGIC; 
  signal u_decode_WB_WRMACL_GND_6_o_MUX_157_o : STD_LOGIC; 
  signal u_decode_WB_WRMACH_GND_6_o_MUX_152_o : STD_LOGIC; 
  signal u_decode_EX_MACSEL2_1_GND_6_o_mux_13_OUT_0_Q : STD_LOGIC; 
  signal u_decode_WB_MACSEL2_1_GND_6_o_mux_12_OUT_1_Q : STD_LOGIC; 
  signal u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_0_Q : STD_LOGIC; 
  signal u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_1_Q : STD_LOGIC; 
  signal u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_2_Q : STD_LOGIC; 
  signal u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_3_Q : STD_LOGIC; 
  signal u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_4_Q : STD_LOGIC; 
  signal u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_5_Q : STD_LOGIC; 
  signal u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_6_Q : STD_LOGIC; 
  signal u_decode_EX_MACSEL1_1_GND_6_o_mux_1_OUT_0_Q : STD_LOGIC; 
  signal u_decode_WB_MACSEL1_1_GND_6_o_mux_0_OUT_1_Q : STD_LOGIC; 
  signal u_decode_WB_MULCOM1_GND_6_o_MUX_135_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_PWR_6_o_equal_526_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_PWR_6_o_equal_182_o : STD_LOGIC; 
  signal u_decode_n3183 : STD_LOGIC; 
  signal u_decode_MAC_STALL_SENSE : STD_LOGIC; 
  signal u_decode_DELAY_JUMP : STD_LOGIC; 
  signal u_decode_EX_RDREG_Y : STD_LOGIC; 
  signal u_decode_EX_RDPC_X : STD_LOGIC; 
  signal u_decode_EX_CONST_ZERO84 : STD_LOGIC; 
  signal u_decode_EX_RDVBR_Y : STD_LOGIC; 
  signal u_decode_EX_MULCOM1 : STD_LOGIC; 
  signal u_decode_EX_MAC_BUSY : STD_LOGIC; 
  signal u_decode_EX_RDCONST_Y : STD_LOGIC; 
  signal u_decode_EX_RDSR_Y : STD_LOGIC; 
  signal u_decode_EX_MA_WR : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_PWR_6_o_equal_527_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_GND_6_o_equal_774_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_GND_6_o_equal_387_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_PWR_6_o_equal_262_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_PWR_6_o_equal_183_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_GND_6_o_equal_388_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_X_6_o_equal_290_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_GND_6_o_equal_395_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_X_6_o_equal_396_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_PWR_6_o_equal_184_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_5_X_6_o_equal_391_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_equal_180_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_equal_179_o : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_PWR_6_o_equal_292_o : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o : STD_LOGIC; 
  signal u_decode_n2656 : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_ZERO : STD_LOGIC; 
  signal u_decode_NEXT_ID_STALL : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_3_GND_6_o_select_748_OUT_3_Q : STD_LOGIC; 
  signal u_decode_n1427 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_SEL : STD_LOGIC; 
  signal u_decode_n1489 : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_Q_1000 : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_3_Q : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_4_Q : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_5_Q : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_7_Q : STD_LOGIC; 
  signal u_decode_WB2_WRMACL_EX_WRMACL_OR_18_o : STD_LOGIC; 
  signal u_decode_WB2_WRMACH_EX_WRMACH_OR_17_o : STD_LOGIC; 
  signal u_decode_WB2_MULCOM1_EX_MULCOM1_OR_6_o : STD_LOGIC; 
  signal u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o : STD_LOGIC; 
  signal u_decode_SLOT_ILEVEL_CAP_AND_24_o : STD_LOGIC; 
  signal u_decode_WB1_MAC_BUSY_1074 : STD_LOGIC; 
  signal u_decode_ID_STALL_1075 : STD_LOGIC; 
  signal u_decode_DELAY_SLOT_1076 : STD_LOGIC; 
  signal u_decode_MASKINT_1077 : STD_LOGIC; 
  signal u_decode_WB2_WRPR_W_1078 : STD_LOGIC; 
  signal u_decode_WB1_WRPR_W_1079 : STD_LOGIC; 
  signal u_decode_WB2_WRVBR_W_1080 : STD_LOGIC; 
  signal u_decode_WB1_WRVBR_W_1081 : STD_LOGIC; 
  signal u_decode_WB2_WRGBR_W_1082 : STD_LOGIC; 
  signal u_decode_WB1_WRGBR_W_1083 : STD_LOGIC; 
  signal u_decode_WB2_WRSR_W_1084 : STD_LOGIC; 
  signal u_decode_WB1_WRSR_W_1085 : STD_LOGIC; 
  signal u_decode_WB2_WRREG_W_1086 : STD_LOGIC; 
  signal u_decode_WB1_WRREG_W_1087 : STD_LOGIC; 
  signal u_decode_WB2_WRMACL_1088 : STD_LOGIC; 
  signal u_decode_WB1_WRMACL_1089 : STD_LOGIC; 
  signal u_decode_WB2_WRMACH_1090 : STD_LOGIC; 
  signal u_decode_WB1_WRMACH_1091 : STD_LOGIC; 
  signal u_decode_WB2_MULCOM1_1092 : STD_LOGIC; 
  signal u_decode_WB1_MULCOM1_1093 : STD_LOGIC; 
  signal u_decode_EX1_MAC_BUSY_1094 : STD_LOGIC; 
  signal u_decode_WB3_MAC_BUSY_1095 : STD_LOGIC; 
  signal u_decode_WB2_MAC_BUSY_1096 : STD_LOGIC; 
  signal u_mult_Mmux_P21111 : STD_LOGIC; 
  signal u_mult_Mmux_ABH2_31_111 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1111 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131 : STD_LOGIC; 
  signal u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_2 : STD_LOGIC; 
  signal u_mult_MULCOM2_7_PWR_7_o_equal_7_o_7_1 : STD_LOGIC; 
  signal u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_2 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd2_In3 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741 : STD_LOGIC; 
  signal u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_1 : STD_LOGIC; 
  signal u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT112 : STD_LOGIC; 
  signal u_mult_Mmux_BH17 : STD_LOGIC; 
  signal u_mult_Mmux_P211 : STD_LOGIC; 
  signal u_mult_Mmux_P21101_1120 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_31_Q_1249 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_31_Q_1250 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_30_Q_1251 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_30_Q_1252 : STD_LOGIC; 
  signal u_mult_ABH2_30_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_29_Q_1254 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_29_Q_1255 : STD_LOGIC; 
  signal u_mult_ABH2_29_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_28_Q_1257 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_28_Q_1258 : STD_LOGIC; 
  signal u_mult_ABH2_28_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_27_Q_1260 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_27_Q_1261 : STD_LOGIC; 
  signal u_mult_ABH2_27_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_26_Q_1263 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_26_Q_1264 : STD_LOGIC; 
  signal u_mult_ABH2_26_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_25_Q_1266 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_25_Q_1267 : STD_LOGIC; 
  signal u_mult_ABH2_25_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_24_Q_1269 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_24_Q_1270 : STD_LOGIC; 
  signal u_mult_ABH2_24_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_23_Q_1272 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_23_Q_1273 : STD_LOGIC; 
  signal u_mult_ABH2_23_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_22_Q_1275 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_22_Q_1276 : STD_LOGIC; 
  signal u_mult_ABH2_22_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_21_Q_1278 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_21_Q_1279 : STD_LOGIC; 
  signal u_mult_ABH2_21_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_20_Q_1281 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_20_Q_1282 : STD_LOGIC; 
  signal u_mult_ABH2_20_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_19_Q_1284 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_19_Q_1285 : STD_LOGIC; 
  signal u_mult_ABH2_19_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_18_Q_1287 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_18_Q_1288 : STD_LOGIC; 
  signal u_mult_ABH2_18_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_17_Q_1290 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_17_Q_1291 : STD_LOGIC; 
  signal u_mult_ABH2_17_mand1 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_16_Q_1293 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_16_Q_1294 : STD_LOGIC; 
  signal u_mult_ABH2_16_mand1 : STD_LOGIC; 
  signal u_mult_ABH2_16_mand_1296 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_15_Q_1297 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_15_Q_1298 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_14_Q_1299 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_14_Q_1300 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_13_Q_1301 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_13_Q_1302 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_12_Q_1303 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_12_Q_1304 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_11_Q_1305 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_11_Q_1306 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_10_Q_1307 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_10_Q_1308 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_9_Q_1309 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_9_Q_1310 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_8_Q_1311 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_8_Q_1312 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_7_Q_1313 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_7_Q_1314 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_6_Q_1315 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_6_Q_1316 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_5_Q_1317 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_5_Q_1318 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_4_Q_1319 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_4_Q_1320 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_3_Q_1321 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_3_Q_1322 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_2_Q_1323 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_2_Q_1324 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_1_Q_1325 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_1_Q_1326 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_cy_0_Q_1327 : STD_LOGIC; 
  signal u_mult_Madd_PM_47_15_Madd_lut_0_Q_1328 : STD_LOGIC; 
  signal u_mult_P2_30_mand1 : STD_LOGIC; 
  signal u_mult_P2_30_mand_1332 : STD_LOGIC; 
  signal u_mult_P2_29_mand1 : STD_LOGIC; 
  signal u_mult_P2_29_mand_1336 : STD_LOGIC; 
  signal u_mult_P2_28_mand1 : STD_LOGIC; 
  signal u_mult_P2_28_mand_1340 : STD_LOGIC; 
  signal u_mult_P2_27_mand1 : STD_LOGIC; 
  signal u_mult_P2_27_mand_1344 : STD_LOGIC; 
  signal u_mult_P2_26_mand1 : STD_LOGIC; 
  signal u_mult_P2_26_mand_1348 : STD_LOGIC; 
  signal u_mult_P2_25_mand1 : STD_LOGIC; 
  signal u_mult_P2_25_mand_1352 : STD_LOGIC; 
  signal u_mult_P2_24_mand1 : STD_LOGIC; 
  signal u_mult_P2_24_mand_1356 : STD_LOGIC; 
  signal u_mult_P2_23_mand1 : STD_LOGIC; 
  signal u_mult_P2_23_mand_1360 : STD_LOGIC; 
  signal u_mult_P2_22_mand1 : STD_LOGIC; 
  signal u_mult_P2_22_mand_1364 : STD_LOGIC; 
  signal u_mult_P2_21_mand1 : STD_LOGIC; 
  signal u_mult_P2_21_mand_1368 : STD_LOGIC; 
  signal u_mult_P2_20_mand1 : STD_LOGIC; 
  signal u_mult_P2_20_mand_1372 : STD_LOGIC; 
  signal u_mult_P2_19_mand1 : STD_LOGIC; 
  signal u_mult_P2_19_mand_1376 : STD_LOGIC; 
  signal u_mult_P2_18_mand1 : STD_LOGIC; 
  signal u_mult_P2_18_mand_1380 : STD_LOGIC; 
  signal u_mult_P2_17_mand1 : STD_LOGIC; 
  signal u_mult_P2_17_mand_1384 : STD_LOGIC; 
  signal u_mult_P2_16_mand1 : STD_LOGIC; 
  signal u_mult_P2_16_mand_1388 : STD_LOGIC; 
  signal u_mult_P2_15_mand1 : STD_LOGIC; 
  signal u_mult_P2_15_mand_1392 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_29 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_28 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_27 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_26 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_25 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_24 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_23 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_22 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_21 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_20 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_19 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_18 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_17 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_16 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_15 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_14 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_13 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_12 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_11 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_10 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_9 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_8 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_7 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_6 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_5 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_4 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_3 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_2 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_1 : STD_LOGIC; 
  signal u_mult_Mmult_ABH1_P_to_Adder_B_0 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_35 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_34 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_33 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_32 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_31 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_30 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_29 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_28 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_27 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_26 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_25 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_24 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_23 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_22 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_21 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_20 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_19 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_18 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_17 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_16 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_15 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_14 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_13 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_12 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_11 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_10 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_9 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_8 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_7 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_6 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_5 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_4 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_3 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_2 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_1 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_P_to_Adder_A_0 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_17 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_16 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_15 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_14 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_13 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_12 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_11 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_10 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_9 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_8 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_7 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_6 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_5 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_4 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_3 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_2 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_1 : STD_LOGIC; 
  signal u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_0 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd1_1566 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd2_1567 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_1568 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd4_1569 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd1_In_1570 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd2_In_1571 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_In : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd4_In : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_In1 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_In4 : STD_LOGIC; 
  signal u_mult_n0327_inv_1576 : STD_LOGIC; 
  signal u_mult_n0324_inv_1577 : STD_LOGIC; 
  signal u_mult_ABH2_15_Q : STD_LOGIC; 
  signal u_mult_ABH2_31_Q : STD_LOGIC; 
  signal u_mult_n0316 : STD_LOGIC; 
  signal u_mult_SLOT_MULCOM2_5_AND_102_o : STD_LOGIC; 
  signal u_mult_P3_0_Q : STD_LOGIC; 
  signal u_mult_P3_15_Q : STD_LOGIC; 
  signal u_mult_P3_16_Q : STD_LOGIC; 
  signal u_mult_P3_17_Q : STD_LOGIC; 
  signal u_mult_P3_18_Q : STD_LOGIC; 
  signal u_mult_P3_19_Q : STD_LOGIC; 
  signal u_mult_P3_20_Q : STD_LOGIC; 
  signal u_mult_P3_21_Q : STD_LOGIC; 
  signal u_mult_P3_22_Q : STD_LOGIC; 
  signal u_mult_P3_23_Q : STD_LOGIC; 
  signal u_mult_P3_24_Q : STD_LOGIC; 
  signal u_mult_P3_25_Q : STD_LOGIC; 
  signal u_mult_P3_26_Q : STD_LOGIC; 
  signal u_mult_P3_27_Q : STD_LOGIC; 
  signal u_mult_P3_28_Q : STD_LOGIC; 
  signal u_mult_P3_29_Q : STD_LOGIC; 
  signal u_mult_P3_30_Q : STD_LOGIC; 
  signal u_mult_STATE_3_SAT_AND_1073_o : STD_LOGIC; 
  signal u_mult_A_31_Q : STD_LOGIC; 
  signal u_mult_A_0_Q : STD_LOGIC; 
  signal u_mult_A_1_Q : STD_LOGIC; 
  signal u_mult_A_2_Q : STD_LOGIC; 
  signal u_mult_A_3_Q : STD_LOGIC; 
  signal u_mult_A_4_Q : STD_LOGIC; 
  signal u_mult_A_5_Q : STD_LOGIC; 
  signal u_mult_A_6_Q : STD_LOGIC; 
  signal u_mult_A_7_Q : STD_LOGIC; 
  signal u_mult_A_8_Q : STD_LOGIC; 
  signal u_mult_A_9_Q : STD_LOGIC; 
  signal u_mult_A_10_Q : STD_LOGIC; 
  signal u_mult_A_11_Q : STD_LOGIC; 
  signal u_mult_A_12_Q : STD_LOGIC; 
  signal u_mult_A_13_Q : STD_LOGIC; 
  signal u_mult_A_14_Q : STD_LOGIC; 
  signal u_mult_A_15_Q : STD_LOGIC; 
  signal u_mult_SLOT_WRMACL_AND_1074_o : STD_LOGIC; 
  signal u_mult_SLOT_MULCOM2_7_AND_1068_o : STD_LOGIC; 
  signal u_mult_SLOT_WRMACH_AND_1067_o : STD_LOGIC; 
  signal u_mult_SLOT_MULCOM1_AND_99_o : STD_LOGIC; 
  signal u_mult_MAC_DISPATCH : STD_LOGIC; 
  signal u_mult_SELA : STD_LOGIC; 
  signal u_mult_SHIFT : STD_LOGIC; 
  signal u_mult_ZH : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_0_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_1_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_2_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_3_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_4_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_5_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_6_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_7_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_8_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_9_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_10_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_11_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_12_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_13_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_14_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_15_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_16_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_17_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_18_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_19_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_20_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_21_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_22_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_23_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_24_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_25_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_26_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_27_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_28_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_29_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_30_Q : STD_LOGIC; 
  signal u_mult_MACL_31_MACIN2_31_mux_103_OUT_31_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_1_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_2_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_3_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_4_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_5_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_6_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_7_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_8_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_9_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_10_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_11_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_12_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_13_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_14_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_15_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_16_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_17_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_18_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_19_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_20_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_21_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_22_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_23_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_24_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_25_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_26_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_27_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_28_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_29_Q : STD_LOGIC; 
  signal u_mult_MACH_31_MACIN1_31_mux_96_OUT_30_Q : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o : STD_LOGIC; 
  signal u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT101_2024 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus113 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd291_2026 : STD_LOGIC; 
  signal u_datapath_Mmux_if_ad101_2027 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT81_2028 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd281_2029 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT102 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT121_2031 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd301_2032 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus114 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus115 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1121_2035 : STD_LOGIC; 
  signal u_datapath_n0706 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2611_2037 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc32_2038 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw110 : STD_LOGIC; 
  signal u_datapath_Mmux_aluinx_0_12 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout12111 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd121_2042 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT21_2043 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus113 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus264 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2615 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2613_2047 : STD_LOGIC; 
  signal u_datapath_aluconst_y : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny210_2049 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny211_2050 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny110 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout231 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout123 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout234 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout232_2055 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_2056 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw311_2057 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus541 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus712 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc31 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout124_2061 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout125 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout126 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout121 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny101 : STD_LOGIC; 
  signal u_datapath_GND_12_o_alufunc_4_equal_65_o : STD_LOGIC; 
  signal u_datapath_Mmux_aluout122_2067 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511_2068 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw321_2069 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny321_2070 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd210_2071 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw210 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus52_2073 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus546 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus72_2075 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd33_2076 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw33 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus522 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus525_2079 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus523 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus524 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus74111_2082 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus712112 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny213 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd171_2085 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw171 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus113 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus112 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1111 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd41_2090 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw41_2091 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd251_2092 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw251 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus112 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1111 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd181_2096 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw181 : STD_LOGIC; 
  signal u_datapath_n0714 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd141_2099 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw141 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd221_2101 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw221 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd51_2103 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw51_2104 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus571 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd271_2106 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT61_2107 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd131_2108 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw131 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd211_2110 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw211 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd241_2112 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw241 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1211_2114 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd91_2115 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw91 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd101_2117 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw101 : STD_LOGIC; 
  signal u_datapath_macin1_2_1_2119 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd114_2120 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd113_2121 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd61_2122 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw61_2123 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4811 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd112_2125 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw111 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd151_2127 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw151 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5411_2129 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd261_2130 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw261_2131 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus29 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw231_2133 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus29 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4821 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus482_2136 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout12112 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd161_2138 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw161 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus711 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2326 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus261131 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd201_2143 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw201 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd191_2145 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw191 : STD_LOGIC; 
  signal u_datapath_const_zero42212 : STD_LOGIC; 
  signal u_datapath_const_zero421512 : STD_LOGIC; 
  signal u_datapath_const_zero424 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2324 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2322_2151 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2321_2152 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2325 : STD_LOGIC; 
  signal u_datapath_const_zero422331 : STD_LOGIC; 
  signal u_datapath_const_zero421 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd81_2156 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw81 : STD_LOGIC; 
  signal u_datapath_Mmux_srf_wd71_2158 : STD_LOGIC; 
  signal u_datapath_Mmux_ma_dw71_2159 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2331 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_2161 : STD_LOGIC; 
  signal u_datapath_sr_0_ce : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_Q_2163 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_Q_2164 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_Q_2165 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_Q_2166 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_Q_2167 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_Q_2168 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_Q_2169 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_Q_2170 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_Q_2171 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_Q_2172 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_Q_2173 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_Q_2174 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_Q_2175 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_Q_2176 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_Q_2177 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_Q_2178 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_Q_2179 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_Q_2180 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_Q_2181 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_Q_2182 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_Q_2183 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_Q_2184 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_Q_2185 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_Q_2186 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_Q_2187 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_Q_2188 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_Q_2189 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_Q_2190 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_Q_2191 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_1_Q_2192 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_lut_1_Q : STD_LOGIC; 
  signal u_datapath_u_sysreg_we_a_0 : STD_LOGIC; 
  signal u_datapath_addsub : STD_LOGIC; 
  signal u_datapath_logic_arith : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_1_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_2_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_3_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_4_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_5_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_6_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_7_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_8_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_9_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_10_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_11_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_12_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_13_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_14_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_15_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_16_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_17_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_18_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_19_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_20_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_21_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_22_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_23_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_24_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_25_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_26_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_27_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_28_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_29_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_30_Q : STD_LOGIC; 
  signal u_datapath_pc_31_GND_12_o_add_123_OUT_31_Q : STD_LOGIC; 
  signal u_datapath_sr_9_sr_9_mux_153_OUT_1_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_0_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_1_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_2_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_3_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_4_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_5_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_6_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_7_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_8_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_9_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_10_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_11_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_12_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_13_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_14_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_15_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_16_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_17_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_18_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_19_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_20_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_21_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_22_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_23_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_24_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_25_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_26_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_27_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_28_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_29_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_30_Q : STD_LOGIC; 
  signal u_datapath_pc_31_zbus_31_mux_119_OUT_31_Q : STD_LOGIC; 
  signal u_datapath_sr_0_Q : STD_LOGIC; 
  signal u_datapath_sr_1_Q : STD_LOGIC; 
  signal u_datapath_sr_8_Q : STD_LOGIC; 
  signal u_datapath_sr_9_Q : STD_LOGIC; 
  signal u_datapath_cmpresult : STD_LOGIC; 
  signal u_datapath_u_gpreg_n0090_inv_2487 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_b_0 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0 : STD_LOGIC; 
  signal u_datapath_u_gpreg_psb : STD_LOGIC; 
  signal u_datapath_u_gpreg_psa : STD_LOGIC; 
  signal u_datapath_u_gpreg_BUS_0274_INV_142_o : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_0_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_1_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_2_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_3_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_4_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_5_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_6_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_7_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_8_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_9_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_10_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_11_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_12_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_13_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_14_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_15_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_16_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_17_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_18_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_19_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_20_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_21_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_22_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_23_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_24_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_25_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_26_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_27_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_28_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_29_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_30_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_31_Q : STD_LOGIC; 
  signal u_datapath_u_gpreg_n0084 : STD_LOGIC; 
  signal u_datapath_u_gpreg_n0079 : STD_LOGIC; 
  signal u_datapath_u_gpreg_n0083 : STD_LOGIC; 
  signal u_datapath_u_gpreg_n0078 : STD_LOGIC; 
  signal u_datapath_u_gpreg_n0082 : STD_LOGIC; 
  signal u_datapath_u_gpreg_n0077 : STD_LOGIC; 
  signal u_datapath_u_comparator_A_31_EQMSB_OR_510_o1 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_30_Q_2661 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_29_Q_2663 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_28_Q_2665 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_27_Q_2667 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_26_Q_2669 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_25_Q_2671 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_23_Q_2674 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_22_Q_2676 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_21_Q_2678 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_20_Q_2680 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_19_Q_2682 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_18_Q_2684 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_17_Q_2686 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_16_Q_2688 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_15_Q_2690 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_14_Q_2692 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_13_Q_2694 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_12_Q_2696 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_11_Q_2698 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_10_Q_2700 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_8_Q_2703 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_7_Q_2705 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_6_Q_2707 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_5_Q_2709 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_4_Q_2711 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_3_Q_2713 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_2_Q_2715 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_1_Q_2717 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mcompar_HI_lut_0_Q_2719 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mmux_Y_v_4_2720 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mmux_Y_v_5_2721 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mmux_Y_v_3_f5_2722 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mmux_Y_v_51_2723 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mmux_Y_v_6_2724 : STD_LOGIC; 
  signal u_datapath_u_comparator_Mmux_Y_v_4_f5_2725 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQMSB_EQLL_OR_513_o_2726 : STD_LOGIC; 
  signal u_datapath_u_comparator_A_31_EQMSB_AND_1176_o_2727 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLL : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLH : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHL : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHH : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_25_121 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_10_21 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_10_31 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_10_5 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_17_2 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_10_4 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_3_11 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_10_2 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_32_2 : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_31_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_30_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_22_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_21_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_20_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_19_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_18_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_17_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_16_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_15_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_14_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_13_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_12_Q : STD_LOGIC; 
  signal u_datapath_u_alu_B_EOR_2_Q : STD_LOGIC; 
  signal u_datapath_u_divider_Qo_v_bdd0 : STD_LOGIC; 
  signal u_datapath_u_divider_Qo_v_bdd1 : STD_LOGIC; 
  signal u_datapath_u_divider_Qi_reduce_nor_6_o1 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_0_Q_3112 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_0_Q_3113 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_1_Q_3114 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_1_Q_3115 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_2_Q_3116 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_2_Q_3117 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_3_Q_3118 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_3_Q_3119 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_4_Q_3120 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_4_Q_3121 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_5_Q_3122 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_5_Q_3123 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_6_Q_3124 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_6_Q_3125 : STD_LOGIC; 
  signal u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_7_Q_3126 : STD_LOGIC; 
  signal u_datapath_u_sysreg_we_a_02_3127 : STD_LOGIC; 
  signal u_datapath_u_sysreg_we_a_05_3128 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_010 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_017_3132 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_035_3133 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_040_3134 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal u_mult_n03143_3137 : STD_LOGIC; 
  signal u_mult_n031412 : STD_LOGIC; 
  signal u_mult_n031452_3139 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_In42_3141 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_In45_3142 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_In9_3143 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_In191 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd4_In12_3145 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd4_In37_3146 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd4_In47_3147 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd4_In60_3148 : STD_LOGIC; 
  signal u_decode_MAC_STALL12_3149 : STD_LOGIC; 
  signal u_decode_MAC_STALL17_3150 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP141_3154 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP144 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12211_3156 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12216_3157 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12239_3158 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1200_3159 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1202_3160 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1205_3161 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1208_3162 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12026_3163 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1239_3164 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12315_3165 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12317_3166 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_0_14 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_0_26_3169 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_0_39_3170 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_0_411_3171 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_0_62_3172 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_0_82_3173 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP14631_3174 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP14636_3175 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_1_15 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP11829_3177 : STD_LOGIC; 
  signal u_decode_EX_MA_ISSUE23_3178 : STD_LOGIC; 
  signal u_decode_EX_MA_ISSUE24_3179 : STD_LOGIC; 
  signal u_decode_EX_MA_ISSUE28_3180 : STD_LOGIC; 
  signal u_decode_EX_MA_ISSUE211_3181 : STD_LOGIC; 
  signal u_decode_EX_MA_ISSUE223_3182 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1722_3183 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1725_3184 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP17250_3185 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP17262_3186 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP17267_3187 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP154_3188 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1514_3189 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1528_3190 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1542_3191 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1546_3192 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_1_4_3193 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_1_31_3194 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_1_511_3195 : STD_LOGIC; 
  signal u_decode_EX_MA_SZ_1_82_3196 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_110_3197 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_118_3198 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_135_3199 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_139_3200 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_2_2_3201 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_2_5_3202 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_2_16_3203 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_2_28_3204 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_7_9_3205 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_6_9_3206 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_5_9_3207 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_9_17_3208 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_9_28_3209 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_18_17_3210 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_18_28_3211 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_12_17_3212 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_12_28_3213 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_11_17_3214 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_11_28_3215 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_10_17_3216 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_10_28_3217 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_25_4_3218 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_25_9_3219 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_24_17_3220 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_24_28_3221 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_19_17_3222 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_19_28_3223 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_16_17_3224 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_16_28_3225 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_15_17_3226 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_15_28_3227 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_1_22_3228 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_1_32_3229 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_1_48_3230 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_1_90_3231 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_1_92_3232 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1442_3233 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1446_3234 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP14417_3235 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_26_4_3236 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_26_9_3237 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_23_17_3238 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_23_28_3239 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_20_17_3240 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_20_28_3241 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_17_17_3242 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_17_28_3243 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_14_2_3244 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_14_29_3245 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_13_2_3246 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_13_36_3247 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_29_9_3248 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_29_29_3249 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_29_39_3250 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_30_4 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_30_9_3252 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_30_29_3253 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_30_39_3254 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_13_22_3256 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_13_26_3257 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_13_236_3258 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1452_3260 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1459_3261 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP14513_3262 : STD_LOGIC; 
  signal u_decode_Mmux_EX_KEEP_CYC111_3263 : STD_LOGIC; 
  signal u_decode_Mmux_EX_KEEP_CYC113_3264 : STD_LOGIC; 
  signal u_decode_Mmux_EX_KEEP_CYC119_3265 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus14 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus120 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus178_3268 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_28_4_3269 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_28_9_3270 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_22_17_3271 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_22_28_3272 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_31_2_3273 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_31_5_3274 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_31_16_3275 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_31_27_3276 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_27_4_3277 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_27_9_3278 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_21_17_3279 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_21_28_3280 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus124_3282 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1220 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1278_3284 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_3_3286 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_5_3287 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_9_3288 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_27_3289 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_14_61_3290 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121114_3292 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211113_3293 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211126_3294 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2331_3295 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2375_3296 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2376_3297 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus264_3298 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2620 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2678_3300 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus274_3301 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2720 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2778_3303 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus284_3305 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2820 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2878_3307 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus294_3310 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2920 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2978_3312 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus304_3314 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus3020 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus3078_3316 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus314_3318 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus3120 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus3178_3320 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus324_3322 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus3220 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus3278_3324 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus24 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus220 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2781_3328 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus34_3330 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus3201 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus378_3332 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus44_3334 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus420 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus478_3336 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus54_3338 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus520 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus578_3340 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus64_3342 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus620 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus678_3344 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus74_3346 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus720 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus778_3348 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus84_3350 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus820 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus878_3352 : STD_LOGIC; 
  signal u_datapath_macin2_0_1_3354 : STD_LOGIC; 
  signal u_datapath_macin1_0_1_3356 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus94_3358 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus920 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus978_3360 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus104_3362 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1020 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1065 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1078_3365 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1261_3366 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1265_3367 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1141_3369 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1120 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1178_3371 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT2 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT22_3375 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus134_3376 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1320 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1378_3378 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1441_3380 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1420 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1478_3382 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1541_3384 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1520 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1578_3386 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1641_3388 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1620 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1678_3390 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus174_3392 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1720 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1778_3394 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus184_3396 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1820 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1878_3398 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus194_3400 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1920 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1978_3402 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus204_3405 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2020 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2078_3407 : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal N109 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2141_3410 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2120 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2178_3412 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus224_3415 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2220 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2278_3417 : STD_LOGIC; 
  signal u_datapath_macin2_1_1_3419 : STD_LOGIC; 
  signal N115 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2441_3422 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2420 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2478_3424 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2541_3427 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2520 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2578_3429 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N133 : STD_LOGIC; 
  signal N135 : STD_LOGIC; 
  signal N137 : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal u_datapath_macin1_1_1_3441 : STD_LOGIC; 
  signal N143 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1554_3449 : STD_LOGIC; 
  signal u_datapath_macin2_2_1_3451 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal u_datapath_macin2_3_1_3454 : STD_LOGIC; 
  signal u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_2_3455 : STD_LOGIC; 
  signal u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_5_3456 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal u_datapath_macin2_4_1_3459 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal u_datapath_macin2_5_1_3462 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal u_datapath_macin2_6_1_3465 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal u_datapath_macin2_7_1_3468 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal u_datapath_macin2_8_1_3471 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12638_3473 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1321_3474 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1325_3475 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1301_3476 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1305_3477 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1281_3478 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1285_3479 : STD_LOGIC; 
  signal u_datapath_macin2_9_1_3481 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal u_datapath_macin1_2_2_3485 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT611_3487 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT622 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT640_3489 : STD_LOGIC; 
  signal u_datapath_macin2_10_1_3491 : STD_LOGIC; 
  signal u_datapath_macin1_3_1_3493 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal N188 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT811_3497 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT822 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT840_3499 : STD_LOGIC; 
  signal u_datapath_macin2_11_1_3501 : STD_LOGIC; 
  signal u_datapath_macin1_4_1_3503 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1011_3507 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1022 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1040_3509 : STD_LOGIC; 
  signal u_datapath_macin2_12_1_3511 : STD_LOGIC; 
  signal u_datapath_macin1_5_1_3513 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1211_3517 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1222 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1240_3519 : STD_LOGIC; 
  signal u_datapath_macin2_13_1_3521 : STD_LOGIC; 
  signal u_datapath_macin1_6_1_3523 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal u_datapath_macin2_14_1_3528 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP1217_3530 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12118_3531 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12127_3532 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12130_3533 : STD_LOGIC; 
  signal u_decode_Mmux_DELAY_JUMP12138_3534 : STD_LOGIC; 
  signal u_datapath_macin1_7_1_3536 : STD_LOGIC; 
  signal N223 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal Mmux_dato1723_3540 : STD_LOGIC; 
  signal u_datapath_macin2_15_1_3542 : STD_LOGIC; 
  signal u_datapath_macin1_8_1_3544 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal N229 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1415_3547 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT14311_3548 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1449_3549 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1466 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1470_3551 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1486_3552 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT14121_3553 : STD_LOGIC; 
  signal Mmux_dato1823_3554 : STD_LOGIC; 
  signal u_datapath_macin2_16_1_3556 : STD_LOGIC; 
  signal u_datapath_macin1_9_1_3558 : STD_LOGIC; 
  signal N231 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal Mmux_dato1923_3561 : STD_LOGIC; 
  signal u_datapath_macin2_17_1_3563 : STD_LOGIC; 
  signal u_datapath_macin1_10_1_3565 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal Mmux_dato2023 : STD_LOGIC; 
  signal u_datapath_macin2_18_1_3570 : STD_LOGIC; 
  signal u_datapath_macin1_11_1_3572 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N238 : STD_LOGIC; 
  signal Mmux_dato2123 : STD_LOGIC; 
  signal u_datapath_macin2_19_1_3577 : STD_LOGIC; 
  signal u_datapath_macin1_12_1_3579 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z22_3582 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z26_3583 : STD_LOGIC; 
  signal Mmux_dato2223_3584 : STD_LOGIC; 
  signal u_datapath_macin2_20_1_3586 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC90_3587 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC94_3588 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC96_3589 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC924_3590 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC927_3591 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC938_3592 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC947_3593 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC9142_3594 : STD_LOGIC; 
  signal u_datapath_macin1_13_1_3596 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal N244 : STD_LOGIC; 
  signal Mmux_dato2423_3599 : STD_LOGIC; 
  signal u_datapath_macin2_21_1_3601 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC118_3602 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC1130_3603 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC1146_3604 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC1159_3605 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC1178_3606 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC1188_3607 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC11107_3608 : STD_LOGIC; 
  signal u_datapath_macin1_14_1_3610 : STD_LOGIC; 
  signal N246 : STD_LOGIC; 
  signal N247 : STD_LOGIC; 
  signal Mmux_dato2523_3613 : STD_LOGIC; 
  signal u_datapath_macin2_22_1_3615 : STD_LOGIC; 
  signal u_datapath_macin1_15_1_3617 : STD_LOGIC; 
  signal N249 : STD_LOGIC; 
  signal N250 : STD_LOGIC; 
  signal u_decode_EX_RDREG_X9_3620 : STD_LOGIC; 
  signal u_decode_EX_RDREG_X19_3621 : STD_LOGIC; 
  signal u_decode_EX_RDREG_X48_3622 : STD_LOGIC; 
  signal u_decode_EX_RDREG_X50_3623 : STD_LOGIC; 
  signal u_decode_EX_RDREG_X59_3624 : STD_LOGIC; 
  signal u_decode_EX_RDREG_X67_3625 : STD_LOGIC; 
  signal u_decode_EX_RDREG_X102_3626 : STD_LOGIC; 
  signal u_datapath_macin2_23_1_3628 : STD_LOGIC; 
  signal u_datapath_macin1_16_1_3630 : STD_LOGIC; 
  signal N254 : STD_LOGIC; 
  signal N255 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z231_3633 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z213_3634 : STD_LOGIC; 
  signal u_datapath_macin2_31_1_3636 : STD_LOGIC; 
  signal u_datapath_macin2_24_1_3638 : STD_LOGIC; 
  signal u_datapath_macin1_17_1_3640 : STD_LOGIC; 
  signal N257 : STD_LOGIC; 
  signal N258 : STD_LOGIC; 
  signal u_datapath_macin2_25_1_3644 : STD_LOGIC; 
  signal u_datapath_macin1_18_1_3646 : STD_LOGIC; 
  signal N260 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal u_datapath_macin2_26_1_3650 : STD_LOGIC; 
  signal u_datapath_macin1_19_1_3652 : STD_LOGIC; 
  signal N263 : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal u_datapath_macin2_27_1_3656 : STD_LOGIC; 
  signal u_datapath_macin1_20_1_3658 : STD_LOGIC; 
  signal N266 : STD_LOGIC; 
  signal N267 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z9_3661 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z14_3662 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z261_3663 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z43_3664 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z53_3665 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z75_3666 : STD_LOGIC; 
  signal u_decode_EX_WRREG_Z78_3667 : STD_LOGIC; 
  signal u_datapath_macin2_28_1_3669 : STD_LOGIC; 
  signal u_datapath_macin1_21_1_3671 : STD_LOGIC; 
  signal N269 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal u_datapath_macin2_29_1_3675 : STD_LOGIC; 
  signal u_datapath_macin1_22_1_3677 : STD_LOGIC; 
  signal N275 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal u_datapath_macin2_30_1_3681 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X241_3682 : STD_LOGIC; 
  signal u_datapath_macin1_23_1_3684 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal N279 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z252_3687 : STD_LOGIC; 
  signal u_datapath_macin1_31_1_3689 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal u_datapath_macin1_24_1_3693 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N285 : STD_LOGIC; 
  signal u_datapath_macin1_25_1_3697 : STD_LOGIC; 
  signal N287 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal u_datapath_macin1_26_1_3701 : STD_LOGIC; 
  signal N293 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal u_datapath_macin1_27_1_3705 : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal N297 : STD_LOGIC; 
  signal u_datapath_macin1_28_1_3709 : STD_LOGIC; 
  signal N299 : STD_LOGIC; 
  signal N300 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o5_3712 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o9_3713 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o20_3714 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o73_3715 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o113_3716 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o135_3717 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o146_3718 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o163_3719 : STD_LOGIC; 
  signal u_decode_IF_DR_15_reduce_nor_74_o196_3720 : STD_LOGIC; 
  signal u_datapath_macin1_29_1_3722 : STD_LOGIC; 
  signal N302 : STD_LOGIC; 
  signal N303 : STD_LOGIC; 
  signal N305 : STD_LOGIC; 
  signal N306 : STD_LOGIC; 
  signal u_datapath_macin1_30_1_3728 : STD_LOGIC; 
  signal N308 : STD_LOGIC; 
  signal N309 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHL818_3731 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHL837_3732 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHL869_3733 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHL888_3734 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X262_3735 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X265_3736 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X2623_3737 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal N313 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHH74 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHH723_3741 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHH756_3742 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQHH775_3743 : STD_LOGIC; 
  signal N315 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT752_3745 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT754_3746 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT7516_3747 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT7536_3748 : STD_LOGIC; 
  signal N317 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z83_3750 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z813_3751 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z63_3752 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z613_3753 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z43_3754 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z413_3755 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z2311_3756 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z233_3757 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z236_3758 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z2316_3759 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z2330_3760 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z2332_3761 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_Z2352_3762 : STD_LOGIC; 
  signal N321 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X84_3764 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X64_3765 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X44_3766 : STD_LOGIC; 
  signal u_decode_DELAY_SLOT_MASKINT_AND_15_o1_3767 : STD_LOGIC; 
  signal u_decode_DELAY_SLOT_MASKINT_AND_15_o4_3768 : STD_LOGIC; 
  signal u_decode_DELAY_SLOT_MASKINT_AND_15_o6_3769 : STD_LOGIC; 
  signal u_decode_DELAY_SLOT_MASKINT_AND_15_o24_3770 : STD_LOGIC; 
  signal u_decode_DELAY_SLOT_MASKINT_AND_15_o59_3771 : STD_LOGIC; 
  signal u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X2414_3773 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X2420_3774 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X2423_3775 : STD_LOGIC; 
  signal u_decode_Mmux_EX_REGNUM_X2433_3776 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLH84 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLH828_3778 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLH847_3779 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLH866_3780 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLL818_3781 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLL837_3782 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLL869_3783 : STD_LOGIC; 
  signal u_datapath_u_comparator_EQLL888_3784 : STD_LOGIC; 
  signal N323 : STD_LOGIC; 
  signal N325 : STD_LOGIC; 
  signal N327 : STD_LOGIC; 
  signal N329 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal N333 : STD_LOGIC; 
  signal N335 : STD_LOGIC; 
  signal N337 : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal N349 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1229_3800 : STD_LOGIC; 
  signal N353 : STD_LOGIC; 
  signal N355 : STD_LOGIC; 
  signal N357 : STD_LOGIC; 
  signal N359 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal N363 : STD_LOGIC; 
  signal N365 : STD_LOGIC; 
  signal N367 : STD_LOGIC; 
  signal N371 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal N377 : STD_LOGIC; 
  signal N379 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal N395 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal N401 : STD_LOGIC; 
  signal N403 : STD_LOGIC; 
  signal N405 : STD_LOGIC; 
  signal N407 : STD_LOGIC; 
  signal N409 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal N413 : STD_LOGIC; 
  signal N415 : STD_LOGIC; 
  signal N417 : STD_LOGIC; 
  signal N419 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal N423 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal N445 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1234_3840 : STD_LOGIC; 
  signal N447 : STD_LOGIC; 
  signal N449 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus530_3843 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus533_3844 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5322_3845 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5337_3846 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5368_3847 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5369_3848 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5396_3849 : STD_LOGIC; 
  signal N451 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT31_3851 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT33_3852 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT36_3853 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT325_3854 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT75 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT751_3856 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_16_3857 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_19_3858 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_136_3859 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_161_3860 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_1101_3861 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_1106_3862 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_1108_3863 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_1113_3864 : STD_LOGIC; 
  signal u_mult_Mmux_RESULT_REGION48_0_1116_3865 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus512_3867 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5141_3868 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5162_3869 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5177_3870 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5192_3871 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus516_3872 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5124_3873 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus530_3874 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus531_3875 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus536_3876 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5314_3877 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5323_3878 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5324_3879 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus461_3880 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus466_3881 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4614_3882 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4623_3883 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4624_3884 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus440_3885 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus441_3886 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4423_3887 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4424_3888 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus463_3890 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4622_3891 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4637_3892 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4668_3893 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4696_3894 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus420_3895 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus421_3896 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4223_3897 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4224_3898 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus400_3899 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus401_3900 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4023_3901 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4024_3902 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus380_3903 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus381_3904 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3823_3905 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3824_3906 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus360_3907 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus361_3908 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3623_3909 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3624_3910 : STD_LOGIC; 
  signal ma_dr_9_1_3911 : STD_LOGIC; 
  signal ma_dr_9_2_3912 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus346_3913 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3414_3914 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3423_3915 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3424_3916 : STD_LOGIC; 
  signal ma_dr_8_1_3917 : STD_LOGIC; 
  signal ma_dr_8_2_3918 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus320_3920 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus321_3921 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus326_3922 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3214_3923 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3223_3924 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3224_3925 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus301_3926 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3014_3927 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3023_3928 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3024_3929 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus440_3931 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus443_3932 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4422_3933 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4437_3934 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4469_3935 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4496_3936 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus281_3937 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2814_3938 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2823_3939 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2824_3940 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus420_3942 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus423_3943 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4222_3944 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4237_3945 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4269_3946 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4296_3947 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus231_3948 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2314_3949 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2323_3950 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2324_3951 : STD_LOGIC; 
  signal u_datapath_const_zero42217_3952 : STD_LOGIC; 
  signal u_datapath_const_zero422117_3953 : STD_LOGIC; 
  signal u_datapath_const_zero422130_3954 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal N467 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus400_3957 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus403_3958 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4022_3959 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4037_3960 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4069_3961 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4096_3962 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus211_3963 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2114_3964 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2123_3965 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2124_3966 : STD_LOGIC; 
  signal N469 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus380_3968 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus383_3969 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3822_3970 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3837_3971 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3869_3972 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3896_3973 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus190_3975 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus191_3976 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus196_3977 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1914_3978 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1923_3979 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1924_3980 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus360_3982 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus363_3983 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3622_3984 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3637_3985 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3669_3986 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3696_3987 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus170_3988 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus171_3989 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus176_3990 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1714_3991 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1723_3992 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1724_3993 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus340_3995 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus343_3996 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3422_3997 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3437_3998 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3469_3999 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3496_4000 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus150_4001 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus151_4002 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus156_4003 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1514_4004 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1523_4005 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1524_4006 : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus320_4008 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus323_4009 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3222_4010 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3237_4011 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3269_4012 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3296_4013 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus130_4014 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus131_4015 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus136_4016 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1314_4017 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1323_4018 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1324_4019 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus652_4020 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus6524_4021 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus6568_4022 : STD_LOGIC; 
  signal N479 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus110_4024 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus111_4025 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus116_4026 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1114_4027 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1123_4028 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1124_4029 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus300_4031 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus303_4032 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3022_4033 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3037_4034 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3069_4035 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3096_4036 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus96_4038 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus914 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus923_4040 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus924_4041 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus280_4043 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus283_4044 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2822_4045 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2837_4046 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2869_4047 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2896_4048 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus622_4049 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus6211_4050 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus6224_4051 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus6232_4052 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus230_4054 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus233_4055 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2322_4056 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2337_4057 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2369_4058 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2396_4059 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus210_4061 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus213_4062 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2122_4063 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2137_4064 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2169_4065 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2196_4066 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus721_4067 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus74 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus715_4069 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus720_4070 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus749_4071 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus779_4072 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus190_4074 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus193_4075 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1922_4076 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1937_4077 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1969_4078 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1996_4079 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny32 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny34_4081 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny314_4082 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus72_4083 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus716_4084 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus731_4085 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus742_4086 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus764_4087 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus793_4088 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus521_4089 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus54_4090 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5101 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5151_4092 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus520_4093 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus549_4094 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus563 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus579_4096 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus170_4098 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus173_4099 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1722_4100 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1737_4101 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1769_4102 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1796_4103 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny22_4104 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny24_4105 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny214_4106 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus52_4107 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5161_4108 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus53110_4109 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus542_4110 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus564_4111 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus593_4112 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus742_4113 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus743_4114 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7414_4115 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7419_4116 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7448_4117 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7479_4118 : STD_LOGIC; 
  signal ma_dr_2_13_4119 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus150_4121 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus153_4122 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1522_4123 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1537_4124 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1569_4125 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1596_4126 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7122_4127 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7131_4128 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7114_4129 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7119_4130 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7148_4131 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus7179_4132 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal N499 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus138_4135 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1347_4136 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1368_4137 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1396_4138 : STD_LOGIC; 
  signal N506 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus118_4140 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1124 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1147_4142 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1168_4143 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus1196_4144 : STD_LOGIC; 
  signal N508 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus98_4146 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus947_4147 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus968_4148 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus996_4149 : STD_LOGIC; 
  signal ma_dr_6_13_4150 : STD_LOGIC; 
  signal u_decode_REG_FWD_X18_4151 : STD_LOGIC; 
  signal u_decode_REG_FWD_X23_4152 : STD_LOGIC; 
  signal u_decode_REG_FWD_X35_4153 : STD_LOGIC; 
  signal ma_dr_5_13_4154 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus32_4155 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus311_4156 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus3231_4157 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus330_4158 : STD_LOGIC; 
  signal ma_dr_4_13_4159 : STD_LOGIC; 
  signal ma_dr_3_13_4160 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_32_13_4161 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_32_22_4162 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_32_33_4163 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_32_46_4164 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus686_4165 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus6814_4166 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus6831_4167 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal N513 : STD_LOGIC; 
  signal ma_dr_1_13_4171 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus71231_4172 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus71217_4173 : STD_LOGIC; 
  signal u_datapath_const_zero42138_4174 : STD_LOGIC; 
  signal u_datapath_const_zero421317_4175 : STD_LOGIC; 
  signal ma_dr_0_13_4176 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus592_4177 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5911 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5924_4179 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5931_4180 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus262_4181 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus26111_4182 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2623_4183 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus2630_4184 : STD_LOGIC; 
  signal u_decode_REG_FWD_Y0_4185 : STD_LOGIC; 
  signal u_decode_REG_FWD_Y19_4186 : STD_LOGIC; 
  signal u_decode_REG_FWD_Y24_4187 : STD_LOGIC; 
  signal u_decode_REG_FWD_Y36_4188 : STD_LOGIC; 
  signal u_datapath_const_zero4230_4189 : STD_LOGIC; 
  signal u_datapath_const_zero4235_4190 : STD_LOGIC; 
  signal u_datapath_const_zero42316_4191 : STD_LOGIC; 
  signal u_datapath_const_zero42323_4192 : STD_LOGIC; 
  signal u_datapath_const_zero42340_4193 : STD_LOGIC; 
  signal N517 : STD_LOGIC; 
  signal N519 : STD_LOGIC; 
  signal N521 : STD_LOGIC; 
  signal N523 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11926_4199 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11935_4200 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1331_4201 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1336_4202 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13320_4203 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13329_4204 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1171_4205 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1176_4206 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11711_4207 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11737_4208 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11751_4209 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1124_4210 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11212_4211 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11221_4212 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11231_4213 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1101_4214 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1105_4215 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11015_4216 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11030_4217 : STD_LOGIC; 
  signal u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o12_4218 : STD_LOGIC; 
  signal u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o14_4219 : STD_LOGIC; 
  signal u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o121 : STD_LOGIC; 
  signal u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o139_4221 : STD_LOGIC; 
  signal u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o162_4222 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11116_4223 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11125_4224 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11142_4225 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11161_4226 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13124_4227 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13135_4228 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13145_4229 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13160_4230 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13176_4231 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o12_4232 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o19_4233 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o111_4234 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o131_4235 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o145_4236 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o165_4237 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1163_4238 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11614_4239 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11616_4240 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11626 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11655_4242 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11690_4243 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116105_4244 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116134_4245 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116147_4246 : STD_LOGIC; 
  signal u_datapath_const_zero42117_4247 : STD_LOGIC; 
  signal u_datapath_const_zero421121_4248 : STD_LOGIC; 
  signal u_decode_IF_ISSUE7_4249 : STD_LOGIC; 
  signal u_decode_IF_ISSUE48_4250 : STD_LOGIC; 
  signal u_decode_IF_ISSUE62_4251 : STD_LOGIC; 
  signal u_decode_IF_ISSUE74_4252 : STD_LOGIC; 
  signal u_decode_IF_ISSUE98_4253 : STD_LOGIC; 
  signal u_decode_IF_ISSUE101_4254 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal N530 : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_1_3_4257 : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_1_17_4258 : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_0_4259 : STD_LOGIC; 
  signal u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_27_4260 : STD_LOGIC; 
  signal u_datapath_const_zero42152_4261 : STD_LOGIC; 
  signal u_datapath_const_zero421515_4262 : STD_LOGIC; 
  signal u_datapath_const_zero421521_4263 : STD_LOGIC; 
  signal u_datapath_const_zero421524_4264 : STD_LOGIC; 
  signal u_datapath_const_zero421536_4265 : STD_LOGIC; 
  signal u_datapath_const_zero421551_4266 : STD_LOGIC; 
  signal u_datapath_const_zero421586_4267 : STD_LOGIC; 
  signal u_datapath_const_zero422310_4268 : STD_LOGIC; 
  signal u_datapath_const_zero422317_4269 : STD_LOGIC; 
  signal u_datapath_const_zero422332_4270 : STD_LOGIC; 
  signal u_datapath_const_zero422376_4271 : STD_LOGIC; 
  signal u_datapath_const_zero422_4272 : STD_LOGIC; 
  signal u_datapath_const_zero427_4273 : STD_LOGIC; 
  signal u_datapath_const_zero4214_4274 : STD_LOGIC; 
  signal u_datapath_const_zero4219_4275 : STD_LOGIC; 
  signal u_datapath_const_zero4244_4276 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus4818 : STD_LOGIC; 
  signal u_decode_SLOT_DISPATCH_AND_29_o3_4278 : STD_LOGIC; 
  signal u_decode_SLOT_DISPATCH_AND_29_o6_4279 : STD_LOGIC; 
  signal u_decode_SLOT_DISPATCH_AND_29_o48_4280 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5619_4281 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5659_4282 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5689_4283 : STD_LOGIC; 
  signal N534 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny262 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny263_4286 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2612_4287 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus568_4288 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5622_4289 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5637_4290 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5649_4291 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5660_4292 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus56120_4293 : STD_LOGIC; 
  signal u_datapath_n0649_inv4_4294 : STD_LOGIC; 
  signal u_datapath_n0649_inv6_4295 : STD_LOGIC; 
  signal u_datapath_n0649_inv24_4296 : STD_LOGIC; 
  signal u_datapath_n0649_inv69_4297 : STD_LOGIC; 
  signal u_datapath_n0649_inv79_4298 : STD_LOGIC; 
  signal u_datapath_n0649_inv94_4299 : STD_LOGIC; 
  signal u_datapath_n0649_inv135_4300 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout322_4301 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout329_4302 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3212_4303 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3258 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout32105_4305 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny322_4306 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny323_4307 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny3212_4308 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus7421_4309 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus745_4310 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus749_4311 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus7435_4312 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus74127_4313 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout742_4314 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout743_4315 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout7412_4316 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout7458 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout74105_4318 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny3121_4319 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny3131_4320 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny3112 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus7121_4322 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus7151_4323 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus7191_4324 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus7135_4325 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus7185 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus71127_4327 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout772_4328 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout775_4329 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout7712_4330 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout7762 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout77109_4332 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny302_4333 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny304_4334 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny3014_4335 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2321_4336 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2348_4337 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2384_4338 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2394_4339 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus682_4340 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus686_4341 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus687_4342 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus689_4343 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus6830_4344 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus6881_4345 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus68125_4346 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout593_4347 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5911_4348 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5956_4349 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout59102_4350 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout802_4351 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout805_4352 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout8012_4353 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout8062 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout80109_4355 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout422_4356 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4248 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4284_4358 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4294_4359 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout552_4360 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout553_4361 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5512_4362 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5558_4363 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout55105_4364 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny293_4365 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny294_4366 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2914_4367 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout252_4368 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2548_4369 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2584_4370 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2594_4371 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus652_4372 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus656_4373 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus657_4374 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus659_4375 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus6530_4376 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus65125_4377 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout61_4378 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout65 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout67_4380 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout623_4381 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout673 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6120_4383 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout442_4384 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4448 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4484_4386 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4494_4387 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout622_4388 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6231_4389 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6212_4390 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6258 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout62105_4392 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny283_4393 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny284_4394 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2814_4395 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout272_4396 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2748_4397 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2784_4398 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2794_4399 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus622_4400 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus626_4401 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus627_4402 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus629_4403 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus6230_4404 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus6281_4405 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus62125_4406 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout95_4407 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout97_4408 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout917_4409 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout973 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout9120 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout462_4412 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4648 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4684_4414 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4694_4415 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6521_4416 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6531_4417 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6512 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6558 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout65105_4420 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny272_4421 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny274_4422 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2714_4423 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout292_4424 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2948_4425 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2994_4426 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5921_4427 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus596_4428 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus597_4429 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus599_4430 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5930_4431 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5981_4432 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus59125_4433 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1221_4434 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1241_4435 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1214_4436 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1270_4437 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout12117 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2323 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny233_4441 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2312_4442 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny232111_4443 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny23224_4444 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny23234_4445 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4814_4446 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4829_4447 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4841_4448 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4847 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4852_4450 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus48105_4451 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout482_4452 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4848 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4894_4454 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout682_4455 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout683_4456 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6812_4457 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6858 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout68105_4459 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout342_4460 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3448_4461 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3494_4462 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout152_4463 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout154_4464 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1514_4465 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1570_4466 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout15117 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout502_4468 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5048 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5094_4470 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout712_4471 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout713_4472 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout7112_4473 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout7158 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout71105_4475 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout362_4476 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3648_4477 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3684_4478 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3694_4479 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout182_4480 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout184_4481 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1820_4482 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout1870_4483 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout18117_4484 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout522_4485 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5248 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5284_4487 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5294_4488 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout32_4491 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout39_4492 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout312_4493 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout358 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3105_4495 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny122_4496 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny123_4497 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny1212_4498 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout382_4499 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3848_4500 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3884_4501 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3894_4502 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus262_4503 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus265_4504 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus268_4505 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2629_4506 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2679 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus2680_4508 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus26122_4509 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout212_4510 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout215_4511 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2122_4512 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2170_4513 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout21117_4514 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout572_4515 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5748_4516 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5784_4517 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout5794_4518 : STD_LOGIC; 
  signal u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT112_4519 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny12_4520 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny13_4521 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny112_4522 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout402_4523 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4048 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4084_4525 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout4094_4526 : STD_LOGIC; 
  signal u_decode_REG_CONF2_4527 : STD_LOGIC; 
  signal u_decode_REG_CONF9_4528 : STD_LOGIC; 
  signal u_decode_REG_CONF18_4529 : STD_LOGIC; 
  signal u_decode_REG_CONF26_4530 : STD_LOGIC; 
  signal u_decode_REG_CONF45_4531 : STD_LOGIC; 
  signal u_decode_REG_CONF109_4532 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus32_4533 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus35_4534 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus38_4535 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3291_4536 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus3122_4537 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC71_4538 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC77_4539 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC711_4540 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC722_4541 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC744_4542 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC790 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC796_4544 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7107_4545 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7139_4546 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7151_4547 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7154_4548 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7165_4549 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7188_4550 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC40_4551 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC43_4552 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC432_4553 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC444_4554 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC449_4555 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC468_4556 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC477_4557 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC4101_4558 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC4117_4559 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC4132_4560 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC4144_4561 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC22_4562 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC240 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC255_4564 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC278_4565 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC297_4566 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC2109_4567 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC2125_4568 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC2165_4569 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC2168_4570 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC2186_4571 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC2189_4572 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC2201_4573 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC2216_4574 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc323_4575 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc356_4576 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc374_4577 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3100_4578 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3114_4579 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3139_4580 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3146_4581 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3160_4582 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3195_4583 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3202_4584 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3218_4585 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3223_4586 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3235_4587 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3272_4588 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3286_4589 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3313_4590 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3326_4591 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3352_4592 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3365_4593 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3388_4594 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3404_4595 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3418_4596 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3437_4597 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3442_4598 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3506_4599 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3526_4600 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3536_4601 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3547_4602 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3549 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3560_4604 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3583_4605 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3587_4606 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3678_4607 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc3720_4608 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_rt_4609 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_rt_4610 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_rt_4611 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_rt_4612 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_rt_4613 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_rt_4614 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_rt_4615 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_rt_4616 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_rt_4617 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_rt_4618 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_rt_4619 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_rt_4620 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_rt_4621 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_rt_4622 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_rt_4623 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_rt_4624 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_rt_4625 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_rt_4626 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_rt_4627 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_rt_4628 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_rt_4629 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_rt_4630 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_rt_4631 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_rt_4632 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_rt_4633 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_rt_4634 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_rt_4635 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_rt_4636 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_rt_4637 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_31_rt_4638 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_30_rt_4639 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_29_rt_4640 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_28_rt_4641 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_27_rt_4642 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_26_rt_4643 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_25_rt_4644 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_24_rt_4645 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_23_rt_4646 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_22_rt_4647 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_21_rt_4648 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_20_rt_4649 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_19_rt_4650 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_18_rt_4651 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_17_rt_4652 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_16_rt_4653 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_15_rt_4654 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_14_rt_4655 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_13_rt_4656 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_12_rt_4657 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_11_rt_4658 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_10_rt_4659 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_9_rt_4660 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_8_rt_4661 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_7_rt_4662 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_6_rt_4663 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_5_rt_4664 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_4_rt_4665 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_3_rt_4666 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_2_rt_4667 : STD_LOGIC; 
  signal u_datapath_u_alu_Madd_SUM_cy_1_rt_4668 : STD_LOGIC; 
  signal u_mult_STATE_n0345_4_1_4669 : STD_LOGIC; 
  signal u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_31_rt_4670 : STD_LOGIC; 
  signal u_datapath_Mmux_addsub1_4671 : STD_LOGIC; 
  signal N546 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal u_decode_n1757_inv1_cepot_4674 : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_0_dpot_4675 : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_1_dpot_4676 : STD_LOGIC; 
  signal u_datapath_n0649_inv177_rstpot_4677 : STD_LOGIC; 
  signal u_datapath_pc_0_dpot_4678 : STD_LOGIC; 
  signal u_datapath_pc_1_dpot_4679 : STD_LOGIC; 
  signal u_datapath_pc_2_dpot_4680 : STD_LOGIC; 
  signal u_datapath_pc_3_dpot_4681 : STD_LOGIC; 
  signal u_datapath_pc_4_dpot_4682 : STD_LOGIC; 
  signal u_datapath_pc_5_dpot_4683 : STD_LOGIC; 
  signal u_datapath_pc_6_dpot_4684 : STD_LOGIC; 
  signal u_datapath_pc_7_dpot_4685 : STD_LOGIC; 
  signal u_datapath_pc_8_dpot_4686 : STD_LOGIC; 
  signal u_datapath_pc_9_dpot_4687 : STD_LOGIC; 
  signal u_datapath_pc_10_dpot_4688 : STD_LOGIC; 
  signal u_datapath_pc_11_dpot_4689 : STD_LOGIC; 
  signal u_datapath_pc_12_dpot_4690 : STD_LOGIC; 
  signal u_datapath_pc_13_dpot_4691 : STD_LOGIC; 
  signal u_datapath_pc_14_dpot_4692 : STD_LOGIC; 
  signal u_datapath_pc_15_dpot_4693 : STD_LOGIC; 
  signal u_datapath_pc_16_dpot_4694 : STD_LOGIC; 
  signal u_datapath_pc_17_dpot_4695 : STD_LOGIC; 
  signal u_datapath_pc_18_dpot_4696 : STD_LOGIC; 
  signal u_datapath_pc_19_dpot_4697 : STD_LOGIC; 
  signal u_datapath_pc_20_dpot_4698 : STD_LOGIC; 
  signal u_datapath_pc_21_dpot_4699 : STD_LOGIC; 
  signal u_datapath_pc_22_dpot_4700 : STD_LOGIC; 
  signal u_datapath_pc_23_dpot_4701 : STD_LOGIC; 
  signal u_datapath_pc_24_dpot_4702 : STD_LOGIC; 
  signal u_datapath_pc_25_dpot_4703 : STD_LOGIC; 
  signal u_datapath_pc_26_dpot_4704 : STD_LOGIC; 
  signal u_datapath_pc_27_dpot_4705 : STD_LOGIC; 
  signal u_datapath_pc_28_dpot_4706 : STD_LOGIC; 
  signal u_datapath_pc_29_dpot_4707 : STD_LOGIC; 
  signal u_datapath_pc_30_dpot_4708 : STD_LOGIC; 
  signal u_datapath_pc_31_dpot_4709 : STD_LOGIC; 
  signal N554 : STD_LOGIC; 
  signal N556 : STD_LOGIC; 
  signal N558 : STD_LOGIC; 
  signal N560 : STD_LOGIC; 
  signal N562 : STD_LOGIC; 
  signal N563 : STD_LOGIC; 
  signal N565 : STD_LOGIC; 
  signal N566 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal N581 : STD_LOGIC; 
  signal N583 : STD_LOGIC; 
  signal N585 : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal N589 : STD_LOGIC; 
  signal N600 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal N604 : STD_LOGIC; 
  signal N606 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal N609 : STD_LOGIC; 
  signal N610 : STD_LOGIC; 
  signal N612 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal N616 : STD_LOGIC; 
  signal N618 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal N625 : STD_LOGIC; 
  signal N627 : STD_LOGIC; 
  signal N628 : STD_LOGIC; 
  signal N630 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal N633 : STD_LOGIC; 
  signal N634 : STD_LOGIC; 
  signal N636 : STD_LOGIC; 
  signal N638 : STD_LOGIC; 
  signal N640 : STD_LOGIC; 
  signal N642 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal N645 : STD_LOGIC; 
  signal N646 : STD_LOGIC; 
  signal N648 : STD_LOGIC; 
  signal N650 : STD_LOGIC; 
  signal N652 : STD_LOGIC; 
  signal N654 : STD_LOGIC; 
  signal N656 : STD_LOGIC; 
  signal N658 : STD_LOGIC; 
  signal N660 : STD_LOGIC; 
  signal N662 : STD_LOGIC; 
  signal N664 : STD_LOGIC; 
  signal N666 : STD_LOGIC; 
  signal N668 : STD_LOGIC; 
  signal N670 : STD_LOGIC; 
  signal N672 : STD_LOGIC; 
  signal N674 : STD_LOGIC; 
  signal N676 : STD_LOGIC; 
  signal N678 : STD_LOGIC; 
  signal N680 : STD_LOGIC; 
  signal N682 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal N686 : STD_LOGIC; 
  signal N688 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal N692 : STD_LOGIC; 
  signal N694 : STD_LOGIC; 
  signal N696 : STD_LOGIC; 
  signal N698 : STD_LOGIC; 
  signal N700 : STD_LOGIC; 
  signal N704 : STD_LOGIC; 
  signal N706 : STD_LOGIC; 
  signal N710 : STD_LOGIC; 
  signal N712 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal N716 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal N720 : STD_LOGIC; 
  signal N725 : STD_LOGIC; 
  signal N727 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal N730 : STD_LOGIC; 
  signal N732 : STD_LOGIC; 
  signal N734 : STD_LOGIC; 
  signal N736 : STD_LOGIC; 
  signal N737 : STD_LOGIC; 
  signal N739 : STD_LOGIC; 
  signal N741 : STD_LOGIC; 
  signal N743 : STD_LOGIC; 
  signal N745 : STD_LOGIC; 
  signal N747 : STD_LOGIC; 
  signal N749 : STD_LOGIC; 
  signal N751 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal N754 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal N757 : STD_LOGIC; 
  signal N759 : STD_LOGIC; 
  signal N760 : STD_LOGIC; 
  signal N762 : STD_LOGIC; 
  signal N763 : STD_LOGIC; 
  signal N765 : STD_LOGIC; 
  signal N766 : STD_LOGIC; 
  signal N774 : STD_LOGIC; 
  signal N775 : STD_LOGIC; 
  signal N777 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal N780 : STD_LOGIC; 
  signal N781 : STD_LOGIC; 
  signal N786 : STD_LOGIC; 
  signal N787 : STD_LOGIC; 
  signal N789 : STD_LOGIC; 
  signal N790 : STD_LOGIC; 
  signal N792 : STD_LOGIC; 
  signal N793 : STD_LOGIC; 
  signal N795 : STD_LOGIC; 
  signal N796 : STD_LOGIC; 
  signal N798 : STD_LOGIC; 
  signal N799 : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal N802 : STD_LOGIC; 
  signal N804 : STD_LOGIC; 
  signal N805 : STD_LOGIC; 
  signal N807 : STD_LOGIC; 
  signal N808 : STD_LOGIC; 
  signal N810 : STD_LOGIC; 
  signal N811 : STD_LOGIC; 
  signal N813 : STD_LOGIC; 
  signal N814 : STD_LOGIC; 
  signal N816 : STD_LOGIC; 
  signal N817 : STD_LOGIC; 
  signal N819 : STD_LOGIC; 
  signal N820 : STD_LOGIC; 
  signal N822 : STD_LOGIC; 
  signal N823 : STD_LOGIC; 
  signal N825 : STD_LOGIC; 
  signal N826 : STD_LOGIC; 
  signal N828 : STD_LOGIC; 
  signal N829 : STD_LOGIC; 
  signal N832 : STD_LOGIC; 
  signal N834 : STD_LOGIC; 
  signal N835 : STD_LOGIC; 
  signal N837 : STD_LOGIC; 
  signal N838 : STD_LOGIC; 
  signal N840 : STD_LOGIC; 
  signal N841 : STD_LOGIC; 
  signal N843 : STD_LOGIC; 
  signal N844 : STD_LOGIC; 
  signal N846 : STD_LOGIC; 
  signal N848 : STD_LOGIC; 
  signal N849 : STD_LOGIC; 
  signal N853 : STD_LOGIC; 
  signal N855 : STD_LOGIC; 
  signal N863 : STD_LOGIC; 
  signal N865 : STD_LOGIC; 
  signal N871 : STD_LOGIC; 
  signal N873 : STD_LOGIC; 
  signal N875 : STD_LOGIC; 
  signal N877 : STD_LOGIC; 
  signal N879 : STD_LOGIC; 
  signal N881 : STD_LOGIC; 
  signal N883 : STD_LOGIC; 
  signal N885 : STD_LOGIC; 
  signal N887 : STD_LOGIC; 
  signal N889 : STD_LOGIC; 
  signal N891 : STD_LOGIC; 
  signal N893 : STD_LOGIC; 
  signal N895 : STD_LOGIC; 
  signal N897 : STD_LOGIC; 
  signal N899 : STD_LOGIC; 
  signal N901 : STD_LOGIC; 
  signal N903 : STD_LOGIC; 
  signal N904 : STD_LOGIC; 
  signal N906 : STD_LOGIC; 
  signal N907 : STD_LOGIC; 
  signal N909 : STD_LOGIC; 
  signal N910 : STD_LOGIC; 
  signal N912 : STD_LOGIC; 
  signal N913 : STD_LOGIC; 
  signal N915 : STD_LOGIC; 
  signal N916 : STD_LOGIC; 
  signal N918 : STD_LOGIC; 
  signal N919 : STD_LOGIC; 
  signal N924 : STD_LOGIC; 
  signal N925 : STD_LOGIC; 
  signal N927 : STD_LOGIC; 
  signal N928 : STD_LOGIC; 
  signal N930 : STD_LOGIC; 
  signal N931 : STD_LOGIC; 
  signal N933 : STD_LOGIC; 
  signal N934 : STD_LOGIC; 
  signal N936 : STD_LOGIC; 
  signal N937 : STD_LOGIC; 
  signal N939 : STD_LOGIC; 
  signal N940 : STD_LOGIC; 
  signal N942 : STD_LOGIC; 
  signal N943 : STD_LOGIC; 
  signal N945 : STD_LOGIC; 
  signal N946 : STD_LOGIC; 
  signal N948 : STD_LOGIC; 
  signal N949 : STD_LOGIC; 
  signal N951 : STD_LOGIC; 
  signal N952 : STD_LOGIC; 
  signal N954 : STD_LOGIC; 
  signal N955 : STD_LOGIC; 
  signal N957 : STD_LOGIC; 
  signal N958 : STD_LOGIC; 
  signal N960 : STD_LOGIC; 
  signal N961 : STD_LOGIC; 
  signal N963 : STD_LOGIC; 
  signal N964 : STD_LOGIC; 
  signal N966 : STD_LOGIC; 
  signal N967 : STD_LOGIC; 
  signal N969 : STD_LOGIC; 
  signal N970 : STD_LOGIC; 
  signal N972 : STD_LOGIC; 
  signal N973 : STD_LOGIC; 
  signal N975 : STD_LOGIC; 
  signal N976 : STD_LOGIC; 
  signal N978 : STD_LOGIC; 
  signal N979 : STD_LOGIC; 
  signal N981 : STD_LOGIC; 
  signal N982 : STD_LOGIC; 
  signal N984 : STD_LOGIC; 
  signal N985 : STD_LOGIC; 
  signal N987 : STD_LOGIC; 
  signal N988 : STD_LOGIC; 
  signal N990 : STD_LOGIC; 
  signal N991 : STD_LOGIC; 
  signal N993 : STD_LOGIC; 
  signal N994 : STD_LOGIC; 
  signal N996 : STD_LOGIC; 
  signal N998 : STD_LOGIC; 
  signal N1000 : STD_LOGIC; 
  signal N1002 : STD_LOGIC; 
  signal N1004 : STD_LOGIC; 
  signal N1006 : STD_LOGIC; 
  signal N1008 : STD_LOGIC; 
  signal N1010 : STD_LOGIC; 
  signal N1012 : STD_LOGIC; 
  signal N1014 : STD_LOGIC; 
  signal u_decode_n1757_inv1_cepot_cepot_4952 : STD_LOGIC; 
  signal u_decode_DELAY_SLOT_dpot1_4953 : STD_LOGIC; 
  signal N1019 : STD_LOGIC; 
  signal N1021 : STD_LOGIC; 
  signal N1023 : STD_LOGIC; 
  signal N1031 : STD_LOGIC; 
  signal N1033 : STD_LOGIC; 
  signal N1037 : STD_LOGIC; 
  signal N1039 : STD_LOGIC; 
  signal N1041 : STD_LOGIC; 
  signal N1043 : STD_LOGIC; 
  signal N1045 : STD_LOGIC; 
  signal N1047 : STD_LOGIC; 
  signal N1049 : STD_LOGIC; 
  signal N1051 : STD_LOGIC; 
  signal N1052 : STD_LOGIC; 
  signal N1054 : STD_LOGIC; 
  signal N1055 : STD_LOGIC; 
  signal N1057 : STD_LOGIC; 
  signal N1059 : STD_LOGIC; 
  signal N1060 : STD_LOGIC; 
  signal N1062 : STD_LOGIC; 
  signal N1064 : STD_LOGIC; 
  signal N1069 : STD_LOGIC; 
  signal N1071 : STD_LOGIC; 
  signal N1073 : STD_LOGIC; 
  signal N1074 : STD_LOGIC; 
  signal N1076 : STD_LOGIC; 
  signal N1078 : STD_LOGIC; 
  signal N1080 : STD_LOGIC; 
  signal N1082 : STD_LOGIC; 
  signal N1084 : STD_LOGIC; 
  signal N1092 : STD_LOGIC; 
  signal N1093 : STD_LOGIC; 
  signal N1095 : STD_LOGIC; 
  signal N1096 : STD_LOGIC; 
  signal N1098 : STD_LOGIC; 
  signal N1099 : STD_LOGIC; 
  signal N1101 : STD_LOGIC; 
  signal N1102 : STD_LOGIC; 
  signal N1116 : STD_LOGIC; 
  signal N1117 : STD_LOGIC; 
  signal N1119 : STD_LOGIC; 
  signal N1120 : STD_LOGIC; 
  signal N1125 : STD_LOGIC; 
  signal N1127 : STD_LOGIC; 
  signal N1128 : STD_LOGIC; 
  signal N1130 : STD_LOGIC; 
  signal N1134 : STD_LOGIC; 
  signal N1136 : STD_LOGIC; 
  signal N1138 : STD_LOGIC; 
  signal N1140 : STD_LOGIC; 
  signal N1145 : STD_LOGIC; 
  signal N1147 : STD_LOGIC; 
  signal N1149 : STD_LOGIC; 
  signal N1150 : STD_LOGIC; 
  signal N1152 : STD_LOGIC; 
  signal N1158 : STD_LOGIC; 
  signal N1160 : STD_LOGIC; 
  signal N1164 : STD_LOGIC; 
  signal N1166 : STD_LOGIC; 
  signal N1168 : STD_LOGIC; 
  signal N1170 : STD_LOGIC; 
  signal N1172 : STD_LOGIC; 
  signal N1174 : STD_LOGIC; 
  signal N1176 : STD_LOGIC; 
  signal N1178 : STD_LOGIC; 
  signal N1180 : STD_LOGIC; 
  signal N1182 : STD_LOGIC; 
  signal N1184 : STD_LOGIC; 
  signal N1186 : STD_LOGIC; 
  signal N1190 : STD_LOGIC; 
  signal N1196 : STD_LOGIC; 
  signal N1197 : STD_LOGIC; 
  signal N1203 : STD_LOGIC; 
  signal N1204 : STD_LOGIC; 
  signal N1206 : STD_LOGIC; 
  signal N1207 : STD_LOGIC; 
  signal N1209 : STD_LOGIC; 
  signal N1210 : STD_LOGIC; 
  signal N1215 : STD_LOGIC; 
  signal N1216 : STD_LOGIC; 
  signal N1224 : STD_LOGIC; 
  signal N1225 : STD_LOGIC; 
  signal N1227 : STD_LOGIC; 
  signal N1228 : STD_LOGIC; 
  signal N1230 : STD_LOGIC; 
  signal N1231 : STD_LOGIC; 
  signal N1235 : STD_LOGIC; 
  signal N1237 : STD_LOGIC; 
  signal N1238 : STD_LOGIC; 
  signal N1240 : STD_LOGIC; 
  signal N1241 : STD_LOGIC; 
  signal N1243 : STD_LOGIC; 
  signal N1247 : STD_LOGIC; 
  signal N1249 : STD_LOGIC; 
  signal N1251 : STD_LOGIC; 
  signal N1255 : STD_LOGIC; 
  signal N1257 : STD_LOGIC; 
  signal N1261 : STD_LOGIC; 
  signal N1263 : STD_LOGIC; 
  signal N1265 : STD_LOGIC; 
  signal N1273 : STD_LOGIC; 
  signal N1275 : STD_LOGIC; 
  signal N1276 : STD_LOGIC; 
  signal N1278 : STD_LOGIC; 
  signal N1280 : STD_LOGIC; 
  signal N1281 : STD_LOGIC; 
  signal N1287 : STD_LOGIC; 
  signal N1291 : STD_LOGIC; 
  signal N1297 : STD_LOGIC; 
  signal N1303 : STD_LOGIC; 
  signal N1307 : STD_LOGIC; 
  signal N1308 : STD_LOGIC; 
  signal N1310 : STD_LOGIC; 
  signal N1311 : STD_LOGIC; 
  signal N1313 : STD_LOGIC; 
  signal N1314 : STD_LOGIC; 
  signal N1319 : STD_LOGIC; 
  signal N1321 : STD_LOGIC; 
  signal N1323 : STD_LOGIC; 
  signal N1327 : STD_LOGIC; 
  signal N1328 : STD_LOGIC; 
  signal N1330 : STD_LOGIC; 
  signal N1331 : STD_LOGIC; 
  signal N1333 : STD_LOGIC; 
  signal N1337 : STD_LOGIC; 
  signal N1339 : STD_LOGIC; 
  signal N1343 : STD_LOGIC; 
  signal N1345 : STD_LOGIC; 
  signal N1346 : STD_LOGIC; 
  signal N1348 : STD_LOGIC; 
  signal N1349 : STD_LOGIC; 
  signal N1351 : STD_LOGIC; 
  signal N1353 : STD_LOGIC; 
  signal N1355 : STD_LOGIC; 
  signal N1357 : STD_LOGIC; 
  signal N1359 : STD_LOGIC; 
  signal N1361 : STD_LOGIC; 
  signal N1367 : STD_LOGIC; 
  signal N1369 : STD_LOGIC; 
  signal N1371 : STD_LOGIC; 
  signal N1373 : STD_LOGIC; 
  signal N1375 : STD_LOGIC; 
  signal N1379 : STD_LOGIC; 
  signal N1381 : STD_LOGIC; 
  signal N1383 : STD_LOGIC; 
  signal N1385 : STD_LOGIC; 
  signal N1387 : STD_LOGIC; 
  signal N1389 : STD_LOGIC; 
  signal N1391 : STD_LOGIC; 
  signal N1393 : STD_LOGIC; 
  signal N1395 : STD_LOGIC; 
  signal N1397 : STD_LOGIC; 
  signal N1401 : STD_LOGIC; 
  signal N1403 : STD_LOGIC; 
  signal N1404 : STD_LOGIC; 
  signal N1406 : STD_LOGIC; 
  signal N1408 : STD_LOGIC; 
  signal N1412 : STD_LOGIC; 
  signal N1414 : STD_LOGIC; 
  signal N1416 : STD_LOGIC; 
  signal N1418 : STD_LOGIC; 
  signal N1420 : STD_LOGIC; 
  signal N1422 : STD_LOGIC; 
  signal N1424 : STD_LOGIC; 
  signal N1430 : STD_LOGIC; 
  signal N1432 : STD_LOGIC; 
  signal N1434 : STD_LOGIC; 
  signal N1436 : STD_LOGIC; 
  signal N1437 : STD_LOGIC; 
  signal N1438 : STD_LOGIC; 
  signal N1439 : STD_LOGIC; 
  signal N1448 : STD_LOGIC; 
  signal N1450 : STD_LOGIC; 
  signal N1452 : STD_LOGIC; 
  signal N1454 : STD_LOGIC; 
  signal N1456 : STD_LOGIC; 
  signal N1458 : STD_LOGIC; 
  signal N1460 : STD_LOGIC; 
  signal N1462 : STD_LOGIC; 
  signal N1464 : STD_LOGIC; 
  signal N1466 : STD_LOGIC; 
  signal N1468 : STD_LOGIC; 
  signal N1470 : STD_LOGIC; 
  signal N1472 : STD_LOGIC; 
  signal N1474 : STD_LOGIC; 
  signal N1476 : STD_LOGIC; 
  signal N1478 : STD_LOGIC; 
  signal N1481 : STD_LOGIC; 
  signal N1482 : STD_LOGIC; 
  signal N1483 : STD_LOGIC; 
  signal N1484 : STD_LOGIC; 
  signal N1485 : STD_LOGIC; 
  signal N1486 : STD_LOGIC; 
  signal N1487 : STD_LOGIC; 
  signal N1490 : STD_LOGIC; 
  signal N1491 : STD_LOGIC; 
  signal N1492 : STD_LOGIC; 
  signal N1493 : STD_LOGIC; 
  signal N1494 : STD_LOGIC; 
  signal N1495 : STD_LOGIC; 
  signal N1496 : STD_LOGIC; 
  signal N1497 : STD_LOGIC; 
  signal N1499 : STD_LOGIC; 
  signal N1501 : STD_LOGIC; 
  signal N1502 : STD_LOGIC; 
  signal N1503 : STD_LOGIC; 
  signal N1504 : STD_LOGIC; 
  signal N1505 : STD_LOGIC; 
  signal N1506 : STD_LOGIC; 
  signal N1507 : STD_LOGIC; 
  signal N1508 : STD_LOGIC; 
  signal N1509 : STD_LOGIC; 
  signal N1510 : STD_LOGIC; 
  signal N1511 : STD_LOGIC; 
  signal N1514 : STD_LOGIC; 
  signal N1515 : STD_LOGIC; 
  signal N1516 : STD_LOGIC; 
  signal N1517 : STD_LOGIC; 
  signal N1520 : STD_LOGIC; 
  signal N1522 : STD_LOGIC; 
  signal N1523 : STD_LOGIC; 
  signal N1524 : STD_LOGIC; 
  signal N1526 : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal N1528 : STD_LOGIC; 
  signal N1529 : STD_LOGIC; 
  signal N1530 : STD_LOGIC; 
  signal N1531 : STD_LOGIC; 
  signal N1532 : STD_LOGIC; 
  signal N1533 : STD_LOGIC; 
  signal N1534 : STD_LOGIC; 
  signal N1535 : STD_LOGIC; 
  signal N1536 : STD_LOGIC; 
  signal N1538 : STD_LOGIC; 
  signal N1539 : STD_LOGIC; 
  signal N1540 : STD_LOGIC; 
  signal N1541 : STD_LOGIC; 
  signal N1542 : STD_LOGIC; 
  signal N1543 : STD_LOGIC; 
  signal N1544 : STD_LOGIC; 
  signal N1545 : STD_LOGIC; 
  signal N1546 : STD_LOGIC; 
  signal N1547 : STD_LOGIC; 
  signal N1548 : STD_LOGIC; 
  signal N1549 : STD_LOGIC; 
  signal N1550 : STD_LOGIC; 
  signal N1551 : STD_LOGIC; 
  signal N1554 : STD_LOGIC; 
  signal N1556 : STD_LOGIC; 
  signal N1558 : STD_LOGIC; 
  signal N1560 : STD_LOGIC; 
  signal N1562 : STD_LOGIC; 
  signal N1564 : STD_LOGIC; 
  signal N1566 : STD_LOGIC; 
  signal N1570 : STD_LOGIC; 
  signal N1572 : STD_LOGIC; 
  signal N1594 : STD_LOGIC; 
  signal N1596 : STD_LOGIC; 
  signal N1598 : STD_LOGIC; 
  signal N1600 : STD_LOGIC; 
  signal N1602 : STD_LOGIC; 
  signal N1604 : STD_LOGIC; 
  signal N1606 : STD_LOGIC; 
  signal N1608 : STD_LOGIC; 
  signal N1610 : STD_LOGIC; 
  signal N1612 : STD_LOGIC; 
  signal N1614 : STD_LOGIC; 
  signal N1620 : STD_LOGIC; 
  signal N1622 : STD_LOGIC; 
  signal N1624 : STD_LOGIC; 
  signal N1626 : STD_LOGIC; 
  signal N1630 : STD_LOGIC; 
  signal N1632 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal N1644 : STD_LOGIC; 
  signal N1658 : STD_LOGIC; 
  signal N1664 : STD_LOGIC; 
  signal N1666 : STD_LOGIC; 
  signal N1668 : STD_LOGIC; 
  signal N1670 : STD_LOGIC; 
  signal N1672 : STD_LOGIC; 
  signal N1674 : STD_LOGIC; 
  signal N1678 : STD_LOGIC; 
  signal N1682 : STD_LOGIC; 
  signal N1684 : STD_LOGIC; 
  signal N1686 : STD_LOGIC; 
  signal N1688 : STD_LOGIC; 
  signal N1690 : STD_LOGIC; 
  signal N1692 : STD_LOGIC; 
  signal N1694 : STD_LOGIC; 
  signal N1696 : STD_LOGIC; 
  signal N1698 : STD_LOGIC; 
  signal N1700 : STD_LOGIC; 
  signal N1702 : STD_LOGIC; 
  signal N1704 : STD_LOGIC; 
  signal N1710 : STD_LOGIC; 
  signal N1712 : STD_LOGIC; 
  signal N1714 : STD_LOGIC; 
  signal N1716 : STD_LOGIC; 
  signal N1718 : STD_LOGIC; 
  signal N1720 : STD_LOGIC; 
  signal N1722 : STD_LOGIC; 
  signal N1724 : STD_LOGIC; 
  signal N1726 : STD_LOGIC; 
  signal N1728 : STD_LOGIC; 
  signal N1730 : STD_LOGIC; 
  signal N1734 : STD_LOGIC; 
  signal N1736 : STD_LOGIC; 
  signal N1738 : STD_LOGIC; 
  signal N1740 : STD_LOGIC; 
  signal N1744 : STD_LOGIC; 
  signal N1746 : STD_LOGIC; 
  signal N1748 : STD_LOGIC; 
  signal N1750 : STD_LOGIC; 
  signal N1752 : STD_LOGIC; 
  signal N1756 : STD_LOGIC; 
  signal N1758 : STD_LOGIC; 
  signal N1760 : STD_LOGIC; 
  signal N1764 : STD_LOGIC; 
  signal N1766 : STD_LOGIC; 
  signal N1790 : STD_LOGIC; 
  signal N1792 : STD_LOGIC; 
  signal N1794 : STD_LOGIC; 
  signal N1796 : STD_LOGIC; 
  signal N1800 : STD_LOGIC; 
  signal N1802 : STD_LOGIC; 
  signal N1804 : STD_LOGIC; 
  signal N1806 : STD_LOGIC; 
  signal N1808 : STD_LOGIC; 
  signal N1810 : STD_LOGIC; 
  signal N1812 : STD_LOGIC; 
  signal N1814 : STD_LOGIC; 
  signal N1816 : STD_LOGIC; 
  signal N1818 : STD_LOGIC; 
  signal N1820 : STD_LOGIC; 
  signal N1822 : STD_LOGIC; 
  signal N1824 : STD_LOGIC; 
  signal N1826 : STD_LOGIC; 
  signal N1830 : STD_LOGIC; 
  signal N1834 : STD_LOGIC; 
  signal N1836 : STD_LOGIC; 
  signal N1838 : STD_LOGIC; 
  signal N1840 : STD_LOGIC; 
  signal N1844 : STD_LOGIC; 
  signal N1846 : STD_LOGIC; 
  signal N1848 : STD_LOGIC; 
  signal u_decode_REGNUM_X_0_1_5300 : STD_LOGIC; 
  signal u_decode_REGNUM_X_3_1_5301 : STD_LOGIC; 
  signal u_decode_RDMACL_Y_1_5302 : STD_LOGIC; 
  signal u_decode_RDMACH_Y_1_5303 : STD_LOGIC; 
  signal u_decode_RDREG_Y_1_5304 : STD_LOGIC; 
  signal u_decode_RDCONST_Y_1_5305 : STD_LOGIC; 
  signal u_decode_RDPC_Y_1_5306 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE121_5307 : STD_LOGIC; 
  signal u_decode_REG_FWD_X61_5308 : STD_LOGIC; 
  signal u_decode_REG_FWD_Y62_5309 : STD_LOGIC; 
  signal u_decode_REGNUM_W_1_1_5310 : STD_LOGIC; 
  signal u_decode_REGNUM_W_3_1_5311 : STD_LOGIC; 
  signal u_decode_REGNUM_W_0_1_5312 : STD_LOGIC; 
  signal u_decode_REGNUM_W_2_1_5313 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE111_5314 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC541_5315 : STD_LOGIC; 
  signal u_decode_REGNUM_Y_1_1_5316 : STD_LOGIC; 
  signal u_decode_REGNUM_Y_0_1_5317 : STD_LOGIC; 
  signal u_decode_REGNUM_Y_3_1_5318 : STD_LOGIC; 
  signal u_decode_REGNUM_Y_2_1_5319 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_21_5320 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE91_5321 : STD_LOGIC; 
  signal u_mult_STATE_n0345_6_1_5322 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323 : STD_LOGIC; 
  signal u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324 : STD_LOGIC; 
  signal u_decode_INSTR_SEQ_ZERO_3_1_5325 : STD_LOGIC; 
  signal u_decode_RDSR_Y_1_5326 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2101 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE151_5328 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus5711_5329 : STD_LOGIC; 
  signal u_decode_RDPC_Y_2_5330 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd4_1_5331 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE21_5332 : STD_LOGIC; 
  signal u_decode_ALUFUNC_1_1_5333 : STD_LOGIC; 
  signal u_decode_RDREG_Y_2_5334 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE31_5335 : STD_LOGIC; 
  signal u_decode_REG_CONF1091 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus5231_5337 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd1_1_5338 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd3_1_5339 : STD_LOGIC; 
  signal u_decode_ALUFUNC_3_1_5340 : STD_LOGIC; 
  signal u_decode_ALUFUNC_0_1_5341 : STD_LOGIC; 
  signal u_datapath_Mmux_aluiny2111 : STD_LOGIC; 
  signal u_datapath_Mmux_ybus4822 : STD_LOGIC; 
  signal u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1112_5344 : STD_LOGIC; 
  signal u_mult_STATE_n0345_3_1_5345 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus1141_5346 : STD_LOGIC; 
  signal u_decode_REG_CONF1092 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd4_2_5348 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd1_2_5349 : STD_LOGIC; 
  signal u_decode_NEXT_ID_STALL1_5350 : STD_LOGIC; 
  signal u_decode_NEXT_ID_STALL11 : STD_LOGIC; 
  signal u_decode_INSTR_STATE_11_GND_6_o_equal_774_o_11_1_5352 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE911 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE61_5354 : STD_LOGIC; 
  signal u_decode_Mmux_INSTR_STATE41_5355 : STD_LOGIC; 
  signal u_datapath_Mmux_srfnum_ra1_5356 : STD_LOGIC; 
  signal u_mult_STATE_FSM_FFd2_1_5357 : STD_LOGIC; 
  signal u_datapath_n0649_inv177_rstpot1 : STD_LOGIC; 
  signal N1850 : STD_LOGIC; 
  signal N1851 : STD_LOGIC; 
  signal N1852 : STD_LOGIC; 
  signal N1853 : STD_LOGIC; 
  signal N1854 : STD_LOGIC; 
  signal N1855 : STD_LOGIC; 
  signal N1856 : STD_LOGIC; 
  signal N1857 : STD_LOGIC; 
  signal N1858 : STD_LOGIC; 
  signal N1859 : STD_LOGIC; 
  signal N1860 : STD_LOGIC; 
  signal N1861 : STD_LOGIC; 
  signal N1862 : STD_LOGIC; 
  signal N1863 : STD_LOGIC; 
  signal N1864 : STD_LOGIC; 
  signal N1865 : STD_LOGIC; 
  signal N1866 : STD_LOGIC; 
  signal N1867 : STD_LOGIC; 
  signal N1868 : STD_LOGIC; 
  signal N1869 : STD_LOGIC; 
  signal N1870 : STD_LOGIC; 
  signal N1871 : STD_LOGIC; 
  signal N1872 : STD_LOGIC; 
  signal N1873 : STD_LOGIC; 
  signal N1874 : STD_LOGIC; 
  signal N1875 : STD_LOGIC; 
  signal N1876 : STD_LOGIC; 
  signal N1877 : STD_LOGIC; 
  signal N1878 : STD_LOGIC; 
  signal N1879 : STD_LOGIC; 
  signal N1880 : STD_LOGIC; 
  signal N1881 : STD_LOGIC; 
  signal N1882 : STD_LOGIC; 
  signal N1883 : STD_LOGIC; 
  signal N1884 : STD_LOGIC; 
  signal N1885 : STD_LOGIC; 
  signal N1886 : STD_LOGIC; 
  signal N1887 : STD_LOGIC; 
  signal N1888 : STD_LOGIC; 
  signal N1889 : STD_LOGIC; 
  signal N1890 : STD_LOGIC; 
  signal N1891 : STD_LOGIC; 
  signal N1892 : STD_LOGIC; 
  signal N1893 : STD_LOGIC; 
  signal N1894 : STD_LOGIC; 
  signal N1895 : STD_LOGIC; 
  signal N1896 : STD_LOGIC; 
  signal N1897 : STD_LOGIC; 
  signal N1898 : STD_LOGIC; 
  signal N1899 : STD_LOGIC; 
  signal N1900 : STD_LOGIC; 
  signal N1901 : STD_LOGIC; 
  signal N1902 : STD_LOGIC; 
  signal N1903 : STD_LOGIC; 
  signal N1904 : STD_LOGIC; 
  signal N1905 : STD_LOGIC; 
  signal N1906 : STD_LOGIC; 
  signal N1907 : STD_LOGIC; 
  signal N1908 : STD_LOGIC; 
  signal N1909 : STD_LOGIC; 
  signal N1910 : STD_LOGIC; 
  signal N1911 : STD_LOGIC; 
  signal N1912 : STD_LOGIC; 
  signal N1913 : STD_LOGIC; 
  signal N1914 : STD_LOGIC; 
  signal N1915 : STD_LOGIC; 
  signal N1916 : STD_LOGIC; 
  signal N1917 : STD_LOGIC; 
  signal N1918 : STD_LOGIC; 
  signal N1919 : STD_LOGIC; 
  signal N1920 : STD_LOGIC; 
  signal N1921 : STD_LOGIC; 
  signal N1922 : STD_LOGIC; 
  signal N1923 : STD_LOGIC; 
  signal N1924 : STD_LOGIC; 
  signal N1925 : STD_LOGIC; 
  signal N1926 : STD_LOGIC; 
  signal N1927 : STD_LOGIC; 
  signal N1928 : STD_LOGIC; 
  signal N1929 : STD_LOGIC; 
  signal N1930 : STD_LOGIC; 
  signal N1931 : STD_LOGIC; 
  signal N1932 : STD_LOGIC; 
  signal N1933 : STD_LOGIC; 
  signal N1934 : STD_LOGIC; 
  signal N1935 : STD_LOGIC; 
  signal N1936 : STD_LOGIC; 
  signal N1937 : STD_LOGIC; 
  signal N1938 : STD_LOGIC; 
  signal N1939 : STD_LOGIC; 
  signal N1940 : STD_LOGIC; 
  signal N1941 : STD_LOGIC; 
  signal N1942 : STD_LOGIC; 
  signal N1943 : STD_LOGIC; 
  signal N1944 : STD_LOGIC; 
  signal N1945 : STD_LOGIC; 
  signal N1946 : STD_LOGIC; 
  signal N1947 : STD_LOGIC; 
  signal N1948 : STD_LOGIC; 
  signal N1949 : STD_LOGIC; 
  signal N1950 : STD_LOGIC; 
  signal N1951 : STD_LOGIC; 
  signal N1952 : STD_LOGIC; 
  signal N1953 : STD_LOGIC; 
  signal N1954 : STD_LOGIC; 
  signal N1955 : STD_LOGIC; 
  signal N1956 : STD_LOGIC; 
  signal N1957 : STD_LOGIC; 
  signal N1958 : STD_LOGIC; 
  signal N1959 : STD_LOGIC; 
  signal N1960 : STD_LOGIC; 
  signal N1961 : STD_LOGIC; 
  signal N1962 : STD_LOGIC; 
  signal N1963 : STD_LOGIC; 
  signal N1964 : STD_LOGIC; 
  signal N1965 : STD_LOGIC; 
  signal N1966 : STD_LOGIC; 
  signal N1967 : STD_LOGIC; 
  signal N1968 : STD_LOGIC; 
  signal N1969 : STD_LOGIC; 
  signal N1970 : STD_LOGIC; 
  signal N1971 : STD_LOGIC; 
  signal N1972 : STD_LOGIC; 
  signal N1973 : STD_LOGIC; 
  signal N1974 : STD_LOGIC; 
  signal N1975 : STD_LOGIC; 
  signal N1976 : STD_LOGIC; 
  signal N1977 : STD_LOGIC; 
  signal N1978 : STD_LOGIC; 
  signal N1979 : STD_LOGIC; 
  signal N1980 : STD_LOGIC; 
  signal N1981 : STD_LOGIC; 
  signal N1982 : STD_LOGIC; 
  signal N1983 : STD_LOGIC; 
  signal N1984 : STD_LOGIC; 
  signal N1985 : STD_LOGIC; 
  signal N1986 : STD_LOGIC; 
  signal N1987 : STD_LOGIC; 
  signal u_decode_IF_JP1 : STD_LOGIC; 
  signal u_decode_IF_JP11_5498 : STD_LOGIC; 
  signal u_mult_Mmux_P2111_5499 : STD_LOGIC; 
  signal u_mult_Mmux_P2112_5500 : STD_LOGIC; 
  signal u_mult_Mmux_P211_f5_5501 : STD_LOGIC; 
  signal u_datapath_srfnum_wa_0_1_5502 : STD_LOGIC; 
  signal u_datapath_srfnum_wa_0_2_5503 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o1_5504 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505 : STD_LOGIC; 
  signal u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0101_5506 : STD_LOGIC; 
  signal u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_11_5507 : STD_LOGIC; 
  signal u_decode_Mmux_EX_RDGBR_Y1 : STD_LOGIC; 
  signal u_decode_Mmux_EX_RDGBR_Y11_5509 : STD_LOGIC; 
  signal u_decode_Mmux_MAC_S_LATCH1111_5510 : STD_LOGIC; 
  signal u_decode_Mmux_MAC_S_LATCH1112_5511 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1201_5512 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus1202_5513 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus12201_5514 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus12202_5515 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus26201_5516 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus26202_5517 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus27201_5518 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus27202_5519 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus28201_5520 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus28202_5521 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus29201_5522 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus29202_5523 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus30201_5524 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus30202_5525 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus31201_5526 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus31202_5527 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus32201_5528 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus32202_5529 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2201_5530 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus2202_5531 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus32011_5532 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus32012_5533 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus4201_5534 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus4202_5535 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus5201_5536 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus5202_5537 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus6201_5538 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus6202_5539 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus7201_5540 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus7202_5541 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus8201_5542 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus8202_5543 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus9201_5544 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus9202_5545 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus10201_5546 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus10202_5547 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus11201_5548 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus11202_5549 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus13201_5550 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus13202_5551 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus14201_5552 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus14202_5553 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus15201_5554 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus15202_5555 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus16201_5556 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus16202_5557 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2341_5558 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout2342_5559 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus17201_5560 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus17202_5561 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus18201_5562 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus18202_5563 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus19201_5564 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus19202_5565 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus20201_5566 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus20202_5567 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus21201_5568 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus21202_5569 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus22201_5570 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus22202_5571 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus24201_5572 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus24202_5573 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus25201_5574 : STD_LOGIC; 
  signal u_datapath_Mmux_zbus25202_5575 : STD_LOGIC; 
  signal Mmux_dato20231_5576 : STD_LOGIC; 
  signal Mmux_dato20232_5577 : STD_LOGIC; 
  signal Mmux_dato21231_5578 : STD_LOGIC; 
  signal Mmux_dato21232_5579 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116261_5580 : STD_LOGIC; 
  signal u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116262_5581 : STD_LOGIC; 
  signal u_datapath_Mmux_xbus48181_5582 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout32581_5583 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout32582_5584 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout74581_5585 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout74582_5586 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout77621_5587 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout77622_5588 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout80621_5589 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout80622_5590 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout42481_5591 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout42482_5592 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6731_5593 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout6732_5594 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout44481_5595 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout44482_5596 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout62581_5597 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout62582_5598 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout9731_5599 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout9732_5600 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout46481_5601 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout46482_5602 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout65581_5603 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout65582_5604 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout48481_5605 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout48482_5606 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout68581_5607 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout68582_5608 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout50481_5609 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout50482_5610 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout71581_5611 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout71582_5612 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout52481_5613 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout52482_5614 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3581_5615 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout3582_5616 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout40481_5617 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout40482_5618 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc35491_5619 : STD_LOGIC; 
  signal u_datapath_Mmux_w_bcc35492_5620 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout151171_5621 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout151172_5622 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout121171_5623 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout121172_5624 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout91201_5625 : STD_LOGIC; 
  signal u_datapath_Mmux_aluout91202_5626 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7209_SW0 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7209_SW01_5628 : STD_LOGIC; 
  signal u_decode_Mmux_EX_ALUFUNC7209_SW0_f5_5629 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_3_47 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_3_471_5631 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_8_47 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_8_471_5633 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_6_47 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_6_471_5635 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_5_47 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_5_471_5637 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_7_47 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_7_471_5639 : STD_LOGIC; 
  signal u_mult_n0314121_5640 : STD_LOGIC; 
  signal u_mult_n0314122_5641 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT12221_5642 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT10221_5643 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT8221_5644 : STD_LOGIC; 
  signal u_datapath_Mmux_sr_9_sr_9_mux_153_OUT6221_5645 : STD_LOGIC; 
  signal Mmux_dato13 : STD_LOGIC; 
  signal Mmux_dato131_5647 : STD_LOGIC; 
  signal Mmux_dato13_f5_5648 : STD_LOGIC; 
  signal Mmux_dato11 : STD_LOGIC; 
  signal Mmux_dato111_5650 : STD_LOGIC; 
  signal Mmux_dato11_f5_5651 : STD_LOGIC; 
  signal Mmux_dato16 : STD_LOGIC; 
  signal Mmux_dato161_5653 : STD_LOGIC; 
  signal Mmux_dato16_f5_5654 : STD_LOGIC; 
  signal Mmux_dato15 : STD_LOGIC; 
  signal Mmux_dato151_5656 : STD_LOGIC; 
  signal Mmux_dato15_f5_5657 : STD_LOGIC; 
  signal Mmux_dato14 : STD_LOGIC; 
  signal Mmux_dato141_5659 : STD_LOGIC; 
  signal Mmux_dato14_f5_5660 : STD_LOGIC; 
  signal Mmux_dato10 : STD_LOGIC; 
  signal Mmux_dato101_5662 : STD_LOGIC; 
  signal Mmux_dato10_f5_5663 : STD_LOGIC; 
  signal Mmux_dato9 : STD_LOGIC; 
  signal Mmux_dato91_5665 : STD_LOGIC; 
  signal Mmux_dato9_f5_5666 : STD_LOGIC; 
  signal Mmux_dato8 : STD_LOGIC; 
  signal Mmux_dato81_5668 : STD_LOGIC; 
  signal Mmux_dato8_f5_5669 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_3_47_SW0_SW0 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_3_47_SW0_SW01_5671 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_3_47_SW0_SW0_f5_5672 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_30_41_5673 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_30_42_5674 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_27_46 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_27_461_5676 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_26_46 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_26_461_5678 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_25_46 : STD_LOGIC; 
  signal u_datapath_u_shfter_Y_v_25_461_5680 : STD_LOGIC; 
  signal u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o1211_5681 : STD_LOGIC; 
  signal u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o1212_5682 : STD_LOGIC; 
  signal N1988 : STD_LOGIC; 
  signal N1989 : STD_LOGIC; 
  signal N1990 : STD_LOGIC; 
  signal N1991 : STD_LOGIC; 
  signal N1992 : STD_LOGIC; 
  signal N1993 : STD_LOGIC; 
  signal N1994 : STD_LOGIC; 
  signal N1995 : STD_LOGIC; 
  signal N1996 : STD_LOGIC; 
  signal N1997 : STD_LOGIC; 
  signal N1998 : STD_LOGIC; 
  signal N1999 : STD_LOGIC; 
  signal N2000 : STD_LOGIC; 
  signal N2001 : STD_LOGIC; 
  signal N2002 : STD_LOGIC; 
  signal N2003 : STD_LOGIC; 
  signal N2004 : STD_LOGIC; 
  signal N2005 : STD_LOGIC; 
  signal N2006 : STD_LOGIC; 
  signal N2007 : STD_LOGIC; 
  signal N2008 : STD_LOGIC; 
  signal N2009 : STD_LOGIC; 
  signal N2010 : STD_LOGIC; 
  signal N2011 : STD_LOGIC; 
  signal N2012 : STD_LOGIC; 
  signal N2013 : STD_LOGIC; 
  signal N2014 : STD_LOGIC; 
  signal N2015 : STD_LOGIC; 
  signal N2016 : STD_LOGIC; 
  signal N2017 : STD_LOGIC; 
  signal N2018 : STD_LOGIC; 
  signal N2019 : STD_LOGIC; 
  signal N2020 : STD_LOGIC; 
  signal N2021 : STD_LOGIC; 
  signal N2022 : STD_LOGIC; 
  signal N2023 : STD_LOGIC; 
  signal N2024 : STD_LOGIC; 
  signal N2025 : STD_LOGIC; 
  signal N2026 : STD_LOGIC; 
  signal N2027 : STD_LOGIC; 
  signal N2028 : STD_LOGIC; 
  signal N2029 : STD_LOGIC; 
  signal N2030 : STD_LOGIC; 
  signal N2031 : STD_LOGIC; 
  signal N2032 : STD_LOGIC; 
  signal N2033 : STD_LOGIC; 
  signal N2034 : STD_LOGIC; 
  signal N2035 : STD_LOGIC; 
  signal N2036 : STD_LOGIC; 
  signal N2037 : STD_LOGIC; 
  signal N2038 : STD_LOGIC; 
  signal N2039 : STD_LOGIC; 
  signal N2040 : STD_LOGIC; 
  signal N2041 : STD_LOGIC; 
  signal N2042 : STD_LOGIC; 
  signal N2043 : STD_LOGIC; 
  signal N2044 : STD_LOGIC; 
  signal N2045 : STD_LOGIC; 
  signal N2046 : STD_LOGIC; 
  signal N2047 : STD_LOGIC; 
  signal N2048 : STD_LOGIC; 
  signal N2049 : STD_LOGIC; 
  signal N2050 : STD_LOGIC; 
  signal N2051 : STD_LOGIC; 
  signal N2052 : STD_LOGIC; 
  signal N2053 : STD_LOGIC; 
  signal N2054 : STD_LOGIC; 
  signal N2055 : STD_LOGIC; 
  signal N2056 : STD_LOGIC; 
  signal N2057 : STD_LOGIC; 
  signal N2058 : STD_LOGIC; 
  signal N2059 : STD_LOGIC; 
  signal N2060 : STD_LOGIC; 
  signal N2061 : STD_LOGIC; 
  signal N2062 : STD_LOGIC; 
  signal N2063 : STD_LOGIC; 
  signal N2064 : STD_LOGIC; 
  signal N2065 : STD_LOGIC; 
  signal N2066 : STD_LOGIC; 
  signal N2067 : STD_LOGIC; 
  signal N2068 : STD_LOGIC; 
  signal N2069 : STD_LOGIC; 
  signal N2070 : STD_LOGIC; 
  signal N2071 : STD_LOGIC; 
  signal N2072 : STD_LOGIC; 
  signal N2073 : STD_LOGIC; 
  signal N2074 : STD_LOGIC; 
  signal N2075 : STD_LOGIC; 
  signal N2076 : STD_LOGIC; 
  signal N2077 : STD_LOGIC; 
  signal N2078 : STD_LOGIC; 
  signal N2079 : STD_LOGIC; 
  signal N2080 : STD_LOGIC; 
  signal N2081 : STD_LOGIC; 
  signal N2082 : STD_LOGIC; 
  signal N2083 : STD_LOGIC; 
  signal N2084 : STD_LOGIC; 
  signal N2085 : STD_LOGIC; 
  signal N2086 : STD_LOGIC; 
  signal N2087 : STD_LOGIC; 
  signal N2088 : STD_LOGIC; 
  signal N2089 : STD_LOGIC; 
  signal N2090 : STD_LOGIC; 
  signal N2091 : STD_LOGIC; 
  signal N2092 : STD_LOGIC; 
  signal N2093 : STD_LOGIC; 
  signal N2094 : STD_LOGIC; 
  signal N2095 : STD_LOGIC; 
  signal N2096 : STD_LOGIC; 
  signal N2097 : STD_LOGIC; 
  signal N2098 : STD_LOGIC; 
  signal N2099 : STD_LOGIC; 
  signal N2100 : STD_LOGIC; 
  signal N2101 : STD_LOGIC; 
  signal N2102 : STD_LOGIC; 
  signal N2103 : STD_LOGIC; 
  signal N2104 : STD_LOGIC; 
  signal N2105 : STD_LOGIC; 
  signal N2106 : STD_LOGIC; 
  signal N2107 : STD_LOGIC; 
  signal N2108 : STD_LOGIC; 
  signal N2109 : STD_LOGIC; 
  signal N2110 : STD_LOGIC; 
  signal N2111 : STD_LOGIC; 
  signal N2112 : STD_LOGIC; 
  signal N2113 : STD_LOGIC; 
  signal N2114 : STD_LOGIC; 
  signal N2115 : STD_LOGIC; 
  signal N2116 : STD_LOGIC; 
  signal N2117 : STD_LOGIC; 
  signal N2118 : STD_LOGIC; 
  signal N2119 : STD_LOGIC; 
  signal N2120 : STD_LOGIC; 
  signal N2121 : STD_LOGIC; 
  signal N2122 : STD_LOGIC; 
  signal N2123 : STD_LOGIC; 
  signal N2124 : STD_LOGIC; 
  signal N2125 : STD_LOGIC; 
  signal N2126 : STD_LOGIC; 
  signal N2127 : STD_LOGIC; 
  signal N2128 : STD_LOGIC; 
  signal N2129 : STD_LOGIC; 
  signal N2130 : STD_LOGIC; 
  signal N2131 : STD_LOGIC; 
  signal N2132 : STD_LOGIC; 
  signal N2133 : STD_LOGIC; 
  signal N2134 : STD_LOGIC; 
  signal N2135 : STD_LOGIC; 
  signal N2136 : STD_LOGIC; 
  signal N2137 : STD_LOGIC; 
  signal N2138 : STD_LOGIC; 
  signal N2139 : STD_LOGIC; 
  signal N2140 : STD_LOGIC; 
  signal N2141 : STD_LOGIC; 
  signal N2142 : STD_LOGIC; 
  signal N2143 : STD_LOGIC; 
  signal N2144 : STD_LOGIC; 
  signal N2145 : STD_LOGIC; 
  signal N2146 : STD_LOGIC; 
  signal N2147 : STD_LOGIC; 
  signal N2148 : STD_LOGIC; 
  signal N2149 : STD_LOGIC; 
  signal N2150 : STD_LOGIC; 
  signal N2151 : STD_LOGIC; 
  signal N2152 : STD_LOGIC; 
  signal N2153 : STD_LOGIC; 
  signal N2154 : STD_LOGIC; 
  signal N2155 : STD_LOGIC; 
  signal N2156 : STD_LOGIC; 
  signal N2157 : STD_LOGIC; 
  signal N2158 : STD_LOGIC; 
  signal N2159 : STD_LOGIC; 
  signal N2160 : STD_LOGIC; 
  signal N2161 : STD_LOGIC; 
  signal N2162 : STD_LOGIC; 
  signal N2163 : STD_LOGIC; 
  signal N2164 : STD_LOGIC; 
  signal N2165 : STD_LOGIC; 
  signal N2166 : STD_LOGIC; 
  signal N2167 : STD_LOGIC; 
  signal N2168 : STD_LOGIC; 
  signal N2169 : STD_LOGIC; 
  signal N2170 : STD_LOGIC; 
  signal N2171 : STD_LOGIC; 
  signal N2172 : STD_LOGIC; 
  signal N2173 : STD_LOGIC; 
  signal N2174 : STD_LOGIC; 
  signal N2175 : STD_LOGIC; 
  signal N2176 : STD_LOGIC; 
  signal N2177 : STD_LOGIC; 
  signal N2178 : STD_LOGIC; 
  signal N2179 : STD_LOGIC; 
  signal N2180 : STD_LOGIC; 
  signal N2181 : STD_LOGIC; 
  signal N2182 : STD_LOGIC; 
  signal N2183 : STD_LOGIC; 
  signal N2184 : STD_LOGIC; 
  signal N2185 : STD_LOGIC; 
  signal N2186 : STD_LOGIC; 
  signal N2187 : STD_LOGIC; 
  signal N2188 : STD_LOGIC; 
  signal N2189 : STD_LOGIC; 
  signal N2190 : STD_LOGIC; 
  signal N2191 : STD_LOGIC; 
  signal N2192 : STD_LOGIC; 
  signal N2193 : STD_LOGIC; 
  signal N2194 : STD_LOGIC; 
  signal N2195 : STD_LOGIC; 
  signal N2196 : STD_LOGIC; 
  signal N2197 : STD_LOGIC; 
  signal N2198 : STD_LOGIC; 
  signal N2199 : STD_LOGIC; 
  signal N2200 : STD_LOGIC; 
  signal N2201 : STD_LOGIC; 
  signal N2202 : STD_LOGIC; 
  signal N2203 : STD_LOGIC; 
  signal N2204 : STD_LOGIC; 
  signal N2205 : STD_LOGIC; 
  signal N2206 : STD_LOGIC; 
  signal N2207 : STD_LOGIC; 
  signal N2208 : STD_LOGIC; 
  signal N2209 : STD_LOGIC; 
  signal N2210 : STD_LOGIC; 
  signal N2211 : STD_LOGIC; 
  signal N2212 : STD_LOGIC; 
  signal N2213 : STD_LOGIC; 
  signal N2214 : STD_LOGIC; 
  signal N2215 : STD_LOGIC; 
  signal N2216 : STD_LOGIC; 
  signal N2217 : STD_LOGIC; 
  signal N2218 : STD_LOGIC; 
  signal N2219 : STD_LOGIC; 
  signal N2220 : STD_LOGIC; 
  signal N2221 : STD_LOGIC; 
  signal N2222 : STD_LOGIC; 
  signal N2223 : STD_LOGIC; 
  signal N2224 : STD_LOGIC; 
  signal N2225 : STD_LOGIC; 
  signal N2226 : STD_LOGIC; 
  signal N2227 : STD_LOGIC; 
  signal N2228 : STD_LOGIC; 
  signal N2229 : STD_LOGIC; 
  signal N2230 : STD_LOGIC; 
  signal N2231 : STD_LOGIC; 
  signal N2232 : STD_LOGIC; 
  signal N2233 : STD_LOGIC; 
  signal N2234 : STD_LOGIC; 
  signal N2235 : STD_LOGIC; 
  signal N2236 : STD_LOGIC; 
  signal N2237 : STD_LOGIC; 
  signal N2238 : STD_LOGIC; 
  signal N2239 : STD_LOGIC; 
  signal N2240 : STD_LOGIC; 
  signal N2241 : STD_LOGIC; 
  signal N2242 : STD_LOGIC; 
  signal N2243 : STD_LOGIC; 
  signal N2244 : STD_LOGIC; 
  signal N2245 : STD_LOGIC; 
  signal N2246 : STD_LOGIC; 
  signal N2247 : STD_LOGIC; 
  signal N2248 : STD_LOGIC; 
  signal N2249 : STD_LOGIC; 
  signal N2250 : STD_LOGIC; 
  signal N2251 : STD_LOGIC; 
  signal N2252 : STD_LOGIC; 
  signal N2253 : STD_LOGIC; 
  signal N2254 : STD_LOGIC; 
  signal N2255 : STD_LOGIC; 
  signal N2256 : STD_LOGIC; 
  signal N2257 : STD_LOGIC; 
  signal N2258 : STD_LOGIC; 
  signal N2259 : STD_LOGIC; 
  signal N2260 : STD_LOGIC; 
  signal N2261 : STD_LOGIC; 
  signal N2262 : STD_LOGIC; 
  signal N2263 : STD_LOGIC; 
  signal N2264 : STD_LOGIC; 
  signal N2265 : STD_LOGIC; 
  signal N2266 : STD_LOGIC; 
  signal N2267 : STD_LOGIC; 
  signal N2268 : STD_LOGIC; 
  signal N2269 : STD_LOGIC; 
  signal N2270 : STD_LOGIC; 
  signal N2271 : STD_LOGIC; 
  signal N2272 : STD_LOGIC; 
  signal N2273 : STD_LOGIC; 
  signal N2274 : STD_LOGIC; 
  signal N2275 : STD_LOGIC; 
  signal N2276 : STD_LOGIC; 
  signal N2277 : STD_LOGIC; 
  signal N2278 : STD_LOGIC; 
  signal N2279 : STD_LOGIC; 
  signal N2280 : STD_LOGIC; 
  signal N2281 : STD_LOGIC; 
  signal N2282 : STD_LOGIC; 
  signal N2283 : STD_LOGIC; 
  signal N2284 : STD_LOGIC; 
  signal N2285 : STD_LOGIC; 
  signal N2286 : STD_LOGIC; 
  signal N2287 : STD_LOGIC; 
  signal N2288 : STD_LOGIC; 
  signal N2289 : STD_LOGIC; 
  signal N2290 : STD_LOGIC; 
  signal N2291 : STD_LOGIC; 
  signal N2292 : STD_LOGIC; 
  signal N2293 : STD_LOGIC; 
  signal N2294 : STD_LOGIC; 
  signal N2295 : STD_LOGIC; 
  signal N2296 : STD_LOGIC; 
  signal N2297 : STD_LOGIC; 
  signal N2298 : STD_LOGIC; 
  signal N2299 : STD_LOGIC; 
  signal N2300 : STD_LOGIC; 
  signal N2301 : STD_LOGIC; 
  signal N2302 : STD_LOGIC; 
  signal N2303 : STD_LOGIC; 
  signal N2304 : STD_LOGIC; 
  signal N2305 : STD_LOGIC; 
  signal N2306 : STD_LOGIC; 
  signal N2307 : STD_LOGIC; 
  signal N2308 : STD_LOGIC; 
  signal N2309 : STD_LOGIC; 
  signal N2310 : STD_LOGIC; 
  signal N2311 : STD_LOGIC; 
  signal N2312 : STD_LOGIC; 
  signal N2313 : STD_LOGIC; 
  signal N2314 : STD_LOGIC; 
  signal N2315 : STD_LOGIC; 
  signal N2316 : STD_LOGIC; 
  signal N2317 : STD_LOGIC; 
  signal N2318 : STD_LOGIC; 
  signal N2319 : STD_LOGIC; 
  signal N2320 : STD_LOGIC; 
  signal N2321 : STD_LOGIC; 
  signal N2322 : STD_LOGIC; 
  signal N2323 : STD_LOGIC; 
  signal N2324 : STD_LOGIC; 
  signal N2325 : STD_LOGIC; 
  signal N2326 : STD_LOGIC; 
  signal N2327 : STD_LOGIC; 
  signal N2328 : STD_LOGIC; 
  signal N2329 : STD_LOGIC; 
  signal N2330 : STD_LOGIC; 
  signal N2331 : STD_LOGIC; 
  signal N2332 : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_B_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH1_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mult_Mmult_ABH_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a032_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a031_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a029_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a028_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a030_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a027_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a026_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a024_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a023_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a025_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a022_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a021_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a019_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a018_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a020_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a016_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a015_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a017_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a013_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a012_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a014_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a011_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a010_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a08_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a07_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a09_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a06_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a05_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a03_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a02_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a04_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_sysreg_Mram_bank_a01_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b132_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b131_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b130_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b129_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b128_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b127_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b126_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b125_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b124_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b123_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b122_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b121_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b120_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b119_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b118_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b117_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b116_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b115_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b114_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b113_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b112_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b111_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b110_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b19_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b18_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b17_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b16_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b15_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b14_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b13_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b11_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b032_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b12_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b031_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b030_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b029_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b028_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b027_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b026_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b025_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b024_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b023_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b022_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b021_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b020_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b019_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b018_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b016_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b015_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b017_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b014_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b013_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b012_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b011_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b010_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b09_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b08_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b07_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b06_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b05_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b04_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b03_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b02_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_b01_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a131_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a130_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a132_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a129_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a128_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a127_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a126_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a125_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a124_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a123_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a122_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a121_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a120_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a119_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a118_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a117_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a116_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a115_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a114_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a113_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a112_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a111_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a110_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a19_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a18_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a17_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a16_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a15_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a14_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a13_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a12_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a11_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a032_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a030_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a029_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a031_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a028_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a027_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a026_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a025_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a024_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a023_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a022_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a021_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a020_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a019_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a018_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a017_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a016_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a015_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a013_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a012_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a014_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a011_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a010_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a09_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a08_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a07_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a06_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a05_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a04_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a03_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a02_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_bank_a01_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_tag_a0_wb_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_tag_a0_rb_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_tag_a0_ra_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_tag_a1_wa_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_tag_a1_rb_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_datapath_u_gpreg_Mram_tag_a1_ra_SPO_UNCONNECTED : STD_LOGIC; 
  signal u_decode_MA_SZ : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_decode_MULCOM2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_decode_REGNUM_X : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_REGNUM_Y : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_REGNUM_Z : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_REGNUM_W : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_ALUFUNC : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u_decode_MACSEL1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_decode_MACSEL2 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_decode_CONST_IFDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal u_decode_CMPCOM : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u_decode_SFTFUNC : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u_decode_ILEVEL : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_mult_MACH : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_mult_MACL : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal ma_ad : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal ma_dw : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal macin1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal macin2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal if_ad : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal adr : STD_LOGIC_VECTOR ( 31 downto 2 ); 
  signal NlwRenamedSig_OI_adr : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal dati : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal access_sz : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal ma_adr : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mr_access_sz : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal iad : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal if_dr : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal if_dr_prev : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal data_prev : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal sel_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal ma_dr : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal dato : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_decode_n1852 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_decode_EX_MA_SZ : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_decode_EX_SFTFUNC : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u_decode_n2542 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u_decode_n2730 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal u_decode_EX_REGNUM_Y : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_EX_CMPCOM : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u_decode_EX_MULCOM2 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal u_decode_WB_REGNUM_W : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_EX_ALUFUNC : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u_decode_EX_REGNUM_Z : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_EX_REGNUM_X : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_INSTR_STATE : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_decode_IF_DR_EVT : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_decode_WB2_REGNUM_W : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_WB1_REGNUM_W : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_IR : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_decode_INSTR_SEQ : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_decode_WB2_MULCOM2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_decode_WB1_MULCOM2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_decode_WB2_MACSEL2 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_decode_WB1_MACSEL2 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_decode_WB2_MACSEL1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_decode_WB1_MACSEL1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_mult_Madd_ADDRESULT_lut : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal u_mult_Madd_ADDRESULT_cy : STD_LOGIC_VECTOR ( 62 downto 0 ); 
  signal u_mult_Madd_P23_cy : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal u_mult_Madd_P23_lut : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal u_mult_Mmult_ABH0_Madd_lut : STD_LOGIC_VECTOR ( 46 downto 17 ); 
  signal u_mult_Mmult_ABH0_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal u_mult_ABH : STD_LOGIC_VECTOR ( 46 downto 17 ); 
  signal u_mult_P23 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal u_mult_C : STD_LOGIC_VECTOR ( 63 downto 31 ); 
  signal u_mult_P23S : STD_LOGIC_VECTOR ( 32 downto 32 ); 
  signal u_mult_PM : STD_LOGIC_VECTOR ( 47 downto 15 ); 
  signal u_mult_BH : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mult_AH : STD_LOGIC_VECTOR ( 30 downto 15 ); 
  signal u_mult_ADDRESULT : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal u_mult_P2 : STD_LOGIC_VECTOR ( 14 downto 1 ); 
  signal u_mult_ADD : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_mult_MB : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_mult_M2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_mult_M1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_w_cryeove : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_datapath_aluinx : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_datapath_aluiny : STD_LOGIC_VECTOR ( 31 downto 12 ); 
  signal u_datapath_divout : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_srf_wd : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_srfnum_wa : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_datapath_srfnum_ra : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_datapath_pc : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_srf_rd : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_sftout : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_ybus : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal u_datapath_xbus : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal u_datapath_u_gpreg_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_gpreg_n0081 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_gpreg_n0076 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_gpreg_n0080 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_gpreg_n0075 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_comparator_Mcompar_HI_cy : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal u_datapath_u_alu_Madd_SUM_lut : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal u_datapath_u_alu_Madd_SUM_cy : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_alu_Madd_n0091_cy : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_alu_Madd_n0091_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_alu_SUM : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal u_datapath_u_alu_n0091 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u_datapath_u_divider_Mcompar_ADDLT_cy : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_divider_Mcompar_ADDLT_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_divider_Mcompar_SUBGT_cy : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_divider_Mcompar_SUBGT_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_divider_Maddsub_Y_v_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_u_divider_Maddsub_Y_v_cy : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal u_datapath_macin2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_datapath_macin1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
begin
  db_o_a(31) <= adr(31);
  db_o_a(30) <= adr(30);
  db_o_a(29) <= adr(29);
  db_o_a(28) <= adr(28);
  db_o_a(27) <= adr(27);
  db_o_a(26) <= adr(26);
  db_o_a(25) <= adr(25);
  db_o_a(24) <= adr(24);
  db_o_a(23) <= adr(23);
  db_o_a(22) <= adr(22);
  db_o_a(21) <= adr(21);
  db_o_a(20) <= adr(20);
  db_o_a(19) <= adr(19);
  db_o_a(18) <= adr(18);
  db_o_a(17) <= adr(17);
  db_o_a(16) <= adr(16);
  db_o_a(15) <= adr(15);
  db_o_a(14) <= adr(14);
  db_o_a(13) <= adr(13);
  db_o_a(12) <= adr(12);
  db_o_a(11) <= adr(11);
  db_o_a(10) <= adr(10);
  db_o_a(9) <= adr(9);
  db_o_a(8) <= adr(8);
  db_o_a(7) <= adr(7);
  db_o_a(6) <= adr(6);
  db_o_a(5) <= adr(5);
  db_o_a(4) <= adr(4);
  db_o_a(3) <= adr(3);
  db_o_a(2) <= adr(2);
  db_o_a(1) <= NlwRenamedSig_OI_adr(1);
  db_o_a(0) <= NlwRenamedSig_OI_adr(0);
  inst_o_a(31) <= iad(31);
  inst_o_a(30) <= iad(30);
  inst_o_a(29) <= iad(29);
  inst_o_a(28) <= iad(28);
  inst_o_a(27) <= iad(27);
  inst_o_a(26) <= iad(26);
  inst_o_a(25) <= iad(25);
  inst_o_a(24) <= iad(24);
  inst_o_a(23) <= iad(23);
  inst_o_a(22) <= iad(22);
  inst_o_a(21) <= iad(21);
  inst_o_a(20) <= iad(20);
  inst_o_a(19) <= iad(19);
  inst_o_a(18) <= iad(18);
  inst_o_a(17) <= iad(17);
  inst_o_a(16) <= iad(16);
  inst_o_a(15) <= iad(15);
  inst_o_a(14) <= iad(14);
  inst_o_a(13) <= iad(13);
  inst_o_a(12) <= iad(12);
  inst_o_a(11) <= iad(11);
  inst_o_a(10) <= iad(10);
  inst_o_a(9) <= iad(9);
  inst_o_a(8) <= iad(8);
  inst_o_a(7) <= iad(7);
  inst_o_a(6) <= iad(6);
  inst_o_a(5) <= iad(5);
  inst_o_a(4) <= iad(4);
  inst_o_a(3) <= iad(3);
  inst_o_a(2) <= iad(2);
  inst_o_a(1) <= iad(1);
  db_o_en <= NlwRenamedSig_OI_mfetch;
  db_o_rd <= NlwRenamedSig_OI_db_rd;
  inst_o_en <= NlwRenamedSig_OI_ifetch;
  XST_VCC : VCC
    port map (
      P => N0
    );
  XST_GND : GND
    port map (
      G => if_stall
    );
  if_dr_prev_0 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_0_Q,
      Q => if_dr_prev(0)
    );
  if_dr_prev_1 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_1_Q,
      Q => if_dr_prev(1)
    );
  if_dr_prev_2 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_2_Q,
      Q => if_dr_prev(2)
    );
  if_dr_prev_3 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_3_Q,
      Q => if_dr_prev(3)
    );
  if_dr_prev_4 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_4_Q,
      Q => if_dr_prev(4)
    );
  if_dr_prev_5 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_5_Q,
      Q => if_dr_prev(5)
    );
  if_dr_prev_6 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_6_Q,
      Q => if_dr_prev(6)
    );
  if_dr_prev_7 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_7_Q,
      Q => if_dr_prev(7)
    );
  if_dr_prev_8 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_8_Q,
      Q => if_dr_prev(8)
    );
  if_dr_prev_9 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_9_Q,
      Q => if_dr_prev(9)
    );
  if_dr_prev_10 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_10_Q,
      Q => if_dr_prev(10)
    );
  if_dr_prev_11 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_11_Q,
      Q => if_dr_prev(11)
    );
  if_dr_prev_12 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_12_Q,
      Q => if_dr_prev(12)
    );
  if_dr_prev_13 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_13_Q,
      Q => if_dr_prev(13)
    );
  if_dr_prev_14 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_14_Q,
      Q => if_dr_prev(14)
    );
  if_dr_prev_15 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_15_Q,
      Q => if_dr_prev(15)
    );
  data_prev_0 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_0_Q,
      Q => data_prev(0)
    );
  data_prev_1 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_1_Q,
      Q => data_prev(1)
    );
  data_prev_2 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_2_Q,
      Q => data_prev(2)
    );
  data_prev_3 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_3_Q,
      Q => data_prev(3)
    );
  data_prev_4 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_4_Q,
      Q => data_prev(4)
    );
  data_prev_5 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_5_Q,
      Q => data_prev(5)
    );
  data_prev_6 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_6_Q,
      Q => data_prev(6)
    );
  data_prev_7 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_7_Q,
      Q => data_prev(7)
    );
  data_prev_8 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_8_Q,
      Q => data_prev(8)
    );
  data_prev_9 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_9_Q,
      Q => data_prev(9)
    );
  data_prev_10 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_10_Q,
      Q => data_prev(10)
    );
  data_prev_11 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_11_Q,
      Q => data_prev(11)
    );
  data_prev_12 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_12_Q,
      Q => data_prev(12)
    );
  data_prev_13 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_13_Q,
      Q => data_prev(13)
    );
  data_prev_14 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_14_Q,
      Q => data_prev(14)
    );
  data_prev_15 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_15_Q,
      Q => data_prev(15)
    );
  data_prev_16 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_16_Q,
      Q => data_prev(16)
    );
  data_prev_17 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_17_Q,
      Q => data_prev(17)
    );
  data_prev_18 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_18_Q,
      Q => data_prev(18)
    );
  data_prev_19 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_19_Q,
      Q => data_prev(19)
    );
  data_prev_20 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_20_Q,
      Q => data_prev(20)
    );
  data_prev_21 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_21_Q,
      Q => data_prev(21)
    );
  data_prev_22 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_22_Q,
      Q => data_prev(22)
    );
  data_prev_23 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_23_Q,
      Q => data_prev(23)
    );
  data_prev_24 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_24_Q,
      Q => data_prev(24)
    );
  data_prev_25 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_25_Q,
      Q => data_prev(25)
    );
  data_prev_26 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_26_Q,
      Q => data_prev(26)
    );
  data_prev_27 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_27_Q,
      Q => data_prev(27)
    );
  data_prev_28 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_28_Q,
      Q => data_prev(28)
    );
  data_prev_29 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_29_Q,
      Q => data_prev(29)
    );
  data_prev_30 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_30_Q,
      Q => data_prev(30)
    );
  data_prev_31 : FDE
    port map (
      C => clk,
      CE => Q_n0292_inv,
      D => data_prev_31_db_i_d_31_mux_13_OUT_31_Q,
      Q => data_prev(31)
    );
  ifetch : FDCE
    port map (
      C => clk,
      CE => Q_n0284_inv,
      CLR => rst,
      D => ifetch_if_issue_MUX_63_o,
      Q => NlwRenamedSig_OI_ifetch
    );
  mfetch : FDCE
    port map (
      C => clk,
      CE => Q_n0288_inv,
      CLR => rst,
      D => Q_n0246_inv1_732,
      Q => NlwRenamedSig_OI_mfetch
    );
  dati_0 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_0_Q,
      Q => dati(0)
    );
  dati_1 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_1_Q,
      Q => dati(1)
    );
  dati_2 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_2_Q,
      Q => dati(2)
    );
  dati_3 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_3_Q,
      Q => dati(3)
    );
  dati_4 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_4_Q,
      Q => dati(4)
    );
  dati_5 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_5_Q,
      Q => dati(5)
    );
  dati_6 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_6_Q,
      Q => dati(6)
    );
  dati_7 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_7_Q,
      Q => dati(7)
    );
  dati_8 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_8_Q,
      Q => dati(8)
    );
  dati_9 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_9_Q,
      Q => dati(9)
    );
  dati_10 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_10_Q,
      Q => dati(10)
    );
  dati_11 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_11_Q,
      Q => dati(11)
    );
  dati_12 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_12_Q,
      Q => dati(12)
    );
  dati_13 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_13_Q,
      Q => dati(13)
    );
  dati_14 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_14_Q,
      Q => dati(14)
    );
  dati_15 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_15_Q,
      Q => dati(15)
    );
  dati_16 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_16_Q,
      Q => dati(16)
    );
  dati_17 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_17_Q,
      Q => dati(17)
    );
  dati_18 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_18_Q,
      Q => dati(18)
    );
  dati_19 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_19_Q,
      Q => dati(19)
    );
  dati_20 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_20_Q,
      Q => dati(20)
    );
  dati_21 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_21_Q,
      Q => dati(21)
    );
  dati_22 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_22_Q,
      Q => dati(22)
    );
  dati_23 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_23_Q,
      Q => dati(23)
    );
  dati_24 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_24_Q,
      Q => dati(24)
    );
  dati_25 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_25_Q,
      Q => dati(25)
    );
  dati_26 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_26_Q,
      Q => dati(26)
    );
  dati_27 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_27_Q,
      Q => dati(27)
    );
  dati_28 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_28_Q,
      Q => dati(28)
    );
  dati_29 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_29_Q,
      Q => dati(29)
    );
  dati_30 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_30_Q,
      Q => dati(30)
    );
  dati_31 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => data_prev_31_db_i_d_31_mux_13_OUT_31_Q,
      Q => dati(31)
    );
  if_dr_0 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_0_Q,
      Q => if_dr(0)
    );
  if_dr_1 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_1_Q,
      Q => if_dr(1)
    );
  if_dr_2 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_2_Q,
      Q => if_dr(2)
    );
  if_dr_3 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_3_Q,
      Q => if_dr(3)
    );
  if_dr_4 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_4_Q,
      Q => if_dr(4)
    );
  if_dr_5 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_5_Q,
      Q => if_dr(5)
    );
  if_dr_6 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_6_Q,
      Q => if_dr(6)
    );
  if_dr_7 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_7_Q,
      Q => if_dr(7)
    );
  if_dr_8 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_8_Q,
      Q => if_dr(8)
    );
  if_dr_9 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_9_Q,
      Q => if_dr(9)
    );
  if_dr_10 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_10_Q,
      Q => if_dr(10)
    );
  if_dr_11 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_11_Q,
      Q => if_dr(11)
    );
  if_dr_12 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_12_Q,
      Q => if_dr(12)
    );
  if_dr_13 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_13_Q,
      Q => if_dr(13)
    );
  if_dr_14 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_14_Q,
      Q => if_dr(14)
    );
  if_dr_15 : FDCE
    port map (
      C => clk,
      CE => Q_n0277_inv,
      CLR => rst,
      D => if_dr_prev_15_inst_i_d_15_mux_11_OUT_15_Q,
      Q => if_dr(15)
    );
  iad_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(1),
      Q => iad(1)
    );
  iad_2 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(2),
      Q => iad(2)
    );
  iad_3 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(3),
      Q => iad(3)
    );
  iad_4 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(4),
      Q => iad(4)
    );
  iad_5 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(5),
      Q => iad(5)
    );
  iad_6 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(6),
      Q => iad(6)
    );
  iad_7 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(7),
      Q => iad(7)
    );
  iad_8 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(8),
      Q => iad(8)
    );
  iad_9 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(9),
      Q => iad(9)
    );
  iad_10 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(10),
      Q => iad(10)
    );
  iad_11 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(11),
      Q => iad(11)
    );
  iad_12 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(12),
      Q => iad(12)
    );
  iad_13 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(13),
      Q => iad(13)
    );
  iad_14 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(14),
      Q => iad(14)
    );
  iad_15 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(15),
      Q => iad(15)
    );
  iad_16 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(16),
      Q => iad(16)
    );
  iad_17 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(17),
      Q => iad(17)
    );
  iad_18 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(18),
      Q => iad(18)
    );
  iad_19 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(19),
      Q => iad(19)
    );
  iad_20 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(20),
      Q => iad(20)
    );
  iad_21 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(21),
      Q => iad(21)
    );
  iad_22 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(22),
      Q => iad(22)
    );
  iad_23 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(23),
      Q => iad(23)
    );
  iad_24 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(24),
      Q => iad(24)
    );
  iad_25 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(25),
      Q => iad(25)
    );
  iad_26 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(26),
      Q => iad(26)
    );
  iad_27 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(27),
      Q => iad(27)
    );
  iad_28 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(28),
      Q => iad(28)
    );
  iad_29 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(29),
      Q => iad(29)
    );
  iad_30 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(30),
      Q => iad(30)
    );
  iad_31 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_ad(31),
      Q => iad(31)
    );
  access_sz_0 : FDCE
    port map (
      C => clk,
      CE => Q_n0264_inv,
      CLR => rst,
      D => u_decode_MA_SZ(0),
      Q => access_sz(0)
    );
  access_sz_1 : FDCE
    port map (
      C => clk,
      CE => Q_n0264_inv,
      CLR => rst,
      D => u_decode_MA_SZ(1),
      Q => access_sz(1)
    );
  ifflag : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => if_issue,
      Q => ifflag_579
    );
  adr_0 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_0_Q,
      Q => NlwRenamedSig_OI_adr(0)
    );
  adr_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_1_Q,
      Q => NlwRenamedSig_OI_adr(1)
    );
  adr_2 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_2_Q,
      Q => adr(2)
    );
  adr_3 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_3_Q,
      Q => adr(3)
    );
  adr_4 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_4_Q,
      Q => adr(4)
    );
  adr_5 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_5_Q,
      Q => adr(5)
    );
  adr_6 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_6_Q,
      Q => adr(6)
    );
  adr_7 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_7_Q,
      Q => adr(7)
    );
  adr_8 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_8_Q,
      Q => adr(8)
    );
  adr_9 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_9_Q,
      Q => adr(9)
    );
  adr_10 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_10_Q,
      Q => adr(10)
    );
  adr_11 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_11_Q,
      Q => adr(11)
    );
  adr_12 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_12_Q,
      Q => adr(12)
    );
  adr_13 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_13_Q,
      Q => adr(13)
    );
  adr_14 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_14_Q,
      Q => adr(14)
    );
  adr_15 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_15_Q,
      Q => adr(15)
    );
  adr_16 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_16_Q,
      Q => adr(16)
    );
  adr_17 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_17_Q,
      Q => adr(17)
    );
  adr_18 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_18_Q,
      Q => adr(18)
    );
  adr_19 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_19_Q,
      Q => adr(19)
    );
  adr_20 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_20_Q,
      Q => adr(20)
    );
  adr_21 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_21_Q,
      Q => adr(21)
    );
  adr_22 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_22_Q,
      Q => adr(22)
    );
  adr_23 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_23_Q,
      Q => adr(23)
    );
  adr_24 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_24_Q,
      Q => adr(24)
    );
  adr_25 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_25_Q,
      Q => adr(25)
    );
  adr_26 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_26_Q,
      Q => adr(26)
    );
  adr_27 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_27_Q,
      Q => adr(27)
    );
  adr_28 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_28_Q,
      Q => adr(28)
    );
  adr_29 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_29_Q,
      Q => adr(29)
    );
  adr_30 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_30_Q,
      Q => adr(30)
    );
  adr_31 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_ad_31_mux_7_OUT_31_Q,
      Q => adr(31)
    );
  db_o_we_0 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => sel_w(0),
      Q => db_o_we(0)
    );
  db_o_we_1 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => sel_w(1),
      Q => db_o_we(1)
    );
  db_o_we_2 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => sel_w(2),
      Q => db_o_we(2)
    );
  db_o_we_3 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => sel_w(3),
      Q => db_o_we(3)
    );
  mr_access_sz_0 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => access_sz(0),
      Q => mr_access_sz(0)
    );
  mr_access_sz_1 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => access_sz(1),
      Q => mr_access_sz(1)
    );
  db_rd : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_wr_MUX_43_o,
      Q => NlwRenamedSig_OI_db_rd
    );
  db_o_wr_174 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => GND_4_o_ma_wr_MUX_44_o,
      Q => db_o_wr
    );
  ma_adr_0 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => NlwRenamedSig_OI_adr(0),
      Q => ma_adr(0)
    );
  ma_adr_1 : FDCE
    port map (
      C => clk,
      CE => Q_n0250_inv,
      CLR => rst,
      D => NlwRenamedSig_OI_adr(1),
      Q => ma_adr(1)
    );
  db_o_d_0 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(0),
      Q => db_o_d(0)
    );
  db_o_d_1 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(1),
      Q => db_o_d(1)
    );
  db_o_d_2 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(2),
      Q => db_o_d(2)
    );
  db_o_d_3 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(3),
      Q => db_o_d(3)
    );
  db_o_d_4 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(4),
      Q => db_o_d(4)
    );
  db_o_d_5 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(5),
      Q => db_o_d(5)
    );
  db_o_d_6 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(6),
      Q => db_o_d(6)
    );
  db_o_d_7 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(7),
      Q => db_o_d(7)
    );
  db_o_d_8 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(8),
      Q => db_o_d(8)
    );
  db_o_d_9 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(9),
      Q => db_o_d(9)
    );
  db_o_d_10 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(10),
      Q => db_o_d(10)
    );
  db_o_d_11 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(11),
      Q => db_o_d(11)
    );
  db_o_d_12 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(12),
      Q => db_o_d(12)
    );
  db_o_d_13 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(13),
      Q => db_o_d(13)
    );
  db_o_d_14 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(14),
      Q => db_o_d(14)
    );
  db_o_d_15 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => dato(15),
      Q => db_o_d(15)
    );
  db_o_d_16 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato8_f5_5669,
      Q => db_o_d(16)
    );
  db_o_d_17 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato9_f5_5666,
      Q => db_o_d(17)
    );
  db_o_d_18 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato10_f5_5663,
      Q => db_o_d(18)
    );
  db_o_d_19 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato11_f5_5651,
      Q => db_o_d(19)
    );
  db_o_d_20 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato13_f5_5648,
      Q => db_o_d(20)
    );
  db_o_d_21 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato14_f5_5660,
      Q => db_o_d(21)
    );
  db_o_d_22 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato15_f5_5657,
      Q => db_o_d(22)
    );
  db_o_d_23 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato16_f5_5654,
      Q => db_o_d(23)
    );
  db_o_d_24 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato1723_3540,
      Q => db_o_d(24)
    );
  db_o_d_25 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato1823_3554,
      Q => db_o_d(25)
    );
  db_o_d_26 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato1923_3561,
      Q => db_o_d(26)
    );
  db_o_d_27 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato2023,
      Q => db_o_d(27)
    );
  db_o_d_28 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato2123,
      Q => db_o_d(28)
    );
  db_o_d_29 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato2223_3584,
      Q => db_o_d(29)
    );
  db_o_d_30 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato2423_3599,
      Q => db_o_d(30)
    );
  db_o_d_31 : FDCE
    port map (
      C => clk,
      CE => Q_n0246_inv,
      CLR => rst,
      D => Mmux_dato2523_3613,
      Q => db_o_d(31)
    );
  ma_adr_1_2_f5 : MUXF5
    port map (
      I0 => ma_adr_1_4_727,
      I1 => ma_adr_1_3_728,
      S => ma_adr(1),
      O => ma_adr_1_mmx_out
    );
  ma_adr_1_4 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => ma_adr(0),
      I1 => dati(31),
      I2 => dati(23),
      O => ma_adr_1_4_727
    );
  ma_adr_1_3 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => ma_adr(0),
      I1 => dati(15),
      I2 => dati(7),
      O => ma_adr_1_3_728
    );
  u_decode_INSTR_SEQ_3 : FDCE
    port map (
      C => clk,
      CE => u_decode_n1757_inv,
      CLR => rst,
      D => u_decode_Mcount_INSTR_SEQ_eqn_3_832,
      Q => u_decode_INSTR_SEQ(3)
    );
  u_decode_INSTR_SEQ_2 : FDCE
    port map (
      C => clk,
      CE => u_decode_n1757_inv,
      CLR => rst,
      D => u_decode_Mcount_INSTR_SEQ_eqn_2,
      Q => u_decode_INSTR_SEQ(2)
    );
  u_decode_INSTR_SEQ_1 : FDCE
    port map (
      C => clk,
      CE => u_decode_n1757_inv1_cepot_4674,
      CLR => rst,
      D => u_decode_INSTR_SEQ_1_dpot_4676,
      Q => u_decode_INSTR_SEQ(1)
    );
  u_decode_INSTR_SEQ_0 : FDPE
    port map (
      C => clk,
      CE => u_decode_n1757_inv1_cepot_4674,
      D => u_decode_INSTR_SEQ_0_dpot_4675,
      PRE => rst,
      Q => u_decode_INSTR_SEQ(0)
    );
  u_decode_REGNUM_W_3 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB2_REGNUM_W(3),
      Q => u_decode_REGNUM_W(3)
    );
  u_decode_REGNUM_W_2 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB2_REGNUM_W(2),
      Q => u_decode_REGNUM_W(2)
    );
  u_decode_REGNUM_W_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB2_REGNUM_W(1),
      Q => u_decode_REGNUM_W(1)
    );
  u_decode_REGNUM_W_0 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB2_REGNUM_W(0),
      Q => u_decode_REGNUM_W(0)
    );
  u_decode_WB2_REGNUM_W_3 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB1_REGNUM_W(3),
      Q => u_decode_WB2_REGNUM_W(3)
    );
  u_decode_WB2_REGNUM_W_2 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB1_REGNUM_W(2),
      Q => u_decode_WB2_REGNUM_W(2)
    );
  u_decode_WB2_REGNUM_W_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB1_REGNUM_W(1),
      Q => u_decode_WB2_REGNUM_W(1)
    );
  u_decode_WB2_REGNUM_W_0 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB1_REGNUM_W(0),
      Q => u_decode_WB2_REGNUM_W(0)
    );
  u_decode_WB2_MULCOM2_7 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM2(7),
      Q => u_decode_WB2_MULCOM2(7)
    );
  u_decode_WB2_MULCOM2_6 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM2(6),
      Q => u_decode_WB2_MULCOM2(6)
    );
  u_decode_WB2_MULCOM2_5 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM2(5),
      Q => u_decode_WB2_MULCOM2(5)
    );
  u_decode_WB2_MULCOM2_4 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM2(4),
      Q => u_decode_WB2_MULCOM2(4)
    );
  u_decode_WB2_MULCOM2_3 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM2(3),
      Q => u_decode_WB2_MULCOM2(3)
    );
  u_decode_WB2_MULCOM2_2 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM2(2),
      Q => u_decode_WB2_MULCOM2(2)
    );
  u_decode_WB2_MULCOM2_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM2(1),
      Q => u_decode_WB2_MULCOM2(1)
    );
  u_decode_WB2_MULCOM2_0 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM2(0),
      Q => u_decode_WB2_MULCOM2(0)
    );
  u_decode_WRREG_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_WRREG_W_1086,
      Q => u_decode_WRREG_W_184
    );
  u_decode_WB1_REGNUM_W_3 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB_REGNUM_W(3),
      Q => u_decode_WB1_REGNUM_W(3)
    );
  u_decode_WB1_REGNUM_W_2 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB_REGNUM_W(2),
      Q => u_decode_WB1_REGNUM_W(2)
    );
  u_decode_WB1_REGNUM_W_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB_REGNUM_W(1),
      Q => u_decode_WB1_REGNUM_W(1)
    );
  u_decode_WB1_REGNUM_W_0 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB_REGNUM_W(0),
      Q => u_decode_WB1_REGNUM_W(0)
    );
  u_decode_REGNUM_Y_3 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Y(3),
      Q => u_decode_REGNUM_Y(3)
    );
  u_decode_REGNUM_Y_2 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Y(2),
      Q => u_decode_REGNUM_Y(2)
    );
  u_decode_REGNUM_Y_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Y(1),
      Q => u_decode_REGNUM_Y(1)
    );
  u_decode_REGNUM_Y_0 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Y(0),
      Q => u_decode_REGNUM_Y(0)
    );
  u_decode_WB1_MULCOM2_7 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1221,
      Q => u_decode_WB1_MULCOM2(7)
    );
  u_decode_WB1_MULCOM2_6 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_6_Q,
      Q => u_decode_WB1_MULCOM2(6)
    );
  u_decode_WB1_MULCOM2_5 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_5_Q,
      Q => u_decode_WB1_MULCOM2(5)
    );
  u_decode_WB1_MULCOM2_4 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_4_Q,
      Q => u_decode_WB1_MULCOM2(4)
    );
  u_decode_WB1_MULCOM2_3 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_3_Q,
      Q => u_decode_WB1_MULCOM2(3)
    );
  u_decode_WB1_MULCOM2_2 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_2_Q,
      Q => u_decode_WB1_MULCOM2(2)
    );
  u_decode_WB1_MULCOM2_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_1_Q,
      Q => u_decode_WB1_MULCOM2(1)
    );
  u_decode_WB1_MULCOM2_0 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_0_Q,
      Q => u_decode_WB1_MULCOM2(0)
    );
  u_decode_WRVBR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_WRVBR_W_1080,
      Q => u_decode_WRVBR_W_200
    );
  u_decode_RDVBR_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDVBR_Y,
      Q => u_decode_RDVBR_Y_198
    );
  u_decode_WB2_WRREG_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_WRREG_W_1087,
      Q => u_decode_WB2_WRREG_W_1086
    );
  u_decode_CMPCOM_2 : FDRE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_CMPCOM(2),
      R => u_decode_n1489,
      Q => u_decode_CMPCOM(2)
    );
  u_decode_CMPCOM_1 : FDRE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_CMPCOM(1),
      R => u_decode_n1489,
      Q => u_decode_CMPCOM(1)
    );
  u_decode_CMPCOM_0 : FDRE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_CMPCOM(0),
      R => u_decode_n1489,
      Q => u_decode_CMPCOM(0)
    );
  u_decode_WRTEMP_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11935_4200,
      Q => u_decode_WRTEMP_Z_234
    );
  u_decode_T_TSTSET : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11231_4213,
      Q => u_decode_T_TSTSET_226
    );
  u_decode_RDWBUS_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11030_4217,
      Q => u_decode_RDWBUS_Z_223
    );
  u_decode_T_CMPSET : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11161_4226,
      Q => u_decode_T_CMPSET_224
    );
  u_decode_WRPR_PC : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11751_4209,
      Q => u_decode_WRPR_PC_204
    );
  u_decode_WRPR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_WRPR_W_1078,
      Q => u_decode_WRPR_W_203
    );
  u_decode_WB2_WRVBR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_WRVBR_W_1081,
      Q => u_decode_WB2_WRVBR_W_1080
    );
  u_decode_WRPC_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116147_4246,
      Q => u_decode_WRPC_Z_207
    );
  u_decode_WRMADW_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_WRMADW_Y_GND_6_o_MUX_177_o,
      Q => u_decode_WRMADW_Y_186
    );
  u_decode_WB1_WRREG_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13176_4231,
      Q => u_decode_WB1_WRREG_W_1087
    );
  u_decode_WB2_WRPR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_WRPR_W_1079,
      Q => u_decode_WB2_WRPR_W_1078
    );
  u_decode_WB1_WRVBR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_WRVBR_W_GND_6_o_MUX_223_o,
      Q => u_decode_WB1_WRVBR_W_1081
    );
  u_decode_RDSR_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDSR_Y,
      Q => u_decode_RDSR_Y_189
    );
  u_decode_RDCONST_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDCONST_Y,
      Q => u_decode_RDCONST_Y_219
    );
  u_decode_CONST_ZERO84 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_ZERO84,
      Q => u_decode_CONST_ZERO84_214
    );
  u_decode_MA_WR : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_MA_WR,
      Q => u_decode_MA_WR_177
    );
  u_decode_RDPC_X : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDPC_X,
      Q => u_decode_RDPC_X_205
    );
  u_decode_RDREG_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDREG_Y,
      Q => u_decode_RDREG_Y_182
    );
  u_decode_EX1_MAC_BUSY : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_MAC_BUSY,
      Q => u_decode_EX1_MAC_BUSY_1094
    );
  u_decode_REGNUM_X_3 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_X(3),
      Q => u_decode_REGNUM_X(3)
    );
  u_decode_REGNUM_X_2 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_X(2),
      Q => u_decode_REGNUM_X(2)
    );
  u_decode_REGNUM_X_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_X(1),
      Q => u_decode_REGNUM_X(1)
    );
  u_decode_REGNUM_X_0 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_X(0),
      Q => u_decode_REGNUM_X(0)
    );
  u_decode_WB1_WRPR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_WRPR_W_GND_6_o_MUX_231_o,
      Q => u_decode_WB1_WRPR_W_1079
    );
  u_decode_RDPR_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDPR_Y,
      Q => u_decode_RDPR_Y_201
    );
  u_decode_WRPR_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_WRPR_Z_GND_6_o_MUX_230_o,
      Q => u_decode_WRPR_Z_202
    );
  u_decode_WRVBR_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_WRVBR_Z_GND_6_o_MUX_222_o,
      Q => u_decode_WRVBR_Z_199
    );
  u_decode_SFTFUNC_4 : FDRE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_SFTFUNC(4),
      R => u_decode_n1489,
      Q => u_decode_SFTFUNC(4)
    );
  u_decode_SFTFUNC_3 : FDRE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_SFTFUNC(3),
      R => u_decode_n1489,
      Q => u_decode_SFTFUNC(3)
    );
  u_decode_SFTFUNC_2 : FDRE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_SFTFUNC(2),
      R => u_decode_n1489,
      Q => u_decode_SFTFUNC(2)
    );
  u_decode_SFTFUNC_1 : FDRE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_SFTFUNC(1),
      R => u_decode_n1489,
      Q => u_decode_SFTFUNC(1)
    );
  u_decode_SFTFUNC_0 : FDRE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_SFTFUNC(0),
      R => u_decode_n1489,
      Q => u_decode_SFTFUNC(0)
    );
  u_decode_REGNUM_Z_3 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Z(3),
      Q => u_decode_REGNUM_Z(3)
    );
  u_decode_REGNUM_Z_2 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Z(2),
      Q => u_decode_REGNUM_Z(2)
    );
  u_decode_REGNUM_Z_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Z(1),
      Q => u_decode_REGNUM_Z(1)
    );
  u_decode_REGNUM_Z_0 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Z(0),
      Q => u_decode_REGNUM_Z(0)
    );
  u_decode_CONST_ZERO42 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_ZERO42,
      Q => u_decode_CONST_ZERO42_210
    );
  u_decode_ALUFUNC_4 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_ALUFUNC(4),
      Q => u_decode_ALUFUNC(4)
    );
  u_decode_ALUFUNC_3 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_ALUFUNC(3),
      Q => u_decode_ALUFUNC(3)
    );
  u_decode_ALUFUNC_2 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_ALUFUNC(2),
      Q => u_decode_ALUFUNC(2)
    );
  u_decode_ALUFUNC_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_ALUFUNC(1),
      Q => u_decode_ALUFUNC(1)
    );
  u_decode_ALUFUNC_0 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_ALUFUNC(0),
      Q => u_decode_ALUFUNC(0)
    );
  u_decode_CONST_ZERO44 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_ZERO44,
      Q => u_decode_CONST_ZERO44_211
    );
  u_decode_CONST_IFDR_11 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(11),
      Q => u_decode_CONST_IFDR(11)
    );
  u_decode_CONST_IFDR_10 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(10),
      Q => u_decode_CONST_IFDR(10)
    );
  u_decode_CONST_IFDR_9 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(9),
      Q => u_decode_CONST_IFDR(9)
    );
  u_decode_CONST_IFDR_8 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(8),
      Q => u_decode_CONST_IFDR(8)
    );
  u_decode_CONST_IFDR_7 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(7),
      Q => u_decode_CONST_IFDR(7)
    );
  u_decode_CONST_IFDR_6 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(6),
      Q => u_decode_CONST_IFDR(6)
    );
  u_decode_CONST_IFDR_5 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(5),
      Q => u_decode_CONST_IFDR(5)
    );
  u_decode_CONST_IFDR_4 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(4),
      Q => u_decode_CONST_IFDR(4)
    );
  u_decode_CONST_IFDR_3 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(3),
      Q => u_decode_CONST_IFDR(3)
    );
  u_decode_CONST_IFDR_2 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(2),
      Q => u_decode_CONST_IFDR(2)
    );
  u_decode_CONST_IFDR_1 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(1),
      Q => u_decode_CONST_IFDR(1)
    );
  u_decode_CONST_IFDR_0 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_decode_INSTR_STATE(0),
      Q => u_decode_CONST_IFDR(0)
    );
  u_decode_IR_15 : FDPE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      D => u_decode_IF_DR_EVT(15),
      PRE => rst,
      Q => u_decode_IR(15)
    );
  u_decode_IR_14 : FDPE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      D => u_decode_IF_DR_EVT(14),
      PRE => rst,
      Q => u_decode_IR(14)
    );
  u_decode_IR_13 : FDPE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      D => u_decode_IF_DR_EVT(13),
      PRE => rst,
      Q => u_decode_IR(13)
    );
  u_decode_IR_12 : FDPE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      D => u_decode_IF_DR_EVT(12),
      PRE => rst,
      Q => u_decode_IR(12)
    );
  u_decode_IR_11 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(11),
      Q => u_decode_IR(11)
    );
  u_decode_IR_10 : FDPE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      D => u_decode_IF_DR_EVT(10),
      PRE => rst,
      Q => u_decode_IR(10)
    );
  u_decode_IR_9 : FDPE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      D => u_decode_IF_DR_EVT(9),
      PRE => rst,
      Q => u_decode_IR(9)
    );
  u_decode_IR_8 : FDPE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      D => u_decode_IF_DR_EVT(8),
      PRE => rst,
      Q => u_decode_IR(8)
    );
  u_decode_IR_7 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(7),
      Q => u_decode_IR(7)
    );
  u_decode_IR_6 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(6),
      Q => u_decode_IR(6)
    );
  u_decode_IR_5 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(5),
      Q => u_decode_IR(5)
    );
  u_decode_IR_4 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(4),
      Q => u_decode_IR(4)
    );
  u_decode_IR_3 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(3),
      Q => u_decode_IR(3)
    );
  u_decode_IR_2 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(2),
      Q => u_decode_IR(2)
    );
  u_decode_IR_1 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(1),
      Q => u_decode_IR(1)
    );
  u_decode_IR_0 : FDCE
    port map (
      C => clk,
      CE => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o,
      CLR => rst,
      D => u_decode_IF_DR_EVT(0),
      Q => u_decode_IR(0)
    );
  u_decode_WRSR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_WRSR_W_1084,
      Q => u_decode_WRSR_W_191
    );
  u_decode_WRGBR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_WRGBR_W_1082,
      Q => u_decode_WRGBR_W_196
    );
  u_decode_WB2_WRSR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_WRSR_W_1085,
      Q => u_decode_WB2_WRSR_W_1084
    );
  u_decode_WB2_MULCOM1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MULCOM1_1093,
      Q => u_decode_WB2_MULCOM1_1092
    );
  u_decode_WB3_MAC_BUSY : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MAC_BUSY_1096,
      Q => u_decode_WB3_MAC_BUSY_1095
    );
  u_decode_WB2_MACSEL2_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MACSEL2(1),
      Q => u_decode_WB2_MACSEL2(1)
    );
  u_decode_WB2_MACSEL1_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MACSEL1(1),
      Q => u_decode_WB2_MACSEL1(1)
    );
  u_decode_DELAY_SLOT : FDCE
    port map (
      C => clk,
      CE => u_decode_n1757_inv1_cepot_cepot_4952,
      CLR => rst,
      D => u_decode_DELAY_SLOT_dpot1_4953,
      Q => u_decode_DELAY_SLOT_1076
    );
  u_decode_WB2_WRGBR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_WRGBR_W_1083,
      Q => u_decode_WB2_WRGBR_W_1082
    );
  u_decode_WB1_WRSR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13329_4204,
      Q => u_decode_WB1_WRSR_W_1085
    );
  u_decode_WB1_MULCOM1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MULCOM1_GND_6_o_MUX_135_o,
      Q => u_decode_WB1_MULCOM1_1093
    );
  u_decode_WB2_MAC_BUSY : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_MAC_BUSY_1074,
      Q => u_decode_WB2_MAC_BUSY_1096
    );
  u_decode_WB1_MACSEL2_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MACSEL2_1_GND_6_o_mux_12_OUT_1_Q,
      Q => u_decode_WB1_MACSEL2(1)
    );
  u_decode_WB1_MACSEL1_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MACSEL1_1_GND_6_o_mux_0_OUT_1_Q,
      Q => u_decode_WB1_MACSEL1(1)
    );
  u_decode_WB1_MAC_BUSY : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_MAC_BUSY,
      Q => u_decode_WB1_MAC_BUSY_1074
    );
  u_decode_WRMAAD_TEMP : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_WRMAAD_TEMP_GND_6_o_MUX_269_o,
      Q => u_decode_WRMAAD_TEMP_235
    );
  u_decode_MQ_CLR : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_MQ_CLR_GND_6_o_MUX_254_o,
      Q => u_decode_MQ_CLR_232
    );
  u_decode_T_CRYSET : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_T_CRYSET_GND_6_o_MUX_247_o,
      Q => u_decode_T_CRYSET_225
    );
  u_decode_RDVBR_X : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDVBR_X,
      Q => u_decode_RDVBR_X_197
    );
  u_decode_WB1_WRGBR_W : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_WRGBR_W_GND_6_o_MUX_215_o,
      Q => u_decode_WB1_WRGBR_W_1083
    );
  u_decode_RDGBR_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDGBR_Y,
      Q => u_decode_RDGBR_Y_194
    );
  u_decode_RDCONST_X : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDCONST_X,
      Q => u_decode_RDCONST_X_218
    );
  u_decode_RDPC_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDPC_Y,
      Q => u_decode_RDPC_Y_206
    );
  u_decode_WB2_WRMACL : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_WRMACL_1089,
      Q => u_decode_WB2_WRMACL_1088
    );
  u_decode_WB2_WRMACH : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB1_WRMACH_1091,
      Q => u_decode_WB2_WRMACH_1090
    );
  u_decode_T_SET : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_T_SET_GND_6_o_MUX_253_o,
      Q => u_decode_T_SET_231
    );
  u_decode_MQT_DV0SET : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_MQT_DV0SET_GND_6_o_MUX_251_o,
      Q => u_decode_MQT_DV0SET_229
    );
  u_decode_WRGBR_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_WRGBR_Z_GND_6_o_MUX_214_o,
      Q => u_decode_WRGBR_Z_195
    );
  u_decode_WRSR_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_WRSR_Z_GND_6_o_MUX_206_o,
      Q => u_decode_WRSR_Z_190
    );
  u_decode_CONST_ZERO82 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_ZERO82,
      Q => u_decode_CONST_ZERO82_213
    );
  u_decode_WB1_WRMACL : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_WRMACL_GND_6_o_MUX_157_o,
      Q => u_decode_WB1_WRMACL_1089
    );
  u_decode_WB1_WRMACH : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB_WRMACH_GND_6_o_MUX_152_o,
      Q => u_decode_WB1_WRMACH_1091
    );
  u_decode_RDMACL_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDMACL_Y,
      Q => u_decode_RDMACL_Y_188
    );
  u_decode_RDMACH_Y : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDMACH_Y,
      Q => u_decode_RDMACH_Y_187
    );
  u_decode_RDTEMP_X : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDTEMP_X_GND_6_o_MUX_267_o,
      Q => u_decode_RDTEMP_X_233
    );
  u_decode_T_CLR : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_T_CLR_GND_6_o_MUX_252_o,
      Q => u_decode_T_CLR_230
    );
  u_decode_T_SFTSET : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_T_SFTSET_GND_6_o_MUX_249_o,
      Q => u_decode_T_SFTSET_227
    );
  u_decode_RDDIV_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDDIV_Z_GND_6_o_MUX_244_o,
      Q => u_decode_RDDIV_Z_228
    );
  u_decode_RDSFT_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDSFT_Z_GND_6_o_MUX_243_o,
      Q => u_decode_RDSFT_Z_222
    );
  u_decode_CONST_SIGN82 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_SIGN82,
      Q => u_decode_CONST_SIGN82_216
    );
  u_decode_CONST_SIGN8 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_SIGN8,
      Q => u_decode_CONST_SIGN8_215
    );
  u_decode_CONST_ZERO4 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_ZERO4,
      Q => u_decode_CONST_ZERO4_209
    );
  u_decode_MASKINT : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_MASKINT_NEXT,
      Q => u_decode_MASKINT_1077
    );
  u_decode_RDGBR_X : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDGBR_X,
      Q => u_decode_RDGBR_X_193
    );
  u_decode_CONST_SIGN122 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_SIGN122,
      Q => u_decode_CONST_SIGN122_217
    );
  u_decode_CONST_ZERO8 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_CONST_ZERO8,
      Q => u_decode_CONST_ZERO8_212
    );
  u_decode_MA_ISSUE : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o165_4237,
      Q => u_decode_MA_ISSUE_176
    );
  u_decode_WRMAAD_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o162_4222,
      Q => u_decode_WRMAAD_Z_185
    );
  u_decode_WRREG_Z : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_WRREG_Z_GND_6_o_MUX_164_o,
      Q => u_decode_WRREG_Z_183
    );
  u_decode_ILEVEL_3 : FDE
    port map (
      C => clk,
      CE => u_decode_SLOT_ILEVEL_CAP_AND_24_o,
      D => event_info_i(11),
      Q => u_decode_ILEVEL(3)
    );
  u_decode_ILEVEL_2 : FDE
    port map (
      C => clk,
      CE => u_decode_SLOT_ILEVEL_CAP_AND_24_o,
      D => event_info_i(10),
      Q => u_decode_ILEVEL(2)
    );
  u_decode_ILEVEL_1 : FDE
    port map (
      C => clk,
      CE => u_decode_SLOT_ILEVEL_CAP_AND_24_o,
      D => event_info_i(9),
      Q => u_decode_ILEVEL(1)
    );
  u_decode_ILEVEL_0 : FDE
    port map (
      C => clk,
      CE => u_decode_SLOT_ILEVEL_CAP_AND_24_o,
      D => event_info_i(8),
      Q => u_decode_ILEVEL(0)
    );
  u_decode_MULCOM2_7 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_7_Q,
      Q => u_decode_MULCOM2(7)
    );
  u_decode_MULCOM2_6 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM2(6),
      Q => u_decode_MULCOM2(6)
    );
  u_decode_MULCOM2_5 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_5_Q,
      Q => u_decode_MULCOM2(5)
    );
  u_decode_MULCOM2_4 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_4_Q,
      Q => u_decode_MULCOM2(4)
    );
  u_decode_MULCOM2_3 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_3_Q,
      Q => u_decode_MULCOM2(3)
    );
  u_decode_MULCOM2_2 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_27_4260,
      Q => u_decode_MULCOM2(2)
    );
  u_decode_MULCOM2_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_1_17_4258,
      Q => u_decode_MULCOM2(1)
    );
  u_decode_MULCOM2_0 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_Q_1000,
      Q => u_decode_MULCOM2(0)
    );
  u_decode_MA_SZ_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_MA_SZ(1),
      Q => u_decode_MA_SZ(1)
    );
  u_decode_MA_SZ_0 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_MA_SZ(0),
      Q => u_decode_MA_SZ(0)
    );
  u_decode_MACSEL2_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MACSEL2(1),
      Q => u_decode_MACSEL2(1)
    );
  u_decode_MACSEL2_0 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_MACSEL2_1_GND_6_o_mux_13_OUT_0_Q,
      Q => u_decode_MACSEL2(0)
    );
  u_decode_MACSEL1_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MACSEL1(1),
      Q => u_decode_MACSEL1(1)
    );
  u_decode_MACSEL1_0 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_MACSEL1_1_GND_6_o_mux_1_OUT_0_Q,
      Q => u_decode_MACSEL1(0)
    );
  u_decode_ID_STALL : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_NEXT_ID_STALL,
      Q => u_decode_ID_STALL_1075
    );
  u_decode_RDREG_X : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDREG_X,
      Q => u_decode_RDREG_X_181
    );
  u_decode_WRMACL : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_WRMACL_EX_WRMACL_OR_18_o,
      Q => u_decode_WRMACL_180
    );
  u_decode_WRMACH : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_WRMACH_EX_WRMACH_OR_17_o,
      Q => u_decode_WRMACH_179
    );
  u_decode_MULCOM1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_WB2_MULCOM1_EX_MULCOM1_OR_6_o,
      Q => u_decode_MULCOM1_178
    );
  u_mult_Madd_ADDRESULT_xor_63_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(62),
      LI => u_mult_Madd_ADDRESULT_lut(63),
      O => u_mult_ADDRESULT(63)
    );
  u_mult_Madd_ADDRESULT_xor_62_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(61),
      LI => u_mult_Madd_ADDRESULT_lut(62),
      O => u_mult_ADDRESULT(62)
    );
  u_mult_Madd_ADDRESULT_cy_62_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(61),
      DI => u_mult_C(62),
      S => u_mult_Madd_ADDRESULT_lut(62),
      O => u_mult_Madd_ADDRESULT_cy(62)
    );
  u_mult_Madd_ADDRESULT_xor_61_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(60),
      LI => u_mult_Madd_ADDRESULT_lut(61),
      O => u_mult_ADDRESULT(61)
    );
  u_mult_Madd_ADDRESULT_cy_61_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(60),
      DI => u_mult_C(61),
      S => u_mult_Madd_ADDRESULT_lut(61),
      O => u_mult_Madd_ADDRESULT_cy(61)
    );
  u_mult_Madd_ADDRESULT_xor_60_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(59),
      LI => u_mult_Madd_ADDRESULT_lut(60),
      O => u_mult_ADDRESULT(60)
    );
  u_mult_Madd_ADDRESULT_cy_60_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(59),
      DI => u_mult_C(60),
      S => u_mult_Madd_ADDRESULT_lut(60),
      O => u_mult_Madd_ADDRESULT_cy(60)
    );
  u_mult_Madd_ADDRESULT_xor_59_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(58),
      LI => u_mult_Madd_ADDRESULT_lut(59),
      O => u_mult_ADDRESULT(59)
    );
  u_mult_Madd_ADDRESULT_cy_59_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(58),
      DI => u_mult_C(59),
      S => u_mult_Madd_ADDRESULT_lut(59),
      O => u_mult_Madd_ADDRESULT_cy(59)
    );
  u_mult_Madd_ADDRESULT_xor_58_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(57),
      LI => u_mult_Madd_ADDRESULT_lut(58),
      O => u_mult_ADDRESULT(58)
    );
  u_mult_Madd_ADDRESULT_cy_58_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(57),
      DI => u_mult_C(58),
      S => u_mult_Madd_ADDRESULT_lut(58),
      O => u_mult_Madd_ADDRESULT_cy(58)
    );
  u_mult_Madd_ADDRESULT_xor_57_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(56),
      LI => u_mult_Madd_ADDRESULT_lut(57),
      O => u_mult_ADDRESULT(57)
    );
  u_mult_Madd_ADDRESULT_cy_57_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(56),
      DI => u_mult_C(57),
      S => u_mult_Madd_ADDRESULT_lut(57),
      O => u_mult_Madd_ADDRESULT_cy(57)
    );
  u_mult_Madd_ADDRESULT_xor_56_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(55),
      LI => u_mult_Madd_ADDRESULT_lut(56),
      O => u_mult_ADDRESULT(56)
    );
  u_mult_Madd_ADDRESULT_cy_56_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(55),
      DI => u_mult_C(56),
      S => u_mult_Madd_ADDRESULT_lut(56),
      O => u_mult_Madd_ADDRESULT_cy(56)
    );
  u_mult_Madd_ADDRESULT_xor_55_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(54),
      LI => u_mult_Madd_ADDRESULT_lut(55),
      O => u_mult_ADDRESULT(55)
    );
  u_mult_Madd_ADDRESULT_cy_55_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(54),
      DI => u_mult_C(55),
      S => u_mult_Madd_ADDRESULT_lut(55),
      O => u_mult_Madd_ADDRESULT_cy(55)
    );
  u_mult_Madd_ADDRESULT_xor_54_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(53),
      LI => u_mult_Madd_ADDRESULT_lut(54),
      O => u_mult_ADDRESULT(54)
    );
  u_mult_Madd_ADDRESULT_cy_54_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(53),
      DI => u_mult_C(54),
      S => u_mult_Madd_ADDRESULT_lut(54),
      O => u_mult_Madd_ADDRESULT_cy(54)
    );
  u_mult_Madd_ADDRESULT_xor_53_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(52),
      LI => u_mult_Madd_ADDRESULT_lut(53),
      O => u_mult_ADDRESULT(53)
    );
  u_mult_Madd_ADDRESULT_cy_53_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(52),
      DI => u_mult_C(53),
      S => u_mult_Madd_ADDRESULT_lut(53),
      O => u_mult_Madd_ADDRESULT_cy(53)
    );
  u_mult_Madd_ADDRESULT_xor_52_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(51),
      LI => u_mult_Madd_ADDRESULT_lut(52),
      O => u_mult_ADDRESULT(52)
    );
  u_mult_Madd_ADDRESULT_cy_52_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(51),
      DI => u_mult_C(52),
      S => u_mult_Madd_ADDRESULT_lut(52),
      O => u_mult_Madd_ADDRESULT_cy(52)
    );
  u_mult_Madd_ADDRESULT_xor_51_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(50),
      LI => u_mult_Madd_ADDRESULT_lut(51),
      O => u_mult_ADDRESULT(51)
    );
  u_mult_Madd_ADDRESULT_cy_51_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(50),
      DI => u_mult_C(51),
      S => u_mult_Madd_ADDRESULT_lut(51),
      O => u_mult_Madd_ADDRESULT_cy(51)
    );
  u_mult_Madd_ADDRESULT_xor_50_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(49),
      LI => u_mult_Madd_ADDRESULT_lut(50),
      O => u_mult_ADDRESULT(50)
    );
  u_mult_Madd_ADDRESULT_cy_50_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(49),
      DI => u_mult_C(50),
      S => u_mult_Madd_ADDRESULT_lut(50),
      O => u_mult_Madd_ADDRESULT_cy(50)
    );
  u_mult_Madd_ADDRESULT_xor_49_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(48),
      LI => u_mult_Madd_ADDRESULT_lut(49),
      O => u_mult_ADDRESULT(49)
    );
  u_mult_Madd_ADDRESULT_cy_49_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(48),
      DI => u_mult_C(49),
      S => u_mult_Madd_ADDRESULT_lut(49),
      O => u_mult_Madd_ADDRESULT_cy(49)
    );
  u_mult_Madd_ADDRESULT_xor_48_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(47),
      LI => u_mult_Madd_ADDRESULT_lut(48),
      O => u_mult_ADDRESULT(48)
    );
  u_mult_Madd_ADDRESULT_cy_48_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(47),
      DI => u_mult_C(48),
      S => u_mult_Madd_ADDRESULT_lut(48),
      O => u_mult_Madd_ADDRESULT_cy(48)
    );
  u_mult_Madd_ADDRESULT_xor_47_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(46),
      LI => u_mult_Madd_ADDRESULT_lut(47),
      O => u_mult_ADDRESULT(47)
    );
  u_mult_Madd_ADDRESULT_cy_47_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(46),
      DI => u_mult_C(47),
      S => u_mult_Madd_ADDRESULT_lut(47),
      O => u_mult_Madd_ADDRESULT_cy(47)
    );
  u_mult_Madd_ADDRESULT_xor_46_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(45),
      LI => u_mult_Madd_ADDRESULT_lut(46),
      O => u_mult_ADDRESULT(46)
    );
  u_mult_Madd_ADDRESULT_cy_46_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(45),
      DI => u_mult_C(46),
      S => u_mult_Madd_ADDRESULT_lut(46),
      O => u_mult_Madd_ADDRESULT_cy(46)
    );
  u_mult_Madd_ADDRESULT_xor_45_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(44),
      LI => u_mult_Madd_ADDRESULT_lut(45),
      O => u_mult_ADDRESULT(45)
    );
  u_mult_Madd_ADDRESULT_cy_45_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(44),
      DI => u_mult_C(45),
      S => u_mult_Madd_ADDRESULT_lut(45),
      O => u_mult_Madd_ADDRESULT_cy(45)
    );
  u_mult_Madd_ADDRESULT_xor_44_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(43),
      LI => u_mult_Madd_ADDRESULT_lut(44),
      O => u_mult_ADDRESULT(44)
    );
  u_mult_Madd_ADDRESULT_cy_44_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(43),
      DI => u_mult_C(44),
      S => u_mult_Madd_ADDRESULT_lut(44),
      O => u_mult_Madd_ADDRESULT_cy(44)
    );
  u_mult_Madd_ADDRESULT_xor_43_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(42),
      LI => u_mult_Madd_ADDRESULT_lut(43),
      O => u_mult_ADDRESULT(43)
    );
  u_mult_Madd_ADDRESULT_cy_43_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(42),
      DI => u_mult_C(43),
      S => u_mult_Madd_ADDRESULT_lut(43),
      O => u_mult_Madd_ADDRESULT_cy(43)
    );
  u_mult_Madd_ADDRESULT_xor_42_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(41),
      LI => u_mult_Madd_ADDRESULT_lut(42),
      O => u_mult_ADDRESULT(42)
    );
  u_mult_Madd_ADDRESULT_cy_42_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(41),
      DI => u_mult_C(42),
      S => u_mult_Madd_ADDRESULT_lut(42),
      O => u_mult_Madd_ADDRESULT_cy(42)
    );
  u_mult_Madd_ADDRESULT_xor_41_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(40),
      LI => u_mult_Madd_ADDRESULT_lut(41),
      O => u_mult_ADDRESULT(41)
    );
  u_mult_Madd_ADDRESULT_cy_41_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(40),
      DI => u_mult_C(41),
      S => u_mult_Madd_ADDRESULT_lut(41),
      O => u_mult_Madd_ADDRESULT_cy(41)
    );
  u_mult_Madd_ADDRESULT_xor_40_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(39),
      LI => u_mult_Madd_ADDRESULT_lut(40),
      O => u_mult_ADDRESULT(40)
    );
  u_mult_Madd_ADDRESULT_cy_40_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(39),
      DI => u_mult_C(40),
      S => u_mult_Madd_ADDRESULT_lut(40),
      O => u_mult_Madd_ADDRESULT_cy(40)
    );
  u_mult_Madd_ADDRESULT_xor_39_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(38),
      LI => u_mult_Madd_ADDRESULT_lut(39),
      O => u_mult_ADDRESULT(39)
    );
  u_mult_Madd_ADDRESULT_cy_39_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(38),
      DI => u_mult_C(39),
      S => u_mult_Madd_ADDRESULT_lut(39),
      O => u_mult_Madd_ADDRESULT_cy(39)
    );
  u_mult_Madd_ADDRESULT_xor_38_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(37),
      LI => u_mult_Madd_ADDRESULT_lut(38),
      O => u_mult_ADDRESULT(38)
    );
  u_mult_Madd_ADDRESULT_cy_38_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(37),
      DI => u_mult_C(38),
      S => u_mult_Madd_ADDRESULT_lut(38),
      O => u_mult_Madd_ADDRESULT_cy(38)
    );
  u_mult_Madd_ADDRESULT_xor_37_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(36),
      LI => u_mult_Madd_ADDRESULT_lut(37),
      O => u_mult_ADDRESULT(37)
    );
  u_mult_Madd_ADDRESULT_cy_37_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(36),
      DI => u_mult_C(37),
      S => u_mult_Madd_ADDRESULT_lut(37),
      O => u_mult_Madd_ADDRESULT_cy(37)
    );
  u_mult_Madd_ADDRESULT_xor_36_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(35),
      LI => u_mult_Madd_ADDRESULT_lut(36),
      O => u_mult_ADDRESULT(36)
    );
  u_mult_Madd_ADDRESULT_cy_36_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(35),
      DI => u_mult_C(36),
      S => u_mult_Madd_ADDRESULT_lut(36),
      O => u_mult_Madd_ADDRESULT_cy(36)
    );
  u_mult_Madd_ADDRESULT_xor_35_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(34),
      LI => u_mult_Madd_ADDRESULT_lut(35),
      O => u_mult_ADDRESULT(35)
    );
  u_mult_Madd_ADDRESULT_cy_35_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(34),
      DI => u_mult_C(35),
      S => u_mult_Madd_ADDRESULT_lut(35),
      O => u_mult_Madd_ADDRESULT_cy(35)
    );
  u_mult_Madd_ADDRESULT_xor_34_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(33),
      LI => u_mult_Madd_ADDRESULT_lut(34),
      O => u_mult_ADDRESULT(34)
    );
  u_mult_Madd_ADDRESULT_cy_34_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(33),
      DI => u_mult_C(34),
      S => u_mult_Madd_ADDRESULT_lut(34),
      O => u_mult_Madd_ADDRESULT_cy(34)
    );
  u_mult_Madd_ADDRESULT_xor_33_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(32),
      LI => u_mult_Madd_ADDRESULT_lut(33),
      O => u_mult_ADDRESULT(33)
    );
  u_mult_Madd_ADDRESULT_cy_33_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(32),
      DI => u_mult_C(33),
      S => u_mult_Madd_ADDRESULT_lut(33),
      O => u_mult_Madd_ADDRESULT_cy(33)
    );
  u_mult_Madd_ADDRESULT_xor_32_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(31),
      LI => u_mult_Madd_ADDRESULT_lut(32),
      O => u_mult_ADDRESULT(32)
    );
  u_mult_Madd_ADDRESULT_cy_32_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(31),
      DI => u_mult_C(32),
      S => u_mult_Madd_ADDRESULT_lut(32),
      O => u_mult_Madd_ADDRESULT_cy(32)
    );
  u_mult_Madd_ADDRESULT_xor_31_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(30),
      LI => u_mult_Madd_ADDRESULT_lut(31),
      O => u_mult_ADDRESULT(31)
    );
  u_mult_Madd_ADDRESULT_cy_31_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(30),
      DI => u_mult_MACL(31),
      S => u_mult_Madd_ADDRESULT_lut(31),
      O => u_mult_Madd_ADDRESULT_cy(31)
    );
  u_mult_Madd_ADDRESULT_xor_30_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(29),
      LI => u_mult_Madd_ADDRESULT_lut(30),
      O => u_mult_ADDRESULT(30)
    );
  u_mult_Madd_ADDRESULT_cy_30_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(29),
      DI => u_mult_MACL(30),
      S => u_mult_Madd_ADDRESULT_lut(30),
      O => u_mult_Madd_ADDRESULT_cy(30)
    );
  u_mult_Madd_ADDRESULT_xor_29_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(28),
      LI => u_mult_Madd_ADDRESULT_lut(29),
      O => u_mult_ADDRESULT(29)
    );
  u_mult_Madd_ADDRESULT_cy_29_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(28),
      DI => u_mult_MACL(29),
      S => u_mult_Madd_ADDRESULT_lut(29),
      O => u_mult_Madd_ADDRESULT_cy(29)
    );
  u_mult_Madd_ADDRESULT_xor_28_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(27),
      LI => u_mult_Madd_ADDRESULT_lut(28),
      O => u_mult_ADDRESULT(28)
    );
  u_mult_Madd_ADDRESULT_cy_28_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(27),
      DI => u_mult_MACL(28),
      S => u_mult_Madd_ADDRESULT_lut(28),
      O => u_mult_Madd_ADDRESULT_cy(28)
    );
  u_mult_Madd_ADDRESULT_xor_27_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(26),
      LI => u_mult_Madd_ADDRESULT_lut(27),
      O => u_mult_ADDRESULT(27)
    );
  u_mult_Madd_ADDRESULT_cy_27_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(26),
      DI => u_mult_MACL(27),
      S => u_mult_Madd_ADDRESULT_lut(27),
      O => u_mult_Madd_ADDRESULT_cy(27)
    );
  u_mult_Madd_ADDRESULT_xor_26_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(25),
      LI => u_mult_Madd_ADDRESULT_lut(26),
      O => u_mult_ADDRESULT(26)
    );
  u_mult_Madd_ADDRESULT_cy_26_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(25),
      DI => u_mult_MACL(26),
      S => u_mult_Madd_ADDRESULT_lut(26),
      O => u_mult_Madd_ADDRESULT_cy(26)
    );
  u_mult_Madd_ADDRESULT_xor_25_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(24),
      LI => u_mult_Madd_ADDRESULT_lut(25),
      O => u_mult_ADDRESULT(25)
    );
  u_mult_Madd_ADDRESULT_cy_25_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(24),
      DI => u_mult_MACL(25),
      S => u_mult_Madd_ADDRESULT_lut(25),
      O => u_mult_Madd_ADDRESULT_cy(25)
    );
  u_mult_Madd_ADDRESULT_xor_24_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(23),
      LI => u_mult_Madd_ADDRESULT_lut(24),
      O => u_mult_ADDRESULT(24)
    );
  u_mult_Madd_ADDRESULT_cy_24_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(23),
      DI => u_mult_MACL(24),
      S => u_mult_Madd_ADDRESULT_lut(24),
      O => u_mult_Madd_ADDRESULT_cy(24)
    );
  u_mult_Madd_ADDRESULT_xor_23_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(22),
      LI => u_mult_Madd_ADDRESULT_lut(23),
      O => u_mult_ADDRESULT(23)
    );
  u_mult_Madd_ADDRESULT_cy_23_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(22),
      DI => u_mult_MACL(23),
      S => u_mult_Madd_ADDRESULT_lut(23),
      O => u_mult_Madd_ADDRESULT_cy(23)
    );
  u_mult_Madd_ADDRESULT_xor_22_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(21),
      LI => u_mult_Madd_ADDRESULT_lut(22),
      O => u_mult_ADDRESULT(22)
    );
  u_mult_Madd_ADDRESULT_cy_22_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(21),
      DI => u_mult_MACL(22),
      S => u_mult_Madd_ADDRESULT_lut(22),
      O => u_mult_Madd_ADDRESULT_cy(22)
    );
  u_mult_Madd_ADDRESULT_xor_21_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(20),
      LI => u_mult_Madd_ADDRESULT_lut(21),
      O => u_mult_ADDRESULT(21)
    );
  u_mult_Madd_ADDRESULT_cy_21_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(20),
      DI => u_mult_MACL(21),
      S => u_mult_Madd_ADDRESULT_lut(21),
      O => u_mult_Madd_ADDRESULT_cy(21)
    );
  u_mult_Madd_ADDRESULT_xor_20_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(19),
      LI => u_mult_Madd_ADDRESULT_lut(20),
      O => u_mult_ADDRESULT(20)
    );
  u_mult_Madd_ADDRESULT_cy_20_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(19),
      DI => u_mult_MACL(20),
      S => u_mult_Madd_ADDRESULT_lut(20),
      O => u_mult_Madd_ADDRESULT_cy(20)
    );
  u_mult_Madd_ADDRESULT_xor_19_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(18),
      LI => u_mult_Madd_ADDRESULT_lut(19),
      O => u_mult_ADDRESULT(19)
    );
  u_mult_Madd_ADDRESULT_cy_19_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(18),
      DI => u_mult_MACL(19),
      S => u_mult_Madd_ADDRESULT_lut(19),
      O => u_mult_Madd_ADDRESULT_cy(19)
    );
  u_mult_Madd_ADDRESULT_xor_18_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(17),
      LI => u_mult_Madd_ADDRESULT_lut(18),
      O => u_mult_ADDRESULT(18)
    );
  u_mult_Madd_ADDRESULT_cy_18_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(17),
      DI => u_mult_MACL(18),
      S => u_mult_Madd_ADDRESULT_lut(18),
      O => u_mult_Madd_ADDRESULT_cy(18)
    );
  u_mult_Madd_ADDRESULT_xor_17_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(16),
      LI => u_mult_Madd_ADDRESULT_lut(17),
      O => u_mult_ADDRESULT(17)
    );
  u_mult_Madd_ADDRESULT_cy_17_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(16),
      DI => u_mult_MACL(17),
      S => u_mult_Madd_ADDRESULT_lut(17),
      O => u_mult_Madd_ADDRESULT_cy(17)
    );
  u_mult_Madd_ADDRESULT_xor_16_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(15),
      LI => u_mult_Madd_ADDRESULT_lut(16),
      O => u_mult_ADDRESULT(16)
    );
  u_mult_Madd_ADDRESULT_cy_16_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(15),
      DI => u_mult_MACL(16),
      S => u_mult_Madd_ADDRESULT_lut(16),
      O => u_mult_Madd_ADDRESULT_cy(16)
    );
  u_mult_Madd_ADDRESULT_xor_15_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(14),
      LI => u_mult_Madd_ADDRESULT_lut(15),
      O => u_mult_ADDRESULT(15)
    );
  u_mult_Madd_ADDRESULT_cy_15_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(14),
      DI => u_mult_MACL(15),
      S => u_mult_Madd_ADDRESULT_lut(15),
      O => u_mult_Madd_ADDRESULT_cy(15)
    );
  u_mult_Madd_ADDRESULT_xor_14_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(13),
      LI => u_mult_Madd_ADDRESULT_lut(14),
      O => u_mult_ADDRESULT(14)
    );
  u_mult_Madd_ADDRESULT_cy_14_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(13),
      DI => u_mult_MACL(14),
      S => u_mult_Madd_ADDRESULT_lut(14),
      O => u_mult_Madd_ADDRESULT_cy(14)
    );
  u_mult_Madd_ADDRESULT_xor_13_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(12),
      LI => u_mult_Madd_ADDRESULT_lut(13),
      O => u_mult_ADDRESULT(13)
    );
  u_mult_Madd_ADDRESULT_cy_13_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(12),
      DI => u_mult_MACL(13),
      S => u_mult_Madd_ADDRESULT_lut(13),
      O => u_mult_Madd_ADDRESULT_cy(13)
    );
  u_mult_Madd_ADDRESULT_xor_12_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(11),
      LI => u_mult_Madd_ADDRESULT_lut(12),
      O => u_mult_ADDRESULT(12)
    );
  u_mult_Madd_ADDRESULT_cy_12_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(11),
      DI => u_mult_MACL(12),
      S => u_mult_Madd_ADDRESULT_lut(12),
      O => u_mult_Madd_ADDRESULT_cy(12)
    );
  u_mult_Madd_ADDRESULT_xor_11_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(10),
      LI => u_mult_Madd_ADDRESULT_lut(11),
      O => u_mult_ADDRESULT(11)
    );
  u_mult_Madd_ADDRESULT_cy_11_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(10),
      DI => u_mult_MACL(11),
      S => u_mult_Madd_ADDRESULT_lut(11),
      O => u_mult_Madd_ADDRESULT_cy(11)
    );
  u_mult_Madd_ADDRESULT_xor_10_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(9),
      LI => u_mult_Madd_ADDRESULT_lut(10),
      O => u_mult_ADDRESULT(10)
    );
  u_mult_Madd_ADDRESULT_cy_10_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(9),
      DI => u_mult_MACL(10),
      S => u_mult_Madd_ADDRESULT_lut(10),
      O => u_mult_Madd_ADDRESULT_cy(10)
    );
  u_mult_Madd_ADDRESULT_xor_9_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(8),
      LI => u_mult_Madd_ADDRESULT_lut(9),
      O => u_mult_ADDRESULT(9)
    );
  u_mult_Madd_ADDRESULT_cy_9_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(8),
      DI => u_mult_MACL(9),
      S => u_mult_Madd_ADDRESULT_lut(9),
      O => u_mult_Madd_ADDRESULT_cy(9)
    );
  u_mult_Madd_ADDRESULT_xor_8_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(7),
      LI => u_mult_Madd_ADDRESULT_lut(8),
      O => u_mult_ADDRESULT(8)
    );
  u_mult_Madd_ADDRESULT_cy_8_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(7),
      DI => u_mult_MACL(8),
      S => u_mult_Madd_ADDRESULT_lut(8),
      O => u_mult_Madd_ADDRESULT_cy(8)
    );
  u_mult_Madd_ADDRESULT_xor_7_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(6),
      LI => u_mult_Madd_ADDRESULT_lut(7),
      O => u_mult_ADDRESULT(7)
    );
  u_mult_Madd_ADDRESULT_cy_7_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(6),
      DI => u_mult_MACL(7),
      S => u_mult_Madd_ADDRESULT_lut(7),
      O => u_mult_Madd_ADDRESULT_cy(7)
    );
  u_mult_Madd_ADDRESULT_xor_6_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(5),
      LI => u_mult_Madd_ADDRESULT_lut(6),
      O => u_mult_ADDRESULT(6)
    );
  u_mult_Madd_ADDRESULT_cy_6_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(5),
      DI => u_mult_MACL(6),
      S => u_mult_Madd_ADDRESULT_lut(6),
      O => u_mult_Madd_ADDRESULT_cy(6)
    );
  u_mult_Madd_ADDRESULT_xor_5_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(4),
      LI => u_mult_Madd_ADDRESULT_lut(5),
      O => u_mult_ADDRESULT(5)
    );
  u_mult_Madd_ADDRESULT_cy_5_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(4),
      DI => u_mult_MACL(5),
      S => u_mult_Madd_ADDRESULT_lut(5),
      O => u_mult_Madd_ADDRESULT_cy(5)
    );
  u_mult_Madd_ADDRESULT_xor_4_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(3),
      LI => u_mult_Madd_ADDRESULT_lut(4),
      O => u_mult_ADDRESULT(4)
    );
  u_mult_Madd_ADDRESULT_cy_4_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(3),
      DI => u_mult_MACL(4),
      S => u_mult_Madd_ADDRESULT_lut(4),
      O => u_mult_Madd_ADDRESULT_cy(4)
    );
  u_mult_Madd_ADDRESULT_xor_3_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(2),
      LI => u_mult_Madd_ADDRESULT_lut(3),
      O => u_mult_ADDRESULT(3)
    );
  u_mult_Madd_ADDRESULT_cy_3_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(2),
      DI => u_mult_MACL(3),
      S => u_mult_Madd_ADDRESULT_lut(3),
      O => u_mult_Madd_ADDRESULT_cy(3)
    );
  u_mult_Madd_ADDRESULT_xor_2_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(1),
      LI => u_mult_Madd_ADDRESULT_lut(2),
      O => u_mult_ADDRESULT(2)
    );
  u_mult_Madd_ADDRESULT_cy_2_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(1),
      DI => u_mult_MACL(2),
      S => u_mult_Madd_ADDRESULT_lut(2),
      O => u_mult_Madd_ADDRESULT_cy(2)
    );
  u_mult_Madd_ADDRESULT_xor_1_Q : XORCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(0),
      LI => u_mult_Madd_ADDRESULT_lut(1),
      O => u_mult_ADDRESULT(1)
    );
  u_mult_Madd_ADDRESULT_cy_1_Q : MUXCY
    port map (
      CI => u_mult_Madd_ADDRESULT_cy(0),
      DI => u_mult_MACL(1),
      S => u_mult_Madd_ADDRESULT_lut(1),
      O => u_mult_Madd_ADDRESULT_cy(1)
    );
  u_mult_Madd_ADDRESULT_xor_0_Q : XORCY
    port map (
      CI => if_stall,
      LI => u_mult_Madd_ADDRESULT_lut(0),
      O => u_mult_ADDRESULT(0)
    );
  u_mult_Madd_ADDRESULT_cy_0_Q : MUXCY
    port map (
      CI => if_stall,
      DI => u_mult_MACL(0),
      S => u_mult_Madd_ADDRESULT_lut(0),
      O => u_mult_Madd_ADDRESULT_cy(0)
    );
  u_mult_Madd_PM_47_15_Madd_xor_32_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_31_Q_1249,
      LI => u_mult_STATE_n0345_4_1_4669,
      O => u_mult_PM(47)
    );
  u_mult_Madd_PM_47_15_Madd_xor_31_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_30_Q_1251,
      LI => u_mult_Madd_PM_47_15_Madd_lut_31_Q_1250,
      O => u_mult_PM(46)
    );
  u_mult_Madd_PM_47_15_Madd_cy_31_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_30_Q_1251,
      DI => u_mult_ABH2_31_Q,
      S => u_mult_Madd_PM_47_15_Madd_lut_31_Q_1250,
      O => u_mult_Madd_PM_47_15_Madd_cy_31_Q_1249
    );
  u_mult_Madd_PM_47_15_Madd_xor_30_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_29_Q_1254,
      LI => u_mult_Madd_PM_47_15_Madd_lut_30_Q_1252,
      O => u_mult_PM(45)
    );
  u_mult_Madd_PM_47_15_Madd_cy_30_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_29_Q_1254,
      DI => u_mult_ABH2_30_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_30_Q_1252,
      O => u_mult_Madd_PM_47_15_Madd_cy_30_Q_1251
    );
  u_mult_ABH2_30_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(45),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_30_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_29_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_28_Q_1257,
      LI => u_mult_Madd_PM_47_15_Madd_lut_29_Q_1255,
      O => u_mult_PM(44)
    );
  u_mult_Madd_PM_47_15_Madd_cy_29_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_28_Q_1257,
      DI => u_mult_ABH2_29_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_29_Q_1255,
      O => u_mult_Madd_PM_47_15_Madd_cy_29_Q_1254
    );
  u_mult_ABH2_29_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(44),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_29_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_28_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_27_Q_1260,
      LI => u_mult_Madd_PM_47_15_Madd_lut_28_Q_1258,
      O => u_mult_PM(43)
    );
  u_mult_Madd_PM_47_15_Madd_cy_28_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_27_Q_1260,
      DI => u_mult_ABH2_28_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_28_Q_1258,
      O => u_mult_Madd_PM_47_15_Madd_cy_28_Q_1257
    );
  u_mult_ABH2_28_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(43),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_28_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_27_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_26_Q_1263,
      LI => u_mult_Madd_PM_47_15_Madd_lut_27_Q_1261,
      O => u_mult_PM(42)
    );
  u_mult_Madd_PM_47_15_Madd_cy_27_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_26_Q_1263,
      DI => u_mult_ABH2_27_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_27_Q_1261,
      O => u_mult_Madd_PM_47_15_Madd_cy_27_Q_1260
    );
  u_mult_ABH2_27_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(42),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_27_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_26_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_25_Q_1266,
      LI => u_mult_Madd_PM_47_15_Madd_lut_26_Q_1264,
      O => u_mult_PM(41)
    );
  u_mult_Madd_PM_47_15_Madd_cy_26_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_25_Q_1266,
      DI => u_mult_ABH2_26_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_26_Q_1264,
      O => u_mult_Madd_PM_47_15_Madd_cy_26_Q_1263
    );
  u_mult_ABH2_26_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(41),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_26_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_25_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_24_Q_1269,
      LI => u_mult_Madd_PM_47_15_Madd_lut_25_Q_1267,
      O => u_mult_PM(40)
    );
  u_mult_Madd_PM_47_15_Madd_cy_25_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_24_Q_1269,
      DI => u_mult_ABH2_25_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_25_Q_1267,
      O => u_mult_Madd_PM_47_15_Madd_cy_25_Q_1266
    );
  u_mult_ABH2_25_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(40),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_25_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_24_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_23_Q_1272,
      LI => u_mult_Madd_PM_47_15_Madd_lut_24_Q_1270,
      O => u_mult_PM(39)
    );
  u_mult_Madd_PM_47_15_Madd_cy_24_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_23_Q_1272,
      DI => u_mult_ABH2_24_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_24_Q_1270,
      O => u_mult_Madd_PM_47_15_Madd_cy_24_Q_1269
    );
  u_mult_ABH2_24_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(39),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_24_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_23_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_22_Q_1275,
      LI => u_mult_Madd_PM_47_15_Madd_lut_23_Q_1273,
      O => u_mult_PM(38)
    );
  u_mult_Madd_PM_47_15_Madd_cy_23_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_22_Q_1275,
      DI => u_mult_ABH2_23_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_23_Q_1273,
      O => u_mult_Madd_PM_47_15_Madd_cy_23_Q_1272
    );
  u_mult_ABH2_23_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(38),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_23_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_22_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_21_Q_1278,
      LI => u_mult_Madd_PM_47_15_Madd_lut_22_Q_1276,
      O => u_mult_PM(37)
    );
  u_mult_Madd_PM_47_15_Madd_cy_22_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_21_Q_1278,
      DI => u_mult_ABH2_22_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_22_Q_1276,
      O => u_mult_Madd_PM_47_15_Madd_cy_22_Q_1275
    );
  u_mult_ABH2_22_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(37),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_22_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_21_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_20_Q_1281,
      LI => u_mult_Madd_PM_47_15_Madd_lut_21_Q_1279,
      O => u_mult_PM(36)
    );
  u_mult_Madd_PM_47_15_Madd_cy_21_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_20_Q_1281,
      DI => u_mult_ABH2_21_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_21_Q_1279,
      O => u_mult_Madd_PM_47_15_Madd_cy_21_Q_1278
    );
  u_mult_ABH2_21_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(36),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_21_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_20_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_19_Q_1284,
      LI => u_mult_Madd_PM_47_15_Madd_lut_20_Q_1282,
      O => u_mult_PM(35)
    );
  u_mult_Madd_PM_47_15_Madd_cy_20_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_19_Q_1284,
      DI => u_mult_ABH2_20_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_20_Q_1282,
      O => u_mult_Madd_PM_47_15_Madd_cy_20_Q_1281
    );
  u_mult_ABH2_20_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(35),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_20_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_19_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_18_Q_1287,
      LI => u_mult_Madd_PM_47_15_Madd_lut_19_Q_1285,
      O => u_mult_PM(34)
    );
  u_mult_Madd_PM_47_15_Madd_cy_19_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_18_Q_1287,
      DI => u_mult_ABH2_19_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_19_Q_1285,
      O => u_mult_Madd_PM_47_15_Madd_cy_19_Q_1284
    );
  u_mult_ABH2_19_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(34),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_19_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_18_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_17_Q_1290,
      LI => u_mult_Madd_PM_47_15_Madd_lut_18_Q_1288,
      O => u_mult_PM(33)
    );
  u_mult_Madd_PM_47_15_Madd_cy_18_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_17_Q_1290,
      DI => u_mult_ABH2_18_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_18_Q_1288,
      O => u_mult_Madd_PM_47_15_Madd_cy_18_Q_1287
    );
  u_mult_ABH2_18_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(33),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_18_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_17_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_16_Q_1293,
      LI => u_mult_Madd_PM_47_15_Madd_lut_17_Q_1291,
      O => u_mult_PM(32)
    );
  u_mult_Madd_PM_47_15_Madd_cy_17_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_16_Q_1293,
      DI => u_mult_ABH2_17_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_17_Q_1291,
      O => u_mult_Madd_PM_47_15_Madd_cy_17_Q_1290
    );
  u_mult_ABH2_17_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(32),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_17_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_16_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_15_Q_1297,
      LI => u_mult_Madd_PM_47_15_Madd_lut_16_Q_1294,
      O => u_mult_PM(31)
    );
  u_mult_Madd_PM_47_15_Madd_cy_16_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_15_Q_1297,
      DI => u_mult_ABH2_16_mand1,
      S => u_mult_Madd_PM_47_15_Madd_lut_16_Q_1294,
      O => u_mult_Madd_PM_47_15_Madd_cy_16_Q_1293
    );
  u_mult_ABH2_16_mand : MULT_AND
    port map (
      I0 => u_mult_ABH(31),
      I1 => u_mult_ABH2_16_mand_1296,
      LO => u_mult_ABH2_16_mand1
    );
  u_mult_Madd_PM_47_15_Madd_xor_15_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_14_Q_1299,
      LI => u_mult_Madd_PM_47_15_Madd_lut_15_Q_1298,
      O => u_mult_PM(30)
    );
  u_mult_Madd_PM_47_15_Madd_cy_15_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_14_Q_1299,
      DI => u_mult_ABH2_15_Q,
      S => u_mult_Madd_PM_47_15_Madd_lut_15_Q_1298,
      O => u_mult_Madd_PM_47_15_Madd_cy_15_Q_1297
    );
  u_mult_Madd_PM_47_15_Madd_xor_14_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_13_Q_1301,
      LI => u_mult_Madd_PM_47_15_Madd_lut_14_Q_1300,
      O => u_mult_PM(29)
    );
  u_mult_Madd_PM_47_15_Madd_cy_14_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_13_Q_1301,
      DI => u_mult_ABH(29),
      S => u_mult_Madd_PM_47_15_Madd_lut_14_Q_1300,
      O => u_mult_Madd_PM_47_15_Madd_cy_14_Q_1299
    );
  u_mult_Madd_PM_47_15_Madd_xor_13_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_12_Q_1303,
      LI => u_mult_Madd_PM_47_15_Madd_lut_13_Q_1302,
      O => u_mult_PM(28)
    );
  u_mult_Madd_PM_47_15_Madd_cy_13_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_12_Q_1303,
      DI => u_mult_ABH(28),
      S => u_mult_Madd_PM_47_15_Madd_lut_13_Q_1302,
      O => u_mult_Madd_PM_47_15_Madd_cy_13_Q_1301
    );
  u_mult_Madd_PM_47_15_Madd_xor_12_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_11_Q_1305,
      LI => u_mult_Madd_PM_47_15_Madd_lut_12_Q_1304,
      O => u_mult_PM(27)
    );
  u_mult_Madd_PM_47_15_Madd_cy_12_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_11_Q_1305,
      DI => u_mult_ABH(27),
      S => u_mult_Madd_PM_47_15_Madd_lut_12_Q_1304,
      O => u_mult_Madd_PM_47_15_Madd_cy_12_Q_1303
    );
  u_mult_Madd_PM_47_15_Madd_xor_11_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_10_Q_1307,
      LI => u_mult_Madd_PM_47_15_Madd_lut_11_Q_1306,
      O => u_mult_PM(26)
    );
  u_mult_Madd_PM_47_15_Madd_cy_11_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_10_Q_1307,
      DI => u_mult_ABH(26),
      S => u_mult_Madd_PM_47_15_Madd_lut_11_Q_1306,
      O => u_mult_Madd_PM_47_15_Madd_cy_11_Q_1305
    );
  u_mult_Madd_PM_47_15_Madd_xor_10_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_9_Q_1309,
      LI => u_mult_Madd_PM_47_15_Madd_lut_10_Q_1308,
      O => u_mult_PM(25)
    );
  u_mult_Madd_PM_47_15_Madd_cy_10_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_9_Q_1309,
      DI => u_mult_ABH(25),
      S => u_mult_Madd_PM_47_15_Madd_lut_10_Q_1308,
      O => u_mult_Madd_PM_47_15_Madd_cy_10_Q_1307
    );
  u_mult_Madd_PM_47_15_Madd_xor_9_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_8_Q_1311,
      LI => u_mult_Madd_PM_47_15_Madd_lut_9_Q_1310,
      O => u_mult_PM(24)
    );
  u_mult_Madd_PM_47_15_Madd_cy_9_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_8_Q_1311,
      DI => u_mult_ABH(24),
      S => u_mult_Madd_PM_47_15_Madd_lut_9_Q_1310,
      O => u_mult_Madd_PM_47_15_Madd_cy_9_Q_1309
    );
  u_mult_Madd_PM_47_15_Madd_xor_8_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_7_Q_1313,
      LI => u_mult_Madd_PM_47_15_Madd_lut_8_Q_1312,
      O => u_mult_PM(23)
    );
  u_mult_Madd_PM_47_15_Madd_cy_8_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_7_Q_1313,
      DI => u_mult_ABH(23),
      S => u_mult_Madd_PM_47_15_Madd_lut_8_Q_1312,
      O => u_mult_Madd_PM_47_15_Madd_cy_8_Q_1311
    );
  u_mult_Madd_PM_47_15_Madd_xor_7_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_6_Q_1315,
      LI => u_mult_Madd_PM_47_15_Madd_lut_7_Q_1314,
      O => u_mult_PM(22)
    );
  u_mult_Madd_PM_47_15_Madd_cy_7_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_6_Q_1315,
      DI => u_mult_ABH(22),
      S => u_mult_Madd_PM_47_15_Madd_lut_7_Q_1314,
      O => u_mult_Madd_PM_47_15_Madd_cy_7_Q_1313
    );
  u_mult_Madd_PM_47_15_Madd_xor_6_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_5_Q_1317,
      LI => u_mult_Madd_PM_47_15_Madd_lut_6_Q_1316,
      O => u_mult_PM(21)
    );
  u_mult_Madd_PM_47_15_Madd_cy_6_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_5_Q_1317,
      DI => u_mult_ABH(21),
      S => u_mult_Madd_PM_47_15_Madd_lut_6_Q_1316,
      O => u_mult_Madd_PM_47_15_Madd_cy_6_Q_1315
    );
  u_mult_Madd_PM_47_15_Madd_xor_5_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_4_Q_1319,
      LI => u_mult_Madd_PM_47_15_Madd_lut_5_Q_1318,
      O => u_mult_PM(20)
    );
  u_mult_Madd_PM_47_15_Madd_cy_5_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_4_Q_1319,
      DI => u_mult_ABH(20),
      S => u_mult_Madd_PM_47_15_Madd_lut_5_Q_1318,
      O => u_mult_Madd_PM_47_15_Madd_cy_5_Q_1317
    );
  u_mult_Madd_PM_47_15_Madd_xor_4_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_3_Q_1321,
      LI => u_mult_Madd_PM_47_15_Madd_lut_4_Q_1320,
      O => u_mult_PM(19)
    );
  u_mult_Madd_PM_47_15_Madd_cy_4_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_3_Q_1321,
      DI => u_mult_ABH(19),
      S => u_mult_Madd_PM_47_15_Madd_lut_4_Q_1320,
      O => u_mult_Madd_PM_47_15_Madd_cy_4_Q_1319
    );
  u_mult_Madd_PM_47_15_Madd_xor_3_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_2_Q_1323,
      LI => u_mult_Madd_PM_47_15_Madd_lut_3_Q_1322,
      O => u_mult_PM(18)
    );
  u_mult_Madd_PM_47_15_Madd_cy_3_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_2_Q_1323,
      DI => u_mult_ABH(18),
      S => u_mult_Madd_PM_47_15_Madd_lut_3_Q_1322,
      O => u_mult_Madd_PM_47_15_Madd_cy_3_Q_1321
    );
  u_mult_Madd_PM_47_15_Madd_xor_2_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_1_Q_1325,
      LI => u_mult_Madd_PM_47_15_Madd_lut_2_Q_1324,
      O => u_mult_PM(17)
    );
  u_mult_Madd_PM_47_15_Madd_cy_2_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_1_Q_1325,
      DI => u_mult_ABH(17),
      S => u_mult_Madd_PM_47_15_Madd_lut_2_Q_1324,
      O => u_mult_Madd_PM_47_15_Madd_cy_2_Q_1323
    );
  u_mult_Madd_PM_47_15_Madd_xor_1_Q : XORCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_0_Q_1327,
      LI => u_mult_Madd_PM_47_15_Madd_lut_1_Q_1326,
      O => u_mult_PM(16)
    );
  u_mult_Madd_PM_47_15_Madd_cy_1_Q : MUXCY
    port map (
      CI => u_mult_Madd_PM_47_15_Madd_cy_0_Q_1327,
      DI => u_mult_Mmult_ABH_P_to_Adder_A_16,
      S => u_mult_Madd_PM_47_15_Madd_lut_1_Q_1326,
      O => u_mult_Madd_PM_47_15_Madd_cy_1_Q_1325
    );
  u_mult_Madd_PM_47_15_Madd_xor_0_Q : XORCY
    port map (
      CI => u_mult_P23S(32),
      LI => u_mult_Madd_PM_47_15_Madd_lut_0_Q_1328,
      O => u_mult_PM(15)
    );
  u_mult_Madd_PM_47_15_Madd_cy_0_Q : MUXCY
    port map (
      CI => u_mult_P23S(32),
      DI => u_mult_Mmult_ABH_P_to_Adder_A_15,
      S => u_mult_Madd_PM_47_15_Madd_lut_0_Q_1328,
      O => u_mult_Madd_PM_47_15_Madd_cy_0_Q_1327
    );
  u_mult_Madd_P23_xor_30_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(29),
      LI => u_mult_Madd_P23_lut(30),
      O => u_mult_P23(30)
    );
  u_mult_Madd_P23_cy_30_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(29),
      DI => u_mult_P2_30_mand1,
      S => u_mult_Madd_P23_lut(30),
      O => u_mult_Madd_P23_cy(30)
    );
  u_mult_Madd_P23_lut_30_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_30_Q,
      I2 => u_mult_P2_30_mand_1332,
      O => u_mult_Madd_P23_lut(30)
    );
  u_mult_P2_30_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_30_mand_1332,
      LO => u_mult_P2_30_mand1
    );
  u_mult_Madd_P23_xor_29_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(28),
      LI => u_mult_Madd_P23_lut(29),
      O => u_mult_P23(29)
    );
  u_mult_Madd_P23_cy_29_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(28),
      DI => u_mult_P2_29_mand1,
      S => u_mult_Madd_P23_lut(29),
      O => u_mult_Madd_P23_cy(29)
    );
  u_mult_Madd_P23_lut_29_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_29_Q,
      I2 => u_mult_P2_29_mand_1336,
      O => u_mult_Madd_P23_lut(29)
    );
  u_mult_P2_29_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_29_mand_1336,
      LO => u_mult_P2_29_mand1
    );
  u_mult_Madd_P23_xor_28_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(27),
      LI => u_mult_Madd_P23_lut(28),
      O => u_mult_P23(28)
    );
  u_mult_Madd_P23_cy_28_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(27),
      DI => u_mult_P2_28_mand1,
      S => u_mult_Madd_P23_lut(28),
      O => u_mult_Madd_P23_cy(28)
    );
  u_mult_Madd_P23_lut_28_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_28_Q,
      I2 => u_mult_P2_28_mand_1340,
      O => u_mult_Madd_P23_lut(28)
    );
  u_mult_P2_28_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_28_mand_1340,
      LO => u_mult_P2_28_mand1
    );
  u_mult_Madd_P23_xor_27_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(26),
      LI => u_mult_Madd_P23_lut(27),
      O => u_mult_P23(27)
    );
  u_mult_Madd_P23_cy_27_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(26),
      DI => u_mult_P2_27_mand1,
      S => u_mult_Madd_P23_lut(27),
      O => u_mult_Madd_P23_cy(27)
    );
  u_mult_Madd_P23_lut_27_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_27_Q,
      I2 => u_mult_P2_27_mand_1344,
      O => u_mult_Madd_P23_lut(27)
    );
  u_mult_P2_27_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_27_mand_1344,
      LO => u_mult_P2_27_mand1
    );
  u_mult_Madd_P23_xor_26_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(25),
      LI => u_mult_Madd_P23_lut(26),
      O => u_mult_P23(26)
    );
  u_mult_Madd_P23_cy_26_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(25),
      DI => u_mult_P2_26_mand1,
      S => u_mult_Madd_P23_lut(26),
      O => u_mult_Madd_P23_cy(26)
    );
  u_mult_Madd_P23_lut_26_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_26_Q,
      I2 => u_mult_P2_26_mand_1348,
      O => u_mult_Madd_P23_lut(26)
    );
  u_mult_P2_26_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_26_mand_1348,
      LO => u_mult_P2_26_mand1
    );
  u_mult_Madd_P23_xor_25_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(24),
      LI => u_mult_Madd_P23_lut(25),
      O => u_mult_P23(25)
    );
  u_mult_Madd_P23_cy_25_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(24),
      DI => u_mult_P2_25_mand1,
      S => u_mult_Madd_P23_lut(25),
      O => u_mult_Madd_P23_cy(25)
    );
  u_mult_Madd_P23_lut_25_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_25_Q,
      I2 => u_mult_P2_25_mand_1352,
      O => u_mult_Madd_P23_lut(25)
    );
  u_mult_P2_25_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_25_mand_1352,
      LO => u_mult_P2_25_mand1
    );
  u_mult_Madd_P23_xor_24_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(23),
      LI => u_mult_Madd_P23_lut(24),
      O => u_mult_P23(24)
    );
  u_mult_Madd_P23_cy_24_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(23),
      DI => u_mult_P2_24_mand1,
      S => u_mult_Madd_P23_lut(24),
      O => u_mult_Madd_P23_cy(24)
    );
  u_mult_Madd_P23_lut_24_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_24_Q,
      I2 => u_mult_P2_24_mand_1356,
      O => u_mult_Madd_P23_lut(24)
    );
  u_mult_P2_24_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_24_mand_1356,
      LO => u_mult_P2_24_mand1
    );
  u_mult_Madd_P23_xor_23_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(22),
      LI => u_mult_Madd_P23_lut(23),
      O => u_mult_P23(23)
    );
  u_mult_Madd_P23_cy_23_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(22),
      DI => u_mult_P2_23_mand1,
      S => u_mult_Madd_P23_lut(23),
      O => u_mult_Madd_P23_cy(23)
    );
  u_mult_Madd_P23_lut_23_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_23_Q,
      I2 => u_mult_P2_23_mand_1360,
      O => u_mult_Madd_P23_lut(23)
    );
  u_mult_P2_23_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_23_mand_1360,
      LO => u_mult_P2_23_mand1
    );
  u_mult_Madd_P23_xor_22_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(21),
      LI => u_mult_Madd_P23_lut(22),
      O => u_mult_P23(22)
    );
  u_mult_Madd_P23_cy_22_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(21),
      DI => u_mult_P2_22_mand1,
      S => u_mult_Madd_P23_lut(22),
      O => u_mult_Madd_P23_cy(22)
    );
  u_mult_Madd_P23_lut_22_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_22_Q,
      I2 => u_mult_P2_22_mand_1364,
      O => u_mult_Madd_P23_lut(22)
    );
  u_mult_P2_22_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_22_mand_1364,
      LO => u_mult_P2_22_mand1
    );
  u_mult_Madd_P23_xor_21_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(20),
      LI => u_mult_Madd_P23_lut(21),
      O => u_mult_P23(21)
    );
  u_mult_Madd_P23_cy_21_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(20),
      DI => u_mult_P2_21_mand1,
      S => u_mult_Madd_P23_lut(21),
      O => u_mult_Madd_P23_cy(21)
    );
  u_mult_Madd_P23_lut_21_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_21_Q,
      I2 => u_mult_P2_21_mand_1368,
      O => u_mult_Madd_P23_lut(21)
    );
  u_mult_P2_21_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_21_mand_1368,
      LO => u_mult_P2_21_mand1
    );
  u_mult_Madd_P23_xor_20_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(19),
      LI => u_mult_Madd_P23_lut(20),
      O => u_mult_P23(20)
    );
  u_mult_Madd_P23_cy_20_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(19),
      DI => u_mult_P2_20_mand1,
      S => u_mult_Madd_P23_lut(20),
      O => u_mult_Madd_P23_cy(20)
    );
  u_mult_Madd_P23_lut_20_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_20_Q,
      I2 => u_mult_P2_20_mand_1372,
      O => u_mult_Madd_P23_lut(20)
    );
  u_mult_P2_20_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_20_mand_1372,
      LO => u_mult_P2_20_mand1
    );
  u_mult_Madd_P23_xor_19_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(18),
      LI => u_mult_Madd_P23_lut(19),
      O => u_mult_P23(19)
    );
  u_mult_Madd_P23_cy_19_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(18),
      DI => u_mult_P2_19_mand1,
      S => u_mult_Madd_P23_lut(19),
      O => u_mult_Madd_P23_cy(19)
    );
  u_mult_Madd_P23_lut_19_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_19_Q,
      I2 => u_mult_P2_19_mand_1376,
      O => u_mult_Madd_P23_lut(19)
    );
  u_mult_P2_19_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_19_mand_1376,
      LO => u_mult_P2_19_mand1
    );
  u_mult_Madd_P23_xor_18_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(17),
      LI => u_mult_Madd_P23_lut(18),
      O => u_mult_P23(18)
    );
  u_mult_Madd_P23_cy_18_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(17),
      DI => u_mult_P2_18_mand1,
      S => u_mult_Madd_P23_lut(18),
      O => u_mult_Madd_P23_cy(18)
    );
  u_mult_Madd_P23_lut_18_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_18_Q,
      I2 => u_mult_P2_18_mand_1380,
      O => u_mult_Madd_P23_lut(18)
    );
  u_mult_P2_18_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_18_mand_1380,
      LO => u_mult_P2_18_mand1
    );
  u_mult_Madd_P23_xor_17_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(16),
      LI => u_mult_Madd_P23_lut(17),
      O => u_mult_P23(17)
    );
  u_mult_Madd_P23_cy_17_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(16),
      DI => u_mult_P2_17_mand1,
      S => u_mult_Madd_P23_lut(17),
      O => u_mult_Madd_P23_cy(17)
    );
  u_mult_Madd_P23_lut_17_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_17_Q,
      I2 => u_mult_P2_17_mand_1384,
      O => u_mult_Madd_P23_lut(17)
    );
  u_mult_P2_17_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_17_mand_1384,
      LO => u_mult_P2_17_mand1
    );
  u_mult_Madd_P23_xor_16_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(15),
      LI => u_mult_Madd_P23_lut(16),
      O => u_mult_P23(16)
    );
  u_mult_Madd_P23_cy_16_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(15),
      DI => u_mult_P2_16_mand1,
      S => u_mult_Madd_P23_lut(16),
      O => u_mult_Madd_P23_cy(16)
    );
  u_mult_Madd_P23_lut_16_Q : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P3_16_Q,
      I2 => u_mult_P2_16_mand_1388,
      O => u_mult_Madd_P23_lut(16)
    );
  u_mult_P2_16_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_16_mand_1388,
      LO => u_mult_P2_16_mand1
    );
  u_mult_Madd_P23_xor_15_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(14),
      LI => u_mult_Madd_P23_lut(15),
      O => u_mult_P23(15)
    );
  u_mult_Madd_P23_cy_15_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(14),
      DI => u_mult_P2_15_mand1,
      S => u_mult_Madd_P23_lut(15),
      O => u_mult_Madd_P23_cy(15)
    );
  u_mult_Madd_P23_lut_15_Q : LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_15_mand_1392,
      I2 => u_mult_P3_15_Q,
      O => u_mult_Madd_P23_lut(15)
    );
  u_mult_P2_15_mand : MULT_AND
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_P2_15_mand_1392,
      LO => u_mult_P2_15_mand1
    );
  u_mult_Madd_P23_xor_14_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(13),
      LI => u_mult_Madd_P23_lut(14),
      O => u_mult_P23(14)
    );
  u_mult_Madd_P23_cy_14_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(13),
      DI => u_mult_P2(14),
      S => u_mult_Madd_P23_lut(14),
      O => u_mult_Madd_P23_cy(14)
    );
  u_mult_Madd_P23_xor_13_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(12),
      LI => u_mult_Madd_P23_lut(13),
      O => u_mult_P23(13)
    );
  u_mult_Madd_P23_cy_13_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(12),
      DI => u_mult_P2(13),
      S => u_mult_Madd_P23_lut(13),
      O => u_mult_Madd_P23_cy(13)
    );
  u_mult_Madd_P23_xor_12_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(11),
      LI => u_mult_Madd_P23_lut(12),
      O => u_mult_P23(12)
    );
  u_mult_Madd_P23_cy_12_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(11),
      DI => u_mult_P2(12),
      S => u_mult_Madd_P23_lut(12),
      O => u_mult_Madd_P23_cy(12)
    );
  u_mult_Madd_P23_xor_11_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(10),
      LI => u_mult_Madd_P23_lut(11),
      O => u_mult_P23(11)
    );
  u_mult_Madd_P23_cy_11_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(10),
      DI => u_mult_P2(11),
      S => u_mult_Madd_P23_lut(11),
      O => u_mult_Madd_P23_cy(11)
    );
  u_mult_Madd_P23_xor_10_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(9),
      LI => u_mult_Madd_P23_lut(10),
      O => u_mult_P23(10)
    );
  u_mult_Madd_P23_cy_10_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(9),
      DI => u_mult_P2(10),
      S => u_mult_Madd_P23_lut(10),
      O => u_mult_Madd_P23_cy(10)
    );
  u_mult_Madd_P23_xor_9_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(8),
      LI => u_mult_Madd_P23_lut(9),
      O => u_mult_P23(9)
    );
  u_mult_Madd_P23_cy_9_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(8),
      DI => u_mult_P2(9),
      S => u_mult_Madd_P23_lut(9),
      O => u_mult_Madd_P23_cy(9)
    );
  u_mult_Madd_P23_xor_8_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(7),
      LI => u_mult_Madd_P23_lut(8),
      O => u_mult_P23(8)
    );
  u_mult_Madd_P23_cy_8_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(7),
      DI => u_mult_P2(8),
      S => u_mult_Madd_P23_lut(8),
      O => u_mult_Madd_P23_cy(8)
    );
  u_mult_Madd_P23_xor_7_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(6),
      LI => u_mult_Madd_P23_lut(7),
      O => u_mult_P23(7)
    );
  u_mult_Madd_P23_cy_7_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(6),
      DI => u_mult_P2(7),
      S => u_mult_Madd_P23_lut(7),
      O => u_mult_Madd_P23_cy(7)
    );
  u_mult_Madd_P23_xor_6_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(5),
      LI => u_mult_Madd_P23_lut(6),
      O => u_mult_P23(6)
    );
  u_mult_Madd_P23_cy_6_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(5),
      DI => u_mult_P2(6),
      S => u_mult_Madd_P23_lut(6),
      O => u_mult_Madd_P23_cy(6)
    );
  u_mult_Madd_P23_xor_5_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(4),
      LI => u_mult_Madd_P23_lut(5),
      O => u_mult_P23(5)
    );
  u_mult_Madd_P23_cy_5_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(4),
      DI => u_mult_P2(5),
      S => u_mult_Madd_P23_lut(5),
      O => u_mult_Madd_P23_cy(5)
    );
  u_mult_Madd_P23_xor_4_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(3),
      LI => u_mult_Madd_P23_lut(4),
      O => u_mult_P23(4)
    );
  u_mult_Madd_P23_cy_4_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(3),
      DI => u_mult_P2(4),
      S => u_mult_Madd_P23_lut(4),
      O => u_mult_Madd_P23_cy(4)
    );
  u_mult_Madd_P23_xor_3_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(2),
      LI => u_mult_Madd_P23_lut(3),
      O => u_mult_P23(3)
    );
  u_mult_Madd_P23_cy_3_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(2),
      DI => u_mult_P2(3),
      S => u_mult_Madd_P23_lut(3),
      O => u_mult_Madd_P23_cy(3)
    );
  u_mult_Madd_P23_xor_2_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(1),
      LI => u_mult_Madd_P23_lut(2),
      O => u_mult_P23(2)
    );
  u_mult_Madd_P23_cy_2_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(1),
      DI => u_mult_P2(2),
      S => u_mult_Madd_P23_lut(2),
      O => u_mult_Madd_P23_cy(2)
    );
  u_mult_Madd_P23_xor_1_Q : XORCY
    port map (
      CI => u_mult_Madd_P23_cy(0),
      LI => u_mult_Madd_P23_lut(1),
      O => u_mult_P23(1)
    );
  u_mult_Madd_P23_cy_1_Q : MUXCY
    port map (
      CI => u_mult_Madd_P23_cy(0),
      DI => u_mult_P2(1),
      S => u_mult_Madd_P23_lut(1),
      O => u_mult_Madd_P23_cy(1)
    );
  u_mult_Madd_P23_xor_0_Q : XORCY
    port map (
      CI => if_stall,
      LI => u_mult_Madd_P23_lut(0),
      O => u_mult_P23(0)
    );
  u_mult_Madd_P23_cy_0_Q : MUXCY
    port map (
      CI => if_stall,
      DI => u_mult_Mmux_P211_f5_5501,
      S => u_mult_Madd_P23_lut(0),
      O => u_mult_Madd_P23_cy(0)
    );
  u_mult_Madd_P23_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_P3_0_Q,
      I1 => u_mult_Mmux_P211_f5_5501,
      O => u_mult_Madd_P23_lut(0)
    );
  u_mult_Mmult_ABH0_Madd_xor_46_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(45),
      LI => u_mult_Mmult_ABH0_Madd_lut(46),
      O => u_mult_ABH(46)
    );
  u_mult_Mmult_ABH0_Madd_lut_46_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_29,
      O => u_mult_Mmult_ABH0_Madd_lut(46)
    );
  u_mult_Mmult_ABH0_Madd_xor_45_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(44),
      LI => u_mult_Mmult_ABH0_Madd_lut(45),
      O => u_mult_ABH(45)
    );
  u_mult_Mmult_ABH0_Madd_cy_45_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(44),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_28,
      S => u_mult_Mmult_ABH0_Madd_lut(45),
      O => u_mult_Mmult_ABH0_Madd_cy(45)
    );
  u_mult_Mmult_ABH0_Madd_lut_45_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_28,
      O => u_mult_Mmult_ABH0_Madd_lut(45)
    );
  u_mult_Mmult_ABH0_Madd_xor_44_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(43),
      LI => u_mult_Mmult_ABH0_Madd_lut(44),
      O => u_mult_ABH(44)
    );
  u_mult_Mmult_ABH0_Madd_cy_44_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(43),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_27,
      S => u_mult_Mmult_ABH0_Madd_lut(44),
      O => u_mult_Mmult_ABH0_Madd_cy(44)
    );
  u_mult_Mmult_ABH0_Madd_lut_44_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_27,
      O => u_mult_Mmult_ABH0_Madd_lut(44)
    );
  u_mult_Mmult_ABH0_Madd_xor_43_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(42),
      LI => u_mult_Mmult_ABH0_Madd_lut(43),
      O => u_mult_ABH(43)
    );
  u_mult_Mmult_ABH0_Madd_cy_43_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(42),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_26,
      S => u_mult_Mmult_ABH0_Madd_lut(43),
      O => u_mult_Mmult_ABH0_Madd_cy(43)
    );
  u_mult_Mmult_ABH0_Madd_lut_43_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_26,
      O => u_mult_Mmult_ABH0_Madd_lut(43)
    );
  u_mult_Mmult_ABH0_Madd_xor_42_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(41),
      LI => u_mult_Mmult_ABH0_Madd_lut(42),
      O => u_mult_ABH(42)
    );
  u_mult_Mmult_ABH0_Madd_cy_42_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(41),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_25,
      S => u_mult_Mmult_ABH0_Madd_lut(42),
      O => u_mult_Mmult_ABH0_Madd_cy(42)
    );
  u_mult_Mmult_ABH0_Madd_lut_42_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_25,
      O => u_mult_Mmult_ABH0_Madd_lut(42)
    );
  u_mult_Mmult_ABH0_Madd_xor_41_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(40),
      LI => u_mult_Mmult_ABH0_Madd_lut(41),
      O => u_mult_ABH(41)
    );
  u_mult_Mmult_ABH0_Madd_cy_41_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(40),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_24,
      S => u_mult_Mmult_ABH0_Madd_lut(41),
      O => u_mult_Mmult_ABH0_Madd_cy(41)
    );
  u_mult_Mmult_ABH0_Madd_lut_41_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_24,
      O => u_mult_Mmult_ABH0_Madd_lut(41)
    );
  u_mult_Mmult_ABH0_Madd_xor_40_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(39),
      LI => u_mult_Mmult_ABH0_Madd_lut(40),
      O => u_mult_ABH(40)
    );
  u_mult_Mmult_ABH0_Madd_cy_40_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(39),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_23,
      S => u_mult_Mmult_ABH0_Madd_lut(40),
      O => u_mult_Mmult_ABH0_Madd_cy(40)
    );
  u_mult_Mmult_ABH0_Madd_lut_40_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_23,
      O => u_mult_Mmult_ABH0_Madd_lut(40)
    );
  u_mult_Mmult_ABH0_Madd_xor_39_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(38),
      LI => u_mult_Mmult_ABH0_Madd_lut(39),
      O => u_mult_ABH(39)
    );
  u_mult_Mmult_ABH0_Madd_cy_39_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(38),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_22,
      S => u_mult_Mmult_ABH0_Madd_lut(39),
      O => u_mult_Mmult_ABH0_Madd_cy(39)
    );
  u_mult_Mmult_ABH0_Madd_lut_39_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_22,
      O => u_mult_Mmult_ABH0_Madd_lut(39)
    );
  u_mult_Mmult_ABH0_Madd_xor_38_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(37),
      LI => u_mult_Mmult_ABH0_Madd_lut(38),
      O => u_mult_ABH(38)
    );
  u_mult_Mmult_ABH0_Madd_cy_38_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(37),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_21,
      S => u_mult_Mmult_ABH0_Madd_lut(38),
      O => u_mult_Mmult_ABH0_Madd_cy(38)
    );
  u_mult_Mmult_ABH0_Madd_lut_38_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_21,
      O => u_mult_Mmult_ABH0_Madd_lut(38)
    );
  u_mult_Mmult_ABH0_Madd_xor_37_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(36),
      LI => u_mult_Mmult_ABH0_Madd_lut(37),
      O => u_mult_ABH(37)
    );
  u_mult_Mmult_ABH0_Madd_cy_37_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(36),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_20,
      S => u_mult_Mmult_ABH0_Madd_lut(37),
      O => u_mult_Mmult_ABH0_Madd_cy(37)
    );
  u_mult_Mmult_ABH0_Madd_lut_37_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_20,
      O => u_mult_Mmult_ABH0_Madd_lut(37)
    );
  u_mult_Mmult_ABH0_Madd_xor_36_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(35),
      LI => u_mult_Mmult_ABH0_Madd_lut(36),
      O => u_mult_ABH(36)
    );
  u_mult_Mmult_ABH0_Madd_cy_36_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(35),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_19,
      S => u_mult_Mmult_ABH0_Madd_lut(36),
      O => u_mult_Mmult_ABH0_Madd_cy(36)
    );
  u_mult_Mmult_ABH0_Madd_lut_36_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_19,
      O => u_mult_Mmult_ABH0_Madd_lut(36)
    );
  u_mult_Mmult_ABH0_Madd_xor_35_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(34),
      LI => u_mult_Mmult_ABH0_Madd_lut(35),
      O => u_mult_ABH(35)
    );
  u_mult_Mmult_ABH0_Madd_cy_35_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(34),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_18,
      S => u_mult_Mmult_ABH0_Madd_lut(35),
      O => u_mult_Mmult_ABH0_Madd_cy(35)
    );
  u_mult_Mmult_ABH0_Madd_lut_35_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_35,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_18,
      O => u_mult_Mmult_ABH0_Madd_lut(35)
    );
  u_mult_Mmult_ABH0_Madd_xor_34_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(33),
      LI => u_mult_Mmult_ABH0_Madd_lut(34),
      O => u_mult_ABH(34)
    );
  u_mult_Mmult_ABH0_Madd_cy_34_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(33),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_17,
      S => u_mult_Mmult_ABH0_Madd_lut(34),
      O => u_mult_Mmult_ABH0_Madd_cy(34)
    );
  u_mult_Mmult_ABH0_Madd_lut_34_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_34,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_17,
      O => u_mult_Mmult_ABH0_Madd_lut(34)
    );
  u_mult_Mmult_ABH0_Madd_xor_33_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(32),
      LI => u_mult_Mmult_ABH0_Madd_lut(33),
      O => u_mult_ABH(33)
    );
  u_mult_Mmult_ABH0_Madd_cy_33_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(32),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_16,
      S => u_mult_Mmult_ABH0_Madd_lut(33),
      O => u_mult_Mmult_ABH0_Madd_cy(33)
    );
  u_mult_Mmult_ABH0_Madd_lut_33_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_33,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_16,
      O => u_mult_Mmult_ABH0_Madd_lut(33)
    );
  u_mult_Mmult_ABH0_Madd_xor_32_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(31),
      LI => u_mult_Mmult_ABH0_Madd_lut(32),
      O => u_mult_ABH(32)
    );
  u_mult_Mmult_ABH0_Madd_cy_32_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(31),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_15,
      S => u_mult_Mmult_ABH0_Madd_lut(32),
      O => u_mult_Mmult_ABH0_Madd_cy(32)
    );
  u_mult_Mmult_ABH0_Madd_lut_32_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_32,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_15,
      O => u_mult_Mmult_ABH0_Madd_lut(32)
    );
  u_mult_Mmult_ABH0_Madd_xor_31_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(30),
      LI => u_mult_Mmult_ABH0_Madd_lut(31),
      O => u_mult_ABH(31)
    );
  u_mult_Mmult_ABH0_Madd_cy_31_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(30),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_14,
      S => u_mult_Mmult_ABH0_Madd_lut(31),
      O => u_mult_Mmult_ABH0_Madd_cy(31)
    );
  u_mult_Mmult_ABH0_Madd_lut_31_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_31,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_14,
      O => u_mult_Mmult_ABH0_Madd_lut(31)
    );
  u_mult_Mmult_ABH0_Madd_xor_30_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(29),
      LI => u_mult_Mmult_ABH0_Madd_lut(30),
      O => u_mult_ABH(30)
    );
  u_mult_Mmult_ABH0_Madd_cy_30_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(29),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_13,
      S => u_mult_Mmult_ABH0_Madd_lut(30),
      O => u_mult_Mmult_ABH0_Madd_cy(30)
    );
  u_mult_Mmult_ABH0_Madd_lut_30_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_30,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_13,
      O => u_mult_Mmult_ABH0_Madd_lut(30)
    );
  u_mult_Mmult_ABH0_Madd_xor_29_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(28),
      LI => u_mult_Mmult_ABH0_Madd_lut(29),
      O => u_mult_ABH(29)
    );
  u_mult_Mmult_ABH0_Madd_cy_29_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(28),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_12,
      S => u_mult_Mmult_ABH0_Madd_lut(29),
      O => u_mult_Mmult_ABH0_Madd_cy(29)
    );
  u_mult_Mmult_ABH0_Madd_lut_29_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_29,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_12,
      O => u_mult_Mmult_ABH0_Madd_lut(29)
    );
  u_mult_Mmult_ABH0_Madd_xor_28_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(27),
      LI => u_mult_Mmult_ABH0_Madd_lut(28),
      O => u_mult_ABH(28)
    );
  u_mult_Mmult_ABH0_Madd_cy_28_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(27),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_11,
      S => u_mult_Mmult_ABH0_Madd_lut(28),
      O => u_mult_Mmult_ABH0_Madd_cy(28)
    );
  u_mult_Mmult_ABH0_Madd_lut_28_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_28,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_11,
      O => u_mult_Mmult_ABH0_Madd_lut(28)
    );
  u_mult_Mmult_ABH0_Madd_xor_27_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(26),
      LI => u_mult_Mmult_ABH0_Madd_lut(27),
      O => u_mult_ABH(27)
    );
  u_mult_Mmult_ABH0_Madd_cy_27_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(26),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_10,
      S => u_mult_Mmult_ABH0_Madd_lut(27),
      O => u_mult_Mmult_ABH0_Madd_cy(27)
    );
  u_mult_Mmult_ABH0_Madd_lut_27_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_27,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_10,
      O => u_mult_Mmult_ABH0_Madd_lut(27)
    );
  u_mult_Mmult_ABH0_Madd_xor_26_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(25),
      LI => u_mult_Mmult_ABH0_Madd_lut(26),
      O => u_mult_ABH(26)
    );
  u_mult_Mmult_ABH0_Madd_cy_26_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(25),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_9,
      S => u_mult_Mmult_ABH0_Madd_lut(26),
      O => u_mult_Mmult_ABH0_Madd_cy(26)
    );
  u_mult_Mmult_ABH0_Madd_lut_26_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_26,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_9,
      O => u_mult_Mmult_ABH0_Madd_lut(26)
    );
  u_mult_Mmult_ABH0_Madd_xor_25_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(24),
      LI => u_mult_Mmult_ABH0_Madd_lut(25),
      O => u_mult_ABH(25)
    );
  u_mult_Mmult_ABH0_Madd_cy_25_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(24),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_8,
      S => u_mult_Mmult_ABH0_Madd_lut(25),
      O => u_mult_Mmult_ABH0_Madd_cy(25)
    );
  u_mult_Mmult_ABH0_Madd_lut_25_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_25,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_8,
      O => u_mult_Mmult_ABH0_Madd_lut(25)
    );
  u_mult_Mmult_ABH0_Madd_xor_24_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(23),
      LI => u_mult_Mmult_ABH0_Madd_lut(24),
      O => u_mult_ABH(24)
    );
  u_mult_Mmult_ABH0_Madd_cy_24_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(23),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_7,
      S => u_mult_Mmult_ABH0_Madd_lut(24),
      O => u_mult_Mmult_ABH0_Madd_cy(24)
    );
  u_mult_Mmult_ABH0_Madd_lut_24_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH_P_to_Adder_A_24,
      I1 => u_mult_Mmult_ABH1_P_to_Adder_B_7,
      O => u_mult_Mmult_ABH0_Madd_lut(24)
    );
  u_mult_Mmult_ABH0_Madd_xor_23_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(22),
      LI => u_mult_Mmult_ABH0_Madd_lut(23),
      O => u_mult_ABH(23)
    );
  u_mult_Mmult_ABH0_Madd_cy_23_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(22),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_6,
      S => u_mult_Mmult_ABH0_Madd_lut(23),
      O => u_mult_Mmult_ABH0_Madd_cy(23)
    );
  u_mult_Mmult_ABH0_Madd_lut_23_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH1_P_to_Adder_B_6,
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_23,
      O => u_mult_Mmult_ABH0_Madd_lut(23)
    );
  u_mult_Mmult_ABH0_Madd_xor_22_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(21),
      LI => u_mult_Mmult_ABH0_Madd_lut(22),
      O => u_mult_ABH(22)
    );
  u_mult_Mmult_ABH0_Madd_cy_22_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(21),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_5,
      S => u_mult_Mmult_ABH0_Madd_lut(22),
      O => u_mult_Mmult_ABH0_Madd_cy(22)
    );
  u_mult_Mmult_ABH0_Madd_lut_22_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH1_P_to_Adder_B_5,
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_22,
      O => u_mult_Mmult_ABH0_Madd_lut(22)
    );
  u_mult_Mmult_ABH0_Madd_xor_21_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(20),
      LI => u_mult_Mmult_ABH0_Madd_lut(21),
      O => u_mult_ABH(21)
    );
  u_mult_Mmult_ABH0_Madd_cy_21_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(20),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_4,
      S => u_mult_Mmult_ABH0_Madd_lut(21),
      O => u_mult_Mmult_ABH0_Madd_cy(21)
    );
  u_mult_Mmult_ABH0_Madd_lut_21_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH1_P_to_Adder_B_4,
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_21,
      O => u_mult_Mmult_ABH0_Madd_lut(21)
    );
  u_mult_Mmult_ABH0_Madd_xor_20_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(19),
      LI => u_mult_Mmult_ABH0_Madd_lut(20),
      O => u_mult_ABH(20)
    );
  u_mult_Mmult_ABH0_Madd_cy_20_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(19),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_3,
      S => u_mult_Mmult_ABH0_Madd_lut(20),
      O => u_mult_Mmult_ABH0_Madd_cy(20)
    );
  u_mult_Mmult_ABH0_Madd_lut_20_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH1_P_to_Adder_B_3,
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_20,
      O => u_mult_Mmult_ABH0_Madd_lut(20)
    );
  u_mult_Mmult_ABH0_Madd_xor_19_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(18),
      LI => u_mult_Mmult_ABH0_Madd_lut(19),
      O => u_mult_ABH(19)
    );
  u_mult_Mmult_ABH0_Madd_cy_19_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(18),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_2,
      S => u_mult_Mmult_ABH0_Madd_lut(19),
      O => u_mult_Mmult_ABH0_Madd_cy(19)
    );
  u_mult_Mmult_ABH0_Madd_lut_19_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH1_P_to_Adder_B_2,
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_19,
      O => u_mult_Mmult_ABH0_Madd_lut(19)
    );
  u_mult_Mmult_ABH0_Madd_xor_18_Q : XORCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(17),
      LI => u_mult_Mmult_ABH0_Madd_lut(18),
      O => u_mult_ABH(18)
    );
  u_mult_Mmult_ABH0_Madd_cy_18_Q : MUXCY
    port map (
      CI => u_mult_Mmult_ABH0_Madd_cy(17),
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_1,
      S => u_mult_Mmult_ABH0_Madd_lut(18),
      O => u_mult_Mmult_ABH0_Madd_cy(18)
    );
  u_mult_Mmult_ABH0_Madd_lut_18_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH1_P_to_Adder_B_1,
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_18,
      O => u_mult_Mmult_ABH0_Madd_lut(18)
    );
  u_mult_Mmult_ABH0_Madd_xor_17_Q : XORCY
    port map (
      CI => if_stall,
      LI => u_mult_Mmult_ABH0_Madd_lut(17),
      O => u_mult_ABH(17)
    );
  u_mult_Mmult_ABH0_Madd_cy_17_Q : MUXCY
    port map (
      CI => if_stall,
      DI => u_mult_Mmult_ABH1_P_to_Adder_B_0,
      S => u_mult_Mmult_ABH0_Madd_lut(17),
      O => u_mult_Mmult_ABH0_Madd_cy(17)
    );
  u_mult_Mmult_ABH0_Madd_lut_17_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_mult_Mmult_ABH1_P_to_Adder_B_0,
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_17,
      O => u_mult_Mmult_ABH0_Madd_lut(17)
    );
  u_mult_STATE_FSM_FFd1 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd1_In_1570,
      Q => u_mult_STATE_FSM_FFd1_1566
    );
  u_mult_STATE_FSM_FFd2 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd2_In_1571,
      Q => u_mult_STATE_FSM_FFd2_1567
    );
  u_mult_STATE_FSM_FFd3 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd3_In,
      Q => u_mult_STATE_FSM_FFd3_1568
    );
  u_mult_STATE_FSM_FFd4 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd4_In,
      Q => u_mult_STATE_FSM_FFd4_1569
    );
  u_mult_Mmult_ABH1 : MULT18X18SIO
    generic map(
      B_INPUT => "CASCADE",
      BREG => 0,
      AREG => 0,
      PREG => 0
    )
    port map (
      CEA => if_stall,
      CEB => if_stall,
      CEP => if_stall,
      CLK => if_stall,
      RSTA => if_stall,
      RSTB => if_stall,
      RSTP => if_stall,
      A(17) => if_stall,
      A(16) => if_stall,
      A(15) => if_stall,
      A(14) => if_stall,
      A(13) => u_mult_AH(30),
      A(12) => u_mult_AH(29),
      A(11) => u_mult_AH(28),
      A(10) => u_mult_AH(27),
      A(9) => u_mult_AH(26),
      A(8) => u_mult_AH(25),
      A(7) => u_mult_AH(24),
      A(6) => u_mult_AH(23),
      A(5) => u_mult_AH(22),
      A(4) => u_mult_AH(21),
      A(3) => u_mult_AH(20),
      A(2) => u_mult_AH(19),
      A(1) => u_mult_AH(18),
      A(0) => u_mult_AH(17),
      B(17) => NLW_u_mult_Mmult_ABH1_B_17_UNCONNECTED,
      B(16) => NLW_u_mult_Mmult_ABH1_B_16_UNCONNECTED,
      B(15) => NLW_u_mult_Mmult_ABH1_B_15_UNCONNECTED,
      B(14) => NLW_u_mult_Mmult_ABH1_B_14_UNCONNECTED,
      B(13) => NLW_u_mult_Mmult_ABH1_B_13_UNCONNECTED,
      B(12) => NLW_u_mult_Mmult_ABH1_B_12_UNCONNECTED,
      B(11) => NLW_u_mult_Mmult_ABH1_B_11_UNCONNECTED,
      B(10) => NLW_u_mult_Mmult_ABH1_B_10_UNCONNECTED,
      B(9) => NLW_u_mult_Mmult_ABH1_B_9_UNCONNECTED,
      B(8) => NLW_u_mult_Mmult_ABH1_B_8_UNCONNECTED,
      B(7) => NLW_u_mult_Mmult_ABH1_B_7_UNCONNECTED,
      B(6) => NLW_u_mult_Mmult_ABH1_B_6_UNCONNECTED,
      B(5) => NLW_u_mult_Mmult_ABH1_B_5_UNCONNECTED,
      B(4) => NLW_u_mult_Mmult_ABH1_B_4_UNCONNECTED,
      B(3) => NLW_u_mult_Mmult_ABH1_B_3_UNCONNECTED,
      B(2) => NLW_u_mult_Mmult_ABH1_B_2_UNCONNECTED,
      B(1) => NLW_u_mult_Mmult_ABH1_B_1_UNCONNECTED,
      B(0) => NLW_u_mult_Mmult_ABH1_B_0_UNCONNECTED,
      BCIN(17) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_17,
      BCIN(16) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_16,
      BCIN(15) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_15,
      BCIN(14) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_14,
      BCIN(13) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_13,
      BCIN(12) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_12,
      BCIN(11) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_11,
      BCIN(10) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_10,
      BCIN(9) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_9,
      BCIN(8) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_8,
      BCIN(7) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_7,
      BCIN(6) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_6,
      BCIN(5) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_5,
      BCIN(4) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_4,
      BCIN(3) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_3,
      BCIN(2) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_2,
      BCIN(1) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_1,
      BCIN(0) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_0,
      P(35) => NLW_u_mult_Mmult_ABH1_P_35_UNCONNECTED,
      P(34) => NLW_u_mult_Mmult_ABH1_P_34_UNCONNECTED,
      P(33) => NLW_u_mult_Mmult_ABH1_P_33_UNCONNECTED,
      P(32) => NLW_u_mult_Mmult_ABH1_P_32_UNCONNECTED,
      P(31) => NLW_u_mult_Mmult_ABH1_P_31_UNCONNECTED,
      P(30) => NLW_u_mult_Mmult_ABH1_P_30_UNCONNECTED,
      P(29) => u_mult_Mmult_ABH1_P_to_Adder_B_29,
      P(28) => u_mult_Mmult_ABH1_P_to_Adder_B_28,
      P(27) => u_mult_Mmult_ABH1_P_to_Adder_B_27,
      P(26) => u_mult_Mmult_ABH1_P_to_Adder_B_26,
      P(25) => u_mult_Mmult_ABH1_P_to_Adder_B_25,
      P(24) => u_mult_Mmult_ABH1_P_to_Adder_B_24,
      P(23) => u_mult_Mmult_ABH1_P_to_Adder_B_23,
      P(22) => u_mult_Mmult_ABH1_P_to_Adder_B_22,
      P(21) => u_mult_Mmult_ABH1_P_to_Adder_B_21,
      P(20) => u_mult_Mmult_ABH1_P_to_Adder_B_20,
      P(19) => u_mult_Mmult_ABH1_P_to_Adder_B_19,
      P(18) => u_mult_Mmult_ABH1_P_to_Adder_B_18,
      P(17) => u_mult_Mmult_ABH1_P_to_Adder_B_17,
      P(16) => u_mult_Mmult_ABH1_P_to_Adder_B_16,
      P(15) => u_mult_Mmult_ABH1_P_to_Adder_B_15,
      P(14) => u_mult_Mmult_ABH1_P_to_Adder_B_14,
      P(13) => u_mult_Mmult_ABH1_P_to_Adder_B_13,
      P(12) => u_mult_Mmult_ABH1_P_to_Adder_B_12,
      P(11) => u_mult_Mmult_ABH1_P_to_Adder_B_11,
      P(10) => u_mult_Mmult_ABH1_P_to_Adder_B_10,
      P(9) => u_mult_Mmult_ABH1_P_to_Adder_B_9,
      P(8) => u_mult_Mmult_ABH1_P_to_Adder_B_8,
      P(7) => u_mult_Mmult_ABH1_P_to_Adder_B_7,
      P(6) => u_mult_Mmult_ABH1_P_to_Adder_B_6,
      P(5) => u_mult_Mmult_ABH1_P_to_Adder_B_5,
      P(4) => u_mult_Mmult_ABH1_P_to_Adder_B_4,
      P(3) => u_mult_Mmult_ABH1_P_to_Adder_B_3,
      P(2) => u_mult_Mmult_ABH1_P_to_Adder_B_2,
      P(1) => u_mult_Mmult_ABH1_P_to_Adder_B_1,
      P(0) => u_mult_Mmult_ABH1_P_to_Adder_B_0,
      BCOUT(17) => NLW_u_mult_Mmult_ABH1_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_u_mult_Mmult_ABH1_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_u_mult_Mmult_ABH1_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_u_mult_Mmult_ABH1_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_u_mult_Mmult_ABH1_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_u_mult_Mmult_ABH1_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_u_mult_Mmult_ABH1_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_u_mult_Mmult_ABH1_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_u_mult_Mmult_ABH1_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_u_mult_Mmult_ABH1_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_u_mult_Mmult_ABH1_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_u_mult_Mmult_ABH1_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_u_mult_Mmult_ABH1_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_u_mult_Mmult_ABH1_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_u_mult_Mmult_ABH1_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_u_mult_Mmult_ABH1_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_u_mult_Mmult_ABH1_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_u_mult_Mmult_ABH1_BCOUT_0_UNCONNECTED
    );
  u_mult_Mmult_ABH : MULT18X18SIO
    generic map(
      B_INPUT => "DIRECT",
      AREG => 0,
      BREG => 0,
      PREG => 0
    )
    port map (
      CEA => if_stall,
      CEB => if_stall,
      CEP => if_stall,
      CLK => if_stall,
      RSTA => if_stall,
      RSTB => if_stall,
      RSTP => if_stall,
      A(17) => if_stall,
      A(16) => u_mult_AH(16),
      A(15) => u_mult_AH(15),
      A(14) => u_mult_A_14_Q,
      A(13) => u_mult_A_13_Q,
      A(12) => u_mult_A_12_Q,
      A(11) => u_mult_A_11_Q,
      A(10) => u_mult_A_10_Q,
      A(9) => u_mult_A_9_Q,
      A(8) => u_mult_A_8_Q,
      A(7) => u_mult_A_7_Q,
      A(6) => u_mult_A_6_Q,
      A(5) => u_mult_A_5_Q,
      A(4) => u_mult_A_4_Q,
      A(3) => u_mult_A_3_Q,
      A(2) => u_mult_A_2_Q,
      A(1) => u_mult_A_1_Q,
      A(0) => u_mult_A_0_Q,
      B(17) => if_stall,
      B(16) => if_stall,
      B(15) => u_mult_BH(15),
      B(14) => u_mult_BH(14),
      B(13) => u_mult_BH(13),
      B(12) => u_mult_BH(12),
      B(11) => u_mult_BH(11),
      B(10) => u_mult_BH(10),
      B(9) => u_mult_BH(9),
      B(8) => u_mult_BH(8),
      B(7) => u_mult_BH(7),
      B(6) => u_mult_BH(6),
      B(5) => u_mult_BH(5),
      B(4) => u_mult_BH(4),
      B(3) => u_mult_BH(3),
      B(2) => u_mult_BH(2),
      B(1) => u_mult_BH(1),
      B(0) => u_mult_BH(0),
      BCIN(17) => NLW_u_mult_Mmult_ABH_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_u_mult_Mmult_ABH_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_u_mult_Mmult_ABH_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_u_mult_Mmult_ABH_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_u_mult_Mmult_ABH_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_u_mult_Mmult_ABH_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_u_mult_Mmult_ABH_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_u_mult_Mmult_ABH_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_u_mult_Mmult_ABH_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_u_mult_Mmult_ABH_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_u_mult_Mmult_ABH_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_u_mult_Mmult_ABH_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_u_mult_Mmult_ABH_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_u_mult_Mmult_ABH_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_u_mult_Mmult_ABH_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_u_mult_Mmult_ABH_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_u_mult_Mmult_ABH_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_u_mult_Mmult_ABH_BCIN_0_UNCONNECTED,
      P(35) => u_mult_Mmult_ABH_P_to_Adder_A_35,
      P(34) => u_mult_Mmult_ABH_P_to_Adder_A_34,
      P(33) => u_mult_Mmult_ABH_P_to_Adder_A_33,
      P(32) => u_mult_Mmult_ABH_P_to_Adder_A_32,
      P(31) => u_mult_Mmult_ABH_P_to_Adder_A_31,
      P(30) => u_mult_Mmult_ABH_P_to_Adder_A_30,
      P(29) => u_mult_Mmult_ABH_P_to_Adder_A_29,
      P(28) => u_mult_Mmult_ABH_P_to_Adder_A_28,
      P(27) => u_mult_Mmult_ABH_P_to_Adder_A_27,
      P(26) => u_mult_Mmult_ABH_P_to_Adder_A_26,
      P(25) => u_mult_Mmult_ABH_P_to_Adder_A_25,
      P(24) => u_mult_Mmult_ABH_P_to_Adder_A_24,
      P(23) => u_mult_Mmult_ABH_P_to_Adder_A_23,
      P(22) => u_mult_Mmult_ABH_P_to_Adder_A_22,
      P(21) => u_mult_Mmult_ABH_P_to_Adder_A_21,
      P(20) => u_mult_Mmult_ABH_P_to_Adder_A_20,
      P(19) => u_mult_Mmult_ABH_P_to_Adder_A_19,
      P(18) => u_mult_Mmult_ABH_P_to_Adder_A_18,
      P(17) => u_mult_Mmult_ABH_P_to_Adder_A_17,
      P(16) => u_mult_Mmult_ABH_P_to_Adder_A_16,
      P(15) => u_mult_Mmult_ABH_P_to_Adder_A_15,
      P(14) => u_mult_Mmult_ABH_P_to_Adder_A_14,
      P(13) => u_mult_Mmult_ABH_P_to_Adder_A_13,
      P(12) => u_mult_Mmult_ABH_P_to_Adder_A_12,
      P(11) => u_mult_Mmult_ABH_P_to_Adder_A_11,
      P(10) => u_mult_Mmult_ABH_P_to_Adder_A_10,
      P(9) => u_mult_Mmult_ABH_P_to_Adder_A_9,
      P(8) => u_mult_Mmult_ABH_P_to_Adder_A_8,
      P(7) => u_mult_Mmult_ABH_P_to_Adder_A_7,
      P(6) => u_mult_Mmult_ABH_P_to_Adder_A_6,
      P(5) => u_mult_Mmult_ABH_P_to_Adder_A_5,
      P(4) => u_mult_Mmult_ABH_P_to_Adder_A_4,
      P(3) => u_mult_Mmult_ABH_P_to_Adder_A_3,
      P(2) => u_mult_Mmult_ABH_P_to_Adder_A_2,
      P(1) => u_mult_Mmult_ABH_P_to_Adder_A_1,
      P(0) => u_mult_Mmult_ABH_P_to_Adder_A_0,
      BCOUT(17) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_17,
      BCOUT(16) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_16,
      BCOUT(15) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_15,
      BCOUT(14) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_14,
      BCOUT(13) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_13,
      BCOUT(12) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_12,
      BCOUT(11) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_11,
      BCOUT(10) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_10,
      BCOUT(9) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_9,
      BCOUT(8) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_8,
      BCOUT(7) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_7,
      BCOUT(6) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_6,
      BCOUT(5) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_5,
      BCOUT(4) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_4,
      BCOUT(3) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_3,
      BCOUT(2) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_2,
      BCOUT(1) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_1,
      BCOUT(0) => u_mult_Mmult_ABH_BCOUT_to_Mmult_ABH1_BCIN_0
    );
  u_mult_MACL_31 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_31_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(31)
    );
  u_mult_MACL_30 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_30_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(30)
    );
  u_mult_MACL_29 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_29_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(29)
    );
  u_mult_MACL_28 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_28_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(28)
    );
  u_mult_MACL_27 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_27_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(27)
    );
  u_mult_MACL_26 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_26_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(26)
    );
  u_mult_MACL_25 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_25_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(25)
    );
  u_mult_MACL_24 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_24_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(24)
    );
  u_mult_MACL_23 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_23_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(23)
    );
  u_mult_MACL_22 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_22_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(22)
    );
  u_mult_MACL_21 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_21_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(21)
    );
  u_mult_MACL_20 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_20_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(20)
    );
  u_mult_MACL_19 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_19_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(19)
    );
  u_mult_MACL_18 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_18_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(18)
    );
  u_mult_MACL_17 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_17_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(17)
    );
  u_mult_MACL_16 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_16_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(16)
    );
  u_mult_MACL_15 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_15_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(15)
    );
  u_mult_MACL_14 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_14_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(14)
    );
  u_mult_MACL_13 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_13_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(13)
    );
  u_mult_MACL_12 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_12_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(12)
    );
  u_mult_MACL_11 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_11_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(11)
    );
  u_mult_MACL_10 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_10_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(10)
    );
  u_mult_MACL_9 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_9_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(9)
    );
  u_mult_MACL_8 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_8_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(8)
    );
  u_mult_MACL_7 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_7_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(7)
    );
  u_mult_MACL_6 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_6_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(6)
    );
  u_mult_MACL_5 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_5_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(5)
    );
  u_mult_MACL_4 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_4_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(4)
    );
  u_mult_MACL_3 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_3_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(3)
    );
  u_mult_MACL_2 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_2_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(2)
    );
  u_mult_MACL_1 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_1_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(1)
    );
  u_mult_MACL_0 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0327_inv_1576,
      D => u_mult_MACL_31_MACIN2_31_mux_103_OUT_0_Q,
      R => u_mult_n0316,
      Q => u_mult_MACL(0)
    );
  u_mult_MB_31 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(31),
      Q => u_mult_MB(31)
    );
  u_mult_MB_30 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(30),
      Q => u_mult_MB(30)
    );
  u_mult_MB_29 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(29),
      Q => u_mult_MB(29)
    );
  u_mult_MB_28 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(28),
      Q => u_mult_MB(28)
    );
  u_mult_MB_27 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(27),
      Q => u_mult_MB(27)
    );
  u_mult_MB_26 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(26),
      Q => u_mult_MB(26)
    );
  u_mult_MB_25 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(25),
      Q => u_mult_MB(25)
    );
  u_mult_MB_24 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(24),
      Q => u_mult_MB(24)
    );
  u_mult_MB_23 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(23),
      Q => u_mult_MB(23)
    );
  u_mult_MB_22 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(22),
      Q => u_mult_MB(22)
    );
  u_mult_MB_21 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(21),
      Q => u_mult_MB(21)
    );
  u_mult_MB_20 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(20),
      Q => u_mult_MB(20)
    );
  u_mult_MB_19 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(19),
      Q => u_mult_MB(19)
    );
  u_mult_MB_18 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(18),
      Q => u_mult_MB(18)
    );
  u_mult_MB_17 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(17),
      Q => u_mult_MB(17)
    );
  u_mult_MB_16 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(16),
      Q => u_mult_MB(16)
    );
  u_mult_MB_15 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(15),
      Q => u_mult_MB(15)
    );
  u_mult_MB_14 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(14),
      Q => u_mult_MB(14)
    );
  u_mult_MB_13 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(13),
      Q => u_mult_MB(13)
    );
  u_mult_MB_12 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(12),
      Q => u_mult_MB(12)
    );
  u_mult_MB_11 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(11),
      Q => u_mult_MB(11)
    );
  u_mult_MB_10 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(10),
      Q => u_mult_MB(10)
    );
  u_mult_MB_9 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(9),
      Q => u_mult_MB(9)
    );
  u_mult_MB_8 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(8),
      Q => u_mult_MB(8)
    );
  u_mult_MB_7 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(7),
      Q => u_mult_MB(7)
    );
  u_mult_MB_6 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(6),
      Q => u_mult_MB(6)
    );
  u_mult_MB_5 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(5),
      Q => u_mult_MB(5)
    );
  u_mult_MB_4 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(4),
      Q => u_mult_MB(4)
    );
  u_mult_MB_3 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(3),
      Q => u_mult_MB(3)
    );
  u_mult_MB_2 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(2),
      Q => u_mult_MB(2)
    );
  u_mult_MB_1 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(1),
      Q => u_mult_MB(1)
    );
  u_mult_MB_0 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_5_AND_102_o,
      D => u_mult_M1(0),
      Q => u_mult_MB(0)
    );
  u_mult_MACH_31 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT7536_3748,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(31)
    );
  u_mult_MACH_30 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_30_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(30)
    );
  u_mult_MACH_29 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_29_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(29)
    );
  u_mult_MACH_28 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_28_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(28)
    );
  u_mult_MACH_27 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_27_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(27)
    );
  u_mult_MACH_26 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_26_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(26)
    );
  u_mult_MACH_25 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_25_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(25)
    );
  u_mult_MACH_24 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_24_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(24)
    );
  u_mult_MACH_23 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_23_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(23)
    );
  u_mult_MACH_22 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_22_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(22)
    );
  u_mult_MACH_21 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_21_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(21)
    );
  u_mult_MACH_20 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_20_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(20)
    );
  u_mult_MACH_19 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_19_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(19)
    );
  u_mult_MACH_18 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_18_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(18)
    );
  u_mult_MACH_17 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_17_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(17)
    );
  u_mult_MACH_16 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_16_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(16)
    );
  u_mult_MACH_15 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_15_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(15)
    );
  u_mult_MACH_14 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_14_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(14)
    );
  u_mult_MACH_13 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_13_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(13)
    );
  u_mult_MACH_12 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_12_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(12)
    );
  u_mult_MACH_11 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_11_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(11)
    );
  u_mult_MACH_10 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_10_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(10)
    );
  u_mult_MACH_9 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_9_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(9)
    );
  u_mult_MACH_8 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_8_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(8)
    );
  u_mult_MACH_7 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_7_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(7)
    );
  u_mult_MACH_6 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_6_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(6)
    );
  u_mult_MACH_5 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_5_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(5)
    );
  u_mult_MACH_4 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_4_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(4)
    );
  u_mult_MACH_3 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_3_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(3)
    );
  u_mult_MACH_2 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_2_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(2)
    );
  u_mult_MACH_1 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_MACH_31_MACIN1_31_mux_96_OUT_1_Q,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(1)
    );
  u_mult_MACH_0 : FDRE
    port map (
      C => clk,
      CE => u_mult_n0324_inv_1577,
      D => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT325_3854,
      R => u_mult_n031452_3139,
      Q => u_mult_MACH(0)
    );
  u_mult_M1_31 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(31),
      Q => u_mult_M1(31)
    );
  u_mult_M1_30 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(30),
      Q => u_mult_M1(30)
    );
  u_mult_M1_29 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(29),
      Q => u_mult_M1(29)
    );
  u_mult_M1_28 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(28),
      Q => u_mult_M1(28)
    );
  u_mult_M1_27 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(27),
      Q => u_mult_M1(27)
    );
  u_mult_M1_26 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(26),
      Q => u_mult_M1(26)
    );
  u_mult_M1_25 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(25),
      Q => u_mult_M1(25)
    );
  u_mult_M1_24 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(24),
      Q => u_mult_M1(24)
    );
  u_mult_M1_23 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(23),
      Q => u_mult_M1(23)
    );
  u_mult_M1_22 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(22),
      Q => u_mult_M1(22)
    );
  u_mult_M1_21 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(21),
      Q => u_mult_M1(21)
    );
  u_mult_M1_20 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(20),
      Q => u_mult_M1(20)
    );
  u_mult_M1_19 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(19),
      Q => u_mult_M1(19)
    );
  u_mult_M1_18 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(18),
      Q => u_mult_M1(18)
    );
  u_mult_M1_17 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(17),
      Q => u_mult_M1(17)
    );
  u_mult_M1_16 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(16),
      Q => u_mult_M1(16)
    );
  u_mult_M1_15 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(15),
      Q => u_mult_M1(15)
    );
  u_mult_M1_14 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(14),
      Q => u_mult_M1(14)
    );
  u_mult_M1_13 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(13),
      Q => u_mult_M1(13)
    );
  u_mult_M1_12 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(12),
      Q => u_mult_M1(12)
    );
  u_mult_M1_11 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(11),
      Q => u_mult_M1(11)
    );
  u_mult_M1_10 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(10),
      Q => u_mult_M1(10)
    );
  u_mult_M1_9 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(9),
      Q => u_mult_M1(9)
    );
  u_mult_M1_8 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(8),
      Q => u_mult_M1(8)
    );
  u_mult_M1_7 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(7),
      Q => u_mult_M1(7)
    );
  u_mult_M1_6 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(6),
      Q => u_mult_M1(6)
    );
  u_mult_M1_5 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(5),
      Q => u_mult_M1(5)
    );
  u_mult_M1_4 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(4),
      Q => u_mult_M1(4)
    );
  u_mult_M1_3 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(3),
      Q => u_mult_M1(3)
    );
  u_mult_M1_2 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(2),
      Q => u_mult_M1(2)
    );
  u_mult_M1_1 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(1),
      Q => u_mult_M1(1)
    );
  u_mult_M1_0 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM1_AND_99_o,
      D => macin1(0),
      Q => u_mult_M1(0)
    );
  u_mult_M2_31 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(31),
      Q => u_mult_M2(31)
    );
  u_mult_M2_30 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(30),
      Q => u_mult_M2(30)
    );
  u_mult_M2_29 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(29),
      Q => u_mult_M2(29)
    );
  u_mult_M2_28 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(28),
      Q => u_mult_M2(28)
    );
  u_mult_M2_27 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(27),
      Q => u_mult_M2(27)
    );
  u_mult_M2_26 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(26),
      Q => u_mult_M2(26)
    );
  u_mult_M2_25 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(25),
      Q => u_mult_M2(25)
    );
  u_mult_M2_24 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(24),
      Q => u_mult_M2(24)
    );
  u_mult_M2_23 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(23),
      Q => u_mult_M2(23)
    );
  u_mult_M2_22 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(22),
      Q => u_mult_M2(22)
    );
  u_mult_M2_21 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(21),
      Q => u_mult_M2(21)
    );
  u_mult_M2_20 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(20),
      Q => u_mult_M2(20)
    );
  u_mult_M2_19 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(19),
      Q => u_mult_M2(19)
    );
  u_mult_M2_18 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(18),
      Q => u_mult_M2(18)
    );
  u_mult_M2_17 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(17),
      Q => u_mult_M2(17)
    );
  u_mult_M2_16 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(16),
      Q => u_mult_M2(16)
    );
  u_mult_M2_15 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(15),
      Q => u_mult_M2(15)
    );
  u_mult_M2_14 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(14),
      Q => u_mult_M2(14)
    );
  u_mult_M2_13 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(13),
      Q => u_mult_M2(13)
    );
  u_mult_M2_12 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(12),
      Q => u_mult_M2(12)
    );
  u_mult_M2_11 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(11),
      Q => u_mult_M2(11)
    );
  u_mult_M2_10 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(10),
      Q => u_mult_M2(10)
    );
  u_mult_M2_9 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(9),
      Q => u_mult_M2(9)
    );
  u_mult_M2_8 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(8),
      Q => u_mult_M2(8)
    );
  u_mult_M2_7 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(7),
      Q => u_mult_M2(7)
    );
  u_mult_M2_6 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(6),
      Q => u_mult_M2(6)
    );
  u_mult_M2_5 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(5),
      Q => u_mult_M2(5)
    );
  u_mult_M2_4 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(4),
      Q => u_mult_M2(4)
    );
  u_mult_M2_3 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(3),
      Q => u_mult_M2(3)
    );
  u_mult_M2_2 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(2),
      Q => u_mult_M2(2)
    );
  u_mult_M2_1 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(1),
      Q => u_mult_M2(1)
    );
  u_mult_M2_0 : FDE
    port map (
      C => clk,
      CE => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      D => macin2(0),
      Q => u_mult_M2(0)
    );
  u_datapath_sr_9 : FDE
    port map (
      C => clk,
      CE => u_datapath_sr_0_ce,
      D => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1554_3449,
      Q => u_datapath_sr_9_Q
    );
  u_datapath_sr_0 : FDE
    port map (
      C => clk,
      CE => u_datapath_sr_0_ce,
      D => t_bcc,
      Q => u_datapath_sr_0_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_31_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_Q_2163,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_31_rt_4670,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_31_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_30_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_Q_2164,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_rt_4609,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_30_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_Q_2164,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_rt_4609,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_Q_2163
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_29_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_Q_2165,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_rt_4610,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_29_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_Q_2165,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_rt_4610,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_Q_2164
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_28_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_Q_2166,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_rt_4611,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_28_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_Q_2166,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_rt_4611,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_Q_2165
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_27_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_Q_2167,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_rt_4612,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_27_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_Q_2167,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_rt_4612,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_Q_2166
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_26_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_Q_2168,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_rt_4613,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_26_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_Q_2168,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_rt_4613,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_Q_2167
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_25_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_Q_2169,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_rt_4614,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_25_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_Q_2169,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_rt_4614,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_Q_2168
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_24_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_Q_2170,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_rt_4615,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_24_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_Q_2170,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_rt_4615,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_Q_2169
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_23_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_Q_2171,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_rt_4616,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_23_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_Q_2171,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_rt_4616,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_Q_2170
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_22_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_Q_2172,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_rt_4617,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_22_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_Q_2172,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_rt_4617,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_Q_2171
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_21_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_Q_2173,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_rt_4618,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_21_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_Q_2173,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_rt_4618,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_Q_2172
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_20_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_Q_2174,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_rt_4619,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_20_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_Q_2174,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_rt_4619,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_Q_2173
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_19_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_Q_2175,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_rt_4620,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_19_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_Q_2175,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_rt_4620,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_Q_2174
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_18_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_Q_2176,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_rt_4621,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_18_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_Q_2176,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_rt_4621,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_Q_2175
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_17_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_Q_2177,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_rt_4622,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_17_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_Q_2177,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_rt_4622,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_Q_2176
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_16_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_Q_2178,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_rt_4623,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_16_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_Q_2178,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_rt_4623,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_Q_2177
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_15_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_Q_2179,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_rt_4624,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_15_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_Q_2179,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_rt_4624,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_Q_2178
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_14_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_Q_2180,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_rt_4625,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_14_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_Q_2180,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_rt_4625,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_Q_2179
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_13_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_Q_2181,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_rt_4626,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_13_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_Q_2181,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_rt_4626,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_Q_2180
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_12_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_Q_2182,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_rt_4627,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_12_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_Q_2182,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_rt_4627,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_Q_2181
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_11_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_Q_2183,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_rt_4628,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_11_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_Q_2183,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_rt_4628,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_Q_2182
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_10_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_Q_2184,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_rt_4629,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_10_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_Q_2184,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_rt_4629,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_Q_2183
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_9_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_Q_2185,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_rt_4630,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_9_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_Q_2185,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_rt_4630,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_Q_2184
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_8_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_Q_2186,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_rt_4631,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_8_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_Q_2186,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_rt_4631,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_Q_2185
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_7_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_Q_2187,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_rt_4632,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_7_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_Q_2187,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_rt_4632,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_Q_2186
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_6_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_Q_2188,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_rt_4633,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_6_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_Q_2188,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_rt_4633,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_Q_2187
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_5_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_Q_2189,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_rt_4634,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_5_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_Q_2189,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_rt_4634,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_Q_2188
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_4_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_Q_2190,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_rt_4635,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_4_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_Q_2190,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_rt_4635,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_Q_2189
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_3_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_Q_2191,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_rt_4636,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_3_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_Q_2191,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_rt_4636,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_Q_2190
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_2_Q : XORCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_1_Q_2192,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_rt_4637,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_2_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_Q : MUXCY
    port map (
      CI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_1_Q_2192,
      DI => if_stall,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_rt_4637,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_Q_2191
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_1_Q : XORCY
    port map (
      CI => if_stall,
      LI => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_lut_1_Q,
      O => u_datapath_pc_31_GND_12_o_add_123_OUT_1_Q
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_1_Q : MUXCY
    port map (
      CI => if_stall,
      DI => N0,
      S => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_lut_1_Q,
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_1_Q_2192
    );
  u_datapath_u_sysreg_Mram_bank_a032 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(31),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a032_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(31)
    );
  u_datapath_u_sysreg_Mram_bank_a031 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(30),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a031_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(30)
    );
  u_datapath_u_sysreg_Mram_bank_a029 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(28),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a029_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(28)
    );
  u_datapath_u_sysreg_Mram_bank_a028 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(27),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a028_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(27)
    );
  u_datapath_u_sysreg_Mram_bank_a030 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(29),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a030_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(29)
    );
  u_datapath_u_sysreg_Mram_bank_a027 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(26),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a027_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(26)
    );
  u_datapath_u_sysreg_Mram_bank_a026 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(25),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a026_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(25)
    );
  u_datapath_u_sysreg_Mram_bank_a024 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(23),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a024_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(23)
    );
  u_datapath_u_sysreg_Mram_bank_a023 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(22),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a023_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(22)
    );
  u_datapath_u_sysreg_Mram_bank_a025 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(24),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a025_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(24)
    );
  u_datapath_u_sysreg_Mram_bank_a022 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(21),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a022_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(21)
    );
  u_datapath_u_sysreg_Mram_bank_a021 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(20),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a021_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(20)
    );
  u_datapath_u_sysreg_Mram_bank_a019 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(18),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a019_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(18)
    );
  u_datapath_u_sysreg_Mram_bank_a018 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(17),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a018_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(17)
    );
  u_datapath_u_sysreg_Mram_bank_a020 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(19),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a020_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(19)
    );
  u_datapath_u_sysreg_Mram_bank_a016 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(15),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a016_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(15)
    );
  u_datapath_u_sysreg_Mram_bank_a015 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(14),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a015_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(14)
    );
  u_datapath_u_sysreg_Mram_bank_a017 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(16),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a017_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(16)
    );
  u_datapath_u_sysreg_Mram_bank_a013 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(12),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a013_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(12)
    );
  u_datapath_u_sysreg_Mram_bank_a012 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(11),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a012_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(11)
    );
  u_datapath_u_sysreg_Mram_bank_a014 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(13),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a014_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(13)
    );
  u_datapath_u_sysreg_Mram_bank_a011 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(10),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a011_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(10)
    );
  u_datapath_u_sysreg_Mram_bank_a010 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(9),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a010_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(9)
    );
  u_datapath_u_sysreg_Mram_bank_a08 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(7),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a08_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(7)
    );
  u_datapath_u_sysreg_Mram_bank_a07 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(6),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a07_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(6)
    );
  u_datapath_u_sysreg_Mram_bank_a09 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(8),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a09_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(8)
    );
  u_datapath_u_sysreg_Mram_bank_a06 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(5),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a06_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(5)
    );
  u_datapath_u_sysreg_Mram_bank_a05 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(4),
      DPRA0 => u_datapath_srfnum_ra(0),
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a05_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(4)
    );
  u_datapath_u_sysreg_Mram_bank_a03 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(2),
      DPRA0 => u_datapath_Mmux_srfnum_ra1_5356,
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a03_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(2)
    );
  u_datapath_u_sysreg_Mram_bank_a02 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(1),
      DPRA0 => u_datapath_Mmux_srfnum_ra1_5356,
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a02_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(1)
    );
  u_datapath_u_sysreg_Mram_bank_a04 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(3),
      DPRA0 => u_datapath_Mmux_srfnum_ra1_5356,
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a04_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(3)
    );
  u_datapath_u_sysreg_Mram_bank_a01 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_datapath_srfnum_wa(0),
      A1 => u_datapath_srfnum_wa(1),
      A2 => if_stall,
      A3 => if_stall,
      D => u_datapath_srf_wd(0),
      DPRA0 => u_datapath_Mmux_srfnum_ra1_5356,
      DPRA1 => u_datapath_srfnum_ra(1),
      DPRA2 => if_stall,
      DPRA3 => if_stall,
      WCLK => clk,
      WE => u_datapath_u_sysreg_we_a_0,
      SPO => NLW_u_datapath_u_sysreg_Mram_bank_a01_SPO_UNCONNECTED,
      DPO => u_datapath_srf_rd(0)
    );
  u_datapath_mac_s : FDE
    port map (
      C => clk,
      CE => mac_s_latch,
      D => u_datapath_sr_1_Q,
      Q => u_datapath_mac_s_421
    );
  u_datapath_sr_8 : FD
    port map (
      C => clk,
      D => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT14121_3553,
      Q => u_datapath_sr_8_Q
    );
  u_datapath_sr_7 : FD
    port map (
      C => clk,
      D => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1240_3519,
      Q => u_datapath_sr_7_Q
    );
  u_datapath_sr_6 : FD
    port map (
      C => clk,
      D => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1040_3509,
      Q => u_datapath_sr_6_Q
    );
  u_datapath_sr_5 : FD
    port map (
      C => clk,
      D => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT840_3499,
      Q => u_datapath_sr_5_Q
    );
  u_datapath_sr_4 : FD
    port map (
      C => clk,
      D => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT640_3489,
      Q => u_datapath_sr_4_Q
    );
  u_datapath_sr_1 : FD
    port map (
      C => clk,
      D => u_datapath_sr_9_sr_9_mux_153_OUT_1_Q,
      Q => u_datapath_sr_1_Q
    );
  u_datapath_pc_31 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_31_dpot_4709,
      Q => u_datapath_pc(31)
    );
  u_datapath_pc_30 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_30_dpot_4708,
      Q => u_datapath_pc(30)
    );
  u_datapath_pc_29 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_29_dpot_4707,
      Q => u_datapath_pc(29)
    );
  u_datapath_pc_28 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_28_dpot_4706,
      Q => u_datapath_pc(28)
    );
  u_datapath_pc_27 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_27_dpot_4705,
      Q => u_datapath_pc(27)
    );
  u_datapath_pc_26 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_26_dpot_4704,
      Q => u_datapath_pc(26)
    );
  u_datapath_pc_25 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_25_dpot_4703,
      Q => u_datapath_pc(25)
    );
  u_datapath_pc_24 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_24_dpot_4702,
      Q => u_datapath_pc(24)
    );
  u_datapath_pc_23 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_23_dpot_4701,
      Q => u_datapath_pc(23)
    );
  u_datapath_pc_22 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_22_dpot_4700,
      Q => u_datapath_pc(22)
    );
  u_datapath_pc_21 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_21_dpot_4699,
      Q => u_datapath_pc(21)
    );
  u_datapath_pc_20 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_20_dpot_4698,
      Q => u_datapath_pc(20)
    );
  u_datapath_pc_19 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_19_dpot_4697,
      Q => u_datapath_pc(19)
    );
  u_datapath_pc_18 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_18_dpot_4696,
      Q => u_datapath_pc(18)
    );
  u_datapath_pc_17 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_17_dpot_4695,
      Q => u_datapath_pc(17)
    );
  u_datapath_pc_16 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_16_dpot_4694,
      Q => u_datapath_pc(16)
    );
  u_datapath_pc_15 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_15_dpot_4693,
      Q => u_datapath_pc(15)
    );
  u_datapath_pc_14 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_14_dpot_4692,
      Q => u_datapath_pc(14)
    );
  u_datapath_pc_13 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_13_dpot_4691,
      Q => u_datapath_pc(13)
    );
  u_datapath_pc_12 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_12_dpot_4690,
      Q => u_datapath_pc(12)
    );
  u_datapath_pc_11 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_11_dpot_4689,
      Q => u_datapath_pc(11)
    );
  u_datapath_pc_10 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_10_dpot_4688,
      Q => u_datapath_pc(10)
    );
  u_datapath_pc_9 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_9_dpot_4687,
      Q => u_datapath_pc(9)
    );
  u_datapath_pc_8 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_8_dpot_4686,
      Q => u_datapath_pc(8)
    );
  u_datapath_pc_7 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_7_dpot_4685,
      Q => u_datapath_pc(7)
    );
  u_datapath_pc_6 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_6_dpot_4684,
      Q => u_datapath_pc(6)
    );
  u_datapath_pc_5 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_5_dpot_4683,
      Q => u_datapath_pc(5)
    );
  u_datapath_pc_4 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_4_dpot_4682,
      Q => u_datapath_pc(4)
    );
  u_datapath_pc_3 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_3_dpot_4681,
      Q => u_datapath_pc(3)
    );
  u_datapath_pc_2 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_2_dpot_4680,
      Q => u_datapath_pc(2)
    );
  u_datapath_pc_1 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_1_dpot_4679,
      Q => u_datapath_pc(1)
    );
  u_datapath_pc_0 : FDE
    port map (
      C => clk,
      CE => slot,
      D => u_datapath_pc_0_dpot_4678,
      Q => u_datapath_pc(0)
    );
  u_datapath_u_gpreg_Mram_bank_b132 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2578_3429,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b132_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(31)
    );
  u_datapath_u_gpreg_Mram_bank_b131 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2478_3424,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b131_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(30)
    );
  u_datapath_u_gpreg_Mram_bank_b130 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2278_3417,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b130_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(29)
    );
  u_datapath_u_gpreg_Mram_bank_b129 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2178_3412,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b129_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(28)
    );
  u_datapath_u_gpreg_Mram_bank_b128 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2078_3407,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b128_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(27)
    );
  u_datapath_u_gpreg_Mram_bank_b127 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1978_3402,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b127_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(26)
    );
  u_datapath_u_gpreg_Mram_bank_b126 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1878_3398,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b126_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(25)
    );
  u_datapath_u_gpreg_Mram_bank_b125 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1778_3394,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b125_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(24)
    );
  u_datapath_u_gpreg_Mram_bank_b124 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1678_3390,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b124_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(23)
    );
  u_datapath_u_gpreg_Mram_bank_b123 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1578_3386,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b123_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(22)
    );
  u_datapath_u_gpreg_Mram_bank_b122 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1478_3382,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b122_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(21)
    );
  u_datapath_u_gpreg_Mram_bank_b121 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1378_3378,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b121_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(20)
    );
  u_datapath_u_gpreg_Mram_bank_b120 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1178_3371,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b120_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(19)
    );
  u_datapath_u_gpreg_Mram_bank_b119 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1078_3365,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b119_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(18)
    );
  u_datapath_u_gpreg_Mram_bank_b118 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus978_3360,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b118_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(17)
    );
  u_datapath_u_gpreg_Mram_bank_b117 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus878_3352,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b117_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(16)
    );
  u_datapath_u_gpreg_Mram_bank_b116 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus778_3348,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b116_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(15)
    );
  u_datapath_u_gpreg_Mram_bank_b115 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus678_3344,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b115_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(14)
    );
  u_datapath_u_gpreg_Mram_bank_b114 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus578_3340,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b114_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(13)
    );
  u_datapath_u_gpreg_Mram_bank_b113 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus478_3336,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b113_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(12)
    );
  u_datapath_u_gpreg_Mram_bank_b112 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus378_3332,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b112_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(11)
    );
  u_datapath_u_gpreg_Mram_bank_b111 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2781_3328,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b111_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(10)
    );
  u_datapath_u_gpreg_Mram_bank_b110 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus3278_3324,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b110_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(9)
    );
  u_datapath_u_gpreg_Mram_bank_b19 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus3178_3320,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b19_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(8)
    );
  u_datapath_u_gpreg_Mram_bank_b18 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus3078_3316,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b18_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(7)
    );
  u_datapath_u_gpreg_Mram_bank_b17 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2978_3312,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b17_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(6)
    );
  u_datapath_u_gpreg_Mram_bank_b16 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2878_3307,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b16_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(5)
    );
  u_datapath_u_gpreg_Mram_bank_b15 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2778_3303,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b15_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(4)
    );
  u_datapath_u_gpreg_Mram_bank_b14 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2678_3300,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b14_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(3)
    );
  u_datapath_u_gpreg_Mram_bank_b13 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2376_3297,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b13_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(2)
    );
  u_datapath_u_gpreg_Mram_bank_b11 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus178_3268,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b11_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(0)
    );
  u_datapath_u_gpreg_Mram_bank_b032 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(31),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b032_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(31)
    );
  u_datapath_u_gpreg_Mram_bank_b12 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1278_3284,
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b12_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0081(1)
    );
  u_datapath_u_gpreg_Mram_bank_b031 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(30),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b031_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(30)
    );
  u_datapath_u_gpreg_Mram_bank_b030 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(29),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b030_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(29)
    );
  u_datapath_u_gpreg_Mram_bank_b029 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(28),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b029_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(28)
    );
  u_datapath_u_gpreg_Mram_bank_b028 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(27),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b028_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(27)
    );
  u_datapath_u_gpreg_Mram_bank_b027 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(26),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b027_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(26)
    );
  u_datapath_u_gpreg_Mram_bank_b026 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(25),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b026_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(25)
    );
  u_datapath_u_gpreg_Mram_bank_b025 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(24),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b025_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(24)
    );
  u_datapath_u_gpreg_Mram_bank_b024 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(23),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b024_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(23)
    );
  u_datapath_u_gpreg_Mram_bank_b023 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(22),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b023_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(22)
    );
  u_datapath_u_gpreg_Mram_bank_b022 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(21),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b022_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(21)
    );
  u_datapath_u_gpreg_Mram_bank_b021 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(20),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b021_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(20)
    );
  u_datapath_u_gpreg_Mram_bank_b020 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(19),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b020_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(19)
    );
  u_datapath_u_gpreg_Mram_bank_b019 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(18),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b019_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(18)
    );
  u_datapath_u_gpreg_Mram_bank_b018 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(17),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b018_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(17)
    );
  u_datapath_u_gpreg_Mram_bank_b016 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(15),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b016_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(15)
    );
  u_datapath_u_gpreg_Mram_bank_b015 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(14),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b015_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(14)
    );
  u_datapath_u_gpreg_Mram_bank_b017 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(16),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b017_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(16)
    );
  u_datapath_u_gpreg_Mram_bank_b014 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(13),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b014_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(13)
    );
  u_datapath_u_gpreg_Mram_bank_b013 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(12),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b013_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(12)
    );
  u_datapath_u_gpreg_Mram_bank_b012 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(11),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b012_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(11)
    );
  u_datapath_u_gpreg_Mram_bank_b011 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(10),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b011_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(10)
    );
  u_datapath_u_gpreg_Mram_bank_b010 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(9),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b010_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(9)
    );
  u_datapath_u_gpreg_Mram_bank_b09 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(8),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b09_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(8)
    );
  u_datapath_u_gpreg_Mram_bank_b08 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(7),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b08_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(7)
    );
  u_datapath_u_gpreg_Mram_bank_b07 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(6),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b07_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(6)
    );
  u_datapath_u_gpreg_Mram_bank_b06 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(5),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b06_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(5)
    );
  u_datapath_u_gpreg_Mram_bank_b05 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(4),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b05_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(4)
    );
  u_datapath_u_gpreg_Mram_bank_b04 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(3),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b04_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(3)
    );
  u_datapath_u_gpreg_Mram_bank_b03 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(2),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b03_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(2)
    );
  u_datapath_u_gpreg_Mram_bank_b02 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(1),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b02_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(1)
    );
  u_datapath_u_gpreg_Mram_bank_b01 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(0),
      DPRA0 => u_decode_REGNUM_Y(0),
      DPRA1 => u_decode_REGNUM_Y(1),
      DPRA2 => u_decode_REGNUM_Y(2),
      DPRA3 => u_decode_REGNUM_Y(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_b01_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0076(0)
    );
  u_datapath_u_gpreg_Mram_bank_a131 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2478_3424,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a131_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(30)
    );
  u_datapath_u_gpreg_Mram_bank_a130 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2278_3417,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a130_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(29)
    );
  u_datapath_u_gpreg_Mram_bank_a132 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2578_3429,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a132_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(31)
    );
  u_datapath_u_gpreg_Mram_bank_a129 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2178_3412,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a129_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(28)
    );
  u_datapath_u_gpreg_Mram_bank_a128 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2078_3407,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a128_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(27)
    );
  u_datapath_u_gpreg_Mram_bank_a127 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1978_3402,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a127_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(26)
    );
  u_datapath_u_gpreg_Mram_bank_a126 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1878_3398,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a126_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(25)
    );
  u_datapath_u_gpreg_Mram_bank_a125 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1778_3394,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a125_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(24)
    );
  u_datapath_u_gpreg_Mram_bank_a124 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1678_3390,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a124_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(23)
    );
  u_datapath_u_gpreg_Mram_bank_a123 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1578_3386,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a123_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(22)
    );
  u_datapath_u_gpreg_Mram_bank_a122 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1478_3382,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a122_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(21)
    );
  u_datapath_u_gpreg_Mram_bank_a121 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1378_3378,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a121_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(20)
    );
  u_datapath_u_gpreg_Mram_bank_a120 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1178_3371,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a120_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(19)
    );
  u_datapath_u_gpreg_Mram_bank_a119 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1078_3365,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a119_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(18)
    );
  u_datapath_u_gpreg_Mram_bank_a118 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus978_3360,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a118_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(17)
    );
  u_datapath_u_gpreg_Mram_bank_a117 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus878_3352,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a117_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(16)
    );
  u_datapath_u_gpreg_Mram_bank_a116 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus778_3348,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a116_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(15)
    );
  u_datapath_u_gpreg_Mram_bank_a115 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus678_3344,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a115_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(14)
    );
  u_datapath_u_gpreg_Mram_bank_a114 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus578_3340,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a114_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(13)
    );
  u_datapath_u_gpreg_Mram_bank_a113 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus478_3336,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a113_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(12)
    );
  u_datapath_u_gpreg_Mram_bank_a112 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus378_3332,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a112_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(11)
    );
  u_datapath_u_gpreg_Mram_bank_a111 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2781_3328,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a111_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(10)
    );
  u_datapath_u_gpreg_Mram_bank_a110 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus3278_3324,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a110_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(9)
    );
  u_datapath_u_gpreg_Mram_bank_a19 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus3178_3320,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a19_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(8)
    );
  u_datapath_u_gpreg_Mram_bank_a18 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus3078_3316,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a18_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(7)
    );
  u_datapath_u_gpreg_Mram_bank_a17 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2978_3312,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a17_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(6)
    );
  u_datapath_u_gpreg_Mram_bank_a16 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2878_3307,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a16_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(5)
    );
  u_datapath_u_gpreg_Mram_bank_a15 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2778_3303,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a15_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(4)
    );
  u_datapath_u_gpreg_Mram_bank_a14 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2678_3300,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a14_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(3)
    );
  u_datapath_u_gpreg_Mram_bank_a13 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus2376_3297,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a13_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(2)
    );
  u_datapath_u_gpreg_Mram_bank_a12 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus1278_3284,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a12_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(1)
    );
  u_datapath_u_gpreg_Mram_bank_a11 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_Mmux_zbus178_3268,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a11_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0080(0)
    );
  u_datapath_u_gpreg_Mram_bank_a032 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(31),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a032_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(31)
    );
  u_datapath_u_gpreg_Mram_bank_a030 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(29),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a030_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(29)
    );
  u_datapath_u_gpreg_Mram_bank_a029 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(28),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a029_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(28)
    );
  u_datapath_u_gpreg_Mram_bank_a031 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(30),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a031_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(30)
    );
  u_datapath_u_gpreg_Mram_bank_a028 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(27),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a028_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(27)
    );
  u_datapath_u_gpreg_Mram_bank_a027 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(26),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a027_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(26)
    );
  u_datapath_u_gpreg_Mram_bank_a026 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(25),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a026_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(25)
    );
  u_datapath_u_gpreg_Mram_bank_a025 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(24),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a025_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(24)
    );
  u_datapath_u_gpreg_Mram_bank_a024 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(23),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a024_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(23)
    );
  u_datapath_u_gpreg_Mram_bank_a023 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(22),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a023_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(22)
    );
  u_datapath_u_gpreg_Mram_bank_a022 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(21),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a022_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(21)
    );
  u_datapath_u_gpreg_Mram_bank_a021 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(20),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a021_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(20)
    );
  u_datapath_u_gpreg_Mram_bank_a020 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(19),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a020_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(19)
    );
  u_datapath_u_gpreg_Mram_bank_a019 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(18),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a019_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(18)
    );
  u_datapath_u_gpreg_Mram_bank_a018 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(17),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a018_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(17)
    );
  u_datapath_u_gpreg_Mram_bank_a017 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(16),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a017_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(16)
    );
  u_datapath_u_gpreg_Mram_bank_a016 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(15),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a016_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(15)
    );
  u_datapath_u_gpreg_Mram_bank_a015 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(14),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a015_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(14)
    );
  u_datapath_u_gpreg_Mram_bank_a013 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(12),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a013_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(12)
    );
  u_datapath_u_gpreg_Mram_bank_a012 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(11),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a012_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(11)
    );
  u_datapath_u_gpreg_Mram_bank_a014 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(13),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a014_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(13)
    );
  u_datapath_u_gpreg_Mram_bank_a011 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(10),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a011_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(10)
    );
  u_datapath_u_gpreg_Mram_bank_a010 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(9),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a010_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(9)
    );
  u_datapath_u_gpreg_Mram_bank_a09 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(8),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a09_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(8)
    );
  u_datapath_u_gpreg_Mram_bank_a08 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(7),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a08_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(7)
    );
  u_datapath_u_gpreg_Mram_bank_a07 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(6),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a07_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(6)
    );
  u_datapath_u_gpreg_Mram_bank_a06 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(5),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a06_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(5)
    );
  u_datapath_u_gpreg_Mram_bank_a05 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(4),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a05_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(4)
    );
  u_datapath_u_gpreg_Mram_bank_a04 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(3),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a04_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(3)
    );
  u_datapath_u_gpreg_Mram_bank_a03 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(2),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a03_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(2)
    );
  u_datapath_u_gpreg_Mram_bank_a02 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(1),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a02_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(1)
    );
  u_datapath_u_gpreg_Mram_bank_a01 : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => ma_dr(0),
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_bank_a01_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0075(0)
    );
  u_datapath_u_gpreg_Mram_tag_a0_wb : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => u_datapath_u_gpreg_n0084,
      DPRA0 => u_decode_REGNUM_Z(0),
      DPRA1 => u_decode_REGNUM_Z(1),
      DPRA2 => u_decode_REGNUM_Z(2),
      DPRA3 => u_decode_REGNUM_Z(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_tag_a0_wb_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0079
    );
  u_datapath_u_gpreg_Mram_tag_a0_rb : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => u_datapath_u_gpreg_n0084,
      DPRA0 => u_decode_REGNUM_Y_0_1_5317,
      DPRA1 => u_decode_REGNUM_Y_1_1_5316,
      DPRA2 => u_decode_REGNUM_Y_2_1_5319,
      DPRA3 => u_decode_REGNUM_Y_3_1_5318,
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_tag_a0_rb_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0078
    );
  u_datapath_u_gpreg_Mram_tag_a0_ra : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_W(0),
      A1 => u_decode_REGNUM_W(1),
      A2 => u_decode_REGNUM_W(2),
      A3 => u_decode_REGNUM_W(3),
      D => u_datapath_u_gpreg_n0084,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_tag_a0_ra_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0077
    );
  u_datapath_u_gpreg_Mram_tag_a1_wa : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_u_gpreg_BUS_0274_INV_142_o,
      DPRA0 => u_decode_REGNUM_W(0),
      DPRA1 => u_decode_REGNUM_W(1),
      DPRA2 => u_decode_REGNUM_W(2),
      DPRA3 => u_decode_REGNUM_W(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_tag_a1_wa_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0084
    );
  u_datapath_u_gpreg_Mram_tag_a1_rb : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_u_gpreg_BUS_0274_INV_142_o,
      DPRA0 => u_decode_REGNUM_Y_0_1_5317,
      DPRA1 => u_decode_REGNUM_Y_1_1_5316,
      DPRA2 => u_decode_REGNUM_Y_2_1_5319,
      DPRA3 => u_decode_REGNUM_Y_3_1_5318,
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_tag_a1_rb_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0083
    );
  u_datapath_u_gpreg_Mram_tag_a1_ra : RAM16X1D
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => u_decode_REGNUM_Z(0),
      A1 => u_decode_REGNUM_Z(1),
      A2 => u_decode_REGNUM_Z(2),
      A3 => u_decode_REGNUM_Z(3),
      D => u_datapath_u_gpreg_BUS_0274_INV_142_o,
      DPRA0 => u_decode_REGNUM_X(0),
      DPRA1 => u_decode_REGNUM_X(1),
      DPRA2 => u_decode_REGNUM_X(2),
      DPRA3 => u_decode_REGNUM_X(3),
      WCLK => clk,
      WE => u_datapath_u_gpreg_we_b_0,
      SPO => NLW_u_datapath_u_gpreg_Mram_tag_a1_ra_SPO_UNCONNECTED,
      DPO => u_datapath_u_gpreg_n0082
    );
  u_datapath_u_gpreg_reg0_31 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_31_Q,
      Q => u_datapath_u_gpreg_reg0(31)
    );
  u_datapath_u_gpreg_reg0_30 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_30_Q,
      Q => u_datapath_u_gpreg_reg0(30)
    );
  u_datapath_u_gpreg_reg0_29 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_29_Q,
      Q => u_datapath_u_gpreg_reg0(29)
    );
  u_datapath_u_gpreg_reg0_28 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_28_Q,
      Q => u_datapath_u_gpreg_reg0(28)
    );
  u_datapath_u_gpreg_reg0_27 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_27_Q,
      Q => u_datapath_u_gpreg_reg0(27)
    );
  u_datapath_u_gpreg_reg0_26 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_26_Q,
      Q => u_datapath_u_gpreg_reg0(26)
    );
  u_datapath_u_gpreg_reg0_25 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_25_Q,
      Q => u_datapath_u_gpreg_reg0(25)
    );
  u_datapath_u_gpreg_reg0_24 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_24_Q,
      Q => u_datapath_u_gpreg_reg0(24)
    );
  u_datapath_u_gpreg_reg0_23 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_23_Q,
      Q => u_datapath_u_gpreg_reg0(23)
    );
  u_datapath_u_gpreg_reg0_22 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_22_Q,
      Q => u_datapath_u_gpreg_reg0(22)
    );
  u_datapath_u_gpreg_reg0_21 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_21_Q,
      Q => u_datapath_u_gpreg_reg0(21)
    );
  u_datapath_u_gpreg_reg0_20 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_20_Q,
      Q => u_datapath_u_gpreg_reg0(20)
    );
  u_datapath_u_gpreg_reg0_19 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_19_Q,
      Q => u_datapath_u_gpreg_reg0(19)
    );
  u_datapath_u_gpreg_reg0_18 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_18_Q,
      Q => u_datapath_u_gpreg_reg0(18)
    );
  u_datapath_u_gpreg_reg0_17 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_17_Q,
      Q => u_datapath_u_gpreg_reg0(17)
    );
  u_datapath_u_gpreg_reg0_16 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_16_Q,
      Q => u_datapath_u_gpreg_reg0(16)
    );
  u_datapath_u_gpreg_reg0_15 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_15_Q,
      Q => u_datapath_u_gpreg_reg0(15)
    );
  u_datapath_u_gpreg_reg0_14 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_14_Q,
      Q => u_datapath_u_gpreg_reg0(14)
    );
  u_datapath_u_gpreg_reg0_13 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_13_Q,
      Q => u_datapath_u_gpreg_reg0(13)
    );
  u_datapath_u_gpreg_reg0_12 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_12_Q,
      Q => u_datapath_u_gpreg_reg0(12)
    );
  u_datapath_u_gpreg_reg0_11 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_11_Q,
      Q => u_datapath_u_gpreg_reg0(11)
    );
  u_datapath_u_gpreg_reg0_10 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_10_Q,
      Q => u_datapath_u_gpreg_reg0(10)
    );
  u_datapath_u_gpreg_reg0_9 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_9_Q,
      Q => u_datapath_u_gpreg_reg0(9)
    );
  u_datapath_u_gpreg_reg0_8 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_8_Q,
      Q => u_datapath_u_gpreg_reg0(8)
    );
  u_datapath_u_gpreg_reg0_7 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_7_Q,
      Q => u_datapath_u_gpreg_reg0(7)
    );
  u_datapath_u_gpreg_reg0_6 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_6_Q,
      Q => u_datapath_u_gpreg_reg0(6)
    );
  u_datapath_u_gpreg_reg0_5 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_5_Q,
      Q => u_datapath_u_gpreg_reg0(5)
    );
  u_datapath_u_gpreg_reg0_4 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_4_Q,
      Q => u_datapath_u_gpreg_reg0(4)
    );
  u_datapath_u_gpreg_reg0_3 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_3_Q,
      Q => u_datapath_u_gpreg_reg0(3)
    );
  u_datapath_u_gpreg_reg0_2 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_2_Q,
      Q => u_datapath_u_gpreg_reg0(2)
    );
  u_datapath_u_gpreg_reg0_1 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_1_Q,
      Q => u_datapath_u_gpreg_reg0(1)
    );
  u_datapath_u_gpreg_reg0_0 : FDE
    port map (
      C => clk,
      CE => u_datapath_u_gpreg_n0090_inv_2487,
      D => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_0_Q,
      Q => u_datapath_u_gpreg_reg0(0)
    );
  u_datapath_u_comparator_Mcompar_HI_cy_30_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(29),
      DI => u_datapath_Mmux_ybus5192_3871,
      S => u_datapath_u_comparator_Mcompar_HI_lut_30_Q_2661,
      O => u_datapath_u_comparator_Mcompar_HI_cy(30)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_30_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus5192_3871,
      I1 => u_datapath_Mmux_xbus5124_3873,
      O => u_datapath_u_comparator_Mcompar_HI_lut_30_Q_2661
    );
  u_datapath_u_comparator_Mcompar_HI_cy_29_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(28),
      DI => u_datapath_Mmux_ybus4696_3894,
      S => u_datapath_u_comparator_Mcompar_HI_lut_29_Q_2663,
      O => u_datapath_u_comparator_Mcompar_HI_cy(29)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_29_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4696_3894,
      I1 => u_datapath_Mmux_xbus4624_3884,
      O => u_datapath_u_comparator_Mcompar_HI_lut_29_Q_2663
    );
  u_datapath_u_comparator_Mcompar_HI_cy_28_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(27),
      DI => u_datapath_Mmux_ybus4496_3936,
      S => u_datapath_u_comparator_Mcompar_HI_lut_28_Q_2665,
      O => u_datapath_u_comparator_Mcompar_HI_cy(28)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_28_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4496_3936,
      I1 => u_datapath_Mmux_xbus4424_3888,
      O => u_datapath_u_comparator_Mcompar_HI_lut_28_Q_2665
    );
  u_datapath_u_comparator_Mcompar_HI_cy_27_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(26),
      DI => u_datapath_Mmux_ybus4296_3947,
      S => u_datapath_u_comparator_Mcompar_HI_lut_27_Q_2667,
      O => u_datapath_u_comparator_Mcompar_HI_cy(27)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_27_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4296_3947,
      I1 => u_datapath_Mmux_xbus4224_3898,
      O => u_datapath_u_comparator_Mcompar_HI_lut_27_Q_2667
    );
  u_datapath_u_comparator_Mcompar_HI_cy_26_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(25),
      DI => u_datapath_Mmux_ybus4096_3962,
      S => u_datapath_u_comparator_Mcompar_HI_lut_26_Q_2669,
      O => u_datapath_u_comparator_Mcompar_HI_cy(26)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_26_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4096_3962,
      I1 => u_datapath_Mmux_xbus4024_3902,
      O => u_datapath_u_comparator_Mcompar_HI_lut_26_Q_2669
    );
  u_datapath_u_comparator_Mcompar_HI_cy_25_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(24),
      DI => u_datapath_Mmux_ybus3896_3973,
      S => u_datapath_u_comparator_Mcompar_HI_lut_25_Q_2671,
      O => u_datapath_u_comparator_Mcompar_HI_cy(25)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_25_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3896_3973,
      I1 => u_datapath_Mmux_xbus3824_3906,
      O => u_datapath_u_comparator_Mcompar_HI_lut_25_Q_2671
    );
  u_datapath_u_comparator_Mcompar_HI_cy_24_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(23),
      DI => u_datapath_Mmux_ybus3696_3987,
      S => u_datapath_u_comparator_EQHH74,
      O => u_datapath_u_comparator_Mcompar_HI_cy(24)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_24_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3696_3987,
      I1 => u_datapath_Mmux_xbus3624_3910,
      O => u_datapath_u_comparator_EQHH74
    );
  u_datapath_u_comparator_Mcompar_HI_cy_23_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(22),
      DI => u_datapath_Mmux_ybus3496_4000,
      S => u_datapath_u_comparator_Mcompar_HI_lut_23_Q_2674,
      O => u_datapath_u_comparator_Mcompar_HI_cy(23)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_23_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3496_4000,
      I1 => u_datapath_Mmux_xbus3424_3916,
      O => u_datapath_u_comparator_Mcompar_HI_lut_23_Q_2674
    );
  u_datapath_u_comparator_Mcompar_HI_cy_22_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(21),
      DI => u_datapath_Mmux_ybus3296_4013,
      S => u_datapath_u_comparator_Mcompar_HI_lut_22_Q_2676,
      O => u_datapath_u_comparator_Mcompar_HI_cy(22)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_22_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3296_4013,
      I1 => u_datapath_Mmux_xbus3224_3925,
      O => u_datapath_u_comparator_Mcompar_HI_lut_22_Q_2676
    );
  u_datapath_u_comparator_Mcompar_HI_cy_21_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(20),
      DI => u_datapath_Mmux_ybus3096_4036,
      S => u_datapath_u_comparator_Mcompar_HI_lut_21_Q_2678,
      O => u_datapath_u_comparator_Mcompar_HI_cy(21)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_21_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3096_4036,
      I1 => u_datapath_Mmux_xbus3024_3929,
      O => u_datapath_u_comparator_Mcompar_HI_lut_21_Q_2678
    );
  u_datapath_u_comparator_Mcompar_HI_cy_20_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(19),
      DI => u_datapath_Mmux_ybus2896_4048,
      S => u_datapath_u_comparator_Mcompar_HI_lut_20_Q_2680,
      O => u_datapath_u_comparator_Mcompar_HI_cy(20)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_20_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2896_4048,
      I1 => u_datapath_Mmux_xbus2824_3940,
      O => u_datapath_u_comparator_Mcompar_HI_lut_20_Q_2680
    );
  u_datapath_u_comparator_Mcompar_HI_cy_19_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(18),
      DI => u_datapath_Mmux_ybus2396_4059,
      S => u_datapath_u_comparator_Mcompar_HI_lut_19_Q_2682,
      O => u_datapath_u_comparator_Mcompar_HI_cy(19)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_19_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2396_4059,
      I1 => u_datapath_Mmux_xbus2324_3951,
      O => u_datapath_u_comparator_Mcompar_HI_lut_19_Q_2682
    );
  u_datapath_u_comparator_Mcompar_HI_cy_18_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(17),
      DI => u_datapath_Mmux_ybus2196_4066,
      S => u_datapath_u_comparator_Mcompar_HI_lut_18_Q_2684,
      O => u_datapath_u_comparator_Mcompar_HI_cy(18)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_18_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2196_4066,
      I1 => u_datapath_Mmux_xbus2124_3966,
      O => u_datapath_u_comparator_Mcompar_HI_lut_18_Q_2684
    );
  u_datapath_u_comparator_Mcompar_HI_cy_17_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(16),
      DI => u_datapath_Mmux_ybus1996_4079,
      S => u_datapath_u_comparator_Mcompar_HI_lut_17_Q_2686,
      O => u_datapath_u_comparator_Mcompar_HI_cy(17)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_17_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1996_4079,
      I1 => u_datapath_Mmux_xbus1924_3980,
      O => u_datapath_u_comparator_Mcompar_HI_lut_17_Q_2686
    );
  u_datapath_u_comparator_Mcompar_HI_cy_16_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(15),
      DI => u_datapath_Mmux_ybus1796_4103,
      S => u_datapath_u_comparator_Mcompar_HI_lut_16_Q_2688,
      O => u_datapath_u_comparator_Mcompar_HI_cy(16)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_16_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1796_4103,
      I1 => u_datapath_Mmux_xbus1724_3993,
      O => u_datapath_u_comparator_Mcompar_HI_lut_16_Q_2688
    );
  u_datapath_u_comparator_Mcompar_HI_cy_15_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(14),
      DI => u_datapath_Mmux_ybus1596_4126,
      S => u_datapath_u_comparator_Mcompar_HI_lut_15_Q_2690,
      O => u_datapath_u_comparator_Mcompar_HI_cy(15)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1596_4126,
      I1 => u_datapath_Mmux_xbus1524_4006,
      O => u_datapath_u_comparator_Mcompar_HI_lut_15_Q_2690
    );
  u_datapath_u_comparator_Mcompar_HI_cy_14_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(13),
      DI => u_datapath_Mmux_ybus1396_4138,
      S => u_datapath_u_comparator_Mcompar_HI_lut_14_Q_2692,
      O => u_datapath_u_comparator_Mcompar_HI_cy(14)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1396_4138,
      I1 => u_datapath_Mmux_xbus1324_4019,
      O => u_datapath_u_comparator_Mcompar_HI_lut_14_Q_2692
    );
  u_datapath_u_comparator_Mcompar_HI_cy_13_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(12),
      DI => u_datapath_Mmux_ybus1196_4144,
      S => u_datapath_u_comparator_Mcompar_HI_lut_13_Q_2694,
      O => u_datapath_u_comparator_Mcompar_HI_cy(13)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1196_4144,
      I1 => u_datapath_Mmux_xbus1124_4029,
      O => u_datapath_u_comparator_Mcompar_HI_lut_13_Q_2694
    );
  u_datapath_u_comparator_Mcompar_HI_cy_12_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(11),
      DI => u_datapath_Mmux_ybus996_4149,
      S => u_datapath_u_comparator_Mcompar_HI_lut_12_Q_2696,
      O => u_datapath_u_comparator_Mcompar_HI_cy(12)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus996_4149,
      I1 => u_datapath_Mmux_xbus924_4041,
      O => u_datapath_u_comparator_Mcompar_HI_lut_12_Q_2696
    );
  u_datapath_u_comparator_Mcompar_HI_cy_11_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(10),
      DI => u_datapath_Mmux_ybus793_4088,
      S => u_datapath_u_comparator_Mcompar_HI_lut_11_Q_2698,
      O => u_datapath_u_comparator_Mcompar_HI_cy(11)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus793_4088,
      I1 => u_datapath_Mmux_xbus779_4072,
      O => u_datapath_u_comparator_Mcompar_HI_lut_11_Q_2698
    );
  u_datapath_u_comparator_Mcompar_HI_cy_10_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(9),
      DI => u_datapath_Mmux_ybus593_4112,
      S => u_datapath_u_comparator_Mcompar_HI_lut_10_Q_2700,
      O => u_datapath_u_comparator_Mcompar_HI_cy(10)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus593_4112,
      I1 => u_datapath_Mmux_xbus579_4096,
      O => u_datapath_u_comparator_Mcompar_HI_lut_10_Q_2700
    );
  u_datapath_u_comparator_Mcompar_HI_cy_9_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(8),
      DI => u_datapath_Mmux_ybus74127_4313,
      S => u_datapath_u_comparator_EQLH84,
      O => u_datapath_u_comparator_Mcompar_HI_cy(9)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus74127_4313,
      I1 => u_datapath_Mmux_xbus7479_4118,
      O => u_datapath_u_comparator_EQLH84
    );
  u_datapath_u_comparator_Mcompar_HI_cy_8_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(7),
      DI => u_datapath_Mmux_ybus71127_4327,
      S => u_datapath_u_comparator_Mcompar_HI_lut_8_Q_2703,
      O => u_datapath_u_comparator_Mcompar_HI_cy(8)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus71127_4327,
      I1 => u_datapath_Mmux_xbus7179_4132,
      O => u_datapath_u_comparator_Mcompar_HI_lut_8_Q_2703
    );
  u_datapath_u_comparator_Mcompar_HI_cy_7_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(6),
      DI => u_datapath_Mmux_ybus68125_4346,
      S => u_datapath_u_comparator_Mcompar_HI_lut_7_Q_2705,
      O => u_datapath_u_comparator_Mcompar_HI_cy(7)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus68125_4346,
      I1 => u_datapath_Mmux_xbus6831_4167,
      O => u_datapath_u_comparator_Mcompar_HI_lut_7_Q_2705
    );
  u_datapath_u_comparator_Mcompar_HI_cy_6_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(5),
      DI => u_datapath_Mmux_ybus65125_4377,
      S => u_datapath_u_comparator_Mcompar_HI_lut_6_Q_2707,
      O => u_datapath_u_comparator_Mcompar_HI_cy(6)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus65125_4377,
      I1 => u_datapath_Mmux_xbus6568_4022,
      O => u_datapath_u_comparator_Mcompar_HI_lut_6_Q_2707
    );
  u_datapath_u_comparator_Mcompar_HI_cy_5_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(4),
      DI => u_datapath_Mmux_ybus62125_4406,
      S => u_datapath_u_comparator_Mcompar_HI_lut_5_Q_2709,
      O => u_datapath_u_comparator_Mcompar_HI_cy(5)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus62125_4406,
      I1 => u_datapath_Mmux_xbus6232_4052,
      O => u_datapath_u_comparator_Mcompar_HI_lut_5_Q_2709
    );
  u_datapath_u_comparator_Mcompar_HI_cy_4_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(3),
      DI => u_datapath_Mmux_ybus59125_4433,
      S => u_datapath_u_comparator_Mcompar_HI_lut_4_Q_2711,
      O => u_datapath_u_comparator_Mcompar_HI_cy(4)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus59125_4433,
      I1 => u_datapath_Mmux_xbus5931_4180,
      O => u_datapath_u_comparator_Mcompar_HI_lut_4_Q_2711
    );
  u_datapath_u_comparator_Mcompar_HI_cy_3_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(2),
      DI => u_datapath_Mmux_ybus56120_4293,
      S => u_datapath_u_comparator_Mcompar_HI_lut_3_Q_2713,
      O => u_datapath_u_comparator_Mcompar_HI_cy(3)
    );
  u_datapath_u_comparator_Mcompar_HI_cy_2_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(1),
      DI => u_datapath_ybus(2),
      S => u_datapath_u_comparator_Mcompar_HI_lut_2_Q_2715,
      O => u_datapath_u_comparator_Mcompar_HI_cy(2)
    );
  u_datapath_u_comparator_Mcompar_HI_cy_1_Q : MUXCY
    port map (
      CI => u_datapath_u_comparator_Mcompar_HI_cy(0),
      DI => u_datapath_Mmux_ybus26122_4509,
      S => u_datapath_u_comparator_Mcompar_HI_lut_1_Q_2717,
      O => u_datapath_u_comparator_Mcompar_HI_cy(1)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus26122_4509,
      I1 => u_datapath_Mmux_xbus2630_4184,
      O => u_datapath_u_comparator_Mcompar_HI_lut_1_Q_2717
    );
  u_datapath_u_comparator_Mcompar_HI_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => u_datapath_Mmux_ybus3122_4537,
      S => u_datapath_u_comparator_Mcompar_HI_lut_0_Q_2719,
      O => u_datapath_u_comparator_Mcompar_HI_cy(0)
    );
  u_datapath_u_comparator_Mcompar_HI_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3122_4537,
      I1 => u_datapath_Mmux_xbus330_4158,
      O => u_datapath_u_comparator_Mcompar_HI_lut_0_Q_2719
    );
  u_datapath_u_comparator_Mmux_Y_v_5 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_CMPCOM(0),
      I1 => u_datapath_u_comparator_EQMSB_EQLL_OR_513_o_2726,
      I2 => u_datapath_u_comparator_A_31_EQMSB_AND_1176_o_2727,
      O => u_datapath_u_comparator_Mmux_Y_v_5_2721
    );
  u_datapath_u_comparator_Mmux_Y_v_3_f5 : MUXF5
    port map (
      I0 => u_datapath_u_comparator_Mmux_Y_v_5_2721,
      I1 => u_datapath_u_comparator_Mmux_Y_v_4_2720,
      S => u_decode_CMPCOM(1),
      O => u_datapath_u_comparator_Mmux_Y_v_3_f5_2722
    );
  u_datapath_u_comparator_Mmux_Y_v_4_f5 : MUXF5
    port map (
      I0 => u_datapath_u_comparator_Mmux_Y_v_6_2724,
      I1 => u_datapath_u_comparator_Mmux_Y_v_51_2723,
      S => u_decode_CMPCOM(1),
      O => u_datapath_u_comparator_Mmux_Y_v_4_f5_2725
    );
  u_datapath_u_comparator_Mmux_Y_v_2_f6 : MUXF6
    port map (
      I0 => u_datapath_u_comparator_Mmux_Y_v_4_f5_2725,
      I1 => u_datapath_u_comparator_Mmux_Y_v_3_f5_2722,
      S => u_decode_CMPCOM(2),
      O => u_datapath_cmpresult
    );
  u_datapath_u_alu_Madd_SUM_xor_32_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(31),
      LI => u_datapath_u_alu_Madd_SUM_lut(32),
      O => u_datapath_u_alu_SUM(32)
    );
  u_datapath_u_alu_Madd_SUM_xor_31_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(30),
      LI => u_datapath_u_alu_Madd_SUM_cy_31_rt_4638,
      O => u_datapath_u_alu_SUM(31)
    );
  u_datapath_u_alu_Madd_SUM_cy_31_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(30),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_31_rt_4638,
      O => u_datapath_u_alu_Madd_SUM_cy(31)
    );
  u_datapath_u_alu_Madd_SUM_xor_30_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(29),
      LI => u_datapath_u_alu_Madd_SUM_cy_30_rt_4639,
      O => u_datapath_u_alu_SUM(30)
    );
  u_datapath_u_alu_Madd_SUM_cy_30_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(29),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_30_rt_4639,
      O => u_datapath_u_alu_Madd_SUM_cy(30)
    );
  u_datapath_u_alu_Madd_SUM_xor_29_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(28),
      LI => u_datapath_u_alu_Madd_SUM_cy_29_rt_4640,
      O => u_datapath_u_alu_SUM(29)
    );
  u_datapath_u_alu_Madd_SUM_cy_29_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(28),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_29_rt_4640,
      O => u_datapath_u_alu_Madd_SUM_cy(29)
    );
  u_datapath_u_alu_Madd_SUM_xor_28_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(27),
      LI => u_datapath_u_alu_Madd_SUM_cy_28_rt_4641,
      O => u_datapath_u_alu_SUM(28)
    );
  u_datapath_u_alu_Madd_SUM_cy_28_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(27),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_28_rt_4641,
      O => u_datapath_u_alu_Madd_SUM_cy(28)
    );
  u_datapath_u_alu_Madd_SUM_xor_27_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(26),
      LI => u_datapath_u_alu_Madd_SUM_cy_27_rt_4642,
      O => u_datapath_u_alu_SUM(27)
    );
  u_datapath_u_alu_Madd_SUM_cy_27_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(26),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_27_rt_4642,
      O => u_datapath_u_alu_Madd_SUM_cy(27)
    );
  u_datapath_u_alu_Madd_SUM_xor_26_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(25),
      LI => u_datapath_u_alu_Madd_SUM_cy_26_rt_4643,
      O => u_datapath_u_alu_SUM(26)
    );
  u_datapath_u_alu_Madd_SUM_cy_26_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(25),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_26_rt_4643,
      O => u_datapath_u_alu_Madd_SUM_cy(26)
    );
  u_datapath_u_alu_Madd_SUM_xor_25_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(24),
      LI => u_datapath_u_alu_Madd_SUM_cy_25_rt_4644,
      O => u_datapath_u_alu_SUM(25)
    );
  u_datapath_u_alu_Madd_SUM_cy_25_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(24),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_25_rt_4644,
      O => u_datapath_u_alu_Madd_SUM_cy(25)
    );
  u_datapath_u_alu_Madd_SUM_xor_24_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(23),
      LI => u_datapath_u_alu_Madd_SUM_cy_24_rt_4645,
      O => u_datapath_u_alu_SUM(24)
    );
  u_datapath_u_alu_Madd_SUM_cy_24_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(23),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_24_rt_4645,
      O => u_datapath_u_alu_Madd_SUM_cy(24)
    );
  u_datapath_u_alu_Madd_SUM_xor_23_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(22),
      LI => u_datapath_u_alu_Madd_SUM_cy_23_rt_4646,
      O => u_datapath_u_alu_SUM(23)
    );
  u_datapath_u_alu_Madd_SUM_cy_23_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(22),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_23_rt_4646,
      O => u_datapath_u_alu_Madd_SUM_cy(23)
    );
  u_datapath_u_alu_Madd_SUM_xor_22_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(21),
      LI => u_datapath_u_alu_Madd_SUM_cy_22_rt_4647,
      O => u_datapath_u_alu_SUM(22)
    );
  u_datapath_u_alu_Madd_SUM_cy_22_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(21),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_22_rt_4647,
      O => u_datapath_u_alu_Madd_SUM_cy(22)
    );
  u_datapath_u_alu_Madd_SUM_xor_21_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(20),
      LI => u_datapath_u_alu_Madd_SUM_cy_21_rt_4648,
      O => u_datapath_u_alu_SUM(21)
    );
  u_datapath_u_alu_Madd_SUM_cy_21_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(20),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_21_rt_4648,
      O => u_datapath_u_alu_Madd_SUM_cy(21)
    );
  u_datapath_u_alu_Madd_SUM_xor_20_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(19),
      LI => u_datapath_u_alu_Madd_SUM_cy_20_rt_4649,
      O => u_datapath_u_alu_SUM(20)
    );
  u_datapath_u_alu_Madd_SUM_cy_20_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(19),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_20_rt_4649,
      O => u_datapath_u_alu_Madd_SUM_cy(20)
    );
  u_datapath_u_alu_Madd_SUM_xor_19_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(18),
      LI => u_datapath_u_alu_Madd_SUM_cy_19_rt_4650,
      O => u_datapath_u_alu_SUM(19)
    );
  u_datapath_u_alu_Madd_SUM_cy_19_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(18),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_19_rt_4650,
      O => u_datapath_u_alu_Madd_SUM_cy(19)
    );
  u_datapath_u_alu_Madd_SUM_xor_18_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(17),
      LI => u_datapath_u_alu_Madd_SUM_cy_18_rt_4651,
      O => u_datapath_u_alu_SUM(18)
    );
  u_datapath_u_alu_Madd_SUM_cy_18_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(17),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_18_rt_4651,
      O => u_datapath_u_alu_Madd_SUM_cy(18)
    );
  u_datapath_u_alu_Madd_SUM_xor_17_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(16),
      LI => u_datapath_u_alu_Madd_SUM_cy_17_rt_4652,
      O => u_datapath_u_alu_SUM(17)
    );
  u_datapath_u_alu_Madd_SUM_cy_17_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(16),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_17_rt_4652,
      O => u_datapath_u_alu_Madd_SUM_cy(17)
    );
  u_datapath_u_alu_Madd_SUM_xor_16_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(15),
      LI => u_datapath_u_alu_Madd_SUM_cy_16_rt_4653,
      O => u_datapath_u_alu_SUM(16)
    );
  u_datapath_u_alu_Madd_SUM_cy_16_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(15),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_16_rt_4653,
      O => u_datapath_u_alu_Madd_SUM_cy(16)
    );
  u_datapath_u_alu_Madd_SUM_xor_15_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(14),
      LI => u_datapath_u_alu_Madd_SUM_cy_15_rt_4654,
      O => u_datapath_u_alu_SUM(15)
    );
  u_datapath_u_alu_Madd_SUM_cy_15_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(14),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_15_rt_4654,
      O => u_datapath_u_alu_Madd_SUM_cy(15)
    );
  u_datapath_u_alu_Madd_SUM_xor_14_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(13),
      LI => u_datapath_u_alu_Madd_SUM_cy_14_rt_4655,
      O => u_datapath_u_alu_SUM(14)
    );
  u_datapath_u_alu_Madd_SUM_cy_14_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(13),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_14_rt_4655,
      O => u_datapath_u_alu_Madd_SUM_cy(14)
    );
  u_datapath_u_alu_Madd_SUM_xor_13_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(12),
      LI => u_datapath_u_alu_Madd_SUM_cy_13_rt_4656,
      O => u_datapath_u_alu_SUM(13)
    );
  u_datapath_u_alu_Madd_SUM_cy_13_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(12),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_13_rt_4656,
      O => u_datapath_u_alu_Madd_SUM_cy(13)
    );
  u_datapath_u_alu_Madd_SUM_xor_12_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(11),
      LI => u_datapath_u_alu_Madd_SUM_cy_12_rt_4657,
      O => u_datapath_u_alu_SUM(12)
    );
  u_datapath_u_alu_Madd_SUM_cy_12_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(11),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_12_rt_4657,
      O => u_datapath_u_alu_Madd_SUM_cy(12)
    );
  u_datapath_u_alu_Madd_SUM_xor_11_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(10),
      LI => u_datapath_u_alu_Madd_SUM_cy_11_rt_4658,
      O => u_datapath_u_alu_SUM(11)
    );
  u_datapath_u_alu_Madd_SUM_cy_11_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(10),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_11_rt_4658,
      O => u_datapath_u_alu_Madd_SUM_cy(11)
    );
  u_datapath_u_alu_Madd_SUM_xor_10_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(9),
      LI => u_datapath_u_alu_Madd_SUM_cy_10_rt_4659,
      O => u_datapath_u_alu_SUM(10)
    );
  u_datapath_u_alu_Madd_SUM_cy_10_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(9),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_10_rt_4659,
      O => u_datapath_u_alu_Madd_SUM_cy(10)
    );
  u_datapath_u_alu_Madd_SUM_xor_9_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(8),
      LI => u_datapath_u_alu_Madd_SUM_cy_9_rt_4660,
      O => u_datapath_u_alu_SUM(9)
    );
  u_datapath_u_alu_Madd_SUM_cy_9_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(8),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_9_rt_4660,
      O => u_datapath_u_alu_Madd_SUM_cy(9)
    );
  u_datapath_u_alu_Madd_SUM_xor_8_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(7),
      LI => u_datapath_u_alu_Madd_SUM_cy_8_rt_4661,
      O => u_datapath_u_alu_SUM(8)
    );
  u_datapath_u_alu_Madd_SUM_cy_8_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(7),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_8_rt_4661,
      O => u_datapath_u_alu_Madd_SUM_cy(8)
    );
  u_datapath_u_alu_Madd_SUM_xor_7_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(6),
      LI => u_datapath_u_alu_Madd_SUM_cy_7_rt_4662,
      O => u_datapath_u_alu_SUM(7)
    );
  u_datapath_u_alu_Madd_SUM_cy_7_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(6),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_7_rt_4662,
      O => u_datapath_u_alu_Madd_SUM_cy(7)
    );
  u_datapath_u_alu_Madd_SUM_xor_6_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(5),
      LI => u_datapath_u_alu_Madd_SUM_cy_6_rt_4663,
      O => u_datapath_u_alu_SUM(6)
    );
  u_datapath_u_alu_Madd_SUM_cy_6_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(5),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_6_rt_4663,
      O => u_datapath_u_alu_Madd_SUM_cy(6)
    );
  u_datapath_u_alu_Madd_SUM_xor_5_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(4),
      LI => u_datapath_u_alu_Madd_SUM_cy_5_rt_4664,
      O => u_datapath_u_alu_SUM(5)
    );
  u_datapath_u_alu_Madd_SUM_cy_5_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(4),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_5_rt_4664,
      O => u_datapath_u_alu_Madd_SUM_cy(5)
    );
  u_datapath_u_alu_Madd_SUM_xor_4_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(3),
      LI => u_datapath_u_alu_Madd_SUM_cy_4_rt_4665,
      O => u_datapath_u_alu_SUM(4)
    );
  u_datapath_u_alu_Madd_SUM_cy_4_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(3),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_4_rt_4665,
      O => u_datapath_u_alu_Madd_SUM_cy(4)
    );
  u_datapath_u_alu_Madd_SUM_xor_3_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(2),
      LI => u_datapath_u_alu_Madd_SUM_cy_3_rt_4666,
      O => u_datapath_u_alu_SUM(3)
    );
  u_datapath_u_alu_Madd_SUM_cy_3_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(2),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_3_rt_4666,
      O => u_datapath_u_alu_Madd_SUM_cy(3)
    );
  u_datapath_u_alu_Madd_SUM_xor_2_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(1),
      LI => u_datapath_u_alu_Madd_SUM_cy_2_rt_4667,
      O => u_datapath_u_alu_SUM(2)
    );
  u_datapath_u_alu_Madd_SUM_cy_2_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(1),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_2_rt_4667,
      O => u_datapath_u_alu_Madd_SUM_cy(2)
    );
  u_datapath_u_alu_Madd_SUM_xor_1_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(0),
      LI => u_datapath_u_alu_Madd_SUM_cy_1_rt_4668,
      O => u_datapath_u_alu_SUM(1)
    );
  u_datapath_u_alu_Madd_SUM_cy_1_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_SUM_cy(0),
      DI => if_stall,
      S => u_datapath_u_alu_Madd_SUM_cy_1_rt_4668,
      O => u_datapath_u_alu_Madd_SUM_cy(1)
    );
  u_datapath_u_alu_Madd_SUM_xor_0_Q : XORCY
    port map (
      CI => if_stall,
      LI => u_datapath_u_alu_Madd_SUM_lut(0),
      O => u_datapath_u_alu_SUM(0)
    );
  u_datapath_u_alu_Madd_SUM_cy_0_Q : MUXCY
    port map (
      CI => if_stall,
      DI => u_datapath_u_alu_n0091(0),
      S => u_datapath_u_alu_Madd_SUM_lut(0),
      O => u_datapath_u_alu_Madd_SUM_cy(0)
    );
  u_datapath_u_alu_Madd_n0091_xor_32_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(31),
      LI => u_datapath_Mmux_addsub1_4671,
      O => u_datapath_u_alu_Madd_SUM_lut(32)
    );
  u_datapath_u_alu_Madd_n0091_xor_31_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(30),
      LI => u_datapath_u_alu_Madd_n0091_lut(31),
      O => u_datapath_u_alu_Madd_SUM_lut(31)
    );
  u_datapath_u_alu_Madd_n0091_cy_31_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(30),
      DI => u_datapath_Mmux_xbus5324_3879,
      S => u_datapath_u_alu_Madd_n0091_lut(31),
      O => u_datapath_u_alu_Madd_n0091_cy(31)
    );
  u_datapath_u_alu_Madd_n0091_xor_30_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(29),
      LI => u_datapath_u_alu_Madd_n0091_lut(30),
      O => u_datapath_u_alu_Madd_SUM_lut(30)
    );
  u_datapath_u_alu_Madd_n0091_cy_30_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(29),
      DI => u_datapath_Mmux_xbus5124_3873,
      S => u_datapath_u_alu_Madd_n0091_lut(30),
      O => u_datapath_u_alu_Madd_n0091_cy(30)
    );
  u_datapath_u_alu_Madd_n0091_xor_29_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(28),
      LI => u_datapath_u_alu_Madd_n0091_lut(29),
      O => u_datapath_u_alu_Madd_SUM_lut(29)
    );
  u_datapath_u_alu_Madd_n0091_cy_29_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(28),
      DI => u_datapath_Mmux_xbus4624_3884,
      S => u_datapath_u_alu_Madd_n0091_lut(29),
      O => u_datapath_u_alu_Madd_n0091_cy(29)
    );
  u_datapath_u_alu_Madd_n0091_xor_28_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(27),
      LI => u_datapath_u_alu_Madd_n0091_lut(28),
      O => u_datapath_u_alu_Madd_SUM_lut(28)
    );
  u_datapath_u_alu_Madd_n0091_cy_28_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(27),
      DI => u_datapath_Mmux_xbus4424_3888,
      S => u_datapath_u_alu_Madd_n0091_lut(28),
      O => u_datapath_u_alu_Madd_n0091_cy(28)
    );
  u_datapath_u_alu_Madd_n0091_xor_27_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(26),
      LI => u_datapath_u_alu_Madd_n0091_lut(27),
      O => u_datapath_u_alu_Madd_SUM_lut(27)
    );
  u_datapath_u_alu_Madd_n0091_cy_27_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(26),
      DI => u_datapath_Mmux_xbus4224_3898,
      S => u_datapath_u_alu_Madd_n0091_lut(27),
      O => u_datapath_u_alu_Madd_n0091_cy(27)
    );
  u_datapath_u_alu_Madd_n0091_xor_26_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(25),
      LI => u_datapath_u_alu_Madd_n0091_lut(26),
      O => u_datapath_u_alu_Madd_SUM_lut(26)
    );
  u_datapath_u_alu_Madd_n0091_cy_26_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(25),
      DI => u_datapath_Mmux_xbus4024_3902,
      S => u_datapath_u_alu_Madd_n0091_lut(26),
      O => u_datapath_u_alu_Madd_n0091_cy(26)
    );
  u_datapath_u_alu_Madd_n0091_xor_25_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(24),
      LI => u_datapath_u_alu_Madd_n0091_lut(25),
      O => u_datapath_u_alu_Madd_SUM_lut(25)
    );
  u_datapath_u_alu_Madd_n0091_cy_25_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(24),
      DI => u_datapath_Mmux_xbus3824_3906,
      S => u_datapath_u_alu_Madd_n0091_lut(25),
      O => u_datapath_u_alu_Madd_n0091_cy(25)
    );
  u_datapath_u_alu_Madd_n0091_xor_24_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(23),
      LI => u_datapath_u_alu_Madd_n0091_lut(24),
      O => u_datapath_u_alu_Madd_SUM_lut(24)
    );
  u_datapath_u_alu_Madd_n0091_cy_24_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(23),
      DI => u_datapath_Mmux_xbus3624_3910,
      S => u_datapath_u_alu_Madd_n0091_lut(24),
      O => u_datapath_u_alu_Madd_n0091_cy(24)
    );
  u_datapath_u_alu_Madd_n0091_xor_23_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(22),
      LI => u_datapath_u_alu_Madd_n0091_lut(23),
      O => u_datapath_u_alu_Madd_SUM_lut(23)
    );
  u_datapath_u_alu_Madd_n0091_cy_23_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(22),
      DI => u_datapath_Mmux_xbus3424_3916,
      S => u_datapath_u_alu_Madd_n0091_lut(23),
      O => u_datapath_u_alu_Madd_n0091_cy(23)
    );
  u_datapath_u_alu_Madd_n0091_xor_22_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(21),
      LI => u_datapath_u_alu_Madd_n0091_lut(22),
      O => u_datapath_u_alu_Madd_SUM_lut(22)
    );
  u_datapath_u_alu_Madd_n0091_cy_22_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(21),
      DI => u_datapath_Mmux_xbus3224_3925,
      S => u_datapath_u_alu_Madd_n0091_lut(22),
      O => u_datapath_u_alu_Madd_n0091_cy(22)
    );
  u_datapath_u_alu_Madd_n0091_xor_21_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(20),
      LI => u_datapath_u_alu_Madd_n0091_lut(21),
      O => u_datapath_u_alu_Madd_SUM_lut(21)
    );
  u_datapath_u_alu_Madd_n0091_cy_21_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(20),
      DI => u_datapath_Mmux_xbus3024_3929,
      S => u_datapath_u_alu_Madd_n0091_lut(21),
      O => u_datapath_u_alu_Madd_n0091_cy(21)
    );
  u_datapath_u_alu_Madd_n0091_xor_20_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(19),
      LI => u_datapath_u_alu_Madd_n0091_lut(20),
      O => u_datapath_u_alu_Madd_SUM_lut(20)
    );
  u_datapath_u_alu_Madd_n0091_cy_20_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(19),
      DI => u_datapath_Mmux_xbus2824_3940,
      S => u_datapath_u_alu_Madd_n0091_lut(20),
      O => u_datapath_u_alu_Madd_n0091_cy(20)
    );
  u_datapath_u_alu_Madd_n0091_xor_19_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(18),
      LI => u_datapath_u_alu_Madd_n0091_lut(19),
      O => u_datapath_u_alu_Madd_SUM_lut(19)
    );
  u_datapath_u_alu_Madd_n0091_cy_19_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(18),
      DI => u_datapath_Mmux_xbus2324_3951,
      S => u_datapath_u_alu_Madd_n0091_lut(19),
      O => u_datapath_u_alu_Madd_n0091_cy(19)
    );
  u_datapath_u_alu_Madd_n0091_xor_18_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(17),
      LI => u_datapath_u_alu_Madd_n0091_lut(18),
      O => u_datapath_u_alu_Madd_SUM_lut(18)
    );
  u_datapath_u_alu_Madd_n0091_cy_18_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(17),
      DI => u_datapath_Mmux_xbus2124_3966,
      S => u_datapath_u_alu_Madd_n0091_lut(18),
      O => u_datapath_u_alu_Madd_n0091_cy(18)
    );
  u_datapath_u_alu_Madd_n0091_xor_17_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(16),
      LI => u_datapath_u_alu_Madd_n0091_lut(17),
      O => u_datapath_u_alu_Madd_SUM_lut(17)
    );
  u_datapath_u_alu_Madd_n0091_cy_17_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(16),
      DI => u_datapath_Mmux_xbus1924_3980,
      S => u_datapath_u_alu_Madd_n0091_lut(17),
      O => u_datapath_u_alu_Madd_n0091_cy(17)
    );
  u_datapath_u_alu_Madd_n0091_xor_16_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(15),
      LI => u_datapath_u_alu_Madd_n0091_lut(16),
      O => u_datapath_u_alu_Madd_SUM_lut(16)
    );
  u_datapath_u_alu_Madd_n0091_cy_16_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(15),
      DI => u_datapath_Mmux_xbus1724_3993,
      S => u_datapath_u_alu_Madd_n0091_lut(16),
      O => u_datapath_u_alu_Madd_n0091_cy(16)
    );
  u_datapath_u_alu_Madd_n0091_xor_15_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(14),
      LI => u_datapath_u_alu_Madd_n0091_lut(15),
      O => u_datapath_u_alu_Madd_SUM_lut(15)
    );
  u_datapath_u_alu_Madd_n0091_cy_15_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(14),
      DI => u_datapath_Mmux_xbus1524_4006,
      S => u_datapath_u_alu_Madd_n0091_lut(15),
      O => u_datapath_u_alu_Madd_n0091_cy(15)
    );
  u_datapath_u_alu_Madd_n0091_xor_14_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(13),
      LI => u_datapath_u_alu_Madd_n0091_lut(14),
      O => u_datapath_u_alu_Madd_SUM_lut(14)
    );
  u_datapath_u_alu_Madd_n0091_cy_14_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(13),
      DI => u_datapath_Mmux_xbus1324_4019,
      S => u_datapath_u_alu_Madd_n0091_lut(14),
      O => u_datapath_u_alu_Madd_n0091_cy(14)
    );
  u_datapath_u_alu_Madd_n0091_xor_13_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(12),
      LI => u_datapath_u_alu_Madd_n0091_lut(13),
      O => u_datapath_u_alu_Madd_SUM_lut(13)
    );
  u_datapath_u_alu_Madd_n0091_cy_13_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(12),
      DI => u_datapath_Mmux_xbus1124_4029,
      S => u_datapath_u_alu_Madd_n0091_lut(13),
      O => u_datapath_u_alu_Madd_n0091_cy(13)
    );
  u_datapath_u_alu_Madd_n0091_xor_12_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(11),
      LI => u_datapath_u_alu_Madd_n0091_lut(12),
      O => u_datapath_u_alu_Madd_SUM_lut(12)
    );
  u_datapath_u_alu_Madd_n0091_cy_12_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(11),
      DI => u_datapath_Mmux_xbus924_4041,
      S => u_datapath_u_alu_Madd_n0091_lut(12),
      O => u_datapath_u_alu_Madd_n0091_cy(12)
    );
  u_datapath_u_alu_Madd_n0091_xor_11_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(10),
      LI => u_datapath_u_alu_Madd_n0091_lut(11),
      O => u_datapath_u_alu_Madd_SUM_lut(11)
    );
  u_datapath_u_alu_Madd_n0091_cy_11_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(10),
      DI => u_datapath_Mmux_xbus779_4072,
      S => u_datapath_u_alu_Madd_n0091_lut(11),
      O => u_datapath_u_alu_Madd_n0091_cy(11)
    );
  u_datapath_u_alu_Madd_n0091_xor_10_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(9),
      LI => u_datapath_u_alu_Madd_n0091_lut(10),
      O => u_datapath_u_alu_Madd_SUM_lut(10)
    );
  u_datapath_u_alu_Madd_n0091_cy_10_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(9),
      DI => u_datapath_Mmux_xbus579_4096,
      S => u_datapath_u_alu_Madd_n0091_lut(10),
      O => u_datapath_u_alu_Madd_n0091_cy(10)
    );
  u_datapath_u_alu_Madd_n0091_xor_9_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(8),
      LI => u_datapath_u_alu_Madd_n0091_lut(9),
      O => u_datapath_u_alu_Madd_SUM_lut(9)
    );
  u_datapath_u_alu_Madd_n0091_cy_9_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(8),
      DI => u_datapath_Mmux_xbus7479_4118,
      S => u_datapath_u_alu_Madd_n0091_lut(9),
      O => u_datapath_u_alu_Madd_n0091_cy(9)
    );
  u_datapath_u_alu_Madd_n0091_xor_8_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(7),
      LI => u_datapath_u_alu_Madd_n0091_lut(8),
      O => u_datapath_u_alu_Madd_SUM_lut(8)
    );
  u_datapath_u_alu_Madd_n0091_cy_8_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(7),
      DI => u_datapath_Mmux_xbus7179_4132,
      S => u_datapath_u_alu_Madd_n0091_lut(8),
      O => u_datapath_u_alu_Madd_n0091_cy(8)
    );
  u_datapath_u_alu_Madd_n0091_xor_7_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(6),
      LI => u_datapath_u_alu_Madd_n0091_lut(7),
      O => u_datapath_u_alu_Madd_SUM_lut(7)
    );
  u_datapath_u_alu_Madd_n0091_cy_7_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(6),
      DI => u_datapath_Mmux_xbus6831_4167,
      S => u_datapath_u_alu_Madd_n0091_lut(7),
      O => u_datapath_u_alu_Madd_n0091_cy(7)
    );
  u_datapath_u_alu_Madd_n0091_xor_6_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(5),
      LI => u_datapath_u_alu_Madd_n0091_lut(6),
      O => u_datapath_u_alu_Madd_SUM_lut(6)
    );
  u_datapath_u_alu_Madd_n0091_cy_6_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(5),
      DI => u_datapath_Mmux_xbus6568_4022,
      S => u_datapath_u_alu_Madd_n0091_lut(6),
      O => u_datapath_u_alu_Madd_n0091_cy(6)
    );
  u_datapath_u_alu_Madd_n0091_xor_5_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(4),
      LI => u_datapath_u_alu_Madd_n0091_lut(5),
      O => u_datapath_u_alu_Madd_SUM_lut(5)
    );
  u_datapath_u_alu_Madd_n0091_cy_5_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(4),
      DI => u_datapath_Mmux_xbus6232_4052,
      S => u_datapath_u_alu_Madd_n0091_lut(5),
      O => u_datapath_u_alu_Madd_n0091_cy(5)
    );
  u_datapath_u_alu_Madd_n0091_xor_4_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(3),
      LI => u_datapath_u_alu_Madd_n0091_lut(4),
      O => u_datapath_u_alu_Madd_SUM_lut(4)
    );
  u_datapath_u_alu_Madd_n0091_cy_4_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(3),
      DI => u_datapath_Mmux_xbus5931_4180,
      S => u_datapath_u_alu_Madd_n0091_lut(4),
      O => u_datapath_u_alu_Madd_n0091_cy(4)
    );
  u_datapath_u_alu_Madd_n0091_xor_3_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(2),
      LI => u_datapath_u_alu_Madd_n0091_lut(3),
      O => u_datapath_u_alu_Madd_SUM_lut(3)
    );
  u_datapath_u_alu_Madd_n0091_cy_3_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(2),
      DI => u_datapath_Mmux_xbus5689_4283,
      S => u_datapath_u_alu_Madd_n0091_lut(3),
      O => u_datapath_u_alu_Madd_n0091_cy(3)
    );
  u_datapath_u_alu_Madd_n0091_xor_2_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(1),
      LI => u_datapath_u_alu_Madd_n0091_lut(2),
      O => u_datapath_u_alu_Madd_SUM_lut(2)
    );
  u_datapath_u_alu_Madd_n0091_cy_2_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(1),
      DI => u_datapath_xbus(2),
      S => u_datapath_u_alu_Madd_n0091_lut(2),
      O => u_datapath_u_alu_Madd_n0091_cy(2)
    );
  u_datapath_u_alu_Madd_n0091_xor_1_Q : XORCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(0),
      LI => u_datapath_u_alu_Madd_n0091_lut(1),
      O => u_datapath_u_alu_Madd_SUM_lut(1)
    );
  u_datapath_u_alu_Madd_n0091_cy_1_Q : MUXCY
    port map (
      CI => u_datapath_u_alu_Madd_n0091_cy(0),
      DI => u_datapath_aluinx(1),
      S => u_datapath_u_alu_Madd_n0091_lut(1),
      O => u_datapath_u_alu_Madd_n0091_cy(1)
    );
  u_datapath_u_alu_Madd_n0091_xor_0_Q : XORCY
    port map (
      CI => if_stall,
      LI => u_datapath_u_alu_Madd_n0091_lut(0),
      O => u_datapath_u_alu_n0091(0)
    );
  u_datapath_u_alu_Madd_n0091_cy_0_Q : MUXCY
    port map (
      CI => if_stall,
      DI => u_datapath_aluinx(0),
      S => u_datapath_u_alu_Madd_n0091_lut(0),
      O => u_datapath_u_alu_Madd_n0091_cy(0)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_31_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(30),
      DI => u_datapath_divout(31),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(31),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(31)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_31_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5124_3873,
      I1 => u_datapath_divout(31),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(31)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_30_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(29),
      DI => u_datapath_divout(30),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(30),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(30)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_30_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4624_3884,
      I1 => u_datapath_divout(30),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(30)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_29_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(28),
      DI => u_datapath_divout(29),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(29),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(29)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_29_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4424_3888,
      I1 => u_datapath_divout(29),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(29)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_28_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(27),
      DI => u_datapath_divout(28),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(28),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(28)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_28_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4224_3898,
      I1 => u_datapath_divout(28),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(28)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_27_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(26),
      DI => u_datapath_divout(27),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(27),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(27)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_27_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4024_3902,
      I1 => u_datapath_divout(27),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(27)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_26_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(25),
      DI => u_datapath_divout(26),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(26),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(26)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_26_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3824_3906,
      I1 => u_datapath_divout(26),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(26)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_25_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(24),
      DI => u_datapath_divout(25),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(25),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(25)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_25_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3624_3910,
      I1 => u_datapath_divout(25),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(25)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_24_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(23),
      DI => u_datapath_divout(24),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(24),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(24)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_24_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3424_3916,
      I1 => u_datapath_divout(24),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(24)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_23_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(22),
      DI => u_datapath_divout(23),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(23),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(23)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_23_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3224_3925,
      I1 => u_datapath_divout(23),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(23)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_22_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(21),
      DI => u_datapath_divout(22),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(22),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(22)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_22_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3024_3929,
      I1 => u_datapath_divout(22),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(22)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_21_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(20),
      DI => u_datapath_divout(21),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(21),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(21)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_21_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2824_3940,
      I1 => u_datapath_divout(21),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(21)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_20_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(19),
      DI => u_datapath_divout(20),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(20),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(20)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_20_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2324_3951,
      I1 => u_datapath_divout(20),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(20)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_19_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(18),
      DI => u_datapath_divout(19),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(19),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(19)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_19_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2124_3966,
      I1 => u_datapath_divout(19),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(19)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_18_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(17),
      DI => u_datapath_divout(18),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(18),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(18)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_18_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1924_3980,
      I1 => u_datapath_divout(18),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(18)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_17_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(16),
      DI => u_datapath_divout(17),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(17),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(17)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_17_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1724_3993,
      I1 => u_datapath_divout(17),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(17)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_16_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(15),
      DI => u_datapath_divout(16),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(16),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(16)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_16_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1524_4006,
      I1 => u_datapath_divout(16),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(16)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_15_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(14),
      DI => u_datapath_divout(15),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(15),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(15)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1324_4019,
      I1 => u_datapath_divout(15),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(15)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_14_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(13),
      DI => u_datapath_divout(14),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(14),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(14)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1124_4029,
      I1 => u_datapath_divout(14),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(14)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_13_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(12),
      DI => u_datapath_divout(13),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(13),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(13)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus924_4041,
      I1 => u_datapath_divout(13),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(13)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_12_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(11),
      DI => u_datapath_divout(12),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(12),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(12)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus779_4072,
      I1 => u_datapath_divout(12),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(12)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_11_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(10),
      DI => u_datapath_divout(11),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(11),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(11)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus579_4096,
      I1 => u_datapath_divout(11),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(11)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_10_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(9),
      DI => u_datapath_divout(10),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(10),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(10)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus7479_4118,
      I1 => u_datapath_divout(10),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(10)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_9_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(8),
      DI => u_datapath_divout(9),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(9),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(9)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus7179_4132,
      I1 => u_datapath_divout(9),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(9)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_8_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(7),
      DI => u_datapath_divout(8),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(8),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(8)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6831_4167,
      I1 => u_datapath_divout(8),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(8)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_7_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(6),
      DI => u_datapath_divout(7),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(7),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(7)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6568_4022,
      I1 => u_datapath_divout(7),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(7)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_6_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(5),
      DI => u_datapath_divout(6),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(6),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(6)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6232_4052,
      I1 => u_datapath_divout(6),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(6)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_5_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(4),
      DI => u_datapath_divout(5),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(5),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(5)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5931_4180,
      I1 => u_datapath_divout(5),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(5)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_4_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(3),
      DI => u_datapath_divout(4),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(4),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(4)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5689_4283,
      I1 => u_datapath_divout(4),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(4)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_3_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(2),
      DI => u_datapath_divout(3),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(3),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(3)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_xbus(2),
      I1 => u_datapath_divout(3),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(3)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_2_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(1),
      DI => u_datapath_divout(2),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(2),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(2)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2630_4184,
      I1 => u_datapath_divout(2),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(2)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_1_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_ADDLT_cy(0),
      DI => u_datapath_divout(1),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(1),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(1)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus330_4158,
      I1 => u_datapath_divout(1),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(1)
    );
  u_datapath_u_divider_Mcompar_ADDLT_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => u_datapath_divout(0),
      S => u_datapath_u_divider_Mcompar_ADDLT_lut(0),
      O => u_datapath_u_divider_Mcompar_ADDLT_cy(0)
    );
  u_datapath_u_divider_Mcompar_ADDLT_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_sr_0_Q,
      I1 => u_datapath_divout(0),
      O => u_datapath_u_divider_Mcompar_ADDLT_lut(0)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_31_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(30),
      DI => u_datapath_Mmux_xbus5124_3873,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(31),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(31)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_31_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5124_3873,
      I1 => u_datapath_divout(31),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(31)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_30_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(29),
      DI => u_datapath_Mmux_xbus4624_3884,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(30),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(30)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_30_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4624_3884,
      I1 => u_datapath_divout(30),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(30)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_29_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(28),
      DI => u_datapath_Mmux_xbus4424_3888,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(29),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(29)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_29_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4424_3888,
      I1 => u_datapath_divout(29),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(29)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_28_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(27),
      DI => u_datapath_Mmux_xbus4224_3898,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(28),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(28)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_28_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4224_3898,
      I1 => u_datapath_divout(28),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(28)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_27_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(26),
      DI => u_datapath_Mmux_xbus4024_3902,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(27),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(27)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_27_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4024_3902,
      I1 => u_datapath_divout(27),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(27)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_26_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(25),
      DI => u_datapath_Mmux_xbus3824_3906,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(26),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(26)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_26_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3824_3906,
      I1 => u_datapath_divout(26),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(26)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_25_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(24),
      DI => u_datapath_Mmux_xbus3624_3910,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(25),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(25)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_25_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3624_3910,
      I1 => u_datapath_divout(25),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(25)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_24_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(23),
      DI => u_datapath_Mmux_xbus3424_3916,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(24),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(24)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_24_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3424_3916,
      I1 => u_datapath_divout(24),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(24)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_23_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(22),
      DI => u_datapath_Mmux_xbus3224_3925,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(23),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(23)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_23_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3224_3925,
      I1 => u_datapath_divout(23),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(23)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_22_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(21),
      DI => u_datapath_Mmux_xbus3024_3929,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(22),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(22)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_22_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3024_3929,
      I1 => u_datapath_divout(22),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(22)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_21_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(20),
      DI => u_datapath_Mmux_xbus2824_3940,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(21),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(21)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_21_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2824_3940,
      I1 => u_datapath_divout(21),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(21)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_20_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(19),
      DI => u_datapath_Mmux_xbus2324_3951,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(20),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(20)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_20_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2324_3951,
      I1 => u_datapath_divout(20),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(20)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_19_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(18),
      DI => u_datapath_Mmux_xbus2124_3966,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(19),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(19)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_19_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2124_3966,
      I1 => u_datapath_divout(19),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(19)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_18_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(17),
      DI => u_datapath_Mmux_xbus1924_3980,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(18),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(18)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_18_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1924_3980,
      I1 => u_datapath_divout(18),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(18)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_17_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(16),
      DI => u_datapath_Mmux_xbus1724_3993,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(17),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(17)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_17_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1724_3993,
      I1 => u_datapath_divout(17),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(17)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_16_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(15),
      DI => u_datapath_Mmux_xbus1524_4006,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(16),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(16)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_16_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1524_4006,
      I1 => u_datapath_divout(16),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(16)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_15_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(14),
      DI => u_datapath_Mmux_xbus1324_4019,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(15),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(15)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1324_4019,
      I1 => u_datapath_divout(15),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(15)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_14_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(13),
      DI => u_datapath_Mmux_xbus1124_4029,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(14),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(14)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1124_4029,
      I1 => u_datapath_divout(14),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(14)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_13_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(12),
      DI => u_datapath_Mmux_xbus924_4041,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(13),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(13)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus924_4041,
      I1 => u_datapath_divout(13),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(13)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_12_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(11),
      DI => u_datapath_Mmux_xbus779_4072,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(12),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(12)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus779_4072,
      I1 => u_datapath_divout(12),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(12)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_11_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(10),
      DI => u_datapath_Mmux_xbus579_4096,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(11),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(11)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus579_4096,
      I1 => u_datapath_divout(11),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(11)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_10_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(9),
      DI => u_datapath_Mmux_xbus7479_4118,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(10),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(10)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus7479_4118,
      I1 => u_datapath_divout(10),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(10)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_9_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(8),
      DI => u_datapath_Mmux_xbus7179_4132,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(9),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(9)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus7179_4132,
      I1 => u_datapath_divout(9),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(9)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_8_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(7),
      DI => u_datapath_Mmux_xbus6831_4167,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(8),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(8)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6831_4167,
      I1 => u_datapath_divout(8),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(8)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_7_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(6),
      DI => u_datapath_Mmux_xbus6568_4022,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(7),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(7)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6568_4022,
      I1 => u_datapath_divout(7),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(7)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_6_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(5),
      DI => u_datapath_Mmux_xbus6232_4052,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(6),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(6)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6232_4052,
      I1 => u_datapath_divout(6),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(6)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_5_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(4),
      DI => u_datapath_Mmux_xbus5931_4180,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(5),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(5)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5931_4180,
      I1 => u_datapath_divout(5),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(5)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_4_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(3),
      DI => u_datapath_Mmux_xbus5689_4283,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(4),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(4)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5689_4283,
      I1 => u_datapath_divout(4),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(4)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_3_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(2),
      DI => u_datapath_xbus(2),
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(3),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(3)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_xbus(2),
      I1 => u_datapath_divout(3),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(3)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_2_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(1),
      DI => u_datapath_Mmux_xbus2630_4184,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(2),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(2)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2630_4184,
      I1 => u_datapath_divout(2),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(2)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_1_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Mcompar_SUBGT_cy(0),
      DI => u_datapath_Mmux_xbus330_4158,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(1),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(1)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_Mmux_xbus330_4158,
      I1 => u_datapath_divout(1),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(1)
    );
  u_datapath_u_divider_Mcompar_SUBGT_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => u_datapath_sr_0_Q,
      S => u_datapath_u_divider_Mcompar_SUBGT_lut(0),
      O => u_datapath_u_divider_Mcompar_SUBGT_cy(0)
    );
  u_datapath_u_divider_Mcompar_SUBGT_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_sr_0_Q,
      I1 => u_datapath_divout(0),
      O => u_datapath_u_divider_Mcompar_SUBGT_lut(0)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_31_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(30),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(31),
      O => u_datapath_divout(31)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_31_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus5396_3849,
      I2 => u_datapath_Mmux_xbus5124_3873,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(31)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_30_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(29),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(30),
      O => u_datapath_divout(30)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_30_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(29),
      DI => u_datapath_Mmux_xbus4624_3884,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(30),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(30)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_29_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(28),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(29),
      O => u_datapath_divout(29)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_29_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(28),
      DI => u_datapath_Mmux_xbus4424_3888,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(29),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(29)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_29_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus4696_3894,
      I2 => u_datapath_Mmux_xbus4424_3888,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(29)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_28_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(27),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(28),
      O => u_datapath_divout(28)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_28_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(27),
      DI => u_datapath_Mmux_xbus4224_3898,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(28),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(28)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_28_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus4496_3936,
      I2 => u_datapath_Mmux_xbus4224_3898,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(28)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_27_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(26),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(27),
      O => u_datapath_divout(27)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_27_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(26),
      DI => u_datapath_Mmux_xbus4024_3902,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(27),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(27)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_27_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus4296_3947,
      I2 => u_datapath_Mmux_xbus4024_3902,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(27)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_26_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(25),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(26),
      O => u_datapath_divout(26)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_26_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(25),
      DI => u_datapath_Mmux_xbus3824_3906,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(26),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(26)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_26_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus4096_3962,
      I2 => u_datapath_Mmux_xbus3824_3906,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(26)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_25_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(24),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(25),
      O => u_datapath_divout(25)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_25_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(24),
      DI => u_datapath_Mmux_xbus3624_3910,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(25),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(25)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_25_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus3896_3973,
      I2 => u_datapath_Mmux_xbus3624_3910,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(25)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_24_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(23),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(24),
      O => u_datapath_divout(24)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_24_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(23),
      DI => u_datapath_Mmux_xbus3424_3916,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(24),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(24)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_24_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus3696_3987,
      I2 => u_datapath_Mmux_xbus3424_3916,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(24)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_23_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(22),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(23),
      O => u_datapath_divout(23)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_23_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(22),
      DI => u_datapath_Mmux_xbus3224_3925,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(23),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(23)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_22_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(21),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(22),
      O => u_datapath_divout(22)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_22_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(21),
      DI => u_datapath_Mmux_xbus3024_3929,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(22),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(22)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_21_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(20),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(21),
      O => u_datapath_divout(21)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_21_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(20),
      DI => u_datapath_Mmux_xbus2824_3940,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(21),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(21)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_20_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(19),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(20),
      O => u_datapath_divout(20)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_20_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(19),
      DI => u_datapath_Mmux_xbus2324_3951,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(20),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(20)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_19_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(18),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(19),
      O => u_datapath_divout(19)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_19_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(18),
      DI => u_datapath_Mmux_xbus2124_3966,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(19),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(19)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_18_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(17),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(18),
      O => u_datapath_divout(18)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_18_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(17),
      DI => u_datapath_Mmux_xbus1924_3980,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(18),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(18)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_17_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(16),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(17),
      O => u_datapath_divout(17)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_17_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(16),
      DI => u_datapath_Mmux_xbus1724_3993,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(17),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(17)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_16_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(15),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(16),
      O => u_datapath_divout(16)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_16_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(15),
      DI => u_datapath_Mmux_xbus1524_4006,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(16),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(16)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_15_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(14),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(15),
      O => u_datapath_divout(15)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_15_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(14),
      DI => u_datapath_Mmux_xbus1324_4019,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(15),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(15)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_14_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(13),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(14),
      O => u_datapath_divout(14)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_14_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(13),
      DI => u_datapath_Mmux_xbus1124_4029,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(14),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(14)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_13_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(12),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(13),
      O => u_datapath_divout(13)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_13_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(12),
      DI => u_datapath_Mmux_xbus924_4041,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(13),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(13)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_12_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(11),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(12),
      O => u_datapath_divout(12)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_12_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(11),
      DI => u_datapath_Mmux_xbus779_4072,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(12),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(12)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_12_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus996_4149,
      I2 => u_datapath_Mmux_xbus779_4072,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(12)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_11_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(10),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(11),
      O => u_datapath_divout(11)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_11_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(10),
      DI => u_datapath_Mmux_xbus579_4096,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(11),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(11)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_11_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus793_4088,
      I2 => u_datapath_Mmux_xbus579_4096,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(11)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_10_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(9),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(10),
      O => u_datapath_divout(10)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_10_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(9),
      DI => u_datapath_Mmux_xbus7479_4118,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(10),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(10)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_10_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus593_4112,
      I2 => u_datapath_Mmux_xbus7479_4118,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(10)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_9_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(8),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(9),
      O => u_datapath_divout(9)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_9_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(8),
      DI => u_datapath_Mmux_xbus7179_4132,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(9),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(9)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_9_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus74127_4313,
      I2 => u_datapath_Mmux_xbus7179_4132,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(9)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_8_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(7),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(8),
      O => u_datapath_divout(8)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_8_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(7),
      DI => u_datapath_Mmux_xbus6831_4167,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(8),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(8)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_8_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus71127_4327,
      I2 => u_datapath_Mmux_xbus6831_4167,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(8)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_7_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(6),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(7),
      O => u_datapath_divout(7)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_7_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(6),
      DI => u_datapath_Mmux_xbus6568_4022,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(7),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(7)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_7_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus6568_4022,
      I2 => u_datapath_Mmux_ybus68125_4346,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(7)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_6_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(5),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(6),
      O => u_datapath_divout(6)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_6_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(5),
      DI => u_datapath_Mmux_xbus6232_4052,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(6),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(6)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_6_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus65125_4377,
      I2 => u_datapath_Mmux_xbus6232_4052,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(6)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_5_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(4),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(5),
      O => u_datapath_divout(5)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_5_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(4),
      DI => u_datapath_Mmux_xbus5931_4180,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(5),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(5)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_5_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus62125_4406,
      I2 => u_datapath_Mmux_xbus5931_4180,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(5)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_4_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(3),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(4),
      O => u_datapath_divout(4)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_4_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(3),
      DI => u_datapath_Mmux_xbus5689_4283,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(4),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(4)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_3_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(2),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(3),
      O => u_datapath_divout(3)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_3_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(2),
      DI => u_datapath_xbus(2),
      S => u_datapath_u_divider_Maddsub_Y_v_lut(3),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(3)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_2_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(1),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(2),
      O => u_datapath_divout(2)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_2_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(1),
      DI => u_datapath_Mmux_xbus2630_4184,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(2),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(2)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_1_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(0),
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(1),
      O => u_datapath_divout(1)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_1_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Maddsub_Y_v_cy(0),
      DI => u_datapath_Mmux_xbus330_4158,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(1),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(1)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_1_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_ybus26122_4509,
      I2 => u_datapath_Mmux_xbus330_4158,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(1)
    );
  u_datapath_u_divider_Maddsub_Y_v_xor_0_Q : XORCY
    port map (
      CI => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      LI => u_datapath_u_divider_Maddsub_Y_v_lut(0),
      O => u_datapath_divout(0)
    );
  u_datapath_u_divider_Maddsub_Y_v_cy_0_Q : MUXCY
    port map (
      CI => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      DI => u_datapath_sr_0_Q,
      S => u_datapath_u_divider_Maddsub_Y_v_lut(0),
      O => u_datapath_u_divider_Maddsub_Y_v_cy(0)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_0_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_sr_0_Q,
      I1 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I2 => u_datapath_Mmux_ybus3122_4537,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(0)
    );
  mfetch_db_i_ack_AND_5_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_mfetch,
      I1 => db_i_ack,
      O => mfetch_db_i_ack_AND_5_o
    );
  Q_n0250_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => slot,
      I1 => NlwRenamedSig_OI_db_rd,
      O => Q_n0250_inv
    );
  Q_n0277_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => slot,
      I1 => ifflag_579,
      O => Q_n0277_inv
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT321 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(9),
      I2 => db_i_d(9),
      O => data_prev_31_db_i_d_31_mux_13_OUT_9_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(8),
      I2 => db_i_d(8),
      O => data_prev_31_db_i_d_31_mux_13_OUT_8_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT301 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(7),
      I2 => db_i_d(7),
      O => data_prev_31_db_i_d_31_mux_13_OUT_7_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT291 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(6),
      I2 => db_i_d(6),
      O => data_prev_31_db_i_d_31_mux_13_OUT_6_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT281 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(5),
      I2 => db_i_d(5),
      O => data_prev_31_db_i_d_31_mux_13_OUT_5_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT271 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(4),
      I2 => db_i_d(4),
      O => data_prev_31_db_i_d_31_mux_13_OUT_4_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT261 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(3),
      I2 => db_i_d(3),
      O => data_prev_31_db_i_d_31_mux_13_OUT_3_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT251 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(31),
      I2 => db_i_d(31),
      O => data_prev_31_db_i_d_31_mux_13_OUT_31_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT241 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(30),
      I2 => db_i_d(30),
      O => data_prev_31_db_i_d_31_mux_13_OUT_30_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(2),
      I2 => db_i_d(2),
      O => data_prev_31_db_i_d_31_mux_13_OUT_2_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT221 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(29),
      I2 => db_i_d(29),
      O => data_prev_31_db_i_d_31_mux_13_OUT_29_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(28),
      I2 => db_i_d(28),
      O => data_prev_31_db_i_d_31_mux_13_OUT_28_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT201 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(27),
      I2 => db_i_d(27),
      O => data_prev_31_db_i_d_31_mux_13_OUT_27_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT191 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(26),
      I2 => db_i_d(26),
      O => data_prev_31_db_i_d_31_mux_13_OUT_26_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT181 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(25),
      I2 => db_i_d(25),
      O => data_prev_31_db_i_d_31_mux_13_OUT_25_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT171 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(24),
      I2 => db_i_d(24),
      O => data_prev_31_db_i_d_31_mux_13_OUT_24_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(23),
      I2 => db_i_d(23),
      O => data_prev_31_db_i_d_31_mux_13_OUT_23_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(22),
      I2 => db_i_d(22),
      O => data_prev_31_db_i_d_31_mux_13_OUT_22_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(21),
      I2 => db_i_d(21),
      O => data_prev_31_db_i_d_31_mux_13_OUT_21_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(20),
      I2 => db_i_d(20),
      O => data_prev_31_db_i_d_31_mux_13_OUT_20_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(1),
      I2 => db_i_d(1),
      O => data_prev_31_db_i_d_31_mux_13_OUT_1_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(19),
      I2 => db_i_d(19),
      O => data_prev_31_db_i_d_31_mux_13_OUT_19_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(18),
      I2 => db_i_d(18),
      O => data_prev_31_db_i_d_31_mux_13_OUT_18_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(17),
      I2 => db_i_d(17),
      O => data_prev_31_db_i_d_31_mux_13_OUT_17_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(16),
      I2 => db_i_d(16),
      O => data_prev_31_db_i_d_31_mux_13_OUT_16_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(15),
      I2 => db_i_d(15),
      O => data_prev_31_db_i_d_31_mux_13_OUT_15_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(14),
      I2 => db_i_d(14),
      O => data_prev_31_db_i_d_31_mux_13_OUT_14_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(13),
      I2 => db_i_d(13),
      O => data_prev_31_db_i_d_31_mux_13_OUT_13_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(12),
      I2 => db_i_d(12),
      O => data_prev_31_db_i_d_31_mux_13_OUT_12_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(11),
      I2 => db_i_d(11),
      O => data_prev_31_db_i_d_31_mux_13_OUT_11_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(10),
      I2 => db_i_d(10),
      O => data_prev_31_db_i_d_31_mux_13_OUT_10_Q
    );
  Mmux_data_prev_31_db_i_d_31_mux_13_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => mfetch_db_i_ack_AND_5_o,
      I1 => data_prev(0),
      I2 => db_i_d(0),
      O => data_prev_31_db_i_d_31_mux_13_OUT_0_Q
    );
  Mmux_GND_4_o_ma_wr_MUX_43_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_MA_WR_177,
      O => GND_4_o_ma_wr_MUX_43_o
    );
  Mmux_GND_4_o_ma_wr_MUX_44_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_MA_WR_177,
      O => GND_4_o_ma_wr_MUX_44_o
    );
  ma_dr_31_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(31),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(31)
    );
  ma_dr_30_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(30),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(30)
    );
  ma_dr_29_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(29),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(29)
    );
  ma_dr_28_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(28),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(28)
    );
  ma_dr_27_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(27),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(27)
    );
  ma_dr_26_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(26),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(26)
    );
  ma_dr_25_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(25),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(25)
    );
  ma_dr_24_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(24),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(24)
    );
  ma_dr_23_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(23),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(23)
    );
  ma_dr_22_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(22),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(22)
    );
  ma_dr_21_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(21),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(21)
    );
  ma_dr_20_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(20),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(20)
    );
  ma_dr_19_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(19),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(19)
    );
  ma_dr_18_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(18),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(18)
    );
  ma_dr_17_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(17),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(17)
    );
  ma_dr_16_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(16),
      I1 => mr_access_sz(1),
      I2 => ma_dr_15_1_731,
      O => ma_dr(16)
    );
  ma_dr_15_2 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => dati(15),
      I1 => mr_access_sz(1),
      I2 => N2144,
      O => ma_dr(15)
    );
  Q_n0246_inv11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => slot,
      I1 => u_decode_MA_ISSUE_176,
      O => Q_n0246_inv1_732
    );
  Q_n0264_inv1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Q_n0246_inv1_732,
      I1 => u_decode_MA_WR_177,
      O => Q_n0264_inv
    );
  Q_n0246_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_MA_WR_177,
      I1 => Q_n0246_inv1_732,
      O => Q_n0246_inv
    );
  Q_n0284_inv1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => inst_i_ack,
      I1 => NlwRenamedSig_OI_ifetch,
      I2 => slot,
      O => Q_n0284_inv
    );
  Mmux_sel_w11 : LUT4
    generic map(
      INIT => X"8FA8"
    )
    port map (
      I0 => N2088,
      I1 => ma_ad(0),
      I2 => u_decode_MA_SZ(0),
      I3 => u_decode_MA_SZ(1),
      O => sel_w(0)
    );
  Mmux_sel_w31 : LUT4
    generic map(
      INIT => X"4F54"
    )
    port map (
      I0 => ma_ad(1),
      I1 => N2087,
      I2 => u_decode_MA_SZ(0),
      I3 => u_decode_MA_SZ(1),
      O => sel_w(2)
    );
  Mmux_sel_w41 : LUT4
    generic map(
      INIT => X"1F51"
    )
    port map (
      I0 => ma_ad(1),
      I1 => ma_ad(0),
      I2 => u_decode_MA_SZ(0),
      I3 => u_decode_MA_SZ(1),
      O => sel_w(3)
    );
  Mmux_sel_w21 : LUT4
    generic map(
      INIT => X"2FA2"
    )
    port map (
      I0 => ma_ad(1),
      I1 => ma_ad(0),
      I2 => u_decode_MA_SZ(0),
      I3 => u_decode_MA_SZ(1),
      O => sel_w(1)
    );
  Mmux_dato301 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => ma_dw(7),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(15),
      O => dato(7)
    );
  Mmux_dato291 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => ma_dw(6),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(14),
      O => dato(6)
    );
  Mmux_dato281 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => ma_dw(5),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(13),
      O => dato(5)
    );
  Mmux_dato271 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => ma_dw(4),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(12),
      O => dato(4)
    );
  Mmux_dato261 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => ma_dw(3),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(11),
      O => dato(3)
    );
  Mmux_dato231 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => ma_dw(2),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(10),
      O => dato(2)
    );
  Mmux_dato121 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => ma_dw(1),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(9),
      O => dato(1)
    );
  Mmux_dato12 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => ma_dw(0),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(8),
      O => dato(0)
    );
  Mmux_dato321 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dw(9),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(1),
      O => dato(9)
    );
  Mmux_dato311 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dw(8),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(0),
      O => dato(8)
    );
  Mmux_dato71 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => N2072,
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(7),
      O => dato(15)
    );
  Mmux_dato61 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dw(14),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(6),
      O => dato(14)
    );
  Mmux_dato51 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dw(13),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(5),
      O => dato(13)
    );
  Mmux_dato41 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dw(12),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(4),
      O => dato(12)
    );
  Mmux_dato31 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dw(11),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(3),
      O => dato(11)
    );
  Mmux_dato23 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dw(10),
      I1 => u_decode_MA_SZ(0),
      I2 => u_decode_MA_SZ(1),
      I3 => ma_dw(2),
      O => dato(10)
    );
  u_decode_INSTR_SEQ_3_GND_6_o_select_748_OUT_3_1 : LUT4
    generic map(
      INIT => X"1514"
    )
    port map (
      I0 => u_decode_n1427,
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_INSTR_SEQ(1),
      I3 => u_decode_INSTR_STATE(8),
      O => u_decode_INSTR_SEQ_3_GND_6_o_select_748_OUT_3_Q
    );
  u_decode_INSTR_STATE_11_GND_6_o_Select_554_o11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE(8),
      I2 => u_decode_INSTR_STATE(11),
      O => u_decode_INSTR_STATE_11_GND_6_o_Select_554_o1
    );
  u_decode_n24851 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o,
      I1 => u_decode_INSTR_STATE(0),
      I2 => N2242,
      O => u_decode_n2485
    );
  u_decode_Mram_n1869191 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_INSTR_SEQ(3),
      I3 => u_decode_INSTR_SEQ(2),
      O => u_decode_EX_MA_SZ_1_15
    );
  u_decode_Mram_n1869171 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_INSTR_SEQ(3),
      I3 => u_decode_INSTR_SEQ(2),
      O => u_decode_Mram_n186917
    );
  u_decode_Mmux_EX_KEEP_CYC121 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(0),
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_Mmux_EX_KEEP_CYC1211,
      O => u_decode_EX_SFTFUNC(0)
    );
  u_decode_Mmux_EX_KEEP_CYC131 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(2),
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_Mmux_EX_KEEP_CYC1211,
      O => u_decode_EX_SFTFUNC(1)
    );
  u_decode_Mmux_EX_KEEP_CYC141 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_Mmux_EX_KEEP_CYC1211,
      O => u_decode_EX_SFTFUNC(2)
    );
  u_decode_Mmux_EX_KEEP_CYC151 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(4),
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_Mmux_EX_KEEP_CYC1211,
      O => u_decode_EX_SFTFUNC(3)
    );
  u_decode_Mmux_EX_KEEP_CYC161 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_Mmux_EX_KEEP_CYC1211,
      O => u_decode_EX_SFTFUNC(4)
    );
  u_decode_Mmux_EX_RDVBR_X11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_1_15,
      I1 => u_decode_Mmux_EX_ALUFUNC240,
      I2 => u_decode_Mmux_DELAY_JUMP1241,
      O => u_decode_EX_RDVBR_X
    );
  u_decode_Mmux_WR_IBIT11 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o,
      I1 => u_decode_INSTR_STATE(9),
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => u_decode_Mmux_DELAY_JUMP1241,
      O => wr_ibit
    );
  u_decode_SLOT_ILEVEL_CAP_AND_24_o1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => slot,
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => u_decode_Mmux_DELAY_JUMP1241,
      O => u_decode_SLOT_ILEVEL_CAP_AND_24_o
    );
  u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o11111 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o,
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => u_decode_Mmux_DELAY_JUMP1210,
      O => u_decode_EX_KEEP_CYC
    );
  u_decode_Mmux_DELAY_JUMP15031 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => N2331,
      I2 => u_decode_Mmux_INSTR_STATE61_5354,
      O => u_decode_Mmux_DELAY_JUMP1503
    );
  u_decode_Mmux_EX_CONST_ZERO411 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE(8),
      I2 => u_decode_INSTR_STATE_11_reduce_or_534_o,
      I3 => u_decode_EX_MA_SZ_0_14,
      O => u_decode_EX_CONST_ZERO4
    );
  u_decode_Mmux_EX_CONST_SIGN82111 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(8),
      I1 => u_decode_INSTR_STATE_11_reduce_or_534_o,
      I2 => u_decode_INSTR_STATE(15),
      I3 => u_decode_EX_MA_SZ_0_14,
      O => u_decode_EX_CONST_ZERO42
    );
  u_decode_Mmux_EX_CONST_SIGN8211 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_Select_554_o1,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_EX_MA_SZ_0_14,
      O => u_decode_EX_CONST_SIGN82
    );
  u_decode_INSTR_STATE_5_GND_6_o_equal_395_o21 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(0),
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      O => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o2
    );
  u_decode_Mmux_EX_RDMACH_Y111 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I2 => u_decode_INSTR_STATE_3_PWR_6_o_equal_184_o,
      I3 => u_decode_Mmux_DELAY_JUMP1101,
      O => u_decode_Mmux_EX_RDMACH_Y11_825
    );
  u_decode_Mmux_SLP11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(4),
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_Mmux_DELAY_JUMP1101,
      I3 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o2,
      O => slp_o
    );
  u_decode_Mram_n186921 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2,
      I1 => u_decode_INSTR_SEQ(3),
      I2 => u_decode_INSTR_SEQ(0),
      I3 => u_decode_INSTR_SEQ(1),
      O => u_decode_Mram_n18692
    );
  u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o_3_1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_SEQ(0),
      I2 => N2011,
      O => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o
    );
  u_decode_Mmux_EX_KEEP_CYC12111 : LUT4
    generic map(
      INIT => X"5051"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_21_5320,
      I3 => N2317,
      O => u_decode_Mmux_EX_KEEP_CYC1211
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o110121 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(4),
      I1 => u_decode_INSTR_STATE(5),
      I2 => u_decode_Mram_n186925,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11012
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211231 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => N2248,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123
    );
  u_decode_Mmux_EX_ALUFUNC93211 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_n1427,
      I1 => u_decode_INSTR_SEQ(1),
      I2 => u_decode_INSTR_SEQ(0),
      O => u_decode_Mmux_EX_ALUFUNC9321
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o12211 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_Mmux_MAC_S_LATCH111,
      I2 => N2329,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1221
    );
  u_decode_Mmux_EX_CONST_ZERO8211 : LUT4
    generic map(
      INIT => X"8D88"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_EX_MA_SZ_0_4,
      I2 => u_decode_INSTR_STATE(14),
      I3 => u_decode_Mmux_DELAY_JUMP1501,
      O => u_decode_EX_CONST_ZERO82
    );
  u_decode_EX_MA_SZ_0_41 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => u_decode_INSTR_STATE(8),
      I2 => u_decode_INSTR_STATE(9),
      O => u_decode_EX_MA_SZ_0_4
    );
  u_decode_Mmux_WB_MACSEL2_1_GND_6_o_mux_12_OUT11 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I2 => u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT12,
      I3 => u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT11,
      O => u_decode_WB_MACSEL2_1_GND_6_o_mux_12_OUT_1_Q
    );
  u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT13 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_n3218,
      I2 => N2274,
      I3 => u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT11,
      O => u_decode_WB_MACSEL1_1_GND_6_o_mux_0_OUT_1_Q
    );
  u_decode_Mmux_DELAY_JUMP14111 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_Mmux_DELAY_JUMP1331,
      O => u_decode_EX_CMPCOM(1)
    );
  u_decode_INSTR_STATE_13_2121 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => N2010,
      I1 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      O => u_decode_INSTR_STATE_13_212
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1161111 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o,
      I1 => u_decode_n0804,
      I2 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I3 => u_decode_EX_MA_SZ_1_15,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116111
    );
  u_decode_Mmux_IF_DR_EVT161 : LUT4
    generic map(
      INIT => X"AACF"
    )
    port map (
      I0 => event_req_i(1),
      I1 => if_dr(9),
      I2 => u_decode_Mmux_IF_DR_EVT151,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_IF_DR_EVT(9)
    );
  u_decode_Mmux_MASKINT_NEXT11 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      I2 => u_decode_Mram_n186925,
      I3 => u_decode_INSTR_STATE_5_X_6_o_equal_396_o,
      O => u_decode_MASKINT_NEXT
    );
  u_decode_Mmux_EX_RDGBR_X11 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_INSTR_STATE(11),
      I2 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      I3 => u_decode_GND_6_o_INSTR_SEQ_3_MUX_435_o,
      O => u_decode_EX_RDGBR_X
    );
  u_decode_IBIT_3_EVENT_INFO_11_LessThan_63_o1 : LUT4
    generic map(
      INIT => X"08CE"
    )
    port map (
      I0 => event_info_i(8),
      I1 => event_info_i(9),
      I2 => u_datapath_sr_4_Q,
      I3 => u_datapath_sr_5_Q,
      O => u_decode_IBIT_3_EVENT_INFO_11_LessThan_63_o1_828
    );
  u_decode_Mmux_EX_CONST_ZERO811 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_n1852(1),
      I2 => u_decode_INSTR_STATE(11),
      I3 => u_decode_INSTR_STATE_13_212,
      O => u_decode_EX_CONST_ZERO8
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_3_1 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => u_decode_WB2_MULCOM2(3),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_1,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_3_Q
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_11 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1,
      I1 => u_decode_Mmux_DELAY_JUMP1332,
      I2 => u_decode_INSTR_STATE_3_X_6_o_equal_290_o,
      I3 => u_decode_Mmux_DELAY_JUMP1331,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_1
    );
  u_decode_Mmux_MAC_S_LATCH12 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_Mmux_MAC_S_LATCH111,
      O => mac_s_latch
    );
  u_decode_Mmux_DELAY_JUMP1471 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(9),
      I1 => u_decode_Mmux_DELAY_JUMP1463,
      I2 => u_decode_Mmux_DELAY_JUMP1462,
      O => u_decode_WB_REGNUM_W(1)
    );
  u_decode_Mmux_DELAY_JUMP1481 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_Mmux_DELAY_JUMP1463,
      I2 => u_decode_Mmux_DELAY_JUMP1462,
      O => u_decode_WB_REGNUM_W(2)
    );
  u_decode_Mmux_DELAY_JUMP1491 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => u_decode_Mmux_DELAY_JUMP1463,
      I2 => u_decode_Mmux_DELAY_JUMP1462,
      O => u_decode_WB_REGNUM_W(3)
    );
  u_decode_Mmux_DELAY_JUMP1461 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(8),
      I1 => u_decode_Mmux_DELAY_JUMP1463,
      I2 => u_decode_Mmux_DELAY_JUMP1462,
      O => u_decode_WB_REGNUM_W(0)
    );
  u_decode_Mram_n18691131 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(2),
      I1 => N1995,
      O => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2
    );
  u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_3_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC790,
      I1 => N2240,
      O => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_3_1
    );
  u_decode_Mmux_EX_ALUFUNC921 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => N2002,
      O => u_decode_Mmux_EX_ALUFUNC92
    );
  u_decode_Mmux_EX_RDCONST_X1311 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      O => u_decode_Mmux_EX_RDCONST_X131
    );
  u_decode_Mmux_IF_DR_EVT16 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      I1 => event_info_i(0),
      I2 => if_dr(0),
      I3 => u_decode_Mmux_IF_DR_EVT18,
      O => u_decode_IF_DR_EVT(0)
    );
  u_decode_Mmux_IF_DR_EVT101 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      I1 => event_info_i(3),
      I2 => if_dr(3),
      I3 => u_decode_Mmux_IF_DR_EVT18,
      O => u_decode_IF_DR_EVT(3)
    );
  u_decode_Mmux_IF_DR_EVT111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      I1 => event_info_i(4),
      I2 => if_dr(4),
      I3 => u_decode_Mmux_IF_DR_EVT18,
      O => u_decode_IF_DR_EVT(4)
    );
  u_decode_Mmux_IF_DR_EVT121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      I1 => event_info_i(5),
      I2 => if_dr(5),
      I3 => u_decode_Mmux_IF_DR_EVT18,
      O => u_decode_IF_DR_EVT(5)
    );
  u_decode_Mmux_IF_DR_EVT131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      I1 => event_info_i(6),
      I2 => if_dr(6),
      I3 => u_decode_Mmux_IF_DR_EVT18,
      O => u_decode_IF_DR_EVT(6)
    );
  u_decode_Mmux_IF_DR_EVT141 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      I1 => event_info_i(7),
      I2 => if_dr(7),
      I3 => u_decode_Mmux_IF_DR_EVT18,
      O => u_decode_IF_DR_EVT(7)
    );
  u_decode_Mmux_EX_RDCONST_X151 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      I1 => u_decode_Mmux_DELAY_JUMP1222,
      I2 => u_decode_Mmux_DELAY_JUMP1241,
      O => u_decode_Mmux_EX_RDCONST_X15
    );
  u_decode_INSTR_STATE_5_GND_6_o_equal_387_o1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE(2),
      I2 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      I3 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      O => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1332,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_EX_MQT_DV0SET_GND_6_o_MUX_251_o
    );
  u_decode_Mmux_DELAY_JUMP15051 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      O => u_decode_Mmux_DELAY_JUMP1505
    );
  u_decode_Mmux_DELAY_JUMP15041 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE(14),
      O => u_decode_Mmux_DELAY_JUMP1504
    );
  u_decode_Mmux_DELAY_JUMP14221 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      O => u_decode_Mmux_DELAY_JUMP1422
    );
  u_decode_Mmux_IF_DR_EVT152 : LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => event_req_i(0),
      I1 => if_dr(8),
      I2 => N2271,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_IF_DR_EVT(8)
    );
  u_decode_Mmux_WB_MULCOM1_GND_6_o_MUX_135_o11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_Mmux_MAC_S_LATCH111,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_WB_MULCOM1_GND_6_o_MUX_135_o
    );
  u_decode_EX_MULCOM11 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      I1 => u_decode_Mmux_DELAY_JUMP1101,
      I2 => u_decode_EX_MULCOM2(5),
      O => u_decode_EX_MULCOM1
    );
  u_decode_Mmux_DELAY_JUMP14621 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_3_1,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_Mmux_EX_ALUFUNC53,
      O => u_decode_Mmux_DELAY_JUMP1462
    );
  u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2,
      I1 => u_decode_INSTR_SEQ(1),
      O => u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o
    );
  u_decode_Mram_n1869241 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(0),
      I1 => N2003,
      O => u_decode_Mmux_EX_ALUFUNC790
    );
  u_decode_Mmux_EX_RDMACH_Y11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_n3218,
      I1 => u_decode_Mmux_EX_RDMACH_Y11_825,
      O => u_decode_EX_RDMACH_Y
    );
  u_decode_Mmux_EX_RDMACL_Y11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I1 => u_decode_Mmux_EX_RDMACH_Y11_825,
      O => u_decode_EX_RDMACL_Y
    );
  u_decode_Mmux_EX_RDDIV_Z_GND_6_o_MUX_244_o11 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => N2241,
      I2 => u_decode_Mmux_DELAY_JUMP1331,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_EX_RDDIV_Z_GND_6_o_MUX_244_o
    );
  u_decode_Mmux_EX_CONST_SIGN12211 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_Mmux_EX_ALUFUNC101,
      O => u_decode_EX_CONST_SIGN122
    );
  u_decode_Mmux_RST_SR11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1241,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I2 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      O => rst_sr
    );
  u_decode_GND_6_o_INSTR_SEQ_3_MUX_435_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o,
      O => u_decode_GND_6_o_INSTR_SEQ_3_MUX_435_o
    );
  u_decode_Mmux_INSTR_STATE21 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(10),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(10),
      O => u_decode_INSTR_STATE(10)
    );
  u_decode_Mmux_INSTR_STATE31 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(11),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(11),
      O => u_decode_INSTR_STATE(11)
    );
  u_decode_Mmux_INSTR_STATE41 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(12),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(12),
      O => u_decode_INSTR_STATE(12)
    );
  u_decode_Mmux_INSTR_STATE51 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(13),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(13),
      O => u_decode_INSTR_STATE(13)
    );
  u_decode_Mmux_INSTR_STATE61 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(14),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(14),
      O => u_decode_INSTR_STATE(14)
    );
  u_decode_Mmux_INSTR_STATE71 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(15),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(15),
      O => u_decode_INSTR_STATE(15)
    );
  u_decode_Mmux_INSTR_STATE91 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(2),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      O => u_decode_INSTR_STATE(2)
    );
  u_decode_Mmux_INSTR_STATE111 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(4),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(4),
      O => u_decode_INSTR_STATE(4)
    );
  u_decode_Mmux_INSTR_STATE121 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(5),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(5),
      O => u_decode_INSTR_STATE(5)
    );
  u_decode_Mmux_INSTR_STATE131 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(6),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(6),
      O => u_decode_INSTR_STATE(6)
    );
  u_decode_Mmux_INSTR_STATE141 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(7),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(7),
      O => u_decode_INSTR_STATE(7)
    );
  u_decode_Mmux_INSTR_STATE151 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(8),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(8),
      O => u_decode_INSTR_STATE(8)
    );
  u_decode_Mmux_INSTR_STATE161 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(9),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(9),
      O => u_decode_INSTR_STATE(9)
    );
  u_decode_Mram_INSTR_STATE_SEL11 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => u_decode_ID_STALL_1075,
      I1 => u_decode_INSTR_SEQ_ZERO_3_1_5325,
      O => u_decode_INSTR_STATE_SEL
    );
  u_decode_n1781_inv1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => slot,
      I1 => rst,
      O => u_decode_n1781_inv
    );
  u_decode_out161 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o_11_1_5352,
      O => u_decode_n0804
    );
  u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_4_1 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE(8),
      I3 => u_decode_INSTR_STATE(4),
      O => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_0_Q
    );
  u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_3_1 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE(9),
      I3 => u_decode_INSTR_STATE(5),
      O => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_1_Q
    );
  u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_2_1 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE(10),
      I3 => u_decode_INSTR_STATE(6),
      O => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_2_Q
    );
  u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_1_1 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE(11),
      I3 => u_decode_INSTR_STATE(7),
      O => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_3_Q
    );
  u_decode_n2542_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_Mram_n186925,
      I1 => N2239,
      O => u_decode_n2542(0)
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_4_1 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => u_decode_WB2_MULCOM2(4),
      I1 => N2251,
      I2 => u_decode_Mmux_DELAY_JUMP1331,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_4_Q
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_5_1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => u_decode_WB2_MULCOM2(5),
      I1 => u_decode_EX_MULCOM2(5),
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_5_Q
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_7_1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => u_decode_WB2_MULCOM2(7),
      I1 => u_decode_EX_MULCOM1,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_7_Q
    );
  u_decode_WB2_WRMACL_EX_WRMACL_OR_18_o1 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_WB2_WRMACL_1088,
      I1 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1131,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1132_786,
      O => u_decode_WB2_WRMACL_EX_WRMACL_OR_18_o
    );
  u_decode_WB2_WRMACH_EX_WRMACH_OR_17_o1 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_WB2_WRMACH_1090,
      I1 => u_decode_n3218,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1131,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1132_786,
      O => u_decode_WB2_WRMACH_EX_WRMACH_OR_17_o
    );
  u_decode_WB2_MULCOM1_EX_MULCOM1_OR_6_o1 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => u_decode_WB2_MULCOM1_1092,
      I1 => u_decode_EX_MULCOM1,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_WB2_MULCOM1_EX_MULCOM1_OR_6_o
    );
  u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_ID_STALL_1075,
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => slot,
      O => u_decode_SLOT_INSTR_SEQ_ZERO_AND_27_o
    );
  u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_21 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_MULCOM2(7),
      I1 => u_decode_MULCOM2(3),
      I2 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1,
      O => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_2
    );
  u_mult_SLOT_MULCOM2_5_AND_102_o1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      I1 => u_decode_MULCOM2(3),
      I2 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1,
      O => u_mult_SLOT_MULCOM2_5_AND_102_o
    );
  u_mult_n03161 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      I2 => u_decode_MULCOM2(3),
      I3 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1,
      O => u_mult_n0316
    );
  u_mult_Mmux_P21171 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(16),
      I1 => u_mult_M1(16),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_16_Q
    );
  u_mult_Mmux_AH_15_116 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(16),
      I1 => u_mult_M1(16),
      I2 => N2325,
      I3 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_AH(16)
    );
  u_mult_Mmux_P21271 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(25),
      I1 => u_mult_M1(25),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_25_Q
    );
  u_mult_Mmux_AH_15_1101 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(25),
      I1 => u_mult_M1(25),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => N2014,
      O => u_mult_AH(25)
    );
  u_mult_Mmux_P21261 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(24),
      I1 => u_mult_M1(24),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_24_Q
    );
  u_mult_Mmux_AH_15_191 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(24),
      I1 => u_mult_M1(24),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(24)
    );
  u_mult_Mmux_P21251 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(23),
      I1 => u_mult_M1(23),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_23_Q
    );
  u_mult_Mmux_AH_15_181 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(23),
      I1 => u_mult_M1(23),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(23)
    );
  u_mult_Mmux_P21241 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(22),
      I1 => u_mult_M1(22),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_22_Q
    );
  u_mult_Mmux_AH_15_171 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(22),
      I1 => u_mult_M1(22),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(22)
    );
  u_mult_Mmux_P21231 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(21),
      I1 => u_mult_M1(21),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_21_Q
    );
  u_mult_Mmux_AH_15_161 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(21),
      I1 => u_mult_M1(21),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(21)
    );
  u_mult_Mmux_P21221 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(20),
      I1 => u_mult_M1(20),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_20_Q
    );
  u_mult_Mmux_AH_15_151 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(20),
      I1 => u_mult_M1(20),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(20)
    );
  u_mult_Mmux_P21201 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(19),
      I1 => u_mult_M1(19),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_19_Q
    );
  u_mult_Mmux_AH_15_141 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(19),
      I1 => u_mult_M1(19),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(19)
    );
  u_mult_Mmux_P21191 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(18),
      I1 => u_mult_M1(18),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_18_Q
    );
  u_mult_Mmux_AH_15_131 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(18),
      I1 => u_mult_M1(18),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(18)
    );
  u_mult_Mmux_P21331 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(30),
      I1 => u_mult_M1(30),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_30_Q
    );
  u_mult_Mmux_AH_15_1151 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(30),
      I1 => u_mult_M1(30),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(30)
    );
  u_mult_Mmux_P21311 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(29),
      I1 => u_mult_M1(29),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_29_Q
    );
  u_mult_Mmux_AH_15_1141 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(29),
      I1 => u_mult_M1(29),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(29)
    );
  u_mult_Mmux_P21301 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(28),
      I1 => u_mult_M1(28),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_28_Q
    );
  u_mult_Mmux_AH_15_1131 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(28),
      I1 => u_mult_M1(28),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(28)
    );
  u_mult_Mmux_P21291 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(27),
      I1 => u_mult_M1(27),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_27_Q
    );
  u_mult_Mmux_AH_15_1121 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(27),
      I1 => u_mult_M1(27),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(27)
    );
  u_mult_Mmux_P21281 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(26),
      I1 => u_mult_M1(26),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_26_Q
    );
  u_mult_Mmux_AH_15_1111 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(26),
      I1 => u_mult_M1(26),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(26)
    );
  u_mult_Mmux_P21181 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => u_mult_MB(17),
      I1 => u_mult_M1(17),
      I2 => u_mult_SELA,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_17_Q
    );
  u_mult_Mmux_AH_15_121 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(17),
      I1 => u_mult_M1(17),
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_SELA,
      O => u_mult_AH(17)
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1132 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_mult_MACL(31),
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131,
      I2 => u_mult_C(31),
      I3 => u_mult_ADDRESULT(31),
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113
    );
  u_mult_STATE_n0345_3_1 : LUT4
    generic map(
      INIT => X"3F76"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd4_1_5331,
      I1 => u_mult_STATE_FSM_FFd1_1_5338,
      I2 => u_mult_STATE_FSM_FFd3_1_5339,
      I3 => u_mult_STATE_FSM_FFd2_1567,
      O => u_mult_ABH2_16_mand_1296
    );
  u_mult_STATE_n0345_7_1 : LUT4
    generic map(
      INIT => X"EF55"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd2_1567,
      I1 => u_mult_STATE_FSM_FFd4_1569,
      I2 => u_mult_STATE_FSM_FFd1_1566,
      I3 => u_mult_STATE_FSM_FFd3_1568,
      O => u_mult_MAC_DISPATCH
    );
  u_mult_STATE_n0345_4_1 : LUT4
    generic map(
      INIT => X"FE9E"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_1568,
      I1 => u_mult_STATE_FSM_FFd1_1566,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      I3 => u_mult_STATE_FSM_FFd2_1567,
      O => u_mult_P23S(32)
    );
  u_mult_Mmux_P2117 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_A_15_Q,
      I3 => N2018,
      O => u_mult_Mmux_P211
    );
  u_mult_Mmux_ABH2_31_1111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(31),
      I1 => u_mult_SHIFT,
      O => u_mult_Mmux_ABH2_31_111
    );
  u_mult_STATE_n0345_5_1 : LUT4
    generic map(
      INIT => X"00BA"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_1568,
      I1 => u_mult_STATE_FSM_FFd2_1567,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      I3 => u_mult_STATE_FSM_FFd1_1566,
      O => u_mult_SHIFT
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1112 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => u_mult_ADD(1),
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131,
      I2 => N2015,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111
    );
  u_mult_STATE_3_PWR_7_o_equal_90_o1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd2_In3,
      I1 => u_mult_STATE_FSM_FFd4_1569,
      I2 => u_mult_STATE_FSM_FFd1_1566,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131
    );
  u_mult_MULCOM2_7_PWR_7_o_equal_7_o_7_11 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_MULCOM2(4),
      I1 => u_decode_MULCOM2(1),
      I2 => u_decode_MULCOM2(0),
      I3 => u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_1,
      O => u_mult_MULCOM2_7_PWR_7_o_equal_7_o_7_1
    );
  u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_21 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_MULCOM2(3),
      I1 => u_decode_MULCOM2(4),
      I2 => u_decode_MULCOM2(1),
      I3 => u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_1,
      O => u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_2
    );
  u_mult_STATE_FSM_FFd2_In31 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd2_1567,
      I1 => u_mult_STATE_FSM_FFd3_1568,
      O => u_mult_STATE_FSM_FFd2_In3
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1221 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACH_AND_1067_o,
      I1 => N2012,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122
    );
  u_mult_Mmux_P21161 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_A_15_Q,
      I1 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_15_Q
    );
  u_mult_Mmux_BH18 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_M2(0),
      I1 => u_mult_M2(16),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(0)
    );
  u_mult_Mmux_BH21 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(26),
      I1 => u_mult_M2(10),
      I2 => N2229,
      O => u_mult_BH(10)
    );
  u_mult_Mmux_BH31 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(27),
      I1 => u_mult_M2(11),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(11)
    );
  u_mult_Mmux_BH41 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(28),
      I1 => u_mult_M2(12),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(12)
    );
  u_mult_Mmux_BH51 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(29),
      I1 => u_mult_M2(13),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(13)
    );
  u_mult_Mmux_BH61 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(30),
      I1 => u_mult_M2(14),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(14)
    );
  u_mult_Mmux_BH81 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(17),
      I1 => u_mult_M2(1),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(1)
    );
  u_mult_Mmux_BH91 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(18),
      I1 => u_mult_M2(2),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(2)
    );
  u_mult_Mmux_BH101 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(19),
      I1 => u_mult_M2(3),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(3)
    );
  u_mult_Mmux_BH111 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(20),
      I1 => u_mult_M2(4),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(4)
    );
  u_mult_Mmux_BH121 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(21),
      I1 => u_mult_M2(5),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(5)
    );
  u_mult_Mmux_BH131 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(22),
      I1 => u_mult_M2(6),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(6)
    );
  u_mult_Mmux_BH141 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(23),
      I1 => u_mult_M2(7),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(7)
    );
  u_mult_Mmux_BH151 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(24),
      I1 => u_mult_M2(8),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(8)
    );
  u_mult_Mmux_BH161 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_M2(25),
      I1 => u_mult_M2(9),
      I2 => u_mult_Mmux_BH17,
      O => u_mult_BH(9)
    );
  u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_11 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_MULCOM2(2),
      I1 => u_decode_MULCOM2(6),
      I2 => u_decode_MULCOM2(5),
      I3 => u_decode_MULCOM2(7),
      O => u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_1
    );
  u_mult_Mmux_P221 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(10),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(10)
    );
  u_mult_Mmux_P232 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(11),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(11)
    );
  u_mult_Mmux_P241 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(12),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(12)
    );
  u_mult_Mmux_P251 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(13),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(13)
    );
  u_mult_Mmux_P261 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(14),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(14)
    );
  u_mult_Mmux_P2122 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(1),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(1)
    );
  u_mult_Mmux_P2231 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(2),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(2)
    );
  u_mult_Mmux_P2251 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(3),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(3)
    );
  u_mult_Mmux_P2261 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(4),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(4)
    );
  u_mult_Mmux_P2271 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(5),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(5)
    );
  u_mult_Mmux_P2281 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(6),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(6)
    );
  u_mult_Mmux_P2291 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(7),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(7)
    );
  u_mult_Mmux_P2301 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(8),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(8)
    );
  u_mult_Mmux_P2311 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(9),
      I1 => u_mult_Mmux_P211,
      O => u_mult_P2(9)
    );
  u_mult_Mmux_C251 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(15),
      I2 => u_mult_PM(31),
      O => u_mult_C(31)
    );
  u_mult_Mmux_C261 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(16),
      I2 => u_mult_PM(32),
      O => u_mult_C(32)
    );
  u_mult_Mmux_C271 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(17),
      I2 => u_mult_PM(33),
      O => u_mult_C(33)
    );
  u_mult_Mmux_C281 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(18),
      I2 => u_mult_PM(34),
      O => u_mult_C(34)
    );
  u_mult_Mmux_C291 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(19),
      I2 => u_mult_PM(35),
      O => u_mult_C(35)
    );
  u_mult_Mmux_C301 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(20),
      I2 => u_mult_PM(36),
      O => u_mult_C(36)
    );
  u_mult_Mmux_C311 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(21),
      I2 => u_mult_PM(37),
      O => u_mult_C(37)
    );
  u_mult_Mmux_C321 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(22),
      I2 => u_mult_PM(38),
      O => u_mult_C(38)
    );
  u_mult_Mmux_C331 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(23),
      I2 => u_mult_PM(39),
      O => u_mult_C(39)
    );
  u_mult_Mmux_C351 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(24),
      I2 => u_mult_PM(40),
      O => u_mult_C(40)
    );
  u_mult_Mmux_C361 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(25),
      I2 => u_mult_PM(41),
      O => u_mult_C(41)
    );
  u_mult_Mmux_C371 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(26),
      I2 => u_mult_PM(42),
      O => u_mult_C(42)
    );
  u_mult_Mmux_C381 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(27),
      I2 => u_mult_PM(43),
      O => u_mult_C(43)
    );
  u_mult_Mmux_C391 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(28),
      I2 => u_mult_PM(44),
      O => u_mult_C(44)
    );
  u_mult_Mmux_C401 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(29),
      I2 => u_mult_PM(45),
      O => u_mult_C(45)
    );
  u_mult_Mmux_C411 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(30),
      I2 => u_mult_PM(46),
      O => u_mult_C(46)
    );
  u_mult_Mmux_C421 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_mult_SHIFT,
      I1 => u_mult_PM(31),
      I2 => u_mult_PM(47),
      O => u_mult_C(47)
    );
  u_mult_Mmux_P22411 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(30),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_30_mand_1332
    );
  u_mult_Mmux_P22211 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(29),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_29_mand_1336
    );
  u_mult_Mmux_P22111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(28),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_28_mand_1340
    );
  u_mult_Mmux_P22011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(27),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_27_mand_1344
    );
  u_mult_Mmux_P21911 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(26),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_26_mand_1348
    );
  u_mult_Mmux_P21811 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(25),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_25_mand_1352
    );
  u_mult_Mmux_P21711 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(24),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_24_mand_1356
    );
  u_mult_Mmux_P21611 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(23),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_23_mand_1360
    );
  u_mult_Mmux_P21511 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(22),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_22_mand_1364
    );
  u_mult_Mmux_P21411 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(21),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_21_mand_1368
    );
  u_mult_Mmux_P213101 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(20),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_20_mand_1372
    );
  u_mult_Mmux_P211101 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(19),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_19_mand_1376
    );
  u_mult_Mmux_P21011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(18),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_18_mand_1380
    );
  u_mult_Mmux_P2911 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(17),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_17_mand_1384
    );
  u_mult_Mmux_P2811 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(16),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_16_mand_1388
    );
  u_mult_Mmux_P2711 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_M2(15),
      I1 => u_mult_A_31_Q,
      O => u_mult_P2_15_mand_1392
    );
  u_mult_Mmux_ABH2_15_11 : LUT4
    generic map(
      INIT => X"EC20"
    )
    port map (
      I0 => u_mult_M2(15),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_A_15_Q,
      I3 => u_mult_ABH(30),
      O => u_mult_ABH2_15_Q
    );
  u_mult_mux2411 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(0),
      I1 => u_mult_M1(0),
      I2 => N2318,
      O => u_mult_A_0_Q
    );
  u_mult_mux1109 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(10),
      I1 => u_mult_M1(10),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_10_Q
    );
  u_mult_mux1111 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(11),
      I1 => u_mult_M1(11),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_11_Q
    );
  u_mult_mux1121 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(12),
      I1 => u_mult_M1(12),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_12_Q
    );
  u_mult_mux1131 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(13),
      I1 => u_mult_M1(13),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_13_Q
    );
  u_mult_mux1141 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(14),
      I1 => u_mult_M1(14),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_14_Q
    );
  u_mult_mux1161 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(1),
      I1 => u_mult_M1(1),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_1_Q
    );
  u_mult_mux11011 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(2),
      I1 => u_mult_M1(2),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_2_Q
    );
  u_mult_mux11021 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(3),
      I1 => u_mult_M1(3),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_3_Q
    );
  u_mult_mux11031 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(4),
      I1 => u_mult_M1(4),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_4_Q
    );
  u_mult_mux11041 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(5),
      I1 => u_mult_M1(5),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_5_Q
    );
  u_mult_mux11051 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(6),
      I1 => u_mult_M1(6),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_6_Q
    );
  u_mult_mux11061 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(7),
      I1 => u_mult_M1(7),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_7_Q
    );
  u_mult_mux11071 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(8),
      I1 => u_mult_M1(8),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_8_Q
    );
  u_mult_mux11081 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(9),
      I1 => u_mult_M1(9),
      I2 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_A_9_Q
    );
  u_mult_SLOT_WRMACL_AND_1074_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => slot,
      I1 => u_decode_WRMACL_180,
      O => u_mult_SLOT_WRMACL_AND_1074_o
    );
  u_mult_SLOT_MULCOM2_7_AND_1068_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => slot,
      I1 => u_decode_MULCOM2(7),
      O => u_mult_SLOT_MULCOM2_7_AND_1068_o
    );
  u_mult_SLOT_WRMACH_AND_1067_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => slot,
      I1 => u_decode_WRMACH_179,
      O => u_mult_SLOT_WRMACH_AND_1067_o
    );
  u_mult_SLOT_MULCOM1_AND_99_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => slot,
      I1 => u_decode_MULCOM1_178,
      O => u_mult_SLOT_MULCOM1_AND_99_o
    );
  u_datapath_Mmux_ybus5231 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_RDMACL_Y_188,
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDMACH_Y_187,
      I3 => N2077,
      O => u_datapath_Mmux_ybus523
    );
  u_datapath_n07141 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => u_decode_RDCONST_X_218,
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDREG_X_181,
      I3 => u_datapath_Mmux_xbus711,
      O => u_datapath_n0714
    );
  u_datapath_n07061 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => u_decode_RDCONST_X_218,
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDREG_X_181,
      I3 => u_datapath_Mmux_xbus711,
      O => u_datapath_n0706
    );
  u_datapath_Mmux_xbus521 : LUT4
    generic map(
      INIT => X"CCA0"
    )
    port map (
      I0 => u_decode_CONST_IFDR(9),
      I1 => u_decode_CONST_IFDR(7),
      I2 => u_decode_CONST_SIGN122_217,
      I3 => u_datapath_const_zero42212,
      O => u_datapath_Mmux_xbus52_2073
    );
  u_datapath_Mmux_w_cryeove21 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_ALUFUNC(0),
      I1 => u_decode_ALUFUNC(1),
      I2 => u_decode_ALUFUNC(3),
      I3 => u_decode_ALUFUNC(2),
      O => u_datapath_w_cryeove(1)
    );
  u_datapath_Mmux_ybus51121 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => u_decode_RDCONST_Y_219,
      I1 => u_decode_RDREG_Y_182,
      I2 => u_datapath_Mmux_ybus4821,
      I3 => N2228,
      O => u_datapath_Mmux_ybus1111
    );
  u_datapath_Mmux_xbus11211 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => reg_fwd_x,
      O => u_datapath_Mmux_xbus1121_2035
    );
  u_datapath_const_zero4241 : LUT4
    generic map(
      INIT => X"2322"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_CONST_ZERO42_210,
      I2 => u_decode_CONST_ZERO8_212,
      I3 => N2069,
      O => u_datapath_const_zero424
    );
  u_datapath_Mmux_ybus26151 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_RDCONST_Y_219,
      I1 => u_decode_RDREG_Y_182,
      I2 => u_decode_RDSR_Y_189,
      I3 => u_datapath_Mmux_ybus4821,
      O => u_datapath_Mmux_ybus2615
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT1011 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_datapath_PWR_10_o_pc_31_equal_123_o,
      I1 => u_decode_WRPC_Z_207,
      O => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023
    );
  u_datapath_Mmux_if_ad291 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT101_2024,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_6_Q,
      I3 => N2031,
      O => if_ad(6)
    );
  u_datapath_Mmux_if_ad281 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT81_2028,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_5_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(5)
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1021 : LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      I0 => u_decode_WRSR_Z_190,
      I1 => wr_ibit,
      I2 => u_decode_WRSR_W_191,
      I3 => slot,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT102
    );
  u_datapath_Mmux_if_ad301 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT121_2031,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_7_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(7)
    );
  u_datapath_Mmux_ma_dw301 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2033,
      I2 => u_datapath_Mmux_ybus68125_4346,
      O => ma_dw(7)
    );
  u_datapath_Mmux_ma_dw11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2034,
      I2 => u_datapath_Mmux_ybus3122_4537,
      O => ma_dw(0)
    );
  u_datapath_Mmux_aluinx_0_13 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluinx_0_12,
      I1 => u_datapath_Mmux_xbus330_4158,
      O => u_datapath_aluinx(0)
    );
  u_datapath_Mmux_aluinx_0_121 : LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => u_decode_ALUFUNC(4),
      I1 => u_decode_ALUFUNC(2),
      I2 => u_decode_ALUFUNC(1),
      I3 => u_datapath_Mmux_aluout12111,
      O => u_datapath_Mmux_aluinx_0_12
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT21_2043,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_1_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_1_Q
    );
  u_datapath_Mmux_if_ad121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT21_2043,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_1_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(1)
    );
  u_datapath_Mmux_ma_dw121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2035,
      I2 => u_datapath_Mmux_ybus26122_4509,
      O => ma_dw(1)
    );
  u_datapath_Mmux_zbus11311 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus113
    );
  u_datapath_Mmux_if_ad311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw311_2057,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_8_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(8)
    );
  u_datapath_Mmux_ma_dw311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2036,
      I2 => u_datapath_Mmux_ybus71127_4327,
      O => ma_dw(8)
    );
  u_datapath_Mmux_if_ad321 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw321_2069,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_9_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(9)
    );
  u_datapath_Mmux_ma_dw321 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ybus74127_4313,
      I2 => N2037,
      O => ma_dw(9)
    );
  u_datapath_Mmux_if_ad28 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw210,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_10_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(10)
    );
  u_datapath_Mmux_ma_dw21 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ybus593_4112,
      I2 => N2038,
      O => ma_dw(10)
    );
  u_datapath_Mmux_if_ad31 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw33,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_11_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(11)
    );
  u_datapath_Mmux_ma_dw31 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ybus793_4088,
      I2 => N2039,
      O => ma_dw(11)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT171 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_24_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2040,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_24_Q
    );
  u_datapath_Mmux_if_ad171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw171,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_24_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(24)
    );
  u_datapath_Mmux_aluout1221 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_aluout126,
      I3 => N2175,
      O => u_datapath_Mmux_aluout122_2067
    );
  u_datapath_Mmux_if_ad41 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw41_2091,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_12_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(12)
    );
  u_datapath_Mmux_ma_dw41 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ybus996_4149,
      I2 => N2041,
      O => ma_dw(12)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT251 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_31_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2042,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_31_Q
    );
  u_datapath_Mmux_if_ad251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw251,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_31_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(31)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT181 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_25_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2043,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_25_Q
    );
  u_datapath_Mmux_if_ad181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw181,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_25_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(25)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT141 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_21_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2044,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_21_Q
    );
  u_datapath_Mmux_if_ad141 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw141,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_21_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(21)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT221 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_29_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2045,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_29_Q
    );
  u_datapath_Mmux_if_ad221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw221,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_29_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(29)
    );
  u_datapath_Mmux_if_ad51 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw51_2104,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_13_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(13)
    );
  u_datapath_Mmux_ma_dw51 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ybus1196_4144,
      I2 => N2046,
      O => ma_dw(13)
    );
  u_datapath_Mmux_xbus572 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5711_5329,
      I1 => u_decode_REG_FWD_X61_5308,
      O => u_datapath_Mmux_xbus115
    );
  u_datapath_Mmux_if_ad271 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT61_2107,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_4_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(4)
    );
  u_datapath_Mmux_ma_dw271 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2047,
      I2 => u_datapath_Mmux_ybus59125_4433,
      O => ma_dw(4)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2048,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_20_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_20_Q
    );
  u_datapath_Mmux_if_ad131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw131,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_20_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(20)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2049,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_28_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_28_Q
    );
  u_datapath_Mmux_if_ad211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw211,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_28_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(28)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT241 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_30_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2050,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_30_Q
    );
  u_datapath_Mmux_if_ad241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw241,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_30_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(30)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT91 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_17_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2051,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_17_Q
    );
  u_datapath_Mmux_if_ad91 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw91,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_17_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(17)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_18_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2052,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_18_Q
    );
  u_datapath_Mmux_if_ad101 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw101,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_18_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(18)
    );
  u_datapath_Mmux_if_ad61 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw61_2123,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_14_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(14)
    );
  u_datapath_Mmux_ma_dw61 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ybus1396_4138,
      I2 => N2053,
      O => ma_dw(14)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2054,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_19_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_19_Q
    );
  u_datapath_Mmux_if_ad111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw111,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_19_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(19)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT151 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_22_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2056,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_22_Q
    );
  u_datapath_Mmux_if_ad151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw151,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_22_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(22)
    );
  u_datapath_Mmux_ma_dw291 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2030,
      I2 => u_datapath_Mmux_ybus65125_4377,
      O => ma_dw(6)
    );
  u_datapath_Mmux_if_ad261 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw261_2131,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_3_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(3)
    );
  u_datapath_Mmux_ma_dw261 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2057,
      I2 => u_datapath_Mmux_ybus56120_4293,
      O => ma_dw(3)
    );
  u_datapath_Mmux_ma_dw231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2023,
      I2 => u_datapath_ybus(2),
      O => ma_dw(2)
    );
  u_datapath_Mmux_if_ad231 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw231_2133,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_2_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(2)
    );
  u_datapath_Mmux_ybus491 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(2),
      I2 => u_datapath_Mmux_ybus29,
      O => u_datapath_ybus(2)
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT161 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_23_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2058,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_23_Q
    );
  u_datapath_Mmux_if_ad161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw161,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_23_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(23)
    );
  u_datapath_Mmux_xbus48111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_datapath_Mmux_xbus711,
      I1 => N2060,
      O => u_datapath_Mmux_xbus4811
    );
  u_datapath_Mmux_xbus5711 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_RDREG_X_181,
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDCONST_X_218,
      I3 => u_datapath_Mmux_xbus711,
      O => u_datapath_Mmux_xbus571
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N2064,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_27_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_27_Q
    );
  u_datapath_Mmux_if_ad201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw201,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_27_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(27)
    );
  u_datapath_Mmux_aluiny1011 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_datapath_const_zero422130_3954,
      O => u_datapath_Mmux_aluiny101
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT191 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_26_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2066,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_26_Q
    );
  u_datapath_Mmux_if_ad191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw191,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_26_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(26)
    );
  u_datapath_Mmux_aluiny23241 : LUT4
    generic map(
      INIT => X"F1F0"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_CONST_ZERO42_210,
      I2 => u_decode_CONST_ZERO4_209,
      I3 => N2213,
      O => u_datapath_Mmux_aluiny2324
    );
  u_datapath_Mmux_ybus1131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_decode_REG_FWD_Y62_5309,
      I1 => u_datapath_Mmux_ybus4822,
      O => u_datapath_Mmux_ybus113
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT81 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc_31_GND_12_o_add_123_OUT_16_Q,
      I2 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      I3 => N2071,
      O => u_datapath_pc_31_zbus_31_mux_119_OUT_16_Q
    );
  u_datapath_Mmux_if_ad81 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw81,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_16_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(16)
    );
  u_datapath_Mmux_ma_dw711 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(15),
      I2 => N2105,
      O => u_datapath_Mmux_ma_dw71_2159
    );
  u_datapath_Mmux_if_ad71 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => ifadsel,
      I1 => u_datapath_Mmux_ma_dw71_2159,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_15_Q,
      I3 => u_datapath_Mmux_if_ad101_2027,
      O => if_ad(15)
    );
  u_datapath_Mmux_aluout1251 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_ALUFUNC(0),
      I1 => u_decode_ALUFUNC(3),
      I2 => N2074,
      O => u_datapath_Mmux_aluout125
    );
  u_datapath_Mmux_w_bcc311 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => u_decode_ALUFUNC(4),
      I1 => u_decode_ALUFUNC(2),
      I2 => u_decode_ALUFUNC(1),
      I3 => N2075,
      O => u_datapath_Mmux_w_bcc31
    );
  u_datapath_GND_12_o_alufunc_4_equal_65_o_4_1 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => u_decode_ALUFUNC(3),
      I1 => u_decode_ALUFUNC(2),
      I2 => u_decode_ALUFUNC(1),
      I3 => N2076,
      O => u_datapath_GND_12_o_alufunc_4_equal_65_o
    );
  u_datapath_Mmux_ma_dw281 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => N2032,
      I2 => u_datapath_Mmux_ybus62125_4406,
      O => ma_dw(5)
    );
  u_datapath_Mmux_srfnum_ra21 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDGBR_X_193,
      I1 => u_decode_RDGBR_Y_194,
      I2 => u_decode_RDVBR_X_197,
      I3 => u_decode_RDVBR_Y_198,
      O => u_datapath_srfnum_ra(1)
    );
  u_datapath_Mmux_srfnum_wa21 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_WRGBR_Z_195,
      I1 => u_decode_WRGBR_W_196,
      I2 => u_decode_WRVBR_Z_199,
      I3 => u_decode_WRVBR_W_200,
      O => u_datapath_srfnum_wa(1)
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT110 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(0),
      I2 => u_datapath_Mmux_zbus178_3268,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_0_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT210 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(10),
      I2 => u_datapath_Mmux_zbus2781_3328,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_10_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(11),
      I2 => u_datapath_Mmux_zbus378_3332,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_11_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(12),
      I2 => u_datapath_Mmux_zbus478_3336,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_12_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(13),
      I2 => u_datapath_Mmux_zbus578_3340,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_13_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(14),
      I2 => u_datapath_Mmux_zbus678_3344,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_14_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(15),
      I2 => u_datapath_Mmux_zbus778_3348,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_15_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(16),
      I2 => u_datapath_Mmux_zbus878_3352,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_16_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(17),
      I2 => u_datapath_Mmux_zbus978_3360,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_17_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(18),
      I2 => u_datapath_Mmux_zbus1078_3365,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_18_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(19),
      I2 => u_datapath_Mmux_zbus1178_3371,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_19_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(1),
      I2 => u_datapath_Mmux_zbus1278_3284,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_1_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(20),
      I2 => u_datapath_Mmux_zbus1378_3378,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_20_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(21),
      I2 => u_datapath_Mmux_zbus1478_3382,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_21_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(22),
      I2 => u_datapath_Mmux_zbus1578_3386,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_22_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(23),
      I2 => u_datapath_Mmux_zbus1678_3390,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_23_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT171 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(24),
      I2 => u_datapath_Mmux_zbus1778_3394,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_24_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT181 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(25),
      I2 => u_datapath_Mmux_zbus1878_3398,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_25_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT191 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(26),
      I2 => u_datapath_Mmux_zbus1978_3402,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_26_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT201 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(27),
      I2 => u_datapath_Mmux_zbus2078_3407,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_27_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(28),
      I2 => u_datapath_Mmux_zbus2178_3412,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_28_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT221 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(29),
      I2 => u_datapath_Mmux_zbus2278_3417,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_29_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT241 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(30),
      I2 => u_datapath_Mmux_zbus2478_3424,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_30_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT251 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(31),
      I2 => u_datapath_Mmux_zbus2578_3429,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_31_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT261 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(3),
      I2 => u_datapath_Mmux_zbus2678_3300,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_3_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT271 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(4),
      I2 => u_datapath_Mmux_zbus2778_3303,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_4_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT281 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(5),
      I2 => u_datapath_Mmux_zbus2878_3307,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_5_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT291 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(6),
      I2 => u_datapath_Mmux_zbus2978_3312,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_6_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT301 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(7),
      I2 => u_datapath_Mmux_zbus3078_3316,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_7_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(8),
      I2 => u_datapath_Mmux_zbus3178_3320,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_8_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT321 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => ma_dr(9),
      I2 => u_datapath_Mmux_zbus3278_3324,
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_9_Q
    );
  u_datapath_u_gpreg_we_b_01 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_WRREG_Z_183,
      I1 => slot,
      O => u_datapath_u_gpreg_we_b_0
    );
  u_datapath_u_comparator_A_31_EQMSB_OR_510_o11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_u_comparator_EQLL,
      I1 => N2128,
      I2 => u_datapath_u_comparator_EQHL,
      I3 => u_datapath_u_comparator_EQLH,
      O => u_datapath_u_comparator_A_31_EQMSB_OR_510_o1
    );
  u_datapath_u_shfter_Y_v_3_111 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_decode_SFTFUNC(4),
      O => u_datapath_u_shfter_Y_v_3_11
    );
  u_datapath_u_shfter_Y_v_10_51 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_decode_SFTFUNC(3),
      I3 => u_datapath_u_shfter_Y_v_10_31,
      O => u_datapath_u_shfter_Y_v_10_5
    );
  u_datapath_u_shfter_Y_v_17_21 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_decode_SFTFUNC(4),
      I3 => u_datapath_u_shfter_Y_v_10_31,
      O => u_datapath_u_shfter_Y_v_17_2
    );
  u_datapath_u_shfter_Y_v_32_21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => N2081,
      I1 => u_decode_SFTFUNC(2),
      O => u_datapath_u_shfter_Y_v_32_2
    );
  u_datapath_u_shfter_Y_v_10_22 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => N2082,
      I1 => u_decode_SFTFUNC(2),
      O => u_datapath_u_shfter_Y_v_10_2
    );
  u_datapath_u_shfter_Y_v_10_41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      O => u_datapath_u_shfter_Y_v_10_4
    );
  u_datapath_u_shfter_Y_v_10_311 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_SFTFUNC(2),
      I1 => u_decode_SFTFUNC(1),
      O => u_datapath_u_shfter_Y_v_10_31
    );
  u_datapath_u_alu_Mxor_B_EOR_20_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(20),
      O => u_datapath_u_alu_B_EOR_20_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_21_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(21),
      O => u_datapath_u_alu_B_EOR_21_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_30_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(30),
      O => u_datapath_u_alu_B_EOR_30_Q
    );
  u_datapath_u_divider_Qi_reduce_nor_6_o2 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_datapath_sr_8_Q,
      I1 => u_datapath_sr_9_Q,
      O => u_datapath_u_divider_Qi_reduce_nor_6_o1
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_pc(23),
      I1 => u_datapath_pc(22),
      I2 => u_datapath_pc(24),
      I3 => u_datapath_pc(21),
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_0_Q_3112
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => if_stall,
      S => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_0_Q_3112,
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_0_Q_3113
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_pc(20),
      I1 => u_datapath_pc(19),
      I2 => u_datapath_pc(25),
      I3 => u_datapath_pc(18),
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_1_Q_3114
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_1_Q : MUXCY
    port map (
      CI => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_0_Q_3113,
      DI => if_stall,
      S => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_1_Q_3114,
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_1_Q_3115
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_pc(17),
      I1 => u_datapath_pc(16),
      I2 => u_datapath_pc(26),
      I3 => u_datapath_pc(15),
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_2_Q_3116
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_2_Q : MUXCY
    port map (
      CI => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_1_Q_3115,
      DI => if_stall,
      S => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_2_Q_3116,
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_2_Q_3117
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_pc(14),
      I1 => u_datapath_pc(13),
      I2 => u_datapath_pc(27),
      I3 => u_datapath_pc(12),
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_3_Q_3118
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_3_Q : MUXCY
    port map (
      CI => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_2_Q_3117,
      DI => if_stall,
      S => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_3_Q_3118,
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_3_Q_3119
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_pc(11),
      I1 => u_datapath_pc(10),
      I2 => u_datapath_pc(28),
      I3 => u_datapath_pc(9),
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_4_Q_3120
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_4_Q : MUXCY
    port map (
      CI => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_3_Q_3119,
      DI => if_stall,
      S => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_4_Q_3120,
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_4_Q_3121
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_pc(8),
      I1 => u_datapath_pc(7),
      I2 => u_datapath_pc(29),
      I3 => u_datapath_pc(6),
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_5_Q_3122
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_5_Q : MUXCY
    port map (
      CI => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_4_Q_3121,
      DI => if_stall,
      S => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_5_Q_3122,
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_5_Q_3123
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_pc(5),
      I1 => u_datapath_pc(4),
      I2 => u_datapath_pc(30),
      I3 => u_datapath_pc(3),
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_6_Q_3124
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_6_Q : MUXCY
    port map (
      CI => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_5_Q_3123,
      DI => if_stall,
      S => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_6_Q_3124,
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_6_Q_3125
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_datapath_pc(1),
      I1 => u_datapath_pc(0),
      I2 => u_datapath_pc(31),
      I3 => u_datapath_pc(2),
      O => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_7_Q_3126
    );
  u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_7_Q : MUXCY
    port map (
      CI => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_cy_6_Q_3125,
      DI => if_stall,
      S => u_datapath_PWR_10_o_pc_31_equal_123_o_31_wg_lut_7_Q_3126,
      O => u_datapath_PWR_10_o_pc_31_equal_123_o
    );
  u_datapath_u_sysreg_we_a_02 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_WRGBR_W_196,
      I1 => u_decode_WRGBR_Z_195,
      I2 => u_decode_WRVBR_W_200,
      I3 => u_decode_WRTEMP_Z_234,
      O => u_datapath_u_sysreg_we_a_02_3127
    );
  u_datapath_u_sysreg_we_a_05 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_WRVBR_Z_199,
      I1 => u_decode_WRPR_PC_204,
      I2 => u_decode_WRPR_W_203,
      I3 => u_decode_WRPR_Z_202,
      O => u_datapath_u_sysreg_we_a_05_3128
    );
  u_datapath_u_sysreg_we_a_014 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => slot,
      I1 => u_datapath_u_sysreg_we_a_02_3127,
      I2 => u_datapath_u_sysreg_we_a_05_3128,
      O => u_datapath_u_sysreg_we_a_0
    );
  u_datapath_u_gpreg_n0090_inv_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_REGNUM_W(2),
      I1 => u_decode_REGNUM_W(1),
      I2 => u_decode_REGNUM_W(0),
      I3 => u_decode_WRREG_W_184,
      O => N6
    );
  u_datapath_u_gpreg_n0090_inv : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => slot,
      I1 => u_decode_REGNUM_W(3),
      I2 => N6,
      I3 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      O => u_datapath_u_gpreg_n0090_inv_2487
    );
  u_datapath_Mmux_srf_wd113_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_decode_WRTEMP_Z_234,
      I1 => u_decode_WRPR_Z_202,
      I2 => u_decode_WRGBR_Z_195,
      O => N8
    );
  u_datapath_Mmux_srf_wd113 : LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_decode_WRPR_PC_204,
      I2 => u_decode_WRVBR_Z_199,
      I3 => N8,
      O => u_datapath_Mmux_srf_wd113_2121
    );
  u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_017 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => u_decode_REGNUM_W(2),
      I1 => u_decode_REGNUM_Z(2),
      I2 => u_decode_REGNUM_W(3),
      I3 => u_decode_REGNUM_Z(3),
      O => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_017_3132
    );
  u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_035 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => u_decode_REGNUM_Z(0),
      I1 => u_decode_REGNUM_W(0),
      I2 => u_decode_REGNUM_Z(1),
      I3 => u_decode_REGNUM_W(1),
      O => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_035_3133
    );
  u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_040 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => u_decode_REGNUM_Z(2),
      I1 => u_decode_REGNUM_W(2),
      I2 => u_decode_REGNUM_W(0),
      I3 => u_decode_REGNUM_Z(0),
      O => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_040_3134
    );
  u_datapath_Mmux_srf_wd114_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_WRTEMP_Z_234,
      I1 => u_decode_WRPR_Z_202,
      I2 => u_decode_WRGBR_Z_195,
      O => N12
    );
  u_datapath_Mmux_srf_wd114 : LUT4
    generic map(
      INIT => X"5501"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_decode_WRVBR_Z_199,
      I2 => N12,
      I3 => u_datapath_Mmux_zbus113,
      O => u_datapath_Mmux_srf_wd114_2120
    );
  u_mult_STATE_FSM_FFd2_In : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_In4,
      I1 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_2,
      I2 => u_mult_MULCOM2_7_PWR_7_o_equal_7_o_7_1,
      I3 => N14,
      O => u_mult_STATE_FSM_FFd2_In_1571
    );
  u_mult_n03143 : LUT4
    generic map(
      INIT => X"FF8F"
    )
    port map (
      I0 => u_decode_MULCOM2(6),
      I1 => u_decode_MULCOM2(5),
      I2 => u_decode_MULCOM2(1),
      I3 => u_decode_MULCOM2(4),
      O => u_mult_n03143_3137
    );
  u_mult_n031452 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_mult_SLOT_MULCOM2_7_AND_1068_o,
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => u_mult_n031412,
      I3 => u_mult_n03143_3137,
      O => u_mult_n031452_3139
    );
  u_mult_STATE_FSM_FFd1_In_SW0 : LUT4
    generic map(
      INIT => X"F351"
    )
    port map (
      I0 => u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_2,
      I1 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_2,
      I2 => u_decode_MULCOM2(6),
      I3 => u_decode_MULCOM2(0),
      O => N16
    );
  u_mult_STATE_FSM_FFd1_In : LUT4
    generic map(
      INIT => X"2022"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_In4,
      I1 => u_mult_MULCOM2_7_PWR_7_o_equal_7_o_7_1,
      I2 => u_mult_STATE_FSM_FFd3_In1,
      I3 => N16,
      O => u_mult_STATE_FSM_FFd1_In_1570
    );
  u_mult_STATE_FSM_FFd3_In42 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_MULCOM2(0),
      I1 => u_decode_MULCOM2(1),
      I2 => u_decode_MULCOM2(2),
      I3 => u_decode_MULCOM2(3),
      O => u_mult_STATE_FSM_FFd3_In42_3141
    );
  u_mult_STATE_FSM_FFd3_In45 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_MULCOM2(4),
      I1 => u_decode_MULCOM2(5),
      I2 => u_decode_MULCOM2(6),
      I3 => u_decode_MULCOM2(7),
      O => u_mult_STATE_FSM_FFd3_In45_3142
    );
  u_mult_STATE_FSM_FFd3_In423 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => slot,
      I1 => u_mult_MAC_DISPATCH,
      I2 => u_mult_STATE_FSM_FFd3_In42_3141,
      I3 => u_mult_STATE_FSM_FFd3_In45_3142,
      O => u_mult_STATE_FSM_FFd3_In4
    );
  u_mult_STATE_FSM_FFd3_In19 : LUT4
    generic map(
      INIT => X"2022"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_In4,
      I1 => u_mult_MULCOM2_7_PWR_7_o_equal_7_o_7_1,
      I2 => u_decode_MULCOM2(6),
      I3 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_2,
      O => u_mult_STATE_FSM_FFd3_In191
    );
  u_mult_STATE_FSM_FFd3_In27 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_In1,
      I1 => u_mult_STATE_FSM_FFd3_In191,
      I2 => u_mult_STATE_FSM_FFd3_In9_3143,
      O => u_mult_STATE_FSM_FFd3_In
    );
  u_mult_STATE_FSM_FFd4_In47 : LUT4
    generic map(
      INIT => X"5515"
    )
    port map (
      I0 => u_mult_MULCOM2_7_PWR_7_o_equal_7_o_7_1,
      I1 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1,
      I2 => u_decode_MULCOM2(7),
      I3 => u_decode_MULCOM2(6),
      O => u_mult_STATE_FSM_FFd4_In47_3147
    );
  u_mult_STATE_FSM_FFd4_In60 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_2,
      I1 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_2,
      I2 => u_mult_STATE_FSM_FFd4_In47_3147,
      I3 => u_decode_MULCOM2(3),
      O => u_mult_STATE_FSM_FFd4_In60_3148
    );
  u_mult_STATE_FSM_FFd4_In99 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_In4,
      I1 => u_mult_STATE_FSM_FFd4_In37_3146,
      I2 => u_mult_STATE_FSM_FFd4_In60_3148,
      I3 => u_mult_STATE_FSM_FFd4_In12_3145,
      O => u_mult_STATE_FSM_FFd4_In
    );
  u_decode_MAC_STALL12 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_WB1_MAC_BUSY_1074,
      I1 => u_decode_WB2_MAC_BUSY_1096,
      I2 => u_decode_WB3_MAC_BUSY_1095,
      I3 => u_decode_EX1_MAC_BUSY_1094,
      O => u_decode_MAC_STALL12_3149
    );
  u_decode_MAC_STALL17 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd1_1566,
      I1 => u_mult_STATE_FSM_FFd4_1569,
      I2 => u_mult_STATE_FSM_FFd2_1567,
      I3 => u_mult_STATE_FSM_FFd3_1568,
      O => u_decode_MAC_STALL17_3150
    );
  u_decode_MAC_STALL18 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_MAC_STALL12_3149,
      I1 => u_decode_MAC_STALL17_3150,
      O => u_decode_MAC_STALL1
    );
  Mmux_slot1_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => NlwRenamedSig_OI_ifetch,
      I1 => inst_i_ack,
      O => N20
    );
  Mmux_slot1 : LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => rst,
      I1 => N20,
      I2 => db_i_ack,
      I3 => NlwRenamedSig_OI_mfetch,
      O => slot
    );
  u_decode_EVENT_ACK_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => u_decode_INSTR_SEQ_ZERO,
      O => N22
    );
  u_decode_EVENT_ACK : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1241,
      I1 => slot,
      I2 => N22,
      O => event_ack_o
    );
  u_decode_Mmux_DELAY_JUMP12_SW0 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_Mmux_DELAY_JUMP1331,
      I2 => u_decode_INSTR_STATE(1),
      O => N27
    );
  u_decode_Mmux_DELAY_JUMP12 : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => u_decode_INSTR_STATE(0),
      I1 => N27,
      I2 => u_decode_Mmux_DELAY_JUMP1210,
      I3 => u_decode_INSTR_STATE_5_GND_6_o_equal_388_o,
      O => u_decode_EX_CMPCOM(0)
    );
  u_decode_Mmux_DELAY_JUMP141 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_388_o,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_EX_CMPCOM(1),
      O => u_decode_Mmux_DELAY_JUMP141_3154
    );
  u_decode_Mmux_DELAY_JUMP1441 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_Mmux_DELAY_JUMP1332,
      O => u_decode_Mmux_DELAY_JUMP144
    );
  u_decode_Mmux_DELAY_JUMP1412 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(2),
      I1 => u_decode_Mmux_DELAY_JUMP141_3154,
      I2 => u_decode_Mmux_DELAY_JUMP144,
      O => u_decode_EX_CMPCOM(2)
    );
  u_decode_Mmux_DELAY_JUMP1221 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_Mmux_EX_RDCONST_X131,
      I2 => u_decode_INSTR_SEQ_ZERO,
      O => u_decode_Mmux_DELAY_JUMP12211_3156
    );
  u_decode_Mmux_DELAY_JUMP12239 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_n0804,
      I2 => u_decode_Mram_n186925,
      I3 => u_decode_Mmux_EX_ALUFUNC240,
      O => u_decode_Mmux_DELAY_JUMP12239_3158
    );
  u_decode_Mmux_DELAY_JUMP12247 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP12211_3156,
      I1 => u_decode_Mmux_DELAY_JUMP1241,
      I2 => u_decode_Mmux_DELAY_JUMP12239_3158,
      I3 => u_decode_Mmux_DELAY_JUMP12216_3157,
      O => u_decode_EX_RDSR_Y
    );
  u_decode_Mmux_DELAY_JUMP1200 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123,
      O => u_decode_Mmux_DELAY_JUMP1200_3159
    );
  u_decode_Mmux_DELAY_JUMP1202 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o,
      I1 => u_decode_Mmux_DELAY_JUMP1505,
      I2 => u_decode_Mmux_DELAY_JUMP1191,
      O => u_decode_Mmux_DELAY_JUMP1202_3160
    );
  u_decode_Mmux_DELAY_JUMP1205 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      O => u_decode_Mmux_DELAY_JUMP1205_3161
    );
  u_decode_Mmux_DELAY_JUMP1208 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(8),
      I2 => u_decode_INSTR_STATE(11),
      O => u_decode_Mmux_DELAY_JUMP1208_3162
    );
  u_decode_Mmux_DELAY_JUMP12026 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_Mmux_DELAY_JUMP1205_3161,
      I2 => u_decode_Mmux_DELAY_JUMP1208_3162,
      I3 => u_decode_Mmux_DELAY_JUMP1202_3160,
      O => u_decode_Mmux_DELAY_JUMP12026_3163
    );
  u_decode_Mmux_DELAY_JUMP12048 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_DELAY_JUMP12026_3163,
      I2 => u_decode_Mmux_DELAY_JUMP1200_3159,
      O => u_decode_EX_RDPC_X
    );
  u_decode_Mmux_DELAY_JUMP12315 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I1 => u_decode_EX_MA_SZ_0_14,
      I2 => u_decode_Mmux_EX_ALUFUNC51,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123,
      O => u_decode_Mmux_DELAY_JUMP12315_3165
    );
  u_decode_Mmux_DELAY_JUMP12317 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_STATE(15),
      O => u_decode_Mmux_DELAY_JUMP12317_3166
    );
  u_decode_Mmux_DELAY_JUMP12325 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP12315_3165,
      I1 => u_decode_Mmux_DELAY_JUMP12317_3166,
      I2 => u_decode_Mmux_DELAY_JUMP1239_3164,
      O => u_decode_EX_RDVBR_Y
    );
  u_decode_Mmux_DELAY_JUMP1_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => N1998,
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_INSTR_STATE(11),
      I3 => u_decode_INSTR_STATE(8),
      O => N34
    );
  u_decode_Mmux_DELAY_JUMP1 : LUT4
    generic map(
      INIT => X"A8FD"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => N34,
      I2 => u_decode_Mmux_DELAY_JUMP116,
      I3 => u_decode_INSTR_STATE_14_139_3200,
      O => u_decode_DELAY_JUMP
    );
  u_decode_EX_MA_SZ_0_411 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_n3183,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1,
      O => u_decode_EX_MA_SZ_0_411_3171
    );
  u_decode_EX_MA_SZ_0_62 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_EX_MA_SZ_0_411_3171,
      I2 => u_decode_EX_MA_SZ_0_39_3170,
      I3 => u_decode_EX_MA_SZ_0_26_3169,
      O => u_decode_EX_MA_SZ_0_62_3172
    );
  u_decode_EX_MA_SZ_0_82 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC51,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_EX_MA_SZ_0_4,
      I3 => u_decode_n2485,
      O => u_decode_EX_MA_SZ_0_82_3173
    );
  u_decode_EX_MA_SZ_0_83 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_0_62_3172,
      I1 => u_decode_EX_MA_SZ_0_82_3173,
      O => u_decode_EX_MA_SZ(0)
    );
  u_decode_Mmux_DELAY_JUMP14631 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1401,
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(15),
      O => u_decode_Mmux_DELAY_JUMP14631_3174
    );
  u_decode_Mmux_DELAY_JUMP14636 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_1_41,
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_Mmux_DELAY_JUMP1503,
      I3 => u_decode_INSTR_STATE(15),
      O => u_decode_Mmux_DELAY_JUMP14636_3175
    );
  u_decode_Mmux_DELAY_JUMP146313 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I1 => u_decode_Mmux_DELAY_JUMP14636_3175,
      I2 => u_decode_Mmux_DELAY_JUMP14631_3174,
      O => u_decode_Mmux_DELAY_JUMP1463
    );
  u_decode_EX_MA_ISSUE23 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1332,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_2,
      I2 => u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o,
      I3 => u_decode_Mmux_DELAY_JUMP1401,
      O => u_decode_EX_MA_ISSUE23_3178
    );
  u_decode_EX_MA_ISSUE24 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1241,
      I1 => u_decode_EX_MA_SZ_1_1,
      O => u_decode_EX_MA_ISSUE24_3179
    );
  u_decode_EX_MA_ISSUE28 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_INSTR_SEQ_3_reduce_or_595_o,
      I3 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      O => u_decode_EX_MA_ISSUE28_3180
    );
  u_decode_EX_MA_ISSUE211 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(9),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_EX_MA_SZ_0_14,
      O => u_decode_EX_MA_ISSUE211_3181
    );
  u_decode_EX_MA_ISSUE223 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => u_decode_EX_MA_ISSUE211_3181,
      I2 => u_decode_EX_MA_ISSUE28_3180,
      O => u_decode_EX_MA_ISSUE223_3182
    );
  u_decode_EX_MA_ISSUE244 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_EX_MA_ISSUE23_3178,
      I1 => u_decode_EX_MA_ISSUE24_3179,
      I2 => u_decode_EX_MA_ISSUE223_3182,
      O => u_decode_EX_MA_ISSUE2
    );
  u_decode_Mmux_DELAY_JUMP1722 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC51,
      I1 => u_decode_Mmux_EX_ALUFUNC240,
      I2 => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o,
      I3 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      O => u_decode_Mmux_DELAY_JUMP1722_3183
    );
  u_decode_Mmux_DELAY_JUMP17262 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1,
      O => u_decode_Mmux_DELAY_JUMP17262_3186
    );
  u_decode_Mmux_DELAY_JUMP17267 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1221_811,
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_n2749,
      I3 => u_decode_Mmux_DELAY_JUMP17262_3186,
      O => u_decode_Mmux_DELAY_JUMP17267_3187
    );
  u_decode_Mmux_DELAY_JUMP17269 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP17250_3185,
      I1 => u_decode_Mmux_DELAY_JUMP17267_3187,
      O => u_decode_Mmux_DELAY_JUMP172
    );
  u_decode_Mmux_DELAY_JUMP1514 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => u_decode_EX_MA_SZ_1_15,
      I2 => u_decode_INSTR_STATE(10),
      O => u_decode_Mmux_DELAY_JUMP1514_3189
    );
  u_decode_Mmux_DELAY_JUMP1528 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1,
      I2 => u_decode_Mmux_DELAY_JUMP154_3188,
      I3 => u_decode_Mmux_DELAY_JUMP1514_3189,
      O => u_decode_Mmux_DELAY_JUMP1528_3190
    );
  u_decode_Mmux_DELAY_JUMP1542 : LUT4
    generic map(
      INIT => X"FF2F"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1,
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_INSTR_STATE(8),
      I3 => u_decode_INSTR_STATE(10),
      O => u_decode_Mmux_DELAY_JUMP1542_3191
    );
  u_decode_Mmux_DELAY_JUMP1546 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(9),
      I2 => u_decode_INSTR_STATE(11),
      O => u_decode_Mmux_DELAY_JUMP1546_3192
    );
  u_decode_EX_MA_SZ_1_82 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => u_decode_n27491,
      I3 => u_decode_INSTR_STATE(8),
      O => u_decode_EX_MA_SZ_1_82_3196
    );
  u_decode_INSTR_STATE_14_118 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_Mmux_EX_ALUFUNC790,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      I3 => u_decode_INSTR_STATE(5),
      O => u_decode_INSTR_STATE_14_118_3198
    );
  u_decode_INSTR_STATE_14_135 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      O => u_decode_INSTR_STATE_14_135_3199
    );
  u_decode_INSTR_STATE_14_139 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_INSTR_STATE_14_110_3197,
      I1 => u_decode_INSTR_STATE_14_13,
      I2 => u_decode_INSTR_STATE_14_135_3199,
      I3 => u_decode_INSTR_STATE_14_118_3198,
      O => u_decode_INSTR_STATE_14_139_3200
    );
  u_datapath_u_shfter_Y_v_2_5 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus3224_3925,
      O => u_datapath_u_shfter_Y_v_2_5_3202
    );
  u_datapath_u_shfter_Y_v_2_16 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_Mmux_xbus4424_3888,
      I3 => u_datapath_Mmux_xbus1324_4019,
      O => u_datapath_u_shfter_Y_v_2_16_3203
    );
  u_datapath_u_shfter_Y_v_2_28 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(0),
      O => u_datapath_u_shfter_Y_v_2_28_3204
    );
  u_datapath_u_shfter_Y_v_2_44 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_2_28_3204,
      I1 => u_datapath_u_shfter_Y_v_2_5_3202,
      I2 => u_datapath_u_shfter_Y_v_2_16_3203,
      I3 => u_datapath_u_shfter_Y_v_2_2_3201,
      O => u_datapath_sftout(30)
    );
  u_datapath_u_shfter_Y_v_9_17 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus5324_3879,
      I3 => u_datapath_Mmux_xbus3824_3906,
      O => u_datapath_u_shfter_Y_v_9_17_3208
    );
  u_datapath_u_shfter_Y_v_18_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus924_4041,
      I3 => u_datapath_Mmux_xbus6568_4022,
      O => u_datapath_u_shfter_Y_v_18_28_3211
    );
  u_datapath_u_shfter_Y_v_12_17 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus4424_3888,
      I3 => u_datapath_Mmux_xbus3224_3925,
      O => u_datapath_u_shfter_Y_v_12_17_3212
    );
  u_datapath_u_shfter_Y_v_11_17 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus4624_3884,
      I3 => u_datapath_Mmux_xbus3424_3916,
      O => u_datapath_u_shfter_Y_v_11_17_3214
    );
  u_datapath_u_shfter_Y_v_10_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus2824_3940,
      I3 => u_datapath_Mmux_xbus1324_4019,
      O => u_datapath_u_shfter_Y_v_10_28_3217
    );
  u_datapath_u_shfter_Y_v_24_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus6568_4022,
      I3 => u_datapath_Mmux_xbus330_4158,
      O => u_datapath_u_shfter_Y_v_24_28_3221
    );
  u_datapath_u_shfter_Y_v_19_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus779_4072,
      I3 => u_datapath_Mmux_xbus6232_4052,
      O => u_datapath_u_shfter_Y_v_19_28_3223
    );
  u_datapath_u_shfter_Y_v_16_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus1324_4019,
      I3 => u_datapath_Mmux_xbus7179_4132,
      O => u_datapath_u_shfter_Y_v_16_28_3225
    );
  u_datapath_u_shfter_Y_v_15_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus1524_4006,
      I3 => u_datapath_Mmux_xbus7479_4118,
      O => u_datapath_u_shfter_Y_v_15_28_3227
    );
  u_datapath_u_shfter_Y_v_1_48 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_SFTFUNC(2),
      I1 => u_decode_SFTFUNC(3),
      O => u_datapath_u_shfter_Y_v_1_48_3230
    );
  u_datapath_u_shfter_Y_v_1_90 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_decode_SFTFUNC(2),
      I2 => u_decode_SFTFUNC(0),
      O => u_datapath_u_shfter_Y_v_1_90_3231
    );
  u_datapath_u_shfter_Y_v_1_108 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_1_48_3230,
      I1 => u_datapath_u_shfter_Y_v_1_22_3228,
      I2 => u_datapath_u_shfter_Y_v_1_32_3229,
      I3 => u_datapath_u_shfter_Y_v_1_92_3232,
      O => u_datapath_sftout(31)
    );
  u_decode_Mmux_DELAY_JUMP1442 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1431,
      I1 => u_decode_INSTR_STATE(11),
      I2 => u_decode_INSTR_STATE(8),
      I3 => N1999,
      O => u_decode_Mmux_DELAY_JUMP1442_3233
    );
  u_decode_Mmux_DELAY_JUMP1446 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o,
      I3 => u_decode_Mmux_EX_RDCONST_X131,
      O => u_decode_Mmux_DELAY_JUMP1446_3234
    );
  u_decode_Mmux_DELAY_JUMP14417 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2,
      I2 => u_decode_INSTR_SEQ(1),
      I3 => u_decode_IF_ISSUE112,
      O => u_decode_Mmux_DELAY_JUMP14417_3235
    );
  u_datapath_u_shfter_Y_v_23_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus6831_4167,
      I3 => u_datapath_Mmux_xbus2630_4184,
      O => u_datapath_u_shfter_Y_v_23_28_3239
    );
  u_datapath_u_shfter_Y_v_20_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus579_4096,
      I3 => u_datapath_Mmux_xbus5931_4180,
      O => u_datapath_u_shfter_Y_v_20_28_3241
    );
  u_datapath_u_shfter_Y_v_17_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus1124_4029,
      I3 => u_datapath_Mmux_xbus6831_4167,
      O => u_datapath_u_shfter_Y_v_17_28_3243
    );
  u_datapath_u_shfter_Y_v_14_2 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1924_3980,
      I1 => u_datapath_u_shfter_Y_v_32_2,
      I2 => u_datapath_Mmux_xbus2324_3951,
      I3 => u_datapath_u_shfter_Y_v_10_2,
      O => u_datapath_u_shfter_Y_v_14_2_3244
    );
  u_datapath_u_shfter_Y_v_13_2 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2124_3966,
      I1 => u_datapath_u_shfter_Y_v_32_2,
      I2 => u_datapath_Mmux_xbus2824_3940,
      I3 => u_datapath_u_shfter_Y_v_10_2,
      O => u_datapath_u_shfter_Y_v_13_2_3246
    );
  u_datapath_u_shfter_Y_v_30_48 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => u_decode_SFTFUNC(2),
      I1 => u_datapath_u_shfter_Y_v_30_39_3254,
      I2 => u_datapath_u_shfter_Y_v_30_29_3253,
      O => u_datapath_sftout(2)
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121122 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I1 => if_stall,
      I2 => N38,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121122_745
    );
  u_decode_INSTR_STATE_13_22 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o1,
      I1 => u_decode_INSTR_STATE(9),
      I2 => u_decode_Mram_n186917,
      I3 => N1996,
      O => u_decode_INSTR_STATE_13_22_3256
    );
  u_decode_INSTR_STATE_13_26 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_Mram_n186917,
      I2 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      I3 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o1,
      O => u_decode_INSTR_STATE_13_26_3257
    );
  u_decode_Mmux_DELAY_JUMP114 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => N43,
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1,
      I3 => u_decode_INSTR_STATE_3_X_6_o_equal_290_o,
      O => u_decode_EX_MULCOM2(5)
    );
  u_decode_Mmux_DELAY_JUMP1452 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_INSTR_STATE(5),
      I2 => N2001,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      O => u_decode_Mmux_DELAY_JUMP1452_3260
    );
  u_decode_Mmux_DELAY_JUMP1459 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I1 => u_decode_Mmux_DELAY_JUMP1101,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I3 => u_decode_Mmux_DELAY_JUMP1210,
      O => u_decode_Mmux_DELAY_JUMP1459_3261
    );
  u_decode_Mmux_DELAY_JUMP14524 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_EX_MULCOM2(5),
      I1 => u_decode_Mmux_DELAY_JUMP1459_3261,
      I2 => u_decode_Mmux_DELAY_JUMP14513_3262,
      I3 => u_decode_Mmux_DELAY_JUMP1452_3260,
      O => u_decode_MAC_STALL_SENSE
    );
  u_decode_Mmux_EX_KEEP_CYC111 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => N2006,
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_SEQ_ZERO,
      O => u_decode_Mmux_EX_KEEP_CYC111_3263
    );
  u_decode_Mmux_EX_KEEP_CYC113 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_STATE(0),
      O => u_decode_Mmux_EX_KEEP_CYC113_3264
    );
  u_datapath_Mmux_zbus141 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(0),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus14
    );
  u_datapath_Mmux_zbus165 : LUT3
    generic map(
      INIT => X"E9"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus1065
    );
  u_datapath_Mmux_zbus178 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus14,
      I1 => u_datapath_Mmux_aluout3105_4495,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus120,
      O => u_datapath_Mmux_zbus178_3268
    );
  u_datapath_u_shfter_Y_v_22_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus7179_4132,
      I3 => u_datapath_xbus(2),
      O => u_datapath_u_shfter_Y_v_22_28_3272
    );
  u_datapath_u_shfter_Y_v_31_2 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_xbus(2),
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus330_4158,
      I3 => u_datapath_u_shfter_Y_v_32_2,
      O => u_datapath_u_shfter_Y_v_31_2_3273
    );
  u_datapath_u_shfter_Y_v_31_5 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus7479_4118,
      O => u_datapath_u_shfter_Y_v_31_5_3274
    );
  u_datapath_u_shfter_Y_v_31_27 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(0),
      O => u_datapath_u_shfter_Y_v_31_27_3276
    );
  u_datapath_u_shfter_Y_v_31_42 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_31_27_3276,
      I1 => u_datapath_u_shfter_Y_v_31_5_3274,
      I2 => u_datapath_u_shfter_Y_v_31_16_3275,
      I3 => u_datapath_u_shfter_Y_v_31_2_3273,
      O => u_datapath_sftout(1)
    );
  u_datapath_u_shfter_Y_v_21_28 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus7479_4118,
      I3 => u_datapath_Mmux_xbus5689_4283,
      O => u_datapath_u_shfter_Y_v_21_28_3280
    );
  u_datapath_Mmux_srf_wd1_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(0),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(0),
      O => N45
    );
  u_datapath_Mmux_srf_wd1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_w_bcc32_2038,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N45,
      O => u_datapath_srf_wd(0)
    );
  u_datapath_Mmux_zbus124 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(1),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus124_3282
    );
  u_datapath_Mmux_zbus1278 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus124_3282,
      I1 => u_datapath_Mmux_aluout32105_4305,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1220,
      O => u_datapath_Mmux_zbus1278_3284
    );
  u_datapath_Mmux_srf_wd12_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(1),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(1),
      O => N47
    );
  u_datapath_Mmux_srf_wd12 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd121_2042,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N47,
      O => u_datapath_srf_wd(1)
    );
  u_decode_INSTR_STATE_14_3 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE_14_13,
      I2 => u_decode_INSTR_STATE(14),
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      O => u_decode_INSTR_STATE_14_3_3286
    );
  u_decode_INSTR_STATE_14_5 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC790,
      I1 => u_decode_INSTR_STATE(4),
      I2 => u_decode_INSTR_STATE(5),
      O => u_decode_INSTR_STATE_14_5_3287
    );
  u_decode_INSTR_STATE_14_9 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE(4),
      O => u_decode_INSTR_STATE_14_9_3288
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211113 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121114_3292,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211113_3293
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211155 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211113_3293,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211126_3294,
      I3 => u_decode_INSTR_STATE_14_14,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o12111
    );
  u_datapath_Mmux_zbus2376 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_datapath_Mmux_zbus2331_3295,
      I1 => N2086,
      O => u_datapath_Mmux_zbus2376_3297
    );
  u_datapath_Mmux_zbus264 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(3),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus264_3298
    );
  u_datapath_Mmux_zbus2678 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus264_3298,
      I1 => u_datapath_Mmux_aluout62105_4392,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2620,
      O => u_datapath_Mmux_zbus2678_3300
    );
  u_datapath_Mmux_zbus274 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(4),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus274_3301
    );
  u_datapath_Mmux_zbus2778 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus274_3301,
      I1 => u_datapath_Mmux_aluout65105_4420,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2720,
      O => u_datapath_Mmux_zbus2778_3303
    );
  u_mult_n0324_inv_SW0 : LUT4
    generic map(
      INIT => X"1DDE"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd1_1566,
      I1 => u_mult_STATE_FSM_FFd2_1567,
      I2 => u_mult_STATE_FSM_FFd3_1568,
      I3 => u_mult_STATE_FSM_FFd4_1569,
      O => N51
    );
  u_mult_n0324_inv : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_mult_STATE_3_SAT_AND_1073_o,
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => N51,
      O => u_mult_n0324_inv_1577
    );
  u_datapath_Mmux_zbus284 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(5),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus284_3305
    );
  u_datapath_Mmux_zbus2878 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus284_3305,
      I1 => u_datapath_Mmux_aluout68105_4459,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2820,
      O => u_datapath_Mmux_zbus2878_3307
    );
  u_datapath_Mmux_srf_wd23_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(2),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(2),
      O => N53
    );
  u_datapath_Mmux_srf_wd23 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_macin1_2_1_2119,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N53,
      O => u_datapath_srf_wd(2)
    );
  u_datapath_Mmux_ma_ad1_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(0),
      I2 => u_datapath_Mmux_xbus330_4158,
      O => N55
    );
  u_datapath_Mmux_zbus294 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(6),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus294_3310
    );
  u_datapath_Mmux_zbus2978 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus294_3310,
      I1 => u_datapath_Mmux_aluout71105_4475,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2920,
      O => u_datapath_Mmux_zbus2978_3312
    );
  u_datapath_Mmux_srf_wd26_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(3),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(3),
      O => N57
    );
  u_datapath_Mmux_srf_wd26 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd261_2130,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N57,
      O => u_datapath_srf_wd(3)
    );
  u_datapath_Mmux_zbus304 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(7),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus304_3314
    );
  u_datapath_Mmux_zbus3078 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus304_3314,
      I1 => u_datapath_Mmux_aluout74105_4318,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus3020,
      O => u_datapath_Mmux_zbus3078_3316
    );
  u_datapath_Mmux_srf_wd27_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(4),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(4),
      O => N59
    );
  u_datapath_Mmux_srf_wd27 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd271_2106,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N59,
      O => u_datapath_srf_wd(4)
    );
  u_datapath_Mmux_zbus314 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(8),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus314_3318
    );
  u_datapath_Mmux_zbus3178 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus314_3318,
      I1 => u_datapath_Mmux_aluout77109_4332,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus3120,
      O => u_datapath_Mmux_zbus3178_3320
    );
  u_datapath_Mmux_srf_wd28_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(5),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(5),
      O => N61
    );
  u_datapath_Mmux_srf_wd28 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd281_2029,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N61,
      O => u_datapath_srf_wd(5)
    );
  u_datapath_Mmux_zbus324 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(9),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus324_3322
    );
  u_datapath_Mmux_zbus3278 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus324_3322,
      I1 => u_datapath_Mmux_aluout80109_4355,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus3220,
      O => u_datapath_Mmux_zbus3278_3324
    );
  u_datapath_Mmux_srf_wd29_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(6),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(6),
      O => N63
    );
  u_datapath_Mmux_srf_wd29 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd291_2026,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N63,
      O => u_datapath_srf_wd(6)
    );
  u_datapath_Mmux_zbus241 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(10),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus24
    );
  u_datapath_Mmux_zbus2781 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus24,
      I1 => u_datapath_Mmux_aluout6120_4383,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus220,
      O => u_datapath_Mmux_zbus2781_3328
    );
  u_datapath_Mmux_srf_wd30_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(7),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(7),
      O => N65
    );
  u_datapath_Mmux_srf_wd30 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd301_2032,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N65,
      O => u_datapath_srf_wd(7)
    );
  u_datapath_Mmux_zbus34 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(11),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus34_3330
    );
  u_datapath_Mmux_zbus378 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus34_3330,
      I1 => u_datapath_Mmux_aluout9120,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus3201,
      O => u_datapath_Mmux_zbus378_3332
    );
  u_datapath_Mmux_srf_wd31_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(8),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(8),
      O => N67
    );
  u_datapath_Mmux_srf_wd31 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_2056,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N67,
      O => u_datapath_srf_wd(8)
    );
  u_datapath_Mmux_zbus44 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(12),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus44_3334
    );
  u_datapath_Mmux_zbus478 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus44_3334,
      I1 => u_datapath_Mmux_aluout12117,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus420,
      O => u_datapath_Mmux_zbus478_3336
    );
  u_datapath_Mmux_srf_wd32_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(9),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(9),
      O => N69
    );
  u_datapath_Mmux_srf_wd32 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511_2068,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N69,
      O => u_datapath_srf_wd(9)
    );
  u_datapath_Mmux_zbus54 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(13),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus54_3338
    );
  u_datapath_Mmux_zbus578 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus54_3338,
      I1 => u_datapath_Mmux_aluout15117,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus520,
      O => u_datapath_Mmux_zbus578_3340
    );
  u_datapath_Mmux_srf_wd2_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(10),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(10),
      O => N71
    );
  u_datapath_Mmux_srf_wd2 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd210_2071,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N71,
      O => u_datapath_srf_wd(10)
    );
  u_datapath_Mmux_zbus64 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(14),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus64_3342
    );
  u_datapath_Mmux_zbus678 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus64_3342,
      I1 => u_datapath_Mmux_aluout18117_4484,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus620,
      O => u_datapath_Mmux_zbus678_3344
    );
  u_datapath_Mmux_srf_wd3_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(11),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(11),
      O => N73
    );
  u_datapath_Mmux_srf_wd3 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd33_2076,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N73,
      O => u_datapath_srf_wd(11)
    );
  u_datapath_Mmux_zbus74 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(15),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus74_3346
    );
  u_datapath_Mmux_zbus778 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus74_3346,
      I1 => u_datapath_Mmux_aluout21117_4514,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus720,
      O => u_datapath_Mmux_zbus778_3348
    );
  u_datapath_Mmux_srf_wd4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(12),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(12),
      O => N75
    );
  u_datapath_Mmux_srf_wd4 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd41_2090,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N75,
      O => u_datapath_srf_wd(12)
    );
  u_datapath_Mmux_zbus84 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(16),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus84_3350
    );
  u_datapath_Mmux_zbus878 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus84_3350,
      I1 => u_datapath_Mmux_aluout2394_4339,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus820,
      O => u_datapath_Mmux_zbus878_3352
    );
  u_datapath_macin2_0_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(0),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_w_bcc32_2038,
      O => u_datapath_macin2(0)
    );
  u_datapath_macin2_0_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus3122_4537,
      I2 => ma_dr(0),
      O => u_datapath_macin2_0_1_3354
    );
  u_datapath_macin2_0_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_0_1_3354,
      I1 => u_datapath_macin2(0),
      S => u_decode_MACSEL2(0),
      O => macin2(0)
    );
  u_datapath_macin1_0_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(0),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_w_bcc32_2038,
      O => u_datapath_macin1(0)
    );
  u_datapath_macin1_0_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus330_4158,
      I2 => ma_dr(0),
      O => u_datapath_macin1_0_1_3356
    );
  u_datapath_macin1_0_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_0_1_3356,
      I1 => u_datapath_macin1(0),
      S => u_decode_MACSEL1(0),
      O => macin1(0)
    );
  u_datapath_Mmux_srf_wd5_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(13),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(13),
      O => N77
    );
  u_datapath_Mmux_srf_wd5 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd51_2103,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N77,
      O => u_datapath_srf_wd(13)
    );
  u_datapath_Mmux_zbus94 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(17),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus94_3358
    );
  u_datapath_Mmux_zbus978 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus94_3358,
      I1 => u_datapath_Mmux_aluout2594_4371,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus920,
      O => u_datapath_Mmux_zbus978_3360
    );
  u_datapath_Mmux_srf_wd6_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(14),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(14),
      O => N79
    );
  u_datapath_Mmux_srf_wd6 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd61_2122,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N79,
      O => u_datapath_srf_wd(14)
    );
  u_datapath_Mmux_zbus104 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(18),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus104_3362
    );
  u_datapath_Mmux_zbus1078 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus104_3362,
      I1 => u_datapath_Mmux_aluout2794_4399,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1020,
      O => u_datapath_Mmux_zbus1078_3365
    );
  u_decode_Mmux_DELAY_JUMP1265 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(8),
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      O => u_decode_Mmux_DELAY_JUMP1265_3367
    );
  u_decode_Mmux_DELAY_JUMP12614 : LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1261_3366,
      I1 => u_decode_Mmux_DELAY_JUMP1265_3367,
      I2 => u_decode_Mmux_DELAY_JUMP1263,
      O => u_decode_EX_REGNUM_Y(0)
    );
  u_datapath_Mmux_srf_wd7_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(15),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(15),
      O => N81
    );
  u_datapath_Mmux_srf_wd7 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd71_2158,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N81,
      O => u_datapath_srf_wd(15)
    );
  u_datapath_Mmux_zbus1141 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(19),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus1141_3369
    );
  u_datapath_Mmux_zbus1178 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus1141_3369,
      I1 => u_datapath_Mmux_aluout2994_4426,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1120,
      O => u_datapath_Mmux_zbus1178_3371
    );
  u_datapath_Mmux_srf_wd8_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(16),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(16),
      O => N83
    );
  u_datapath_Mmux_srf_wd8 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd81_2156,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N83,
      O => u_datapath_srf_wd(16)
    );
  u_datapath_Mmux_ma_ad12_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(1),
      I2 => u_datapath_Mmux_xbus2630_4184,
      O => N85
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_2161,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT21_2043,
      I2 => u_datapath_sr_1_Q,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT2
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT22 : LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => u_datapath_sr_1_Q,
      I1 => u_decode_WRSR_W_191,
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_2161,
      I3 => ma_dr(1),
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT22_3375
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT2_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT22_3375,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT2,
      S => u_decode_WRSR_Z_190,
      O => u_datapath_sr_9_sr_9_mux_153_OUT_1_Q
    );
  u_datapath_Mmux_zbus134 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(20),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus134_3376
    );
  u_datapath_Mmux_zbus1378 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus134_3376,
      I1 => u_datapath_Mmux_aluout3494_4462,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1320,
      O => u_datapath_Mmux_zbus1378_3378
    );
  u_datapath_Mmux_srf_wd9_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(17),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(17),
      O => N87
    );
  u_datapath_Mmux_srf_wd9 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd91_2115,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N87,
      O => u_datapath_srf_wd(17)
    );
  u_datapath_Mmux_zbus1441 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(21),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus1441_3380
    );
  u_datapath_Mmux_zbus1478 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus1441_3380,
      I1 => u_datapath_Mmux_aluout3694_4479,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1420,
      O => u_datapath_Mmux_zbus1478_3382
    );
  u_datapath_Mmux_srf_wd10_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(18),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(18),
      O => N89
    );
  u_datapath_Mmux_srf_wd10 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd101_2117,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N89,
      O => u_datapath_srf_wd(18)
    );
  u_datapath_Mmux_zbus1541 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(22),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus1541_3384
    );
  u_datapath_Mmux_zbus1578 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus1541_3384,
      I1 => u_datapath_Mmux_aluout3894_4502,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1520,
      O => u_datapath_Mmux_zbus1578_3386
    );
  u_datapath_Mmux_srf_wd11_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(19),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(19),
      O => N91
    );
  u_datapath_Mmux_srf_wd11 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd112_2125,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N91,
      O => u_datapath_srf_wd(19)
    );
  u_datapath_Mmux_zbus1641 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(23),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus1641_3388
    );
  u_datapath_Mmux_zbus1678 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus1641_3388,
      I1 => u_datapath_Mmux_aluout4094_4526,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1620,
      O => u_datapath_Mmux_zbus1678_3390
    );
  u_datapath_Mmux_srf_wd13_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(20),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(20),
      O => N93
    );
  u_datapath_Mmux_srf_wd13 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd131_2108,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N93,
      O => u_datapath_srf_wd(20)
    );
  u_datapath_Mmux_zbus174 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(24),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus174_3392
    );
  u_datapath_Mmux_zbus1778 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus174_3392,
      I1 => u_datapath_Mmux_aluout4294_4359,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1720,
      O => u_datapath_Mmux_zbus1778_3394
    );
  u_datapath_Mmux_srf_wd14_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(21),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(21),
      O => N97
    );
  u_datapath_Mmux_srf_wd14 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd141_2099,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N97,
      O => u_datapath_srf_wd(21)
    );
  u_datapath_Mmux_zbus184 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(25),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus184_3396
    );
  u_datapath_Mmux_zbus1878 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus184_3396,
      I1 => u_datapath_Mmux_aluout4494_4387,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1820,
      O => u_datapath_Mmux_zbus1878_3398
    );
  u_datapath_Mmux_srf_wd15_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(22),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(22),
      O => N101
    );
  u_datapath_Mmux_srf_wd15 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd151_2127,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N101,
      O => u_datapath_srf_wd(22)
    );
  u_datapath_Mmux_zbus194 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(26),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus194_3400
    );
  u_datapath_Mmux_zbus1978 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus194_3400,
      I1 => u_datapath_Mmux_aluout4694_4415,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus1920,
      O => u_datapath_Mmux_zbus1978_3402
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT26_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(3),
      I2 => u_datapath_Mmux_xbus5689_4283,
      O => N103
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT26 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N103,
      I3 => u_datapath_Mmux_ma_dw261_2131,
      O => GND_4_o_ma_ad_31_mux_7_OUT_3_Q
    );
  u_datapath_Mmux_srf_wd16_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(23),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(23),
      O => N105
    );
  u_datapath_Mmux_srf_wd16 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd161_2138,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N105,
      O => u_datapath_srf_wd(23)
    );
  u_datapath_Mmux_zbus204 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(27),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus204_3405
    );
  u_datapath_Mmux_zbus2078 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus204_3405,
      I1 => u_datapath_Mmux_aluout4894_4454,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2020,
      O => u_datapath_Mmux_zbus2078_3407
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT27_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(4),
      I2 => u_datapath_Mmux_xbus5931_4180,
      O => N107
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT27 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N107,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT61_2107,
      O => GND_4_o_ma_ad_31_mux_7_OUT_4_Q
    );
  u_datapath_Mmux_srf_wd17_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(24),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(24),
      O => N109
    );
  u_datapath_Mmux_srf_wd17 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd171_2085,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N109,
      O => u_datapath_srf_wd(24)
    );
  u_datapath_Mmux_zbus2141 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(28),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus2141_3410
    );
  u_datapath_Mmux_zbus2178 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus2141_3410,
      I1 => u_datapath_Mmux_aluout5094_4470,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2120,
      O => u_datapath_Mmux_zbus2178_3412
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT28_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(5),
      I2 => u_datapath_Mmux_xbus6232_4052,
      O => N111
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT28 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N111,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT81_2028,
      O => GND_4_o_ma_ad_31_mux_7_OUT_5_Q
    );
  u_datapath_Mmux_srf_wd18_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(25),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(25),
      O => N113
    );
  u_datapath_Mmux_srf_wd18 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd181_2096,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N113,
      O => u_datapath_srf_wd(25)
    );
  u_datapath_Mmux_zbus224 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(29),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus224_3415
    );
  u_datapath_Mmux_zbus2278 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus224_3415,
      I1 => u_datapath_Mmux_aluout5294_4488,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2220,
      O => u_datapath_Mmux_zbus2278_3417
    );
  u_datapath_macin2_1_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(1),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd121_2042,
      O => u_datapath_macin2(1)
    );
  u_datapath_macin2_1_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus26122_4509,
      I2 => ma_dr(1),
      O => u_datapath_macin2_1_1_3419
    );
  u_datapath_macin2_1_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_1_1_3419,
      I1 => u_datapath_macin2(1),
      S => u_decode_MACSEL2(0),
      O => macin2(1)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT29_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(6),
      I2 => u_datapath_Mmux_xbus6568_4022,
      O => N115
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT29 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N115,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT101_2024,
      O => GND_4_o_ma_ad_31_mux_7_OUT_6_Q
    );
  u_datapath_Mmux_srf_wd19_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(26),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(26),
      O => N117
    );
  u_datapath_Mmux_srf_wd19 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd191_2145,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N117,
      O => u_datapath_srf_wd(26)
    );
  u_datapath_Mmux_zbus2441 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(30),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus2441_3422
    );
  u_datapath_Mmux_zbus2478 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus2441_3422,
      I1 => u_datapath_Mmux_aluout5794_4518,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2420,
      O => u_datapath_Mmux_zbus2478_3424
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT30_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(7),
      I2 => u_datapath_Mmux_xbus6831_4167,
      O => N119
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT30 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N119,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT121_2031,
      O => GND_4_o_ma_ad_31_mux_7_OUT_7_Q
    );
  u_datapath_Mmux_srf_wd20_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(27),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(27),
      O => N121
    );
  u_datapath_Mmux_srf_wd20 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd201_2143,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N121,
      O => u_datapath_srf_wd(27)
    );
  u_datapath_Mmux_zbus2541 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_divout(31),
      I1 => u_decode_RDWBUS_Z_223,
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus2541_3427
    );
  u_datapath_Mmux_zbus2578 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_zbus2541_3427,
      I1 => u_datapath_Mmux_aluout59102_4350,
      I2 => u_datapath_Mmux_zbus1065,
      I3 => u_datapath_Mmux_zbus2520,
      O => u_datapath_Mmux_zbus2578_3429
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT31_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(8),
      I2 => u_datapath_Mmux_xbus7179_4132,
      O => N123
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT31 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N123,
      I3 => u_datapath_Mmux_ma_dw311_2057,
      O => GND_4_o_ma_ad_31_mux_7_OUT_8_Q
    );
  u_datapath_Mmux_srf_wd21_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(28),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(28),
      O => N125
    );
  u_datapath_Mmux_srf_wd21 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd211_2110,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N125,
      O => u_datapath_srf_wd(28)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT32_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(9),
      I2 => u_datapath_Mmux_xbus7479_4118,
      O => N127
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT32 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N127,
      I3 => u_datapath_Mmux_ma_dw321_2069,
      O => GND_4_o_ma_ad_31_mux_7_OUT_9_Q
    );
  u_datapath_Mmux_srf_wd22_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(29),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(29),
      O => N129
    );
  u_datapath_Mmux_srf_wd22 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd221_2101,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N129,
      O => u_datapath_srf_wd(29)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT2_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(10),
      I2 => u_datapath_Mmux_xbus579_4096,
      O => N131
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT2 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N131,
      I3 => u_datapath_Mmux_ma_dw210,
      O => GND_4_o_ma_ad_31_mux_7_OUT_10_Q
    );
  u_datapath_Mmux_srf_wd24_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(30),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(30),
      O => N133
    );
  u_datapath_Mmux_srf_wd24 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd241_2112,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N133,
      O => u_datapath_srf_wd(30)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT3_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(11),
      I2 => u_datapath_Mmux_xbus779_4072,
      O => N135
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT3 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N135,
      I3 => u_datapath_Mmux_ma_dw33,
      O => GND_4_o_ma_ad_31_mux_7_OUT_11_Q
    );
  u_datapath_Mmux_srf_wd25_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_WRPR_PC_204,
      I1 => u_datapath_pc(31),
      I2 => u_datapath_Mmux_srf_wd114_2120,
      I3 => ma_dr(31),
      O => N137
    );
  u_datapath_Mmux_srf_wd25 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_srf_wd251_2092,
      I1 => u_datapath_Mmux_srf_wd113_2121,
      I2 => N137,
      O => u_datapath_srf_wd(31)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT4 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N139,
      I3 => u_datapath_Mmux_ma_dw41_2091,
      O => GND_4_o_ma_ad_31_mux_7_OUT_12_Q
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT5 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N141,
      I3 => u_datapath_Mmux_ma_dw51_2104,
      O => GND_4_o_ma_ad_31_mux_7_OUT_13_Q
    );
  u_datapath_macin1_1_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(1),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2089,
      O => u_datapath_macin1(1)
    );
  u_datapath_macin1_1_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus2630_4184,
      I2 => ma_dr(1),
      O => u_datapath_macin1_1_1_3441
    );
  u_datapath_macin1_1_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_1_1_3441,
      I1 => u_datapath_macin1(1),
      S => u_decode_MACSEL1(0),
      O => macin1(1)
    );
  u_datapath_Mmux_srf_wd121_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_datapath_sftout(1),
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(1),
      O => N143
    );
  u_datapath_Mmux_srf_wd121_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(1),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(1),
      O => N144
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT6 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N146,
      I3 => u_datapath_Mmux_ma_dw61_2123,
      O => GND_4_o_ma_ad_31_mux_7_OUT_14_Q
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT7 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N148,
      I3 => u_datapath_Mmux_ma_dw71_2159,
      O => GND_4_o_ma_ad_31_mux_7_OUT_15_Q
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT8 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N150,
      I3 => u_datapath_Mmux_ma_dw81,
      O => GND_4_o_ma_ad_31_mux_7_OUT_16_Q
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT9 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N152,
      I3 => u_datapath_Mmux_ma_dw91,
      O => GND_4_o_ma_ad_31_mux_7_OUT_17_Q
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT10 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N154,
      I3 => u_datapath_Mmux_ma_dw101,
      O => GND_4_o_ma_ad_31_mux_7_OUT_18_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1538 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_MQ_CLR_232,
      I1 => u_decode_MQT_DV0SET_229,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1466
    );
  u_datapath_macin2_2_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(2),
      I1 => u_decode_MACSEL2(1),
      I2 => u_datapath_Mmux_zbus113,
      I3 => u_datapath_macin1_2_1_2119,
      O => u_datapath_macin2(2)
    );
  u_datapath_macin2_2_2 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(2),
      I1 => reg_fwd_y,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_ybus29,
      O => u_datapath_macin2_2_1_3451
    );
  u_datapath_macin2_2_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_2_1_3451,
      I1 => u_datapath_macin2(2),
      S => u_decode_MACSEL2(0),
      O => macin2(2)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT11 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N156,
      I3 => u_datapath_Mmux_ma_dw111,
      O => GND_4_o_ma_ad_31_mux_7_OUT_19_Q
    );
  u_datapath_macin2_3_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(3),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd261_2130,
      O => u_datapath_macin2(3)
    );
  u_datapath_macin2_3_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus56120_4293,
      I2 => ma_dr(3),
      O => u_datapath_macin2_3_1_3454
    );
  u_datapath_macin2_3_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_3_1_3454,
      I1 => u_datapath_macin2(3),
      S => u_decode_MACSEL2(0),
      O => macin2(3)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT13 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N158,
      I3 => u_datapath_Mmux_ma_dw131,
      O => GND_4_o_ma_ad_31_mux_7_OUT_20_Q
    );
  u_datapath_macin2_4_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(4),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd271_2106,
      O => u_datapath_macin2(4)
    );
  u_datapath_macin2_4_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus59125_4433,
      I2 => ma_dr(4),
      O => u_datapath_macin2_4_1_3459
    );
  u_datapath_macin2_4_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_4_1_3459,
      I1 => u_datapath_macin2(4),
      S => u_decode_MACSEL2(0),
      O => macin2(4)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT14 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N160,
      I3 => u_datapath_Mmux_ma_dw141,
      O => GND_4_o_ma_ad_31_mux_7_OUT_21_Q
    );
  u_datapath_macin2_5_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(5),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd281_2029,
      O => u_datapath_macin2(5)
    );
  u_datapath_macin2_5_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus62125_4406,
      I2 => ma_dr(5),
      O => u_datapath_macin2_5_1_3462
    );
  u_datapath_macin2_5_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_5_1_3462,
      I1 => u_datapath_macin2(5),
      S => u_decode_MACSEL2(0),
      O => macin2(5)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT15 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N162,
      I3 => u_datapath_Mmux_ma_dw151,
      O => GND_4_o_ma_ad_31_mux_7_OUT_22_Q
    );
  u_datapath_macin2_6_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(6),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd291_2026,
      O => u_datapath_macin2(6)
    );
  u_datapath_macin2_6_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus65125_4377,
      I2 => ma_dr(6),
      O => u_datapath_macin2_6_1_3465
    );
  u_datapath_macin2_6_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_6_1_3465,
      I1 => u_datapath_macin2(6),
      S => u_decode_MACSEL2(0),
      O => macin2(6)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT16_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(23),
      I2 => u_datapath_Mmux_xbus3424_3916,
      O => N164
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT16 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N164,
      I3 => u_datapath_Mmux_ma_dw161,
      O => GND_4_o_ma_ad_31_mux_7_OUT_23_Q
    );
  u_datapath_macin2_7_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(7),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd301_2032,
      O => u_datapath_macin2(7)
    );
  u_datapath_macin2_7_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus68125_4346,
      I2 => ma_dr(7),
      O => u_datapath_macin2_7_1_3468
    );
  u_datapath_macin2_7_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_7_1_3468,
      I1 => u_datapath_macin2(7),
      S => u_decode_MACSEL2(0),
      O => macin2(7)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT17_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(24),
      I2 => u_datapath_Mmux_xbus3624_3910,
      O => N169
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT17 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N169,
      I3 => u_datapath_Mmux_ma_dw171,
      O => GND_4_o_ma_ad_31_mux_7_OUT_24_Q
    );
  u_datapath_macin2_8_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(8),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_2056,
      O => u_datapath_macin2(8)
    );
  u_datapath_macin2_8_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus71127_4327,
      I2 => ma_dr(8),
      O => u_datapath_macin2_8_1_3471
    );
  u_datapath_macin2_8_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_8_1_3471,
      I1 => u_datapath_macin2(8),
      S => u_decode_MACSEL2(0),
      O => macin2(8)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT18_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(25),
      I2 => u_datapath_Mmux_xbus3824_3906,
      O => N174
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT18 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N174,
      I3 => u_datapath_Mmux_ma_dw181,
      O => GND_4_o_ma_ad_31_mux_7_OUT_25_Q
    );
  u_decode_Mmux_DELAY_JUMP12638 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_ALUFUNC55,
      I2 => N2272,
      O => u_decode_Mmux_DELAY_JUMP12638_3473
    );
  u_decode_Mmux_DELAY_JUMP1325 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      O => u_decode_Mmux_DELAY_JUMP1325_3475
    );
  u_decode_Mmux_DELAY_JUMP13214 : LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1321_3474,
      I1 => u_decode_Mmux_DELAY_JUMP1325_3475,
      I2 => u_decode_Mmux_DELAY_JUMP1263,
      O => u_decode_EX_REGNUM_Y(3)
    );
  u_decode_Mmux_DELAY_JUMP1305 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      O => u_decode_Mmux_DELAY_JUMP1305_3477
    );
  u_decode_Mmux_DELAY_JUMP13014 : LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1301_3476,
      I1 => u_decode_Mmux_DELAY_JUMP1305_3477,
      I2 => N2267,
      O => u_decode_EX_REGNUM_Y(2)
    );
  u_decode_Mmux_DELAY_JUMP12814 : LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1281_3478,
      I1 => u_decode_Mmux_DELAY_JUMP1285_3479,
      I2 => u_decode_Mmux_DELAY_JUMP1263,
      O => u_decode_EX_REGNUM_Y(1)
    );
  u_datapath_macin2_9_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(9),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511_2068,
      O => u_datapath_macin2(9)
    );
  u_datapath_macin2_9_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus74127_4313,
      I2 => ma_dr(9),
      O => u_datapath_macin2_9_1_3481
    );
  u_datapath_macin2_9_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_9_1_3481,
      I1 => u_datapath_macin2(9),
      S => u_decode_MACSEL2(0),
      O => macin2(9)
    );
  u_datapath_macin1_2_1_SW0 : LUT4
    generic map(
      INIT => X"9DBF"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_decode_RDDIV_Z_228,
      I2 => u_datapath_divout(2),
      I3 => u_datapath_sftout(2),
      O => N179
    );
  u_datapath_macin1_2_1_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(2),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(2),
      O => N180
    );
  u_datapath_macin1_2_2 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(2),
      I1 => u_decode_MACSEL1(1),
      I2 => u_datapath_Mmux_zbus113,
      I3 => N2092,
      O => u_datapath_macin1(2)
    );
  u_datapath_macin1_2_3 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(2),
      I1 => reg_fwd_x,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_xbus29,
      O => u_datapath_macin1_2_2_3485
    );
  u_datapath_macin1_2_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_2_2_3485,
      I1 => u_datapath_macin1(2),
      S => u_decode_MACSEL1(0),
      O => macin1(2)
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT19_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(26),
      I2 => u_datapath_Mmux_xbus4024_3902,
      O => N182
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT19 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N182,
      I3 => u_datapath_Mmux_ma_dw191,
      O => GND_4_o_ma_ad_31_mux_7_OUT_26_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT61 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT102,
      I1 => u_datapath_sr_4_Q,
      I2 => rst_sr,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT611_3487
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT640 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => slot,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT622,
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT611_3487,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT640_3489
    );
  u_datapath_macin2_10_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(10),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd210_2071,
      O => u_datapath_macin2(10)
    );
  u_datapath_macin2_10_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus593_4112,
      I2 => ma_dr(10),
      O => u_datapath_macin2_10_1_3491
    );
  u_datapath_macin2_10_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_10_1_3491,
      I1 => u_datapath_macin2(10),
      S => u_decode_MACSEL2(0),
      O => macin2(10)
    );
  u_datapath_macin1_3_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(3),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2093,
      O => u_datapath_macin1(3)
    );
  u_datapath_macin1_3_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus5689_4283,
      I2 => ma_dr(3),
      O => u_datapath_macin1_3_1_3493
    );
  u_datapath_macin1_3_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_3_1_3493,
      I1 => u_datapath_macin1(3),
      S => u_decode_MACSEL1(0),
      O => macin1(3)
    );
  u_datapath_Mmux_srf_wd261_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2085,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(3),
      O => N187
    );
  u_datapath_Mmux_srf_wd261_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(3),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(3),
      O => N188
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT20_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(27),
      I2 => u_datapath_Mmux_xbus4224_3898,
      O => N190
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT20 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N190,
      I3 => u_datapath_Mmux_ma_dw201,
      O => GND_4_o_ma_ad_31_mux_7_OUT_27_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT81 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT102,
      I1 => u_datapath_sr_5_Q,
      I2 => rst_sr,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT811_3497
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT840 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => slot,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT822,
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT811_3497,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT840_3499
    );
  u_datapath_macin2_11_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(11),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd33_2076,
      O => u_datapath_macin2(11)
    );
  u_datapath_macin2_11_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus793_4088,
      I2 => ma_dr(11),
      O => u_datapath_macin2_11_1_3501
    );
  u_datapath_macin2_11_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_11_1_3501,
      I1 => u_datapath_macin2(11),
      S => u_decode_MACSEL2(0),
      O => macin2(11)
    );
  u_datapath_macin1_4_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(4),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2094,
      O => u_datapath_macin1(4)
    );
  u_datapath_macin1_4_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus5931_4180,
      I2 => ma_dr(4),
      O => u_datapath_macin1_4_1_3503
    );
  u_datapath_macin1_4_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_4_1_3503,
      I1 => u_datapath_macin1(4),
      S => u_decode_MACSEL1(0),
      O => macin1(4)
    );
  u_datapath_Mmux_srf_wd271_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_datapath_sftout(4),
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(4),
      O => N195
    );
  u_datapath_Mmux_srf_wd271_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(4),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(4),
      O => N196
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT21_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(28),
      I2 => u_datapath_Mmux_xbus4424_3888,
      O => N198
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT21 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N198,
      I3 => u_datapath_Mmux_ma_dw211,
      O => GND_4_o_ma_ad_31_mux_7_OUT_28_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT101 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT102,
      I1 => u_datapath_sr_6_Q,
      I2 => rst_sr,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1011_3507
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1040 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => slot,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1022,
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1011_3507,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1040_3509
    );
  u_datapath_macin2_12_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(12),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd41_2090,
      O => u_datapath_macin2(12)
    );
  u_datapath_macin2_12_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus996_4149,
      I2 => ma_dr(12),
      O => u_datapath_macin2_12_1_3511
    );
  u_datapath_macin2_12_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_12_1_3511,
      I1 => u_datapath_macin2(12),
      S => u_decode_MACSEL2(0),
      O => macin2(12)
    );
  u_datapath_macin1_5_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(5),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2095,
      O => u_datapath_macin1(5)
    );
  u_datapath_macin1_5_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus6232_4052,
      I2 => ma_dr(5),
      O => u_datapath_macin1_5_1_3513
    );
  u_datapath_macin1_5_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_5_1_3513,
      I1 => u_datapath_macin1(5),
      S => u_decode_MACSEL1(0),
      O => macin1(5)
    );
  u_datapath_Mmux_srf_wd281_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_datapath_sftout(5),
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(5),
      O => N203
    );
  u_datapath_Mmux_srf_wd281_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(5),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(5),
      O => N204
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT22 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N206,
      I3 => u_datapath_Mmux_ma_dw221,
      O => GND_4_o_ma_ad_31_mux_7_OUT_29_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT121 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT102,
      I1 => u_datapath_sr_7_Q,
      I2 => rst_sr,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1211_3517
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1240 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => slot,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1222,
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1211_3517,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1240_3519
    );
  u_datapath_macin2_13_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(13),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd51_2103,
      O => u_datapath_macin2(13)
    );
  u_datapath_macin2_13_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus1196_4144,
      I2 => ma_dr(13),
      O => u_datapath_macin2_13_1_3521
    );
  u_datapath_macin2_13_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_13_1_3521,
      I1 => u_datapath_macin2(13),
      S => u_decode_MACSEL2(0),
      O => macin2(13)
    );
  u_datapath_macin1_6_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(6),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2096,
      O => u_datapath_macin1(6)
    );
  u_datapath_macin1_6_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus6568_4022,
      I2 => ma_dr(6),
      O => u_datapath_macin1_6_1_3523
    );
  u_datapath_macin1_6_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_6_1_3523,
      I1 => u_datapath_macin1(6),
      S => u_decode_MACSEL1(0),
      O => macin1(6)
    );
  u_datapath_Mmux_srf_wd291_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_datapath_sftout(6),
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(6),
      O => N211
    );
  u_datapath_Mmux_srf_wd291_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(6),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(6),
      O => N212
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT24_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(30),
      I2 => u_datapath_Mmux_xbus5124_3873,
      O => N214
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT24 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N214,
      I3 => u_datapath_Mmux_ma_dw241,
      O => GND_4_o_ma_ad_31_mux_7_OUT_30_Q
    );
  u_datapath_macin2_14_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(14),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd61_2122,
      O => u_datapath_macin2(14)
    );
  u_datapath_macin2_14_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus1396_4138,
      I2 => ma_dr(14),
      O => u_datapath_macin2_14_1_3528
    );
  u_datapath_macin2_14_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_14_1_3528,
      I1 => u_datapath_macin2(14),
      S => u_decode_MACSEL2(0),
      O => macin2(14)
    );
  u_decode_REG_CONF711 : LUT4
    generic map(
      INIT => X"0090"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(3),
      I1 => u_decode_EX_REGNUM_Y(3),
      I2 => u_decode_EX_RDREG_Y,
      I3 => N221,
      O => u_decode_REG_CONF711_740
    );
  u_decode_Mmux_DELAY_JUMP12127 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o,
      O => u_decode_Mmux_DELAY_JUMP12127_3532
    );
  u_decode_Mmux_DELAY_JUMP12138 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE(12),
      O => u_decode_Mmux_DELAY_JUMP12138_3534
    );
  u_decode_Mmux_DELAY_JUMP12149 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP12138_3534,
      I1 => u_decode_Mmux_DELAY_JUMP12127_3532,
      I2 => u_decode_Mmux_DELAY_JUMP12130_3533,
      I3 => u_decode_Mmux_DELAY_JUMP12118_3531,
      O => u_decode_EX_RDREG_Y
    );
  u_datapath_macin1_7_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(7),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2097,
      O => u_datapath_macin1(7)
    );
  u_datapath_macin1_7_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus6831_4167,
      I2 => ma_dr(7),
      O => u_datapath_macin1_7_1_3536
    );
  u_datapath_macin1_7_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_7_1_3536,
      I1 => u_datapath_macin1(7),
      S => u_decode_MACSEL1(0),
      O => macin1(7)
    );
  u_datapath_Mmux_srf_wd301_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_datapath_sftout(7),
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(7),
      O => N223
    );
  u_datapath_Mmux_srf_wd301_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(7),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(7),
      O => N224
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT25 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N226,
      I3 => u_datapath_Mmux_ma_dw251,
      O => GND_4_o_ma_ad_31_mux_7_OUT_31_Q
    );
  u_datapath_macin2_15_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(15),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd71_2158,
      O => u_datapath_macin2(15)
    );
  u_datapath_macin2_15_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus1596_4126,
      I2 => ma_dr(15),
      O => u_datapath_macin2_15_1_3542
    );
  u_datapath_macin2_15_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_15_1_3542,
      I1 => u_datapath_macin2(15),
      S => u_decode_MACSEL2(0),
      O => macin2(15)
    );
  u_datapath_macin1_8_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(8),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_2056,
      O => u_datapath_macin1(8)
    );
  u_datapath_macin1_8_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus7179_4132,
      I2 => ma_dr(8),
      O => u_datapath_macin1_8_1_3544
    );
  u_datapath_macin1_8_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_8_1_3544,
      I1 => u_datapath_macin1(8),
      S => u_decode_MACSEL1(0),
      O => macin1(8)
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2311,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(8),
      O => N228
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(8),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(8),
      O => N229
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411 : LUT4
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N229,
      I2 => N228,
      I3 => u_datapath_Mmux_aluout77109_4332,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_2056
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1449 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_WRSR_Z_190,
      I1 => u_datapath_sr_8_Q,
      I2 => u_decode_WRSR_W_191,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1449_3549
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1486 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_2161,
      I1 => u_decode_MQT_DV0SET_229,
      I2 => u_datapath_Mmux_xbus5324_3879,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1486_3552
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT14121 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1486_3552,
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1470_3551,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1415_3547,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT14121_3553
    );
  u_datapath_macin2_16_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(16),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => N2106,
      O => u_datapath_macin2(16)
    );
  u_datapath_macin2_16_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus1796_4103,
      I2 => ma_dr(16),
      O => u_datapath_macin2_16_1_3556
    );
  u_datapath_macin2_16_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_16_1_3556,
      I1 => u_datapath_macin2(16),
      S => u_decode_MACSEL2(0),
      O => macin2(16)
    );
  u_datapath_macin1_9_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(9),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2098,
      O => u_datapath_macin1(9)
    );
  u_datapath_macin1_9_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus7479_4118,
      I2 => ma_dr(9),
      O => u_datapath_macin1_9_1_3558
    );
  u_datapath_macin1_9_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_9_1_3558,
      I1 => u_datapath_macin1(9),
      S => u_decode_MACSEL1(0),
      O => macin1(9)
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2312,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(9),
      O => N231
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(9),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(9),
      O => N232
    );
  u_datapath_macin2_17_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(17),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => N2107,
      O => u_datapath_macin2(17)
    );
  u_datapath_macin2_17_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus1996_4079,
      I2 => ma_dr(17),
      O => u_datapath_macin2_17_1_3563
    );
  u_datapath_macin2_17_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_17_1_3563,
      I1 => u_datapath_macin2(17),
      S => u_decode_MACSEL2(0),
      O => macin2(17)
    );
  u_datapath_macin1_10_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(10),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2099,
      O => u_datapath_macin1(10)
    );
  u_datapath_macin1_10_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus579_4096,
      I2 => ma_dr(10),
      O => u_datapath_macin1_10_1_3565
    );
  u_datapath_macin1_10_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_10_1_3565,
      I1 => u_datapath_macin1(10),
      S => u_decode_MACSEL1(0),
      O => macin1(10)
    );
  u_datapath_Mmux_srf_wd210_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2314,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(10),
      O => N234
    );
  u_datapath_Mmux_srf_wd210_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(10),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(10),
      O => N235
    );
  u_datapath_macin2_18_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(18),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => N2108,
      O => u_datapath_macin2(18)
    );
  u_datapath_macin2_18_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus2196_4066,
      I2 => ma_dr(18),
      O => u_datapath_macin2_18_1_3570
    );
  u_datapath_macin2_18_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_18_1_3570,
      I1 => u_datapath_macin2(18),
      S => u_decode_MACSEL2(0),
      O => macin2(18)
    );
  u_datapath_macin1_11_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(11),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2100,
      O => u_datapath_macin1(11)
    );
  u_datapath_macin1_11_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus779_4072,
      I2 => ma_dr(11),
      O => u_datapath_macin1_11_1_3572
    );
  u_datapath_macin1_11_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_11_1_3572,
      I1 => u_datapath_macin1(11),
      S => u_decode_MACSEL1(0),
      O => macin1(11)
    );
  u_datapath_Mmux_srf_wd33_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2313,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(11),
      O => N237
    );
  u_datapath_Mmux_srf_wd33_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(11),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(11),
      O => N238
    );
  u_datapath_macin2_19_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(19),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => N2109,
      O => u_datapath_macin2(19)
    );
  u_datapath_macin2_19_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus2396_4059,
      I2 => ma_dr(19),
      O => u_datapath_macin2_19_1_3577
    );
  u_datapath_macin2_19_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_19_1_3577,
      I1 => u_datapath_macin2(19),
      S => u_decode_MACSEL2(0),
      O => macin2(19)
    );
  u_datapath_macin1_12_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(12),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2101,
      O => u_datapath_macin1(12)
    );
  u_datapath_macin1_12_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_12_1_3579,
      I1 => u_datapath_macin1(12),
      S => u_decode_MACSEL1(0),
      O => macin1(12)
    );
  u_datapath_Mmux_srf_wd41_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2309,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(12),
      O => N240
    );
  u_datapath_Mmux_srf_wd41_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(12),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(12),
      O => N241
    );
  u_decode_EX_WRREG_Z22 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_decode_Mmux_EX_REGNUM_X2221,
      I1 => u_decode_n2749,
      I2 => N2261,
      I3 => u_decode_Mmux_EX_ALUFUNC53,
      O => u_decode_EX_WRREG_Z22_3582
    );
  u_decode_EX_WRREG_Z26 : LUT4
    generic map(
      INIT => X"5444"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_ALUFUNC53,
      I2 => u_decode_EX_MA_SZ_0_14,
      I3 => N2288,
      O => u_decode_EX_WRREG_Z26_3583
    );
  u_datapath_macin2_20_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(20),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => N2110,
      O => u_datapath_macin2(20)
    );
  u_datapath_macin2_20_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus2896_4048,
      I2 => ma_dr(20),
      O => u_datapath_macin2_20_1_3586
    );
  u_datapath_macin2_20_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_20_1_3586,
      I1 => u_datapath_macin2(20),
      S => u_decode_MACSEL2(0),
      O => macin2(20)
    );
  u_decode_Mmux_EX_ALUFUNC96 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_select_748_OUT_3_Q,
      I1 => u_decode_n0804,
      O => u_decode_Mmux_EX_ALUFUNC96_3589
    );
  u_decode_Mmux_EX_ALUFUNC924 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC9321,
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      I3 => N2290,
      O => u_decode_Mmux_EX_ALUFUNC924_3590
    );
  u_decode_Mmux_EX_ALUFUNC938 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_Mmux_EX_ALUFUNC927_3591,
      I2 => u_decode_Mmux_EX_ALUFUNC924_3590,
      O => u_decode_Mmux_EX_ALUFUNC938_3592
    );
  u_decode_Mmux_EX_ALUFUNC947 : LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_Mmux_EX_ALUFUNC938_3592,
      I2 => u_decode_Mmux_EX_ALUFUNC96_3589,
      I3 => u_decode_Mmux_EX_ALUFUNC94_3588,
      O => u_decode_Mmux_EX_ALUFUNC947_3593
    );
  u_decode_Mmux_EX_ALUFUNC9142 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_2_1,
      I1 => u_decode_n2485,
      I2 => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_5_1,
      I3 => u_decode_n2542(0),
      O => u_decode_Mmux_EX_ALUFUNC9142_3594
    );
  u_datapath_macin1_13_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(13),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2103,
      O => u_datapath_macin1(13)
    );
  u_datapath_macin1_13_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_13_1_3596,
      I1 => u_datapath_macin1(13),
      S => u_decode_MACSEL1(0),
      O => macin1(13)
    );
  u_datapath_Mmux_srf_wd51_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2308,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(13),
      O => N243
    );
  u_datapath_Mmux_srf_wd51_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(13),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(13),
      O => N244
    );
  u_datapath_macin2_21_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(21),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd141_2099,
      O => u_datapath_macin2(21)
    );
  u_datapath_macin2_21_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus3096_4036,
      I2 => ma_dr(21),
      O => u_datapath_macin2_21_1_3601
    );
  u_datapath_macin2_21_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_21_1_3601,
      I1 => u_datapath_macin2(21),
      S => u_decode_MACSEL2(0),
      O => macin2(21)
    );
  u_decode_Mmux_EX_ALUFUNC1146 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_Mmux_EX_ALUFUNC118_3602,
      I2 => u_decode_Mmux_DELAY_JUMP1241,
      I3 => u_decode_Mmux_EX_ALUFUNC1130_3603,
      O => u_decode_Mmux_EX_ALUFUNC1146_3604
    );
  u_decode_Mmux_EX_ALUFUNC1159 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE(2),
      O => u_decode_Mmux_EX_ALUFUNC1159_3605
    );
  u_datapath_macin1_14_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(14),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2104,
      O => u_datapath_macin1(14)
    );
  u_datapath_macin1_14_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_14_1_3610,
      I1 => u_datapath_macin1(14),
      S => u_decode_MACSEL1(0),
      O => macin1(14)
    );
  u_datapath_Mmux_srf_wd61_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2302,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(14),
      O => N246
    );
  u_datapath_Mmux_srf_wd61_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(14),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(14),
      O => N247
    );
  u_datapath_macin2_22_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(22),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd151_2127,
      O => u_datapath_macin2(22)
    );
  u_datapath_macin2_22_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus3296_4013,
      I2 => ma_dr(22),
      O => u_datapath_macin2_22_1_3615
    );
  u_datapath_macin2_22_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_22_1_3615,
      I1 => u_datapath_macin2(22),
      S => u_decode_MACSEL2(0),
      O => macin2(22)
    );
  u_datapath_macin1_15_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(15),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_srf_wd71_2158,
      O => u_datapath_macin1(15)
    );
  u_datapath_macin1_15_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_15_1_3617,
      I1 => u_datapath_macin1(15),
      S => u_decode_MACSEL1(0),
      O => macin1(15)
    );
  u_datapath_Mmux_srf_wd71_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2301,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(15),
      O => N249
    );
  u_datapath_Mmux_srf_wd71_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(15),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(15),
      O => N250
    );
  u_decode_EX_RDREG_X19 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_0_14,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE_11_PWR_6_o_equal_526_o,
      I3 => u_decode_EX_RDREG_X9_3620,
      O => u_decode_EX_RDREG_X19_3621
    );
  u_decode_EX_RDREG_X50 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o,
      I1 => N2285,
      O => u_decode_EX_RDREG_X50_3623
    );
  u_decode_EX_RDREG_X59 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      O => u_decode_EX_RDREG_X59_3624
    );
  u_decode_EX_RDREG_X67 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_EX_RDREG_X50_3623,
      I2 => u_decode_EX_RDREG_X59_3624,
      I3 => u_decode_EX_RDREG_X48_3622,
      O => u_decode_EX_RDREG_X67_3625
    );
  u_decode_EX_RDREG_X102 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_388_o,
      I1 => u_decode_Mmux_EX_KEEP_CYC1211,
      I2 => u_decode_n2485,
      I3 => N2268,
      O => u_decode_EX_RDREG_X102_3626
    );
  u_datapath_macin2_23_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(23),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd161_2138,
      O => u_datapath_macin2(23)
    );
  u_datapath_macin2_23_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus3496_4000,
      I2 => ma_dr(23),
      O => u_datapath_macin2_23_1_3628
    );
  u_datapath_macin2_23_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_23_1_3628,
      I1 => u_datapath_macin2(23),
      S => u_decode_MACSEL2(0),
      O => macin2(23)
    );
  u_datapath_macin1_16_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(16),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_srf_wd81_2156,
      O => u_datapath_macin1(16)
    );
  u_datapath_macin1_16_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_16_1_3630,
      I1 => u_datapath_macin1(16),
      S => u_decode_MACSEL1(0),
      O => macin1(16)
    );
  u_datapath_Mmux_srf_wd81_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2307,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(16),
      O => N254
    );
  u_datapath_Mmux_srf_wd81_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(16),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(16),
      O => N255
    );
  u_decode_Mmux_EX_REGNUM_Z231 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(4),
      I1 => u_decode_Mmux_DELAY_JUMP1503,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      O => u_decode_Mmux_EX_REGNUM_Z231_3633
    );
  u_decode_Mmux_EX_REGNUM_Z228 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(8),
      I1 => u_decode_Mmux_EX_REGNUM_Z25,
      I2 => u_decode_Mmux_EX_REGNUM_Z23,
      I3 => u_decode_Mmux_EX_REGNUM_Z213_3634,
      O => u_decode_EX_REGNUM_Z(0)
    );
  u_datapath_macin2_31_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(31),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd251_2092,
      O => u_datapath_macin2(31)
    );
  u_datapath_macin2_31_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus5396_3849,
      I2 => ma_dr(31),
      O => u_datapath_macin2_31_1_3636
    );
  u_datapath_macin2_31_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_31_1_3636,
      I1 => u_datapath_macin2(31),
      S => u_decode_MACSEL2(0),
      O => macin2(31)
    );
  u_datapath_macin2_24_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(24),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd171_2085,
      O => u_datapath_macin2(24)
    );
  u_datapath_macin2_24_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus3696_3987,
      I2 => ma_dr(24),
      O => u_datapath_macin2_24_1_3638
    );
  u_datapath_macin2_24_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_24_1_3638,
      I1 => u_datapath_macin2(24),
      S => u_decode_MACSEL2(0),
      O => macin2(24)
    );
  u_datapath_macin1_17_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(17),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_srf_wd91_2115,
      O => u_datapath_macin1(17)
    );
  u_datapath_macin1_17_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_17_1_3640,
      I1 => u_datapath_macin1(17),
      S => u_decode_MACSEL1(0),
      O => macin1(17)
    );
  u_datapath_Mmux_srf_wd91_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2306,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(17),
      O => N257
    );
  u_datapath_Mmux_srf_wd91_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(17),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(17),
      O => N258
    );
  u_datapath_macin2_25_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(25),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd181_2096,
      O => u_datapath_macin2(25)
    );
  u_datapath_macin2_25_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus3896_3973,
      I2 => ma_dr(25),
      O => u_datapath_macin2_25_1_3644
    );
  u_datapath_macin2_25_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_25_1_3644,
      I1 => u_datapath_macin2(25),
      S => u_decode_MACSEL2(0),
      O => macin2(25)
    );
  u_datapath_macin1_18_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(18),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_srf_wd101_2117,
      O => u_datapath_macin1(18)
    );
  u_datapath_macin1_18_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_18_1_3646,
      I1 => u_datapath_macin1(18),
      S => u_decode_MACSEL1(0),
      O => macin1(18)
    );
  u_datapath_Mmux_srf_wd101_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2315,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(18),
      O => N260
    );
  u_datapath_Mmux_srf_wd101_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(18),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(18),
      O => N261
    );
  u_datapath_macin2_26_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(26),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd191_2145,
      O => u_datapath_macin2(26)
    );
  u_datapath_macin2_26_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus4096_3962,
      I2 => ma_dr(26),
      O => u_datapath_macin2_26_1_3650
    );
  u_datapath_macin2_26_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_26_1_3650,
      I1 => u_datapath_macin2(26),
      S => u_decode_MACSEL2(0),
      O => macin2(26)
    );
  u_datapath_macin1_19_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(19),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_srf_wd112_2125,
      O => u_datapath_macin1(19)
    );
  u_datapath_macin1_19_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_19_1_3652,
      I1 => u_datapath_macin1(19),
      S => u_decode_MACSEL1(0),
      O => macin1(19)
    );
  u_datapath_Mmux_srf_wd112_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2084,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(19),
      O => N263
    );
  u_datapath_Mmux_srf_wd112_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(19),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(19),
      O => N264
    );
  u_datapath_macin2_27_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(27),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => N2118,
      O => u_datapath_macin2(27)
    );
  u_datapath_macin2_27_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus4296_3947,
      I2 => ma_dr(27),
      O => u_datapath_macin2_27_1_3656
    );
  u_datapath_macin2_27_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_27_1_3656,
      I1 => u_datapath_macin2(27),
      S => u_decode_MACSEL2(0),
      O => macin2(27)
    );
  u_datapath_macin1_20_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(20),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_srf_wd131_2108,
      O => u_datapath_macin1(20)
    );
  u_datapath_macin1_20_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_20_1_3658,
      I1 => u_datapath_macin1(20),
      S => u_decode_MACSEL1(0),
      O => macin1(20)
    );
  u_datapath_Mmux_srf_wd131_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2304,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(20),
      O => N266
    );
  u_datapath_Mmux_srf_wd131_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(20),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(20),
      O => N267
    );
  u_decode_EX_WRREG_Z75 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_INSTR_STATE(5),
      I2 => u_decode_INSTR_STATE_3_PWR_6_o_equal_183_o,
      I3 => N2247,
      O => u_decode_EX_WRREG_Z75_3666
    );
  u_decode_EX_WRREG_Z78 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I1 => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o,
      I2 => N2257,
      O => u_decode_EX_WRREG_Z78_3667
    );
  u_datapath_macin2_28_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(28),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => N2119,
      O => u_datapath_macin2(28)
    );
  u_datapath_macin2_28_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus4496_3936,
      I2 => ma_dr(28),
      O => u_datapath_macin2_28_1_3669
    );
  u_datapath_macin2_28_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_28_1_3669,
      I1 => u_datapath_macin2(28),
      S => u_decode_MACSEL2(0),
      O => macin2(28)
    );
  u_datapath_macin1_21_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(21),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2111,
      O => u_datapath_macin1(21)
    );
  u_datapath_macin1_21_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_21_1_3671,
      I1 => u_datapath_macin1(21),
      S => u_decode_MACSEL1(0),
      O => macin1(21)
    );
  u_datapath_Mmux_srf_wd141_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2305,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(21),
      O => N269
    );
  u_datapath_Mmux_srf_wd141_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(21),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(21),
      O => N270
    );
  u_datapath_macin2_29_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(29),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd221_2101,
      O => u_datapath_macin2(29)
    );
  u_datapath_macin2_29_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus4696_3894,
      I2 => ma_dr(29),
      O => u_datapath_macin2_29_1_3675
    );
  u_datapath_macin2_29_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_29_1_3675,
      I1 => u_datapath_macin2(29),
      S => u_decode_MACSEL2(0),
      O => macin2(29)
    );
  u_datapath_macin1_22_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(22),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2112,
      O => u_datapath_macin1(22)
    );
  u_datapath_macin1_22_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_22_1_3677,
      I1 => u_datapath_macin1(22),
      S => u_decode_MACSEL1(0),
      O => macin1(22)
    );
  u_datapath_Mmux_srf_wd151_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2303,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(22),
      O => N275
    );
  u_datapath_Mmux_srf_wd151_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(22),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(22),
      O => N276
    );
  u_datapath_macin2_30_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(30),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL2(1),
      I3 => u_datapath_Mmux_srf_wd241_2112,
      O => u_datapath_macin2(30)
    );
  u_datapath_macin2_30_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL2(1),
      I1 => u_datapath_Mmux_ybus5192_3871,
      I2 => ma_dr(30),
      O => u_datapath_macin2_30_1_3681
    );
  u_datapath_macin2_30_f5 : MUXF5
    port map (
      I0 => u_datapath_macin2_30_1_3681,
      I1 => u_datapath_macin2(30),
      S => u_decode_MACSEL2(0),
      O => macin2(30)
    );
  u_datapath_macin1_23_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(23),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2113,
      O => u_datapath_macin1(23)
    );
  u_datapath_macin1_23_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus3424_3916,
      I2 => ma_dr(23),
      O => u_datapath_macin1_23_1_3684
    );
  u_datapath_macin1_23_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_23_1_3684,
      I1 => u_datapath_macin1(23),
      S => u_decode_MACSEL1(0),
      O => macin1(23)
    );
  u_datapath_Mmux_srf_wd161_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => N2310,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(23),
      O => N278
    );
  u_datapath_Mmux_srf_wd161_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(23),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(23),
      O => N279
    );
  u_datapath_macin1_31_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(31),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2114,
      O => u_datapath_macin1(31)
    );
  u_datapath_macin1_31_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_31_1_3689,
      I1 => u_datapath_macin1(31),
      S => u_decode_MACSEL1(0),
      O => macin1(31)
    );
  u_datapath_Mmux_srf_wd251_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_datapath_sftout(31),
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(31),
      O => N281
    );
  u_datapath_Mmux_srf_wd251_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(31),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(31),
      O => N282
    );
  u_datapath_macin1_24_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(24),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2115,
      O => u_datapath_macin1(24)
    );
  u_datapath_macin1_24_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus3624_3910,
      I2 => ma_dr(24),
      O => u_datapath_macin1_24_1_3693
    );
  u_datapath_macin1_24_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_24_1_3693,
      I1 => u_datapath_macin1(24),
      S => u_decode_MACSEL1(0),
      O => macin1(24)
    );
  u_datapath_Mmux_srf_wd171_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_datapath_sftout(24),
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_divout(24),
      O => N284
    );
  u_datapath_Mmux_srf_wd171_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(24),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(24),
      O => N285
    );
  u_datapath_macin1_25_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(25),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2116,
      O => u_datapath_macin1(25)
    );
  u_datapath_macin1_25_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus3824_3906,
      I2 => ma_dr(25),
      O => u_datapath_macin1_25_1_3697
    );
  u_datapath_macin1_25_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_25_1_3697,
      I1 => u_datapath_macin1(25),
      S => u_decode_MACSEL1(0),
      O => macin1(25)
    );
  u_datapath_Mmux_srf_wd181_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(25),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(25),
      O => N287
    );
  u_datapath_Mmux_srf_wd181_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(25),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(25),
      O => N288
    );
  u_datapath_macin1_26_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(26),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2117,
      O => u_datapath_macin1(26)
    );
  u_datapath_macin1_26_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus4024_3902,
      I2 => ma_dr(26),
      O => u_datapath_macin1_26_1_3701
    );
  u_datapath_macin1_26_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_26_1_3701,
      I1 => u_datapath_macin1(26),
      S => u_decode_MACSEL1(0),
      O => macin1(26)
    );
  u_datapath_Mmux_srf_wd191_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(26),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(26),
      O => N293
    );
  u_datapath_Mmux_srf_wd191_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(26),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(26),
      O => N294
    );
  u_datapath_macin1_27_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(27),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_srf_wd201_2143,
      O => u_datapath_macin1(27)
    );
  u_datapath_macin1_27_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus4224_3898,
      I2 => ma_dr(27),
      O => u_datapath_macin1_27_1_3705
    );
  u_datapath_macin1_27_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_27_1_3705,
      I1 => u_datapath_macin1(27),
      S => u_decode_MACSEL1(0),
      O => macin1(27)
    );
  u_datapath_Mmux_srf_wd201_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(27),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(27),
      O => N296
    );
  u_datapath_Mmux_srf_wd201_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(27),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(27),
      O => N297
    );
  u_datapath_macin1_28_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(28),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => u_datapath_Mmux_srf_wd211_2110,
      O => u_datapath_macin1(28)
    );
  u_datapath_macin1_28_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus4424_3888,
      I2 => ma_dr(28),
      O => u_datapath_macin1_28_1_3709
    );
  u_datapath_macin1_28_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_28_1_3709,
      I1 => u_datapath_macin1(28),
      S => u_decode_MACSEL1(0),
      O => macin1(28)
    );
  u_datapath_Mmux_srf_wd211_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(28),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(28),
      O => N299
    );
  u_datapath_Mmux_srf_wd211_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(28),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(28),
      O => N300
    );
  u_decode_IF_DR_15_reduce_nor_74_o20 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => if_dr(14),
      I1 => u_decode_IF_DR_15_reduce_nor_74_o9_3713,
      I2 => N2120,
      O => u_decode_IF_DR_15_reduce_nor_74_o20_3714
    );
  u_decode_IF_DR_15_reduce_nor_74_o113 : LUT4
    generic map(
      INIT => X"FB77"
    )
    port map (
      I0 => if_dr(11),
      I1 => if_dr(8),
      I2 => if_dr(10),
      I3 => if_dr(14),
      O => u_decode_IF_DR_15_reduce_nor_74_o113_3716
    );
  u_decode_IF_DR_15_reduce_nor_74_o146 : LUT4
    generic map(
      INIT => X"3F1D"
    )
    port map (
      I0 => if_dr(5),
      I1 => if_dr(11),
      I2 => if_dr(8),
      I3 => u_decode_IF_DR_15_reduce_nor_74_o135_3717,
      O => u_decode_IF_DR_15_reduce_nor_74_o146_3718
    );
  u_datapath_macin1_29_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(29),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2123,
      O => u_datapath_macin1(29)
    );
  u_datapath_macin1_29_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_29_1_3722,
      I1 => u_datapath_macin1(29),
      S => u_decode_MACSEL1(0),
      O => macin1(29)
    );
  u_datapath_Mmux_srf_wd221_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(29),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(29),
      O => N302
    );
  u_datapath_Mmux_srf_wd221_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(29),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(29),
      O => N303
    );
  u_decode_Mmux_EX_REGNUM_Z24_SW1 : LUT4
    generic map(
      INIT => X"7774"
    )
    port map (
      I0 => u_decode_INSTR_STATE(0),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      O => N306
    );
  u_datapath_macin1_30_1 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(30),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_MACSEL1(1),
      I3 => N2125,
      O => u_datapath_macin1(30)
    );
  u_datapath_macin1_30_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus5124_3873,
      I2 => ma_dr(30),
      O => u_datapath_macin1_30_1_3728
    );
  u_datapath_macin1_30_f5 : MUXF5
    port map (
      I0 => u_datapath_macin1_30_1_3728,
      I1 => u_datapath_macin1(30),
      S => u_decode_MACSEL1(0),
      O => macin1(30)
    );
  u_datapath_Mmux_srf_wd241_SW0 : LUT4
    generic map(
      INIT => X"A7F7"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(30),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(30),
      O => N308
    );
  u_datapath_Mmux_srf_wd241_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(30),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(30),
      O => N309
    );
  u_datapath_u_comparator_EQHL837 : LUT4
    generic map(
      INIT => X"8241"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2196_4066,
      I1 => u_datapath_Mmux_ybus1796_4103,
      I2 => u_datapath_Mmux_xbus1724_3993,
      I3 => u_datapath_Mmux_xbus2124_3966,
      O => u_datapath_u_comparator_EQHL837_3732
    );
  u_datapath_u_comparator_EQHL869 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3496_4000,
      I1 => u_datapath_Mmux_ybus3296_4013,
      I2 => u_datapath_Mmux_xbus3424_3916,
      I3 => u_datapath_Mmux_xbus3224_3925,
      O => u_datapath_u_comparator_EQHL869_3733
    );
  u_datapath_u_comparator_EQHL888 : LUT4
    generic map(
      INIT => X"8241"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2396_4059,
      I1 => u_datapath_Mmux_ybus1996_4079,
      I2 => u_datapath_Mmux_xbus1924_3980,
      I3 => u_datapath_Mmux_xbus2324_3951,
      O => u_datapath_u_comparator_EQHL888_3734
    );
  u_datapath_u_comparator_EQHL8104 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_u_comparator_EQHL869_3733,
      I1 => u_datapath_u_comparator_EQHL888_3734,
      I2 => u_datapath_u_comparator_EQHL837_3732,
      I3 => u_datapath_u_comparator_EQHL818_3731,
      O => u_datapath_u_comparator_EQHL
    );
  u_decode_Mmux_EX_REGNUM_X2626 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1504,
      I1 => u_decode_Mmux_EX_REGNUM_X262_3735,
      I2 => u_decode_Mmux_EX_REGNUM_X265_3736,
      I3 => N2127,
      O => u_decode_Mmux_EX_REGNUM_X26
    );
  u_decode_Mmux_IF_DR_EVT8 : LUT4
    generic map(
      INIT => X"AACF"
    )
    port map (
      I0 => event_info_i(1),
      I1 => N311,
      I2 => u_decode_Mmux_IF_DR_EVT151,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_IF_DR_EVT(1)
    );
  u_decode_Mmux_IF_DR_EVT9 : LUT4
    generic map(
      INIT => X"AAFC"
    )
    port map (
      I0 => event_info_i(2),
      I1 => if_dr(2),
      I2 => N313,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_IF_DR_EVT(2)
    );
  u_datapath_u_comparator_EQHH723 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4296_3947,
      I1 => u_datapath_Mmux_ybus4496_3936,
      I2 => u_datapath_Mmux_xbus4224_3898,
      I3 => u_datapath_Mmux_xbus4424_3888,
      O => u_datapath_u_comparator_EQHH723_3741
    );
  u_datapath_u_comparator_EQHH756 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3896_3973,
      I1 => u_datapath_Mmux_ybus5192_3871,
      I2 => u_datapath_Mmux_xbus3824_3906,
      I3 => u_datapath_Mmux_xbus5124_3873,
      O => u_datapath_u_comparator_EQHH756_3742
    );
  u_datapath_u_comparator_EQHH775 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4096_3962,
      I1 => u_datapath_Mmux_ybus4696_3894,
      I2 => u_datapath_Mmux_xbus4024_3902,
      I3 => u_datapath_Mmux_xbus4624_3884,
      O => u_datapath_u_comparator_EQHH775_3743
    );
  u_datapath_u_comparator_EQMSB_EQLL_OR_513_o_SW0 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => u_datapath_Mmux_ybus5396_3849,
      I1 => u_datapath_Mmux_xbus5324_3879,
      I2 => u_datapath_u_comparator_EQHH,
      O => N315
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT752 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => macin1(31),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => u_mult_MACH(31),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT752_3745
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT754 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I2 => u_mult_ADDRESULT(63),
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT754_3746
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT7536 : LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT752_3745,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT7516_3747,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT754_3746,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT7536_3748
    );
  u_decode_REG_CONF712_SW0 : LUT4
    generic map(
      INIT => X"7BDE"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(2),
      I1 => u_decode_WB1_REGNUM_W(1),
      I2 => u_decode_EX_REGNUM_Z(2),
      I3 => u_decode_EX_REGNUM_Z(1),
      O => N317
    );
  u_decode_Mmux_EX_REGNUM_Z83 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(7),
      I1 => u_decode_Mmux_DELAY_JUMP1503,
      I2 => N2292,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      O => u_decode_Mmux_EX_REGNUM_Z83_3750
    );
  u_decode_Mmux_EX_REGNUM_Z813 : LUT4
    generic map(
      INIT => X"5450"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_3_Q,
      I2 => u_decode_Mmux_EX_REGNUM_Z83_3750,
      I3 => N2124,
      O => u_decode_Mmux_EX_REGNUM_Z813_3751
    );
  u_decode_Mmux_EX_REGNUM_Z828 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => u_decode_Mmux_EX_REGNUM_Z25,
      I2 => u_decode_Mmux_EX_REGNUM_Z23,
      I3 => u_decode_Mmux_EX_REGNUM_Z813_3751,
      O => u_decode_EX_REGNUM_Z(3)
    );
  u_decode_Mmux_EX_REGNUM_Z613 : LUT4
    generic map(
      INIT => X"5450"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_2_Q,
      I2 => u_decode_Mmux_EX_REGNUM_Z63_3752,
      I3 => u_decode_Mmux_EX_REGNUM_Z24_760,
      O => u_decode_Mmux_EX_REGNUM_Z613_3753
    );
  u_decode_Mmux_EX_REGNUM_Z628 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_Mmux_EX_REGNUM_Z25,
      I2 => u_decode_Mmux_EX_REGNUM_Z23,
      I3 => u_decode_Mmux_EX_REGNUM_Z613_3753,
      O => u_decode_EX_REGNUM_Z(2)
    );
  u_decode_Mmux_EX_REGNUM_Z43 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1503,
      I1 => u_decode_INSTR_STATE(5),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      O => u_decode_Mmux_EX_REGNUM_Z43_3754
    );
  u_decode_Mmux_EX_REGNUM_Z428 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(9),
      I1 => u_decode_Mmux_EX_REGNUM_Z25,
      I2 => u_decode_Mmux_EX_REGNUM_Z23,
      I3 => u_decode_Mmux_EX_REGNUM_Z413_3755,
      O => u_decode_EX_REGNUM_Z(1)
    );
  u_decode_Mmux_EX_REGNUM_Z233 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC55,
      I1 => u_decode_INSTR_STATE(14),
      I2 => N1993,
      O => u_decode_Mmux_EX_REGNUM_Z233_3757
    );
  u_decode_Mmux_EX_REGNUM_Z2316 : LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC52,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I2 => u_decode_INSTR_STATE_3_PWR_6_o_equal_262_o,
      I3 => N2250,
      O => u_decode_Mmux_EX_REGNUM_Z2316_3759
    );
  u_decode_Mmux_EX_REGNUM_Z2384 : LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_REGNUM_Z2311_3756,
      I2 => u_decode_Mmux_EX_REGNUM_Z2332_3761,
      I3 => u_decode_Mmux_EX_REGNUM_Z2352_3762,
      O => u_decode_Mmux_EX_REGNUM_Z23
    );
  u_decode_REG_CONF713_SW0 : LUT4
    generic map(
      INIT => X"7BDE"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(2),
      I1 => u_decode_WB1_REGNUM_W(1),
      I2 => u_decode_EX_REGNUM_X(2),
      I3 => u_decode_EX_REGNUM_X(1),
      O => N321
    );
  u_decode_REG_CONF713 : LUT4
    generic map(
      INIT => X"0084"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(3),
      I1 => u_decode_EX_RDREG_X,
      I2 => u_decode_EX_REGNUM_X(3),
      I3 => N321,
      O => u_decode_REG_CONF713_734
    );
  u_decode_DELAY_SLOT_MASKINT_AND_15_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => event_req_i(1),
      I1 => event_req_i(0),
      O => u_decode_DELAY_SLOT_MASKINT_AND_15_o1_3767
    );
  u_decode_DELAY_SLOT_MASKINT_AND_15_o4 : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => event_req_i(0),
      I1 => event_info_i(11),
      I2 => u_datapath_sr_7_Q,
      O => u_decode_DELAY_SLOT_MASKINT_AND_15_o4_3768
    );
  u_decode_DELAY_SLOT_MASKINT_AND_15_o6 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => event_info_i(11),
      I1 => u_datapath_sr_7_Q,
      O => u_decode_DELAY_SLOT_MASKINT_AND_15_o6_3769
    );
  u_decode_DELAY_SLOT_MASKINT_AND_15_o59 : LUT4
    generic map(
      INIT => X"BBBA"
    )
    port map (
      I0 => event_req_i(1),
      I1 => u_decode_MASKINT_1077,
      I2 => u_decode_DELAY_SLOT_MASKINT_AND_15_o4_3768,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o24_3770,
      O => u_decode_DELAY_SLOT_MASKINT_AND_15_o59_3771
    );
  u_decode_DELAY_SLOT_MASKINT_AND_15_o109 : LUT4
    generic map(
      INIT => X"0B0A"
    )
    port map (
      I0 => u_decode_DELAY_SLOT_MASKINT_AND_15_o1_3767,
      I1 => event_req_i(2),
      I2 => u_decode_DELAY_SLOT_1076,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o59_3771,
      O => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772
    );
  u_decode_Mmux_EX_REGNUM_X2433 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_Mmux_EX_REGNUM_X2420_3774,
      I2 => u_decode_Mmux_EX_REGNUM_X2423_3775,
      I3 => N2270,
      O => u_decode_Mmux_EX_REGNUM_X2433_3776
    );
  u_datapath_u_comparator_EQLH847 : LUT4
    generic map(
      INIT => X"8241"
    )
    port map (
      I0 => u_datapath_Mmux_ybus996_4149,
      I1 => u_datapath_Mmux_ybus1596_4126,
      I2 => u_datapath_Mmux_xbus1524_4006,
      I3 => u_datapath_Mmux_xbus924_4041,
      O => u_datapath_u_comparator_EQLH847_3779
    );
  u_datapath_u_comparator_EQLL837 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3122_4537,
      I1 => u_datapath_Mmux_xbus330_4158,
      I2 => u_datapath_ybus(2),
      I3 => u_datapath_xbus(2),
      O => u_datapath_u_comparator_EQLL837_3782
    );
  u_datapath_u_comparator_EQLL869 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_datapath_Mmux_ybus65125_4377,
      I1 => u_datapath_Mmux_ybus56120_4293,
      I2 => u_datapath_Mmux_xbus6568_4022,
      I3 => u_datapath_Mmux_xbus5689_4283,
      O => u_datapath_u_comparator_EQLL869_3783
    );
  u_datapath_u_comparator_EQLL888 : LUT4
    generic map(
      INIT => X"8241"
    )
    port map (
      I0 => u_datapath_Mmux_ybus26122_4509,
      I1 => u_datapath_Mmux_xbus6831_4167,
      I2 => u_datapath_Mmux_ybus68125_4346,
      I3 => u_datapath_Mmux_xbus2630_4184,
      O => u_datapath_u_comparator_EQLL888_3784
    );
  u_datapath_u_comparator_EQLL8104 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_u_comparator_EQLL869_3783,
      I1 => u_datapath_u_comparator_EQLL888_3784,
      I2 => u_datapath_u_comparator_EQLL837_3782,
      I3 => u_datapath_u_comparator_EQLL818_3781,
      O => u_datapath_u_comparator_EQLL
    );
  u_datapath_Mmux_addsub1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_decode_ALUFUNC(4),
      I1 => u_decode_ALUFUNC(3),
      I2 => N2130,
      O => u_datapath_addsub
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1229 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd1_1566,
      I1 => u_mult_STATE_FSM_FFd4_1569,
      I2 => u_mult_STATE_FSM_FFd2_In3,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1111,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1229_3800
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT96_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(9),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      O => N353
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT96 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(9),
      I1 => N353,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => N2244,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_9_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT93_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(8),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      O => N355
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT93 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(8),
      I1 => N355,
      I2 => N2277,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_8_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT90 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(7),
      I1 => N357,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_7_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT9 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(11),
      I1 => N359,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_11_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT87 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(6),
      I1 => N361,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_6_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT84 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(5),
      I1 => N363,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_5_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT81 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(4),
      I1 => N365,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_4_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT78 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(3),
      I1 => N367,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_3_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT69_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(2),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      O => N371
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT69 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(2),
      I1 => N371,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => N2320,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_2_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT63 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(28),
      I1 => N375,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_28_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT60 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(27),
      I1 => N377,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_27_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT6 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(10),
      I1 => N379,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_10_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT39_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(20),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      O => N393
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT39 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(20),
      I1 => N393,
      I2 => N2319,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_20_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT36 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(1),
      I1 => N395,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_1_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT33 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(19),
      I1 => N397,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_19_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT30 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(18),
      I1 => N399,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_18_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT3 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(0),
      I1 => N401,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_0_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT27 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(17),
      I1 => N403,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_17_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT24 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(16),
      I1 => N405,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_16_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT21 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(15),
      I1 => N407,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_15_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT18 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(14),
      I1 => N409,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_14_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT15 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(13),
      I1 => N411,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_13_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_mult_ADDRESULT(12),
      I1 => N413,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_12_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT72_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_mult_MACH(30),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => N2017,
      I3 => macin1(30),
      O => N415
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT72 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(62),
      I1 => N415,
      I2 => N2266,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_30_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT66 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(61),
      I1 => N417,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_29_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT63 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(60),
      I1 => N419,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_28_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT60 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(59),
      I1 => N421,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_27_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT57 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(58),
      I1 => N423,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_26_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT54 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(57),
      I1 => N425,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_25_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT51 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(56),
      I1 => N427,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_24_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT48 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(55),
      I1 => N429,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_23_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT45 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(54),
      I1 => N431,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_22_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT42 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(53),
      I1 => N433,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_21_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT39 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(52),
      I1 => N435,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_20_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT33 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(51),
      I1 => N437,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_19_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT30 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(50),
      I1 => N439,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_18_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT27 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(49),
      I1 => N441,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_17_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT24 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(48),
      I1 => N443,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_16_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_mult_ADDRESULT(47),
      I1 => N445,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_15_Q
    );
  u_datapath_Mmux_aluout232_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_ALUFUNC(0),
      I1 => u_decode_ALUFUNC(1),
      O => N447
    );
  u_datapath_Mmux_aluiny25_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(31),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(31),
      O => N449
    );
  u_datapath_Mmux_aluiny25 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N449,
      I3 => N2133,
      O => u_datapath_aluiny(31)
    );
  u_datapath_Mmux_ybus533 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(31),
      O => u_datapath_Mmux_ybus533_3844
    );
  u_datapath_Mmux_ybus5337 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(31),
      I1 => u_datapath_Mmux_ybus5322_3845,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      O => u_datapath_Mmux_ybus5337_3846
    );
  u_mult_Mmux_ABH2_31_1 : LUT4
    generic map(
      INIT => X"A2A0"
    )
    port map (
      I0 => u_mult_ABH2_16_mand_1296,
      I1 => u_mult_SHIFT,
      I2 => N451,
      I3 => u_mult_ABH(46),
      O => u_mult_ABH2_31_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT31 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => macin1(0),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT31_3851
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT325 : LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      I0 => u_mult_SLOT_WRMACH_AND_1067_o,
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT31_3851,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT33_3852,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT36_3853,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT325_3854
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT752 : LUT4
    generic map(
      INIT => X"ECE4"
    )
    port map (
      I0 => u_mult_ADD(1),
      I1 => u_mult_ADDRESULT(31),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT112,
      I3 => N2275,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT751_3856
    );
  u_mult_Mmux_RESULT_REGION48_0_16 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => u_mult_ADDRESULT(48),
      I1 => u_mult_ADDRESULT(47),
      I2 => u_mult_ADDRESULT(49),
      I3 => u_mult_ADDRESULT(56),
      O => u_mult_Mmux_RESULT_REGION48_0_16_3857
    );
  u_mult_Mmux_RESULT_REGION48_0_19 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => u_mult_ADDRESULT(54),
      I1 => u_mult_ADDRESULT(55),
      O => u_mult_Mmux_RESULT_REGION48_0_19_3858
    );
  u_mult_Mmux_RESULT_REGION48_0_1116 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_mult_ADDRESULT(47),
      I1 => u_mult_ADDRESULT(48),
      I2 => u_mult_ADDRESULT(49),
      I3 => u_mult_ADDRESULT(56),
      O => u_mult_Mmux_RESULT_REGION48_0_1116_3865
    );
  u_datapath_Mmux_aluiny24_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(30),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(30),
      O => N453
    );
  u_datapath_Mmux_aluiny24 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N453,
      I3 => u_datapath_Mmux_ybus5192_3871,
      O => u_datapath_aluiny(30)
    );
  u_datapath_Mmux_ybus512 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_srf_rd(30),
      I2 => u_datapath_Mmux_ybus113,
      I3 => ma_dr(30),
      O => u_datapath_Mmux_ybus512_3867
    );
  u_datapath_Mmux_ybus5162 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(30),
      I1 => u_datapath_u_gpreg_n0081(30),
      I2 => u_datapath_Mmux_ybus524,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus5162_3869
    );
  u_datapath_Mmux_ybus5177 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N2022,
      O => u_datapath_Mmux_ybus5177_3870
    );
  u_datapath_Mmux_xbus5314 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus536_3876,
      I1 => u_datapath_Mmux_xbus531_3875,
      I2 => u_datapath_Mmux_xbus114,
      I3 => u_datapath_Mmux_xbus530_3874,
      O => u_datapath_Mmux_xbus5314_3877
    );
  u_datapath_Mmux_xbus5323 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(31),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => N2231,
      O => u_datapath_Mmux_xbus5323_3878
    );
  u_datapath_Mmux_xbus5324 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5323_3878,
      I1 => u_datapath_Mmux_xbus5314_3877,
      O => u_datapath_Mmux_xbus5324_3879
    );
  u_datapath_Mmux_xbus440 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_srf_rd(28),
      I1 => u_datapath_Mmux_xbus115,
      O => u_datapath_Mmux_xbus440_3885
    );
  u_datapath_Mmux_aluiny22_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(29),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(29),
      O => N455
    );
  u_datapath_Mmux_aluiny22 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N455,
      I3 => u_datapath_Mmux_ybus4696_3894,
      O => u_datapath_aluiny(29)
    );
  u_datapath_Mmux_ybus463 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(29),
      O => u_datapath_Mmux_ybus463_3890
    );
  u_datapath_Mmux_ybus4637 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(29),
      I1 => u_datapath_Mmux_ybus4622_3891,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      O => u_datapath_Mmux_ybus4637_3892
    );
  ma_dr_9_1 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => dati(9),
      I1 => dati(25),
      I2 => ma_adr(1),
      I3 => mr_access_sz(1),
      O => ma_dr_9_1_3911
    );
  ma_dr_9_2 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => dati(9),
      I1 => mr_access_sz(1),
      I2 => ma_adr_1_mmx_out,
      O => ma_dr_9_2_3912
    );
  ma_dr_9_f5 : MUXF5
    port map (
      I0 => ma_dr_9_2_3912,
      I1 => ma_dr_9_1_3911,
      S => mr_access_sz(0),
      O => ma_dr(9)
    );
  ma_dr_8_1 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => dati(8),
      I1 => dati(24),
      I2 => ma_adr(1),
      I3 => mr_access_sz(1),
      O => ma_dr_8_1_3917
    );
  ma_dr_8_2 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => dati(8),
      I1 => mr_access_sz(1),
      I2 => ma_adr_1_mmx_out,
      O => ma_dr_8_2_3918
    );
  ma_dr_8_f5 : MUXF5
    port map (
      I0 => ma_dr_8_2_3918,
      I1 => ma_dr_8_1_3917,
      S => mr_access_sz(0),
      O => ma_dr(8)
    );
  u_datapath_Mmux_ybus525_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => u_decode_CONST_ZERO42_210,
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_decode_RDCONST_Y_219,
      I3 => u_decode_RDREG_Y_182,
      O => N457
    );
  u_datapath_Mmux_ybus525 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4821,
      I1 => u_datapath_const_zero422331,
      I2 => N457,
      I3 => N2070,
      O => u_datapath_Mmux_ybus525_2079
    );
  u_datapath_Mmux_xbus3214 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus326_3922,
      I1 => u_datapath_Mmux_xbus321_3921,
      I2 => u_datapath_Mmux_xbus114,
      I3 => u_datapath_Mmux_xbus320_3920,
      O => u_datapath_Mmux_xbus3214_3923
    );
  u_datapath_Mmux_xbus3224 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => N2141,
      I1 => u_datapath_Mmux_xbus3214_3923,
      O => u_datapath_Mmux_xbus3224_3925
    );
  u_datapath_Mmux_xbus3023 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(21),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      O => u_datapath_Mmux_xbus3023_3928
    );
  u_datapath_Mmux_xbus3024 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3023_3928,
      I1 => N2283,
      O => u_datapath_Mmux_xbus3024_3929
    );
  u_datapath_Mmux_aluiny21_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(28),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(28),
      O => N459
    );
  u_datapath_Mmux_aluiny21 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N459,
      I3 => u_datapath_Mmux_ybus4496_3936,
      O => u_datapath_aluiny(28)
    );
  u_datapath_Mmux_ybus443 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(28),
      O => u_datapath_Mmux_ybus443_3932
    );
  u_datapath_Mmux_ybus4422 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(28),
      I1 => u_mult_MACH(28),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus4422_3933
    );
  u_datapath_Mmux_ybus4496 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus440_3931,
      I1 => u_datapath_Mmux_ybus443_3932,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus4469_3935,
      O => u_datapath_Mmux_ybus4496_3936
    );
  u_datapath_Mmux_xbus2824 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2823_3939,
      I1 => N2282,
      O => u_datapath_Mmux_xbus2824_3940
    );
  u_datapath_Mmux_aluiny20_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(27),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(27),
      O => N463
    );
  u_datapath_Mmux_aluiny20 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N463,
      I3 => u_datapath_Mmux_ybus4296_3947,
      O => u_datapath_aluiny(27)
    );
  u_datapath_Mmux_ybus423 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(27),
      O => u_datapath_Mmux_ybus423_3943
    );
  u_datapath_Mmux_ybus4222 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(27),
      I1 => u_mult_MACH(27),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus4222_3944
    );
  u_datapath_Mmux_ybus4296 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus420_3942,
      I1 => u_datapath_Mmux_ybus423_3943,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus4269_3946,
      O => u_datapath_Mmux_ybus4296_3947
    );
  u_datapath_Mmux_xbus2323 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(19),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      O => u_datapath_Mmux_xbus2323_3950
    );
  u_datapath_Mmux_xbus2324 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2323_3950,
      I1 => N2281,
      O => u_datapath_Mmux_xbus2324_3951
    );
  u_datapath_const_zero42217 : LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      I0 => u_decode_CONST_IFDR(11),
      I1 => u_decode_CONST_SIGN82_216,
      I2 => u_decode_CONST_SIGN122_217,
      I3 => u_decode_CONST_SIGN8_215,
      O => u_datapath_const_zero42217_3952
    );
  u_datapath_const_zero422117 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_CONST_ZERO42_210,
      I2 => u_decode_CONST_ZERO8_212,
      I3 => u_decode_CONST_ZERO4_209,
      O => u_datapath_const_zero422117_3953
    );
  u_datapath_Mmux_srfnum_ra1 : LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => u_decode_RDGBR_X_193,
      I1 => u_decode_RDGBR_Y_194,
      I2 => u_decode_RDVBR_X_197,
      I3 => N465,
      O => u_datapath_srfnum_ra(0)
    );
  u_datapath_Mmux_aluiny19_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(26),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(26),
      O => N467
    );
  u_datapath_Mmux_aluiny19 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N467,
      I3 => u_datapath_Mmux_ybus4096_3962,
      O => u_datapath_aluiny(26)
    );
  u_datapath_Mmux_ybus403 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(26),
      O => u_datapath_Mmux_ybus403_3958
    );
  u_datapath_Mmux_ybus4022 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(26),
      I1 => u_mult_MACH(26),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus4022_3959
    );
  u_datapath_Mmux_ybus4096 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus400_3957,
      I1 => u_datapath_Mmux_ybus403_3958,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus4069_3961,
      O => u_datapath_Mmux_ybus4096_3962
    );
  u_datapath_Mmux_xbus2123 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(18),
      I1 => N2291,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      O => u_datapath_Mmux_xbus2123_3965
    );
  u_datapath_Mmux_xbus2124 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2123_3965,
      I1 => N2280,
      O => u_datapath_Mmux_xbus2124_3966
    );
  u_datapath_Mmux_aluiny18_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(25),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(25),
      O => N469
    );
  u_datapath_Mmux_aluiny18 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N469,
      I3 => u_datapath_Mmux_ybus3896_3973,
      O => u_datapath_aluiny(25)
    );
  u_datapath_Mmux_ybus383 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(25),
      O => u_datapath_Mmux_ybus383_3969
    );
  u_datapath_Mmux_ybus3822 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(25),
      I1 => u_mult_MACH(25),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus3822_3970
    );
  u_datapath_Mmux_ybus3896 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus380_3968,
      I1 => u_datapath_Mmux_ybus383_3969,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus3869_3972,
      O => u_datapath_Mmux_ybus3896_3973
    );
  ma_dr_15_1_SW0 : LUT3
    generic map(
      INIT => X"35"
    )
    port map (
      I0 => dati(31),
      I1 => dati(15),
      I2 => ma_adr(1),
      O => N471
    );
  u_datapath_Mmux_xbus1914 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus196_3977,
      I1 => u_datapath_Mmux_xbus191_3976,
      I2 => u_datapath_Mmux_xbus114,
      I3 => u_datapath_Mmux_xbus190_3975,
      O => u_datapath_Mmux_xbus1914_3978
    );
  u_datapath_Mmux_xbus1924 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => N2145,
      I1 => u_datapath_Mmux_xbus1914_3978,
      O => u_datapath_Mmux_xbus1924_3980
    );
  u_datapath_Mmux_aluiny17_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(24),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(24),
      O => N473
    );
  u_datapath_Mmux_aluiny17 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N473,
      I3 => u_datapath_Mmux_ybus3696_3987,
      O => u_datapath_aluiny(24)
    );
  u_datapath_Mmux_ybus363 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(24),
      O => u_datapath_Mmux_ybus363_3983
    );
  u_datapath_Mmux_ybus3622 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(24),
      I1 => u_mult_MACH(24),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus3622_3984
    );
  u_datapath_Mmux_ybus3696 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus360_3982,
      I1 => u_datapath_Mmux_ybus363_3983,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus3669_3986,
      O => u_datapath_Mmux_ybus3696_3987
    );
  u_datapath_Mmux_xbus1714 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus176_3990,
      I1 => u_datapath_Mmux_xbus171_3989,
      I2 => u_datapath_Mmux_xbus114,
      I3 => u_datapath_Mmux_xbus170_3988,
      O => u_datapath_Mmux_xbus1714_3991
    );
  u_datapath_Mmux_xbus1724 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => N2146,
      I1 => u_datapath_Mmux_xbus1714_3991,
      O => u_datapath_Mmux_xbus1724_3993
    );
  u_datapath_Mmux_aluiny16_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(23),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(23),
      O => N475
    );
  u_datapath_Mmux_aluiny16 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N475,
      I3 => u_datapath_Mmux_ybus3496_4000,
      O => u_datapath_aluiny(23)
    );
  u_datapath_Mmux_ybus343 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(23),
      O => u_datapath_Mmux_ybus343_3996
    );
  u_datapath_Mmux_ybus3422 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(23),
      I1 => u_mult_MACH(23),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus3422_3997
    );
  u_datapath_Mmux_ybus3496 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus340_3995,
      I1 => u_datapath_Mmux_ybus343_3996,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus3469_3999,
      O => u_datapath_Mmux_ybus3496_4000
    );
  u_datapath_Mmux_xbus1514 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus156_4003,
      I1 => u_datapath_Mmux_xbus151_4002,
      I2 => u_datapath_Mmux_xbus114,
      I3 => u_datapath_Mmux_xbus150_4001,
      O => u_datapath_Mmux_xbus1514_4004
    );
  u_datapath_Mmux_xbus1524 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => N2147,
      I1 => u_datapath_Mmux_xbus1514_4004,
      O => u_datapath_Mmux_xbus1524_4006
    );
  u_datapath_Mmux_aluiny15_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(22),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(22),
      O => N477
    );
  u_datapath_Mmux_aluiny15 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N477,
      I3 => u_datapath_Mmux_ybus3296_4013,
      O => u_datapath_aluiny(22)
    );
  u_datapath_Mmux_ybus323 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(22),
      O => u_datapath_Mmux_ybus323_4009
    );
  u_datapath_Mmux_ybus3222 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(22),
      I1 => u_mult_MACH(22),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus3222_4010
    );
  u_datapath_Mmux_ybus3296 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus320_4008,
      I1 => u_datapath_Mmux_ybus323_4009,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus3269_4012,
      O => u_datapath_Mmux_ybus3296_4013
    );
  u_datapath_Mmux_xbus131 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(14),
      O => u_datapath_Mmux_xbus131_4015
    );
  u_datapath_Mmux_xbus1314 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus136_4016,
      I1 => u_datapath_Mmux_xbus131_4015,
      I2 => u_datapath_Mmux_xbus114,
      I3 => u_datapath_Mmux_xbus130_4014,
      O => u_datapath_Mmux_xbus1314_4017
    );
  u_datapath_Mmux_xbus1324 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => N2148,
      I1 => u_datapath_Mmux_xbus1314_4017,
      O => u_datapath_Mmux_xbus1324_4019
    );
  u_datapath_Mmux_xbus652 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_srf_rd(6),
      I2 => u_datapath_Mmux_xbus115,
      I3 => ma_dr(6),
      O => u_datapath_Mmux_xbus652_4020
    );
  u_datapath_Mmux_xbus6524 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDCONST_X_218,
      I1 => u_decode_RDREG_X_181,
      I2 => u_decode_RDPC_X_205,
      O => u_datapath_Mmux_xbus6524_4021
    );
  u_datapath_Mmux_xbus111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(13),
      O => u_datapath_Mmux_xbus111_4025
    );
  u_datapath_Mmux_xbus1114 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus116_4026,
      I1 => u_datapath_Mmux_xbus111_4025,
      I2 => u_datapath_Mmux_xbus114,
      I3 => u_datapath_Mmux_xbus110_4024,
      O => u_datapath_Mmux_xbus1114_4027
    );
  u_datapath_Mmux_xbus1124 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => N2150,
      I1 => u_datapath_Mmux_xbus1114_4027,
      O => u_datapath_Mmux_xbus1124_4029
    );
  u_datapath_Mmux_aluiny14_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(21),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(21),
      O => N481
    );
  u_datapath_Mmux_aluiny14 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N481,
      I3 => u_datapath_Mmux_ybus3096_4036,
      O => u_datapath_aluiny(21)
    );
  u_datapath_Mmux_ybus303 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(21),
      O => u_datapath_Mmux_ybus303_4032
    );
  u_datapath_Mmux_ybus3022 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(21),
      I1 => u_mult_MACH(21),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus3022_4033
    );
  u_datapath_Mmux_ybus3096 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus300_4031,
      I1 => u_datapath_Mmux_ybus303_4032,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus3069_4035,
      O => u_datapath_Mmux_ybus3096_4036
    );
  u_datapath_Mmux_ybus482_SW0 : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => u_decode_RDCONST_Y_1_5305,
      I1 => u_decode_RDVBR_Y_198,
      I2 => u_decode_RDGBR_Y_194,
      I3 => u_decode_RDPR_Y_201,
      O => N483
    );
  u_datapath_Mmux_ybus482 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_RDREG_Y_2_5334,
      I1 => u_decode_RDSR_Y_1_5326,
      I2 => N483,
      I3 => N2024,
      O => u_datapath_Mmux_ybus482_2136
    );
  u_datapath_Mmux_xbus923 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(12),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => N2230,
      I3 => u_datapath_Mmux_xbus112,
      O => u_datapath_Mmux_xbus923_4040
    );
  u_datapath_Mmux_xbus924 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_datapath_Mmux_xbus923_4040,
      I1 => N2316,
      O => u_datapath_Mmux_xbus924_4041
    );
  u_datapath_Mmux_aluiny13_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(20),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(20),
      O => N485
    );
  u_datapath_Mmux_aluiny13 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N485,
      I3 => u_datapath_Mmux_ybus2896_4048,
      O => u_datapath_aluiny(20)
    );
  u_datapath_Mmux_ybus283 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(20),
      O => u_datapath_Mmux_ybus283_4044
    );
  u_datapath_Mmux_ybus2822 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(20),
      I1 => u_mult_MACH(20),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus2822_4045
    );
  u_datapath_Mmux_ybus2896 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus280_4043,
      I1 => u_datapath_Mmux_ybus283_4044,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus2869_4047,
      O => u_datapath_Mmux_ybus2896_4048
    );
  u_datapath_Mmux_xbus622 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_srf_rd(5),
      I2 => u_datapath_Mmux_xbus115,
      I3 => ma_dr(5),
      O => u_datapath_Mmux_xbus622_4049
    );
  u_datapath_Mmux_xbus6224 : LUT4
    generic map(
      INIT => X"A0EC"
    )
    port map (
      I0 => u_datapath_pc(5),
      I1 => u_datapath_Mmux_xbus2611_2037,
      I2 => u_datapath_n0706,
      I3 => N2157,
      O => u_datapath_Mmux_xbus6224_4051
    );
  u_datapath_Mmux_xbus6232 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_xbus622_4049,
      I1 => u_datapath_Mmux_xbus1121_2035,
      I2 => u_datapath_Mmux_xbus6224_4051,
      I3 => u_datapath_Mmux_xbus6211_4050,
      O => u_datapath_Mmux_xbus6232_4052
    );
  u_datapath_Mmux_aluiny11_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(19),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(19),
      O => N487
    );
  u_datapath_Mmux_aluiny11 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N487,
      I3 => u_datapath_Mmux_ybus2396_4059,
      O => u_datapath_aluiny(19)
    );
  u_datapath_Mmux_ybus233 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(19),
      O => u_datapath_Mmux_ybus233_4055
    );
  u_datapath_Mmux_ybus2322 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(19),
      I1 => u_mult_MACH(19),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus2322_4056
    );
  u_datapath_Mmux_ybus2396 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus230_4054,
      I1 => u_datapath_Mmux_ybus233_4055,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus2369_4058,
      O => u_datapath_Mmux_ybus2396_4059
    );
  u_datapath_Mmux_aluiny10_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(18),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(18),
      O => N489
    );
  u_datapath_Mmux_aluiny10 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N489,
      I3 => u_datapath_Mmux_ybus2196_4066,
      O => u_datapath_aluiny(18)
    );
  u_datapath_Mmux_ybus213 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(18),
      O => u_datapath_Mmux_ybus213_4062
    );
  u_datapath_Mmux_ybus2122 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(18),
      I1 => u_mult_MACH(18),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus2122_4063
    );
  u_datapath_Mmux_ybus2196 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus210_4061,
      I1 => u_datapath_Mmux_ybus213_4062,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus2169_4065,
      O => u_datapath_Mmux_ybus2196_4066
    );
  u_datapath_Mmux_xbus741 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_Mmux_xbus546,
      I1 => N2020,
      I2 => u_datapath_Mmux_xbus541,
      O => u_datapath_Mmux_xbus74
    );
  u_datapath_Mmux_xbus710 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_decode_RDPC_X_205,
      I1 => u_decode_RDREG_X_181,
      O => u_datapath_Mmux_xbus5101
    );
  u_datapath_Mmux_xbus720 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_datapath_pc(11),
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDREG_X_181,
      O => u_datapath_Mmux_xbus720_4070
    );
  u_datapath_Mmux_xbus749 : LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      I0 => u_decode_RDCONST_X_218,
      I1 => u_datapath_Mmux_xbus720_4070,
      I2 => u_datapath_Mmux_xbus74,
      I3 => u_datapath_Mmux_xbus715_4069,
      O => u_datapath_Mmux_xbus749_4071
    );
  u_datapath_Mmux_xbus779 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus563,
      I1 => u_datapath_Mmux_xbus721_4067,
      I2 => u_datapath_Mmux_xbus749_4071,
      O => u_datapath_Mmux_xbus779_4072
    );
  u_datapath_Mmux_aluiny9_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(17),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(17),
      O => N491
    );
  u_datapath_Mmux_aluiny9 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N491,
      I3 => u_datapath_Mmux_ybus1996_4079,
      O => u_datapath_aluiny(17)
    );
  u_datapath_Mmux_ybus193 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(17),
      O => u_datapath_Mmux_ybus193_4075
    );
  u_datapath_Mmux_ybus1922 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(17),
      I1 => u_mult_MACH(17),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus1922_4076
    );
  u_datapath_Mmux_ybus1996 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus190_4074,
      I1 => u_datapath_Mmux_ybus193_4075,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus1969_4078,
      O => u_datapath_Mmux_ybus1996_4079
    );
  u_datapath_Mmux_aluiny322 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(11),
      I1 => ma_dr(11),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      O => u_datapath_Mmux_aluiny32
    );
  u_datapath_Mmux_aluiny34 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_Mmux_xbus546,
      I1 => u_datapath_Mmux_xbus72_2075,
      I2 => u_datapath_Mmux_aluiny213,
      O => u_datapath_Mmux_aluiny34_4081
    );
  u_datapath_Mmux_aluiny314 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny34_4081,
      I2 => u_datapath_Mmux_aluiny32,
      I3 => u_datapath_Mmux_ybus793_4088,
      O => u_datapath_Mmux_aluiny314_4082
    );
  u_datapath_Mmux_ybus72 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(11),
      I2 => u_datapath_Mmux_ybus113,
      I3 => u_datapath_srf_rd(11),
      O => u_datapath_Mmux_ybus72_4083
    );
  u_datapath_Mmux_ybus716 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(11),
      I1 => u_mult_MACH(11),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus716_4084
    );
  u_datapath_Mmux_ybus764 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(11),
      I1 => u_datapath_u_gpreg_n0081(11),
      I2 => u_datapath_Mmux_ybus524,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus764_4087
    );
  u_datapath_Mmux_xbus54 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_Mmux_xbus546,
      I1 => u_datapath_Mmux_xbus52_2073,
      I2 => N2061,
      O => u_datapath_Mmux_xbus54_4090
    );
  u_datapath_Mmux_xbus520 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_datapath_pc(10),
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDREG_X_181,
      O => u_datapath_Mmux_xbus520_4093
    );
  u_datapath_Mmux_xbus549 : LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      I0 => u_decode_RDCONST_X_218,
      I1 => u_datapath_Mmux_xbus520_4093,
      I2 => u_datapath_Mmux_xbus54_4090,
      I3 => u_datapath_Mmux_xbus5151_4092,
      O => u_datapath_Mmux_xbus549_4094
    );
  u_datapath_Mmux_xbus579 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus563,
      I1 => N2151,
      I2 => u_datapath_Mmux_xbus549_4094,
      O => u_datapath_Mmux_xbus579_4096
    );
  u_datapath_Mmux_aluiny8_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(16),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(16),
      O => N493
    );
  u_datapath_Mmux_aluiny8 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N493,
      I3 => u_datapath_Mmux_ybus1796_4103,
      O => u_datapath_aluiny(16)
    );
  u_datapath_Mmux_ybus173 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(16),
      O => u_datapath_Mmux_ybus173_4099
    );
  u_datapath_Mmux_ybus1722 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(16),
      I1 => u_mult_MACH(16),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus1722_4100
    );
  u_datapath_Mmux_ybus1796 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus170_4098,
      I1 => u_datapath_Mmux_ybus173_4099,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus1769_4102,
      O => u_datapath_Mmux_ybus1796_4103
    );
  u_datapath_Mmux_aluiny221 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(10),
      I1 => ma_dr(10),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      O => u_datapath_Mmux_aluiny22_4104
    );
  u_datapath_Mmux_aluiny241 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_Mmux_xbus546,
      I1 => u_datapath_Mmux_xbus52_2073,
      I2 => N2026,
      O => u_datapath_Mmux_aluiny24_4105
    );
  u_datapath_Mmux_aluiny214 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny24_4105,
      I2 => u_datapath_Mmux_aluiny22_4104,
      I3 => u_datapath_Mmux_ybus593_4112,
      O => u_datapath_Mmux_aluiny214_4106
    );
  u_datapath_Mmux_ybus52 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(10),
      I2 => u_datapath_Mmux_ybus113,
      I3 => u_datapath_srf_rd(10),
      O => u_datapath_Mmux_ybus52_4107
    );
  u_datapath_Mmux_ybus5161 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(10),
      I1 => u_mult_MACH(10),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus5161_4108
    );
  u_datapath_Mmux_ybus564 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(10),
      I1 => u_datapath_u_gpreg_n0081(10),
      I2 => N2028,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus564_4111
    );
  u_datapath_Mmux_xbus7419 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_datapath_pc(9),
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDREG_X_181,
      O => u_datapath_Mmux_xbus7419_4116
    );
  u_datapath_Mmux_xbus7448 : LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      I0 => u_decode_RDCONST_X_218,
      I1 => u_datapath_Mmux_xbus7419_4116,
      I2 => u_datapath_Mmux_xbus743_4114,
      I3 => u_datapath_Mmux_xbus7414_4115,
      O => u_datapath_Mmux_xbus7448_4117
    );
  u_datapath_Mmux_xbus7479 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus563,
      I1 => u_datapath_Mmux_xbus742_4113,
      I2 => u_datapath_Mmux_xbus7448_4117,
      O => u_datapath_Mmux_xbus7479_4118
    );
  ma_dr_2_13 : LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      I0 => dati(18),
      I1 => dati(26),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => ma_dr_2_13_4119
    );
  u_datapath_Mmux_aluiny7_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(15),
      I1 => u_datapath_Mmux_aluiny211_2050,
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => ma_dr(15),
      O => N495
    );
  u_datapath_Mmux_aluiny7 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N495,
      I3 => u_datapath_Mmux_ybus1596_4126,
      O => u_datapath_aluiny(15)
    );
  u_datapath_Mmux_ybus153 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(15),
      O => u_datapath_Mmux_ybus153_4122
    );
  u_datapath_Mmux_ybus1522 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(15),
      I1 => u_mult_MACH(15),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus1522_4123
    );
  u_datapath_Mmux_ybus1596 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus150_4121,
      I1 => u_datapath_Mmux_ybus153_4122,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus1569_4125,
      O => u_datapath_Mmux_ybus1596_4126
    );
  u_datapath_Mmux_xbus7122 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(8),
      I2 => u_datapath_srf_rd(8),
      I3 => u_datapath_Mmux_xbus115,
      O => u_datapath_Mmux_xbus7122_4127
    );
  u_datapath_Mmux_xbus7114 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(8),
      I1 => u_datapath_u_gpreg_n0080(8),
      I2 => u_datapath_Mmux_xbus5101,
      I3 => N2080,
      O => u_datapath_Mmux_xbus7114_4129
    );
  u_datapath_Mmux_xbus7119 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_datapath_pc(8),
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDREG_X_181,
      O => u_datapath_Mmux_xbus7119_4130
    );
  u_datapath_Mmux_xbus7179 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus563,
      I1 => u_datapath_Mmux_xbus7122_4127,
      I2 => u_datapath_Mmux_xbus7148_4131,
      O => u_datapath_Mmux_xbus7179_4132
    );
  u_datapath_Mmux_aluiny6_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(14),
      I1 => ma_dr(14),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      O => N499
    );
  u_datapath_Mmux_aluiny6 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N499,
      I3 => u_datapath_Mmux_ybus1396_4138,
      O => u_datapath_aluiny(14)
    );
  u_datapath_Mmux_ybus138 : LUT4
    generic map(
      INIT => X"E4A0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => ma_dr(14),
      I3 => u_datapath_srf_rd(14),
      O => u_datapath_Mmux_ybus138_4135
    );
  u_datapath_Mmux_ybus1368 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(14),
      I1 => u_datapath_u_gpreg_n0081(14),
      I2 => u_datapath_Mmux_ybus524,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus1368_4137
    );
  u_datapath_Mmux_ybus1396 : LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1368_4137,
      I1 => u_datapath_Mmux_ybus112,
      I2 => u_datapath_Mmux_ybus138_4135,
      I3 => u_datapath_Mmux_ybus1347_4136,
      O => u_datapath_Mmux_ybus1396_4138
    );
  u_datapath_Mmux_aluiny5_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(13),
      I1 => ma_dr(13),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      O => N506
    );
  u_datapath_Mmux_aluiny5 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N506,
      I3 => u_datapath_Mmux_ybus1196_4144,
      O => u_datapath_aluiny(13)
    );
  u_datapath_Mmux_ybus118 : LUT4
    generic map(
      INIT => X"E4A0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => ma_dr(13),
      I3 => u_datapath_srf_rd(13),
      O => u_datapath_Mmux_ybus118_4140
    );
  u_datapath_Mmux_ybus1168 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(13),
      I1 => u_datapath_u_gpreg_n0081(13),
      I2 => u_datapath_Mmux_ybus524,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus1168_4143
    );
  u_datapath_Mmux_ybus1196 : LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1168_4143,
      I1 => u_datapath_Mmux_ybus112,
      I2 => u_datapath_Mmux_ybus118_4140,
      I3 => u_datapath_Mmux_ybus1147_4142,
      O => u_datapath_Mmux_ybus1196_4144
    );
  u_datapath_Mmux_aluiny4_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(12),
      I1 => ma_dr(12),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      O => N508
    );
  u_datapath_Mmux_aluiny4 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny101,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N508,
      I3 => u_datapath_Mmux_ybus996_4149,
      O => u_datapath_aluiny(12)
    );
  u_datapath_Mmux_ybus98 : LUT4
    generic map(
      INIT => X"E4A0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => ma_dr(12),
      I3 => u_datapath_srf_rd(12),
      O => u_datapath_Mmux_ybus98_4146
    );
  u_datapath_Mmux_ybus968 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(12),
      I1 => u_datapath_u_gpreg_n0081(12),
      I2 => u_datapath_Mmux_ybus524,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus968_4148
    );
  u_datapath_Mmux_ybus996 : LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus968_4148,
      I1 => u_datapath_Mmux_ybus112,
      I2 => u_datapath_Mmux_ybus98_4146,
      I3 => u_datapath_Mmux_ybus947_4147,
      O => u_datapath_Mmux_ybus996_4149
    );
  ma_dr_6_13 : LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      I0 => dati(22),
      I1 => dati(30),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => ma_dr_6_13_4150
    );
  u_decode_REG_FWD_X18 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => u_decode_REGNUM_X_0_1_5300,
      I1 => u_decode_REGNUM_W_0_1_5312,
      I2 => u_decode_REGNUM_W_1_1_5310,
      I3 => u_decode_REGNUM_X(1),
      O => u_decode_REG_FWD_X18_4151
    );
  u_decode_REG_FWD_X23 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_decode_REGNUM_X_3_1_5301,
      I1 => u_decode_REGNUM_W_3_1_5311,
      O => u_decode_REG_FWD_X23_4152
    );
  u_decode_REG_FWD_X35 : LUT4
    generic map(
      INIT => X"8040"
    )
    port map (
      I0 => u_decode_REGNUM_W_2_1_5313,
      I1 => u_decode_WRREG_W_184,
      I2 => u_decode_RDREG_X_181,
      I3 => u_decode_REGNUM_X(2),
      O => u_decode_REG_FWD_X35_4153
    );
  u_decode_REG_FWD_X61 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_decode_REG_FWD_X23_4152,
      I2 => u_decode_REG_FWD_X35_4153,
      I3 => u_decode_REG_FWD_X18_4151,
      O => reg_fwd_x
    );
  ma_dr_5_13 : LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      I0 => dati(21),
      I1 => dati(29),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => ma_dr_5_13_4154
    );
  u_datapath_Mmux_xbus32 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_srf_rd(0),
      I2 => u_datapath_Mmux_xbus115,
      I3 => ma_dr(0),
      O => u_datapath_Mmux_xbus32_4155
    );
  u_datapath_Mmux_xbus3231 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(0),
      I1 => u_datapath_Mmux_xbus2611_2037,
      I2 => u_datapath_n0706,
      I3 => N2158,
      O => u_datapath_Mmux_xbus3231_4157
    );
  u_datapath_Mmux_xbus330 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_xbus311_4156,
      I1 => u_datapath_Mmux_xbus1121_2035,
      I2 => u_datapath_Mmux_xbus3231_4157,
      I3 => u_datapath_Mmux_xbus32_4155,
      O => u_datapath_Mmux_xbus330_4158
    );
  ma_dr_4_13 : LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      I0 => dati(20),
      I1 => dati(28),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => ma_dr_4_13_4159
    );
  ma_dr_3_13 : LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      I0 => dati(19),
      I1 => dati(27),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => ma_dr_3_13_4160
    );
  u_datapath_u_shfter_Y_v_32_22 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus7179_4132,
      O => u_datapath_u_shfter_Y_v_32_22_4162
    );
  u_datapath_u_shfter_Y_v_32_33 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_xbus(2),
      I3 => u_datapath_Mmux_xbus1724_3993,
      O => u_datapath_u_shfter_Y_v_32_33_4163
    );
  u_datapath_u_shfter_Y_v_32_46 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_decode_SFTFUNC(2),
      O => u_datapath_u_shfter_Y_v_32_46_4164
    );
  u_datapath_u_shfter_Y_v_32_63 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_32_46_4164,
      I1 => u_datapath_u_shfter_Y_v_32_22_4162,
      I2 => u_datapath_u_shfter_Y_v_32_33_4163,
      I3 => u_datapath_u_shfter_Y_v_32_13_4161,
      O => u_datapath_sftout(0)
    );
  u_datapath_Mmux_aluiny321_SW0 : LUT4
    generic map(
      INIT => X"335F"
    )
    port map (
      I0 => u_decode_CONST_IFDR(8),
      I1 => u_decode_CONST_IFDR(7),
      I2 => u_decode_CONST_SIGN122_217,
      I3 => u_decode_CONST_ZERO84_214,
      O => N510
    );
  u_datapath_Mmux_aluiny321 : LUT4
    generic map(
      INIT => X"2203"
    )
    port map (
      I0 => u_decode_CONST_IFDR(7),
      I1 => u_decode_CONST_ZERO82_213,
      I2 => N510,
      I3 => N2068,
      O => u_datapath_Mmux_aluiny321_2070
    );
  u_decode_IF_ISSUE131_SW0 : LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_INSTR_STATE(8),
      O => N512
    );
  u_decode_IF_ISSUE131_SW1 : LUT4
    generic map(
      INIT => X"A8FF"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I3 => u_decode_INSTR_STATE(8),
      O => N513
    );
  u_decode_IF_ISSUE131 : LUT4
    generic map(
      INIT => X"DDF5"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => N513,
      I2 => N512,
      I3 => u_decode_INSTR_STATE_9_T_BCC_equal_518_o1_827,
      O => u_decode_IF_ISSUE131_746
    );
  ma_dr_1_13 : LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      I0 => dati(17),
      I1 => dati(25),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => ma_dr_1_13_4171
    );
  u_datapath_Mmux_xbus71231 : LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => u_decode_CONST_SIGN82_216,
      I1 => u_decode_CONST_SIGN122_217,
      I2 => u_decode_CONST_SIGN8_215,
      I3 => u_decode_CONST_ZERO84_214,
      O => u_datapath_Mmux_xbus71231_4172
    );
  u_datapath_Mmux_xbus71220 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_CONST_IFDR(7),
      I1 => u_decode_CONST_ZERO82_213,
      I2 => u_datapath_Mmux_xbus71231_4172,
      I3 => u_datapath_Mmux_xbus71217_4173,
      O => u_datapath_Mmux_xbus712
    );
  u_datapath_const_zero42138 : LUT4
    generic map(
      INIT => X"7530"
    )
    port map (
      I0 => u_decode_CONST_IFDR(4),
      I1 => u_decode_CONST_IFDR(5),
      I2 => u_datapath_const_zero421,
      I3 => u_datapath_const_zero421512,
      O => u_datapath_const_zero42138_4174
    );
  ma_dr_0_13 : LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      I0 => dati(16),
      I1 => dati(24),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => ma_dr_0_13_4176
    );
  u_datapath_Mmux_xbus592 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_srf_rd(4),
      I2 => u_datapath_Mmux_xbus115,
      I3 => ma_dr(4),
      O => u_datapath_Mmux_xbus592_4177
    );
  u_datapath_Mmux_xbus5924 : LUT4
    generic map(
      INIT => X"A0EC"
    )
    port map (
      I0 => u_datapath_pc(4),
      I1 => u_datapath_Mmux_xbus2611_2037,
      I2 => u_datapath_n0706,
      I3 => N2162,
      O => u_datapath_Mmux_xbus5924_4179
    );
  u_datapath_Mmux_xbus2611 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(1),
      I1 => u_datapath_u_gpreg_n0080(1),
      I2 => u_datapath_u_gpreg_psa,
      I3 => N2326,
      O => u_datapath_Mmux_xbus26111_4182
    );
  u_datapath_Mmux_xbus2623 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(1),
      I1 => u_datapath_Mmux_xbus2611_2037,
      I2 => u_datapath_n0706,
      I3 => u_datapath_const_zero422376_4271,
      O => u_datapath_Mmux_xbus2623_4183
    );
  u_datapath_Mmux_xbus2630 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1121_2035,
      I1 => N2154,
      I2 => u_datapath_Mmux_xbus26111_4182,
      I3 => u_datapath_Mmux_xbus2623_4183,
      O => u_datapath_Mmux_xbus2630_4184
    );
  u_decode_REG_FWD_Y24 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => u_decode_REGNUM_W_3_1_5311,
      I1 => u_decode_REGNUM_Y_3_1_5318,
      O => u_decode_REG_FWD_Y24_4187
    );
  u_decode_REG_FWD_Y36 : LUT4
    generic map(
      INIT => X"8200"
    )
    port map (
      I0 => u_decode_RDREG_Y_1_5304,
      I1 => u_decode_REGNUM_W_2_1_5313,
      I2 => u_decode_REGNUM_Y_2_1_5319,
      I3 => u_decode_WRREG_W_184,
      O => u_decode_REG_FWD_Y36_4188
    );
  u_decode_REG_FWD_Y62 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_REG_FWD_Y19_4186,
      I1 => u_decode_REG_FWD_Y24_4187,
      I2 => u_decode_REG_FWD_Y36_4188,
      I3 => N2155,
      O => reg_fwd_y
    );
  u_datapath_const_zero4230 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_CONST_ZERO42_210,
      I1 => u_decode_CONST_ZERO4_209,
      O => u_datapath_const_zero4230_4189
    );
  u_datapath_const_zero4235 : LUT4
    generic map(
      INIT => X"4544"
    )
    port map (
      I0 => u_decode_CONST_IFDR(3),
      I1 => u_decode_CONST_ZERO44_211,
      I2 => u_decode_CONST_ZERO8_212,
      I3 => u_datapath_const_zero421512,
      O => u_datapath_const_zero4235_4190
    );
  u_datapath_const_zero42316 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => u_decode_CONST_IFDR(4),
      I1 => u_decode_CONST_ZERO8_212,
      I2 => N2021,
      O => u_datapath_const_zero42316_4191
    );
  u_datapath_const_zero42323 : LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => u_decode_CONST_IFDR(5),
      I1 => u_datapath_Mmux_aluiny2321_2152,
      I2 => u_datapath_Mmux_aluiny2325,
      I3 => u_datapath_const_zero42316_4191,
      O => u_datapath_const_zero42323_4192
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o115_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      O => N517
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o115 : LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => N517,
      I2 => u_decode_Mmux_DELAY_JUMP172,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_EX_WRMADW_Y_GND_6_o_MUX_177_o
    );
  u_decode_Mmux_EX_T_CRYSET_GND_6_o_MUX_247_o1_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => u_decode_n3183,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I2 => u_decode_INSTR_STATE(1),
      I3 => u_decode_INSTR_STATE(0),
      O => N521
    );
  u_decode_Mmux_EX_T_CRYSET_GND_6_o_MUX_247_o1 : LUT4
    generic map(
      INIT => X"008B"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_PWR_6_o_equal_292_o,
      I1 => u_decode_Mmux_DELAY_JUMP1331,
      I2 => N521,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_EX_T_CRYSET_GND_6_o_MUX_247_o
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o120_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1241,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I2 => u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o,
      O => N523
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o120_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_X_6_o_equal_396_o,
      I1 => u_decode_INSTR_STATE(5),
      O => N524
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o120 : LUT4
    generic map(
      INIT => X"00D8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => N524,
      I2 => N523,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_EX_WRVBR_Z_GND_6_o_MUX_222_o
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1331 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      I1 => u_decode_n3218,
      I2 => u_decode_INSTR_SEQ_ZERO,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1331_4201
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1336 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_STATE(4),
      I2 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I3 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o2,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1336_4202
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13320 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1331_4201,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1336_4202,
      I3 => u_decode_Mmux_DELAY_JUMP1101,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13320_4203
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1171 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC101,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1171_4205
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1176 : LUT3
    generic map(
      INIT => X"4E"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      I2 => u_decode_INSTR_STATE_14_13,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1176_4206
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11711 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE_14_14,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11711_4207
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11737 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1176_4206,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11711_4207,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1171_4205,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11737_4208
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1124 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => u_decode_n1852(1),
      I1 => u_decode_Mram_n186925,
      I2 => u_decode_INSTR_STATE(11),
      I3 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1124_4210
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11212 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_PWR_6_o_equal_182_o,
      I1 => u_decode_Mmux_DELAY_JUMP1332,
      I2 => u_decode_Mmux_DELAY_JUMP1222,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1124_4210,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11212_4211
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11221 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_n2542(0),
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11212_4211,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11221_4212
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1101 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_Mmux_EX_RDCONST_X131,
      I2 => u_decode_EX_MA_SZ_1_15,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1101_4214
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1105 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11012,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_EX_MA_SZ_0_14,
      I3 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o2,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1105_4215
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11015 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1241,
      I1 => u_decode_Mmux_EX_ALUFUNC240,
      I2 => u_decode_Mram_n186917,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116111,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11015_4216
    );
  u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o12 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_GND_6_o_INSTR_SEQ_3_MUX_435_o,
      I3 => u_decode_Mmux_DELAY_JUMP1222,
      O => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o12_4218
    );
  u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o14 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I2 => u_decode_INSTR_STATE(2),
      O => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o14_4219
    );
  u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o139 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_EX_KEEP_CYC,
      I1 => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o12_4218,
      I2 => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o14_4219,
      I3 => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o121,
      O => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o139_4221
    );
  u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o162 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o139_4221,
      I1 => u_decode_EX_MA_ISSUE2,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o162_4222
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11125 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_ALUFUNC51,
      I2 => N1997,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11125_4224
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11142 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I1 => u_decode_Mmux_DELAY_JUMP1332,
      I2 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11142_4225
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11161 : LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11142_4225,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11125_4224,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11116_4223,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11161_4226
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13135 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1503,
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I3 => N1992,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13135_4228
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13145 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13135_4228,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13124_4227,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13145_4229
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13160 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_3_1,
      I2 => u_decode_Mmux_DELAY_JUMP1504,
      I3 => u_decode_Mmux_DELAY_JUMP1505,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13160_4230
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13176 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13160_4230,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13145_4229,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13176_4231
    );
  u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o12 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o,
      I1 => u_decode_n1852(1),
      I2 => u_decode_Mram_n186925,
      I3 => u_decode_INSTR_SEQ_ZERO,
      O => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o12_4232
    );
  u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o19 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I2 => u_decode_n3183,
      O => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o19_4233
    );
  u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o111 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o12_4232,
      I2 => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o19_4233,
      O => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o111_4234
    );
  u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o145 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o,
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => u_decode_Mram_n186925,
      I3 => u_decode_EX_WRREG_Z11,
      O => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o145_4236
    );
  u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o165 : LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o145_4236,
      I2 => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o131_4235,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o165_4237
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11614 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE_14_13,
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => u_decode_Mmux_DELAY_JUMP1210,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11614_4239
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11616 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1163_4238,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11614_4239,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11616_4240
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11690 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC53,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116111,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11655_4242,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11626,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11690_4243
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116134 : LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11616_4240,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11690_4243,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116105_4244,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116134_4245
    );
  u_decode_IF_ISSUE7 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o,
      I2 => u_decode_Mram_n186917,
      I3 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      O => u_decode_IF_ISSUE7_4249
    );
  u_decode_IF_ISSUE98 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_STATE_14_61_3290,
      I1 => u_decode_INSTR_STATE(15),
      O => u_decode_IF_ISSUE98_4253
    );
  u_decode_IF_ISSUE101 : LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_IF_ISSUE98_4253,
      I2 => u_decode_IF_ISSUE62_4251,
      I3 => u_decode_IF_ISSUE74_4252,
      O => u_decode_IF_ISSUE101_4254
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      I1 => u_decode_Mmux_DELAY_JUMP1101,
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_1,
      O => N528
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_Q : LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => u_decode_WB2_MULCOM2(0),
      I1 => N528,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_Q_1000
    );
  u_decode_Mmux_MAC_S_LATCH11_SW0 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      O => N530
    );
  u_decode_Mmux_MAC_S_LATCH11 : LUT4
    generic map(
      INIT => X"A0EC"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => N530,
      I2 => u_decode_Mmux_MAC_S_LATCH111,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_WB_MAC_BUSY
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_1_3 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_Mmux_DELAY_JUMP1332,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_1_3_4257
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N2249,
      I1 => u_decode_Mmux_DELAY_JUMP1101,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_0_4259
    );
  u_datapath_const_zero42152 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => u_decode_CONST_IFDR(7),
      I1 => u_datapath_Mmux_aluiny2321_2152,
      I2 => N2062,
      O => u_datapath_const_zero42152_4261
    );
  u_datapath_const_zero421524 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => u_decode_CONST_IFDR(6),
      I1 => u_decode_CONST_SIGN82_216,
      I2 => u_decode_CONST_SIGN122_217,
      O => u_datapath_const_zero421524_4264
    );
  u_datapath_const_zero421551 : LUT4
    generic map(
      INIT => X"FCEC"
    )
    port map (
      I0 => u_datapath_const_zero421524_4264,
      I1 => u_datapath_const_zero421515_4262,
      I2 => u_datapath_const_zero421536_4265,
      I3 => N2160,
      O => u_datapath_const_zero421551_4266
    );
  u_datapath_const_zero422310 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_CONST_SIGN82_216,
      I1 => u_decode_CONST_ZERO82_213,
      I2 => u_decode_CONST_ZERO84_214,
      I3 => u_decode_CONST_ZERO42_210,
      O => u_datapath_const_zero422310_4268
    );
  u_datapath_const_zero422317 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_ALUFUNC_1_1_5333,
      I1 => u_decode_CONST_SIGN122_217,
      I2 => u_decode_CONST_SIGN8_215,
      I3 => u_decode_ALUFUNC(2),
      O => u_datapath_const_zero422317_4269
    );
  u_datapath_const_zero4214 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => u_decode_CONST_IFDR(3),
      I1 => u_decode_CONST_ZERO8_212,
      I2 => u_datapath_const_zero421,
      O => u_datapath_const_zero4214_4274
    );
  u_datapath_const_zero4219 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => u_decode_CONST_ZERO42_210,
      I1 => u_decode_CONST_IFDR(4),
      I2 => u_datapath_Mmux_aluiny2321_2152,
      I3 => u_datapath_Mmux_aluiny2325,
      O => u_datapath_const_zero4219_4275
    );
  u_decode_SLOT_DISPATCH_AND_29_o6 : LUT4
    generic map(
      INIT => X"E0C0"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_Mram_n186925,
      I2 => u_decode_INSTR_STATE_11_PWR_6_o_equal_527_o,
      I3 => N2232,
      O => u_decode_SLOT_DISPATCH_AND_29_o6_4279
    );
  u_datapath_Mmux_aluiny261_SW0 : LUT4
    generic map(
      INIT => X"153F"
    )
    port map (
      I0 => u_decode_CONST_IFDR(2),
      I1 => u_decode_CONST_IFDR(1),
      I2 => u_datapath_const_zero424,
      I3 => u_datapath_Mmux_aluiny2322_2151,
      O => N534
    );
  u_datapath_Mmux_ybus568 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus482_2136,
      I2 => u_datapath_srf_rd(3),
      I3 => ma_dr(3),
      O => u_datapath_Mmux_ybus568_4288
    );
  u_datapath_Mmux_ybus5637 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(3),
      I1 => u_datapath_Mmux_ybus5622_4289,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      O => u_datapath_Mmux_ybus5637_4290
    );
  u_datapath_Mmux_ybus5660 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(3),
      I1 => u_datapath_u_gpreg_n0081(3),
      I2 => u_datapath_Mmux_ybus4847,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus5660_4292
    );
  u_datapath_n0649_inv6 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE(10),
      I2 => N2004,
      O => u_datapath_n0649_inv6_4295
    );
  u_datapath_n0649_inv24 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_datapath_n0649_inv4_4294,
      I2 => u_datapath_n0649_inv6_4295,
      I3 => u_decode_INSTR_STATE(12),
      O => u_datapath_n0649_inv24_4296
    );
  u_datapath_n0649_inv79 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o2,
      I1 => u_decode_INSTR_STATE(4),
      I2 => u_decode_Mmux_EX_ALUFUNC790,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123,
      O => u_datapath_n0649_inv79_4298
    );
  u_datapath_Mmux_aluout322 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout125,
      I1 => u_datapath_Mmux_aluout124_2061,
      I2 => u_datapath_aluiny(17),
      I3 => u_datapath_Mmux_xbus1924_3980,
      O => u_datapath_Mmux_aluout322_4301
    );
  u_datapath_Mmux_aluout3212 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_Mmux_aluiny3212_4308,
      I2 => u_datapath_Mmux_aluout322_4301,
      I3 => u_datapath_Mmux_aluout329_4302,
      O => u_datapath_Mmux_aluout3212_4303
    );
  u_datapath_Mmux_ybus749 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_mult_MACH(9),
      I1 => u_datapath_Mmux_ybus745_4310,
      I2 => u_datapath_Mmux_ybus2613_2047,
      I3 => u_datapath_Mmux_ybus522,
      O => u_datapath_Mmux_ybus749_4311
    );
  u_datapath_Mmux_aluout743 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_aluiny(15),
      O => u_datapath_Mmux_aluout743_4315
    );
  u_datapath_Mmux_aluout7412 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout126,
      I1 => u_datapath_Mmux_aluiny3014_4335,
      I2 => u_datapath_Mmux_aluout743_4315,
      I3 => u_datapath_Mmux_aluout742_4314,
      O => u_datapath_Mmux_aluout7412_4316
    );
  u_datapath_Mmux_ybus7151 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACL(8),
      I1 => u_decode_RDSR_Y_189,
      O => u_datapath_Mmux_ybus7151_4323
    );
  u_datapath_Mmux_ybus7191 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_mult_MACH(8),
      I1 => u_datapath_Mmux_ybus7151_4323,
      I2 => u_datapath_Mmux_ybus2613_2047,
      I3 => N2067,
      O => u_datapath_Mmux_ybus7191_4324
    );
  u_datapath_Mmux_aluout772 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => N2173,
      I1 => u_datapath_Mmux_aluout126,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_aluout122_2067,
      O => u_datapath_Mmux_aluout772_4328
    );
  u_datapath_Mmux_aluout775 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout124_2061,
      I1 => u_datapath_Mmux_aluout125,
      I2 => u_datapath_aluiny(24),
      I3 => u_datapath_Mmux_xbus3624_3910,
      O => u_datapath_Mmux_aluout775_4329
    );
  u_datapath_Mmux_aluout2321 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(16),
      I3 => u_datapath_Mmux_aluiny112_4522,
      O => u_datapath_Mmux_aluout2321_4336
    );
  u_datapath_Mmux_aluout2348 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus1724_3993,
      I3 => u_datapath_u_alu_B_EOR_16_Q,
      O => u_datapath_Mmux_aluout2348_4337
    );
  u_datapath_Mmux_ybus686 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => u_mult_MACH(7),
      I1 => u_datapath_Mmux_ybus2613_2047,
      I2 => u_datapath_Mmux_ybus2615,
      I3 => N2236,
      O => u_datapath_Mmux_ybus686_4341
    );
  u_datapath_Mmux_ybus689 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_sr_7_Q,
      I1 => u_decode_RDSR_Y_189,
      I2 => u_datapath_Mmux_ybus261131,
      O => u_datapath_Mmux_ybus689_4343
    );
  u_datapath_Mmux_ybus6880 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_RDMACH_Y_187,
      I1 => u_decode_RDCONST_Y_219,
      O => u_datapath_Mmux_ybus2679
    );
  u_datapath_Mmux_ybus68125 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus264,
      I1 => u_datapath_Mmux_ybus6881_4345,
      I2 => u_datapath_Mmux_ybus682_4340,
      I3 => u_datapath_Mmux_ybus686_4341,
      O => u_datapath_Mmux_ybus68125_4346
    );
  u_datapath_Mmux_aluout5911 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_aluiny(31),
      I2 => u_datapath_Mmux_aluout593_4347,
      I3 => u_datapath_Mmux_aluout122_2067,
      O => u_datapath_Mmux_aluout5911_4348
    );
  u_datapath_Mmux_aluout5956 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus5324_3879,
      I3 => N2083,
      O => u_datapath_Mmux_aluout5956_4349
    );
  u_datapath_Mmux_aluout802 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => N2169,
      I1 => u_datapath_Mmux_aluout126,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_aluout122_2067,
      O => u_datapath_Mmux_aluout802_4351
    );
  u_datapath_Mmux_aluout805 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout124_2061,
      I1 => u_datapath_Mmux_aluout125,
      I2 => u_datapath_aluiny(25),
      I3 => u_datapath_Mmux_xbus3824_3906,
      O => u_datapath_Mmux_aluout805_4352
    );
  u_datapath_Mmux_aluout553 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout124_2061,
      I1 => u_datapath_aluiny(18),
      O => u_datapath_Mmux_aluout553_4361
    );
  u_datapath_Mmux_aluout5512 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout126,
      I1 => u_datapath_Mmux_aluiny2312_4442,
      I2 => u_datapath_Mmux_aluout553_4361,
      I3 => u_datapath_Mmux_aluout552_4360,
      O => u_datapath_Mmux_aluout5512_4362
    );
  u_datapath_Mmux_aluout5558 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_xbus(2),
      I3 => u_datapath_u_alu_B_EOR_2_Q,
      O => u_datapath_Mmux_aluout5558_4363
    );
  u_datapath_Mmux_aluout252 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(17),
      I3 => u_datapath_Mmux_aluiny1212_4498,
      O => u_datapath_Mmux_aluout252_4368
    );
  u_datapath_Mmux_aluout2548 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus1924_3980,
      I3 => u_datapath_u_alu_B_EOR_17_Q,
      O => u_datapath_Mmux_aluout2548_4369
    );
  u_datapath_Mmux_ybus656 : LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => u_mult_MACH(6),
      I1 => u_datapath_Mmux_ybus2613_2047,
      I2 => u_datapath_Mmux_ybus2615,
      I3 => u_datapath_const_zero421317_4175,
      O => u_datapath_Mmux_ybus656_4373
    );
  u_datapath_Mmux_ybus659 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_sr_6_Q,
      I1 => u_decode_RDSR_Y_189,
      I2 => u_datapath_Mmux_ybus261131,
      O => u_datapath_Mmux_ybus659_4375
    );
  u_datapath_Mmux_aluout61 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N2073,
      I1 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout61_4378
    );
  u_datapath_Mmux_aluout651 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout125,
      I1 => u_datapath_Mmux_aluout61_4378,
      I2 => u_datapath_Mmux_aluiny214_4106,
      I3 => u_datapath_Mmux_xbus4024_3902,
      O => u_datapath_Mmux_aluout65
    );
  u_datapath_Mmux_aluout6231 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout124_2061,
      I1 => u_datapath_aluiny(19),
      O => u_datapath_Mmux_aluout6231_4389
    );
  u_datapath_Mmux_aluout6212 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout126,
      I1 => u_datapath_Mmux_aluiny2612_4287,
      I2 => u_datapath_Mmux_aluout6231_4389,
      I3 => u_datapath_Mmux_aluout622_4388,
      O => u_datapath_Mmux_aluout6212_4390
    );
  u_datapath_Mmux_aluiny284 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(5),
      I1 => u_datapath_Mmux_aluiny211_2050,
      O => u_datapath_Mmux_aluiny284_4394
    );
  u_datapath_Mmux_aluout272 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_Mmux_aluiny2312_4442,
      I3 => u_datapath_aluiny(18),
      O => u_datapath_Mmux_aluout272_4396
    );
  u_datapath_Mmux_aluout2748 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus2124_3966,
      I3 => u_datapath_u_alu_B_EOR_18_Q,
      O => u_datapath_Mmux_aluout2748_4397
    );
  u_datapath_Mmux_ybus622 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus113,
      I2 => u_datapath_srf_rd(5),
      I3 => ma_dr(5),
      O => u_datapath_Mmux_ybus622_4400
    );
  u_datapath_Mmux_ybus629 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_sr_5_Q,
      I1 => u_decode_RDSR_Y_189,
      I2 => u_datapath_Mmux_ybus261131,
      O => u_datapath_Mmux_ybus629_4403
    );
  u_datapath_Mmux_ybus62125 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus264,
      I1 => u_datapath_Mmux_ybus6281_4405,
      I2 => u_datapath_Mmux_ybus622_4400,
      I3 => u_datapath_Mmux_ybus626_4401,
      O => u_datapath_Mmux_ybus62125_4406
    );
  u_datapath_Mmux_aluout95 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout125,
      I1 => u_datapath_Mmux_aluout61_4378,
      I2 => u_datapath_Mmux_aluiny314_4082,
      I3 => u_datapath_Mmux_xbus4224_3898,
      O => u_datapath_Mmux_aluout95_4407
    );
  u_datapath_Mmux_aluout917 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_Mmux_aluiny2612_4287,
      I2 => u_datapath_Mmux_aluout95_4407,
      I3 => u_datapath_Mmux_aluout97_4408,
      O => u_datapath_Mmux_aluout917_4409
    );
  u_datapath_Mmux_aluout462 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_Mmux_aluiny214_4106,
      I3 => u_datapath_aluiny(26),
      O => u_datapath_Mmux_aluout462_4412
    );
  u_datapath_Mmux_aluout6531 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_aluiny(12),
      O => u_datapath_Mmux_aluout6531_4417
    );
  u_datapath_Mmux_aluout65121 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout126,
      I1 => u_datapath_Mmux_aluiny2714_4423,
      I2 => u_datapath_Mmux_aluout6531_4417,
      I3 => u_datapath_Mmux_aluout6521_4416,
      O => u_datapath_Mmux_aluout6512
    );
  u_datapath_Mmux_aluiny274 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_datapath_const_zero4244_4276,
      O => u_datapath_Mmux_aluiny274_4422
    );
  u_datapath_Mmux_aluout2948 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus2324_3951,
      I3 => u_datapath_u_alu_B_EOR_19_Q,
      O => u_datapath_Mmux_aluout2948_4425
    );
  u_datapath_Mmux_ybus5921 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus113,
      I2 => u_datapath_srf_rd(4),
      I3 => ma_dr(4),
      O => u_datapath_Mmux_ybus5921_4427
    );
  u_datapath_Mmux_ybus599 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_sr_4_Q,
      I1 => u_decode_RDSR_Y_189,
      I2 => u_datapath_Mmux_ybus261131,
      O => u_datapath_Mmux_ybus599_4430
    );
  u_datapath_Mmux_ybus59125 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus264,
      I1 => u_datapath_Mmux_ybus5981_4432,
      I2 => u_datapath_Mmux_ybus5921_4427,
      I3 => u_datapath_Mmux_ybus596_4428,
      O => u_datapath_Mmux_ybus59125_4433
    );
  u_datapath_Mmux_aluout124 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_ALUFUNC(0),
      I1 => u_datapath_Mmux_aluout126,
      I2 => u_datapath_aluiny(12),
      O => u_datapath_Mmux_aluout1241_4435
    );
  u_datapath_Mmux_aluout1214 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_Mmux_aluiny2714_4423,
      I2 => u_datapath_Mmux_aluout1221_4434,
      I3 => u_datapath_Mmux_aluout1241_4435,
      O => u_datapath_Mmux_aluout1214_4436
    );
  u_datapath_Mmux_aluout1270 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus924_4041,
      I3 => u_datapath_u_alu_B_EOR_12_Q,
      O => u_datapath_Mmux_aluout1270_4437
    );
  u_datapath_Mmux_aluiny2322_SW0 : LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => u_decode_CONST_SIGN82_216,
      I1 => u_decode_CONST_SIGN122_217,
      I2 => u_decode_CONST_SIGN8_215,
      I3 => u_decode_CONST_ZERO84_214,
      O => N539
    );
  u_datapath_Mmux_aluiny2322 : LUT4
    generic map(
      INIT => X"FECC"
    )
    port map (
      I0 => u_decode_CONST_ZERO82_213,
      I1 => u_decode_CONST_ZERO42_210,
      I2 => N539,
      I3 => N2078,
      O => u_datapath_Mmux_aluiny2322_2151
    );
  u_datapath_Mmux_aluiny2321 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(2),
      I1 => u_datapath_Mmux_aluiny210_2049,
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => ma_dr(2),
      O => u_datapath_Mmux_aluiny2323
    );
  u_datapath_Mmux_aluiny23234 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_CONST_IFDR(0),
      I1 => u_datapath_const_zero424,
      I2 => u_decode_CONST_IFDR(1),
      I3 => u_datapath_Mmux_aluiny2322_2151,
      O => u_datapath_Mmux_aluiny23234_4445
    );
  u_datapath_Mmux_ybus4814 : LUT4
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(2),
      I1 => u_mult_MACH(2),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => u_datapath_Mmux_ybus4814_4446
    );
  u_datapath_Mmux_ybus4852 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(2),
      I1 => u_datapath_u_gpreg_n0081(2),
      I2 => N2165,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus4852_4450
    );
  u_datapath_Mmux_aluout683 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_aluiny(13),
      O => u_datapath_Mmux_aluout683_4456
    );
  u_datapath_Mmux_aluout6812 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout126,
      I1 => u_datapath_Mmux_aluiny2814_4395,
      I2 => u_datapath_Mmux_aluout683_4456,
      I3 => u_datapath_Mmux_aluout682_4455,
      O => u_datapath_Mmux_aluout6812_4457
    );
  u_datapath_Mmux_aluout342 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(20),
      I3 => u_datapath_Mmux_aluiny2714_4423,
      O => u_datapath_Mmux_aluout342_4460
    );
  u_datapath_Mmux_aluout154 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_ALUFUNC(0),
      I1 => u_datapath_Mmux_aluout126,
      I2 => u_datapath_aluiny(13),
      O => u_datapath_Mmux_aluout154_4464
    );
  u_datapath_Mmux_aluout1514 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_Mmux_aluiny2814_4395,
      I2 => u_datapath_Mmux_aluout154_4464,
      I3 => u_datapath_Mmux_aluout152_4463,
      O => u_datapath_Mmux_aluout1514_4465
    );
  u_datapath_Mmux_aluout1570 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus1124_4029,
      I3 => u_datapath_u_alu_B_EOR_13_Q,
      O => u_datapath_Mmux_aluout1570_4466
    );
  u_datapath_Mmux_aluout713 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_aluiny(14),
      O => u_datapath_Mmux_aluout713_4472
    );
  u_datapath_Mmux_aluout7112 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout126,
      I1 => u_datapath_Mmux_aluiny2914_4367,
      I2 => u_datapath_Mmux_aluout713_4472,
      I3 => u_datapath_Mmux_aluout712_4471,
      O => u_datapath_Mmux_aluout7112_4473
    );
  u_datapath_Mmux_aluout3684 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout3648_4477,
      I3 => u_datapath_u_alu_SUM(21),
      O => u_datapath_Mmux_aluout3684_4478
    );
  u_datapath_Mmux_aluout184 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_ALUFUNC(0),
      I1 => u_datapath_Mmux_aluout126,
      I2 => u_datapath_aluiny(14),
      O => u_datapath_Mmux_aluout184_4481
    );
  u_datapath_Mmux_aluout1870 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus1324_4019,
      I3 => u_datapath_u_alu_B_EOR_14_Q,
      O => u_datapath_Mmux_aluout1870_4483
    );
  u_datapath_Mmux_w_bcc32_SW0 : LUT4
    generic map(
      INIT => X"9DBF"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => u_decode_RDDIV_Z_228,
      I2 => u_datapath_divout(0),
      I3 => u_datapath_sftout(0),
      O => N541
    );
  u_datapath_Mmux_w_bcc32_SW1 : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_divout(0),
      I2 => u_decode_RDSFT_Z_222,
      I3 => u_datapath_sftout(0),
      O => N542
    );
  u_datapath_Mmux_aluout32 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout125,
      I1 => N2025,
      I2 => u_datapath_aluiny(16),
      I3 => u_datapath_Mmux_xbus1724_3993,
      O => u_datapath_Mmux_aluout32_4491
    );
  u_datapath_Mmux_aluout312 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_Mmux_aluiny3112,
      I2 => u_datapath_Mmux_aluout39_4492,
      I3 => u_datapath_Mmux_aluout32_4491,
      O => u_datapath_Mmux_aluout312_4493
    );
  u_datapath_Mmux_aluiny122 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(1),
      I1 => u_datapath_Mmux_aluiny2101,
      I2 => u_datapath_Mmux_aluiny2111,
      I3 => ma_dr(1),
      O => u_datapath_Mmux_aluiny122_4496
    );
  u_datapath_Mmux_aluout382 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(22),
      I3 => u_datapath_Mmux_aluiny2914_4367,
      O => u_datapath_Mmux_aluout382_4499
    );
  u_datapath_Mmux_aluout3848 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus3224_3925,
      I3 => u_datapath_u_alu_B_EOR_22_Q,
      O => u_datapath_Mmux_aluout3848_4500
    );
  u_datapath_Mmux_ybus262 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus113,
      I2 => u_datapath_srf_rd(1),
      I3 => ma_dr(1),
      O => u_datapath_Mmux_ybus262_4503
    );
  u_datapath_Mmux_ybus268 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_sr_1_Q,
      I1 => u_decode_RDSR_Y_189,
      I2 => u_datapath_Mmux_ybus261131,
      O => u_datapath_Mmux_ybus268_4505
    );
  u_datapath_Mmux_ybus26122 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus264,
      I1 => u_datapath_Mmux_ybus2680_4508,
      I2 => u_datapath_Mmux_ybus262_4503,
      I3 => u_datapath_Mmux_ybus265_4504,
      O => u_datapath_Mmux_ybus26122_4509
    );
  u_datapath_Mmux_aluout212 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_aluiny(31),
      I1 => u_datapath_Mmux_aluout124_2061,
      I2 => u_datapath_Mmux_aluout125,
      I3 => u_datapath_Mmux_xbus5324_3879,
      O => u_datapath_Mmux_aluout212_4510
    );
  u_datapath_Mmux_aluout2122 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout122_2067,
      I1 => u_datapath_Mmux_aluiny3014_4335,
      I2 => u_datapath_Mmux_aluout123,
      I3 => u_datapath_Mmux_aluout215_4511,
      O => u_datapath_Mmux_aluout2122_4512
    );
  u_datapath_Mmux_aluout2170 : LUT4
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus1524_4006,
      I3 => u_datapath_u_alu_B_EOR_15_Q,
      O => u_datapath_Mmux_aluout2170_4513
    );
  u_datapath_Mmux_aluout5784 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout5748_4516,
      I3 => u_datapath_u_alu_SUM(30),
      O => u_datapath_Mmux_aluout5784_4517
    );
  u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT112 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1,
      O => u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT112_4519
    );
  u_datapath_Mmux_aluiny12 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_datapath_const_zero421121_4248,
      I2 => ma_dr(0),
      I3 => N2218,
      O => u_datapath_Mmux_aluiny12_4520
    );
  u_datapath_Mmux_aluiny131 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(0),
      I1 => N2153,
      O => u_datapath_Mmux_aluiny13_4521
    );
  u_datapath_Mmux_aluiny112 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny12_4520,
      I2 => u_datapath_Mmux_aluiny13_4521,
      I3 => u_datapath_Mmux_ybus3122_4537,
      O => u_datapath_Mmux_aluiny112_4522
    );
  u_datapath_Mmux_aluout402 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(23),
      I3 => u_datapath_Mmux_aluiny3014_4335,
      O => u_datapath_Mmux_aluout402_4523
    );
  u_datapath_Mmux_ybus32 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus113,
      I2 => u_datapath_srf_rd(0),
      I3 => ma_dr(0),
      O => u_datapath_Mmux_ybus32_4533
    );
  u_datapath_Mmux_ybus35 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_mult_MACH(0),
      I1 => u_datapath_Mmux_ybus2613_2047,
      I2 => u_datapath_Mmux_ybus2615,
      I3 => u_datapath_const_zero421121_4248,
      O => u_datapath_Mmux_ybus35_4534
    );
  u_datapath_Mmux_ybus38 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_sr_0_Q,
      I1 => u_decode_RDSR_Y_189,
      I2 => N2063,
      O => u_datapath_Mmux_ybus38_4535
    );
  u_decode_Mmux_EX_ALUFUNC77 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      I1 => u_decode_n1427,
      I2 => u_decode_INSTR_STATE(11),
      I3 => u_decode_INSTR_SEQ(0),
      O => u_decode_Mmux_EX_ALUFUNC77_4539
    );
  u_decode_Mmux_EX_ALUFUNC722 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o,
      I1 => u_decode_Mmux_EX_ALUFUNC77_4539,
      I2 => u_decode_Mmux_EX_ALUFUNC711_4540,
      O => u_decode_Mmux_EX_ALUFUNC722_4541
    );
  u_decode_Mmux_EX_ALUFUNC744 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N2296,
      I1 => u_decode_Mmux_DELAY_JUMP1505,
      I2 => u_decode_Mmux_EX_ALUFUNC722_4541,
      I3 => u_decode_Mmux_EX_ALUFUNC71_4538,
      O => u_decode_Mmux_EX_ALUFUNC744_4542
    );
  u_decode_Mmux_EX_ALUFUNC7107 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(12),
      O => u_decode_Mmux_EX_ALUFUNC7107_4545
    );
  u_decode_Mmux_EX_ALUFUNC7154 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_INSTR_STATE(14),
      I3 => u_decode_Mmux_EX_ALUFUNC52,
      O => u_decode_Mmux_EX_ALUFUNC7154_4548
    );
  u_decode_Mmux_EX_ALUFUNC7165 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC51,
      I1 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o,
      I2 => u_decode_Mmux_EX_ALUFUNC7154_4548,
      I3 => u_decode_Mmux_EX_ALUFUNC7151_4547,
      O => u_decode_Mmux_EX_ALUFUNC7165_4549
    );
  u_decode_Mmux_EX_ALUFUNC43 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => N2293,
      I1 => u_decode_Mmux_EX_ALUFUNC240,
      I2 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o1,
      O => u_decode_Mmux_EX_ALUFUNC43_4552
    );
  u_decode_Mmux_EX_ALUFUNC449 : LUT4
    generic map(
      INIT => X"080F"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE(3),
      I3 => u_decode_INSTR_STATE(2),
      O => u_decode_Mmux_EX_ALUFUNC449_4555
    );
  u_decode_Mmux_EX_ALUFUNC468 : LUT4
    generic map(
      INIT => X"CCC8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC449_4555,
      I1 => u_decode_Mmux_DELAY_JUMP1503,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1,
      I3 => u_decode_Mmux_EX_ALUFUNC444_4554,
      O => u_decode_Mmux_EX_ALUFUNC468_4556
    );
  u_decode_Mmux_EX_ALUFUNC477 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC468_4556,
      I1 => u_decode_Mmux_EX_ALUFUNC432_4553,
      O => u_decode_Mmux_EX_ALUFUNC477_4557
    );
  u_decode_Mmux_EX_ALUFUNC4101 : LUT4
    generic map(
      INIT => X"50DC"
    )
    port map (
      I0 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      O => u_decode_Mmux_EX_ALUFUNC4101_4558
    );
  u_decode_Mmux_EX_ALUFUNC4132 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1505,
      I1 => u_decode_n2542(0),
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o,
      I3 => u_decode_Mmux_EX_ALUFUNC4117_4559,
      O => u_decode_Mmux_EX_ALUFUNC4132_4560
    );
  u_decode_Mmux_EX_ALUFUNC2165 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_1,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I2 => u_decode_INSTR_STATE_3_PWR_6_o_equal_262_o,
      O => u_decode_Mmux_EX_ALUFUNC2165_4569
    );
  u_decode_Mmux_EX_ALUFUNC2186 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => N2008,
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE(14),
      I3 => u_decode_Mmux_EX_ALUFUNC55,
      O => u_decode_Mmux_EX_ALUFUNC2186_4571
    );
  u_decode_Mmux_EX_ALUFUNC2189 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC52,
      I1 => u_decode_Mmux_EX_ALUFUNC2165_4569,
      I2 => u_decode_Mmux_EX_ALUFUNC2168_4570,
      I3 => u_decode_Mmux_EX_ALUFUNC2186_4571,
      O => u_decode_Mmux_EX_ALUFUNC2189_4572
    );
  u_decode_Mmux_EX_ALUFUNC2216 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => N2238,
      I1 => u_decode_INSTR_STATE(5),
      I2 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I3 => u_decode_INSTR_SEQ_ZERO,
      O => u_decode_Mmux_EX_ALUFUNC2216_4574
    );
  u_datapath_Mmux_w_bcc374 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_ALUFUNC(4),
      I1 => u_decode_ALUFUNC(2),
      I2 => u_datapath_Mmux_aluout12111,
      I3 => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_w_bcc374_4577
    );
  u_datapath_Mmux_w_bcc3114 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_datapath_Mmux_xbus779_4072,
      I1 => u_datapath_Mmux_xbus7179_4132,
      I2 => u_datapath_Mmux_xbus7479_4118,
      I3 => u_datapath_Mmux_xbus2630_4184,
      O => u_datapath_Mmux_w_bcc3114_4579
    );
  u_datapath_Mmux_w_bcc3139 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4024_3902,
      I1 => u_datapath_Mmux_xbus4224_3898,
      I2 => u_datapath_Mmux_xbus4424_3888,
      I3 => u_datapath_Mmux_xbus4624_3884,
      O => u_datapath_Mmux_w_bcc3139_4580
    );
  u_datapath_Mmux_w_bcc3146 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3824_3906,
      I1 => u_datapath_Mmux_xbus3624_3910,
      I2 => u_datapath_Mmux_xbus3424_3916,
      I3 => u_datapath_Mmux_xbus3224_3925,
      O => u_datapath_Mmux_w_bcc3146_4581
    );
  u_datapath_Mmux_w_bcc3160 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_Mmux_w_bcc3114_4579,
      I1 => u_datapath_Mmux_w_bcc3146_4581,
      I2 => u_datapath_Mmux_w_bcc3139_4580,
      I3 => u_datapath_Mmux_w_bcc3100_4578,
      O => u_datapath_Mmux_w_bcc3160_4582
    );
  u_datapath_Mmux_w_bcc3202 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1924_3980,
      I1 => u_datapath_Mmux_xbus1724_3993,
      I2 => u_datapath_Mmux_xbus1524_4006,
      I3 => u_datapath_Mmux_xbus1324_4019,
      O => u_datapath_Mmux_w_bcc3202_4584
    );
  u_datapath_Mmux_w_bcc3218 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6831_4167,
      I1 => u_datapath_Mmux_xbus924_4041,
      I2 => u_datapath_Mmux_xbus1124_4029,
      O => u_datapath_Mmux_w_bcc3218_4585
    );
  u_datapath_Mmux_w_bcc3223 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_datapath_Mmux_xbus330_4158,
      I1 => u_datapath_Mmux_xbus5931_4180,
      I2 => u_datapath_Mmux_xbus6232_4052,
      O => u_datapath_Mmux_w_bcc3223_4586
    );
  u_datapath_Mmux_w_bcc3235 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_Mmux_w_bcc3223_4586,
      I1 => u_datapath_Mmux_w_bcc3218_4585,
      I2 => u_datapath_Mmux_w_bcc3202_4584,
      I3 => u_datapath_Mmux_w_bcc3195_4583,
      O => u_datapath_Mmux_w_bcc3235_4587
    );
  u_datapath_Mmux_w_bcc3286 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => u_datapath_Mmux_w_bcc31,
      I1 => u_datapath_Mmux_aluout3105_4495,
      I2 => u_datapath_Mmux_aluout32105_4305,
      I3 => N2234,
      O => u_datapath_Mmux_w_bcc3286_4589
    );
  u_datapath_Mmux_w_bcc3365 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => u_datapath_Mmux_aluout59102_4350,
      I1 => u_datapath_Mmux_w_bcc3352_4592,
      I2 => u_datapath_Mmux_w_bcc3313_4590,
      I3 => u_datapath_Mmux_w_bcc3326_4591,
      O => u_datapath_Mmux_w_bcc3365_4593
    );
  u_datapath_Mmux_w_bcc3404 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_datapath_Mmux_aluout65105_4420,
      I1 => u_datapath_Mmux_aluout62105_4392,
      I2 => u_datapath_Mmux_aluout12117,
      I3 => N2235,
      O => u_datapath_Mmux_w_bcc3404_4595
    );
  u_datapath_Mmux_w_bcc3418 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => u_datapath_Mmux_aluout4894_4454,
      I1 => u_datapath_Mmux_aluout5094_4470,
      I2 => u_datapath_Mmux_w_bcc3404_4595,
      I3 => u_datapath_Mmux_w_bcc3388_4594,
      O => u_datapath_Mmux_w_bcc3418_4596
    );
  u_datapath_Mmux_w_bcc3536 : LUT4
    generic map(
      INIT => X"80C4"
    )
    port map (
      I0 => u_datapath_sr_9_Q,
      I1 => u_decode_RDDIV_Z_228,
      I2 => N2214,
      I3 => u_datapath_u_divider_Qo_v_bdd1,
      O => u_datapath_Mmux_w_bcc3536_4601
    );
  u_datapath_Mmux_w_bcc3560 : LUT4
    generic map(
      INIT => X"2E22"
    )
    port map (
      I0 => u_datapath_sr_0_Q,
      I1 => u_decode_WRSR_Z_190,
      I2 => u_datapath_Mmux_zbus113,
      I3 => N2200,
      O => u_datapath_Mmux_w_bcc3560_4604
    );
  u_datapath_Mmux_w_bcc3583 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_T_CLR_230,
      I1 => u_decode_MQT_DV0SET_229,
      O => u_datapath_Mmux_w_bcc3583_4605
    );
  u_datapath_Mmux_w_bcc3587 : LUT4
    generic map(
      INIT => X"C4C0"
    )
    port map (
      I0 => u_decode_WRSR_W_191,
      I1 => u_datapath_Mmux_w_bcc3583_4605,
      I2 => u_datapath_Mmux_w_bcc3549,
      I3 => u_datapath_Mmux_w_bcc3560_4604,
      O => u_datapath_Mmux_w_bcc3587_4606
    );
  u_datapath_Mmux_w_bcc3720 : LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      I0 => u_decode_T_CRYSET_225,
      I1 => u_datapath_Mmux_w_bcc356_4576,
      I2 => u_datapath_Mmux_w_bcc3678_4607,
      I3 => u_datapath_Mmux_w_bcc3506_4599,
      O => u_datapath_Mmux_w_bcc3720_4608
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(30),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_30_rt_4609
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(29),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_29_rt_4610
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(28),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_28_rt_4611
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(27),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_27_rt_4612
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(26),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_26_rt_4613
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(25),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_25_rt_4614
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(24),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_24_rt_4615
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(23),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_23_rt_4616
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(22),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_22_rt_4617
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(21),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_21_rt_4618
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(20),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_20_rt_4619
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(19),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_19_rt_4620
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(18),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_18_rt_4621
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(17),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_17_rt_4622
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(16),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_16_rt_4623
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(15),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_15_rt_4624
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(14),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_14_rt_4625
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(13),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_13_rt_4626
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(12),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_12_rt_4627
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(11),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_11_rt_4628
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(10),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_10_rt_4629
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(9),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_9_rt_4630
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(8),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_8_rt_4631
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(7),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_7_rt_4632
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(6),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_6_rt_4633
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(5),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_5_rt_4634
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(4),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_4_rt_4635
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(3),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_3_rt_4636
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(2),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_cy_2_rt_4637
    );
  u_datapath_u_alu_Madd_SUM_cy_31_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(31),
      O => u_datapath_u_alu_Madd_SUM_cy_31_rt_4638
    );
  u_datapath_u_alu_Madd_SUM_cy_30_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(30),
      O => u_datapath_u_alu_Madd_SUM_cy_30_rt_4639
    );
  u_datapath_u_alu_Madd_SUM_cy_29_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(29),
      O => u_datapath_u_alu_Madd_SUM_cy_29_rt_4640
    );
  u_datapath_u_alu_Madd_SUM_cy_28_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(28),
      O => u_datapath_u_alu_Madd_SUM_cy_28_rt_4641
    );
  u_datapath_u_alu_Madd_SUM_cy_27_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(27),
      O => u_datapath_u_alu_Madd_SUM_cy_27_rt_4642
    );
  u_datapath_u_alu_Madd_SUM_cy_26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(26),
      O => u_datapath_u_alu_Madd_SUM_cy_26_rt_4643
    );
  u_datapath_u_alu_Madd_SUM_cy_25_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(25),
      O => u_datapath_u_alu_Madd_SUM_cy_25_rt_4644
    );
  u_datapath_u_alu_Madd_SUM_cy_24_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(24),
      O => u_datapath_u_alu_Madd_SUM_cy_24_rt_4645
    );
  u_datapath_u_alu_Madd_SUM_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(23),
      O => u_datapath_u_alu_Madd_SUM_cy_23_rt_4646
    );
  u_datapath_u_alu_Madd_SUM_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(22),
      O => u_datapath_u_alu_Madd_SUM_cy_22_rt_4647
    );
  u_datapath_u_alu_Madd_SUM_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(21),
      O => u_datapath_u_alu_Madd_SUM_cy_21_rt_4648
    );
  u_datapath_u_alu_Madd_SUM_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(20),
      O => u_datapath_u_alu_Madd_SUM_cy_20_rt_4649
    );
  u_datapath_u_alu_Madd_SUM_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(19),
      O => u_datapath_u_alu_Madd_SUM_cy_19_rt_4650
    );
  u_datapath_u_alu_Madd_SUM_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(18),
      O => u_datapath_u_alu_Madd_SUM_cy_18_rt_4651
    );
  u_datapath_u_alu_Madd_SUM_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(17),
      O => u_datapath_u_alu_Madd_SUM_cy_17_rt_4652
    );
  u_datapath_u_alu_Madd_SUM_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(16),
      O => u_datapath_u_alu_Madd_SUM_cy_16_rt_4653
    );
  u_datapath_u_alu_Madd_SUM_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(15),
      O => u_datapath_u_alu_Madd_SUM_cy_15_rt_4654
    );
  u_datapath_u_alu_Madd_SUM_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(14),
      O => u_datapath_u_alu_Madd_SUM_cy_14_rt_4655
    );
  u_datapath_u_alu_Madd_SUM_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(13),
      O => u_datapath_u_alu_Madd_SUM_cy_13_rt_4656
    );
  u_datapath_u_alu_Madd_SUM_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(12),
      O => u_datapath_u_alu_Madd_SUM_cy_12_rt_4657
    );
  u_datapath_u_alu_Madd_SUM_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(11),
      O => u_datapath_u_alu_Madd_SUM_cy_11_rt_4658
    );
  u_datapath_u_alu_Madd_SUM_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(10),
      O => u_datapath_u_alu_Madd_SUM_cy_10_rt_4659
    );
  u_datapath_u_alu_Madd_SUM_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(9),
      O => u_datapath_u_alu_Madd_SUM_cy_9_rt_4660
    );
  u_datapath_u_alu_Madd_SUM_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(8),
      O => u_datapath_u_alu_Madd_SUM_cy_8_rt_4661
    );
  u_datapath_u_alu_Madd_SUM_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(7),
      O => u_datapath_u_alu_Madd_SUM_cy_7_rt_4662
    );
  u_datapath_u_alu_Madd_SUM_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(6),
      O => u_datapath_u_alu_Madd_SUM_cy_6_rt_4663
    );
  u_datapath_u_alu_Madd_SUM_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(5),
      O => u_datapath_u_alu_Madd_SUM_cy_5_rt_4664
    );
  u_datapath_u_alu_Madd_SUM_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(4),
      O => u_datapath_u_alu_Madd_SUM_cy_4_rt_4665
    );
  u_datapath_u_alu_Madd_SUM_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(3),
      O => u_datapath_u_alu_Madd_SUM_cy_3_rt_4666
    );
  u_datapath_u_alu_Madd_SUM_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(2),
      O => u_datapath_u_alu_Madd_SUM_cy_2_rt_4667
    );
  u_datapath_u_alu_Madd_SUM_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_u_alu_Madd_SUM_lut(1),
      O => u_datapath_u_alu_Madd_SUM_cy_1_rt_4668
    );
  u_mult_STATE_n0345_4_11 : LUT4
    generic map(
      INIT => X"FE9E"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_1568,
      I1 => u_mult_STATE_FSM_FFd1_1566,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      I3 => u_mult_STATE_FSM_FFd2_1567,
      O => u_mult_STATE_n0345_4_1_4669
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_31_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_pc(31),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_xor_31_rt_4670
    );
  u_datapath_Mmux_addsub11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_decode_ALUFUNC(4),
      I1 => u_decode_ALUFUNC(3),
      I2 => N351,
      O => u_datapath_Mmux_addsub1_4671
    );
  u_datapath_const_zero422376_SW0 : LUT3
    generic map(
      INIT => X"13"
    )
    port map (
      I0 => u_decode_CONST_IFDR(0),
      I1 => u_datapath_const_zero422332_4270,
      I2 => u_datapath_Mmux_aluiny2322_2151,
      O => N546
    );
  u_datapath_Mmux_ybus593 : LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      I0 => u_datapath_Mmux_ybus564_4111,
      I1 => u_datapath_Mmux_ybus542_4110,
      I2 => u_datapath_Mmux_ybus5177_3870,
      I3 => u_datapath_Mmux_ybus52_4107,
      O => u_datapath_Mmux_ybus593_4112
    );
  u_datapath_Mmux_ybus793 : LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      I0 => u_datapath_Mmux_ybus764_4087,
      I1 => u_datapath_Mmux_ybus742_4086,
      I2 => u_datapath_Mmux_ybus5177_3870,
      I3 => u_datapath_Mmux_ybus72_4083,
      O => u_datapath_Mmux_ybus793_4088
    );
  u_decode_Mmux_EX_WRMAAD_TEMP_GND_6_o_MUX_269_o1_SW2 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1222,
      I1 => u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o,
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o,
      I3 => u_decode_Mmux_DELAY_JUMP1210,
      O => N548
    );
  u_decode_Mmux_EX_WRMAAD_TEMP_GND_6_o_MUX_269_o1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_decode_Mram_n186925,
      I1 => N548,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_EX_WRMAAD_TEMP_GND_6_o_MUX_269_o
    );
  u_datapath_u_alu_Madd_SUM_lut_0_Q : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => u_datapath_sr_0_Q,
      I1 => u_datapath_w_cryeove(1),
      I2 => u_datapath_addsub,
      I3 => u_datapath_u_alu_n0091(0),
      O => u_datapath_u_alu_Madd_SUM_lut(0)
    );
  u_datapath_Mmux_ybus542 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_xbus52_2073,
      I1 => u_datapath_Mmux_ybus525_2079,
      I2 => u_datapath_Mmux_ybus53110_4109,
      O => u_datapath_Mmux_ybus542_4110
    );
  u_datapath_Mmux_ybus742 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_datapath_Mmux_xbus72_2075,
      I1 => u_datapath_Mmux_ybus525_2079,
      I2 => u_datapath_Mmux_ybus731_4085,
      O => u_datapath_Mmux_ybus742_4086
    );
  u_datapath_Mmux_aluout2794 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => u_datapath_Mmux_aluout272_4396,
      I2 => N2187,
      O => u_datapath_Mmux_aluout2794_4399
    );
  u_datapath_Mmux_aluout4494 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => N2183,
      I2 => u_datapath_Mmux_aluout4484_4386,
      O => u_datapath_Mmux_aluout4494_4387
    );
  u_datapath_Mmux_aluout4294 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => N2177,
      I2 => u_datapath_Mmux_aluout4284_4358,
      O => u_datapath_Mmux_aluout4294_4359
    );
  u_datapath_Mmux_aluout4094 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => u_datapath_Mmux_aluout402_4523,
      I2 => N2203,
      O => u_datapath_Mmux_aluout4094_4526
    );
  u_datapath_Mmux_aluout3894 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => u_datapath_Mmux_aluout382_4499,
      I2 => N2201,
      O => u_datapath_Mmux_aluout3894_4502
    );
  u_datapath_Mmux_aluout3694 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => u_datapath_Mmux_aluout362_4476,
      I2 => u_datapath_Mmux_aluout3684_4478,
      O => u_datapath_Mmux_aluout3694_4479
    );
  u_datapath_Mmux_aluout2594 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => u_datapath_Mmux_aluout252_4368,
      I2 => N2182,
      O => u_datapath_Mmux_aluout2594_4371
    );
  u_datapath_Mmux_aluout2394 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => u_datapath_Mmux_aluout2321_4336,
      I2 => N2176,
      O => u_datapath_Mmux_aluout2394_4339
    );
  u_datapath_Mmux_aluout5794 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => N2202,
      I2 => u_datapath_Mmux_aluout5784_4517,
      O => u_datapath_Mmux_aluout5794_4518
    );
  u_datapath_Mmux_aluout5294 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => N2198,
      I2 => u_datapath_Mmux_aluout5284_4487,
      O => u_datapath_Mmux_aluout5294_4488
    );
  u_datapath_Mmux_aluout4694 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout232_2055,
      I1 => u_datapath_Mmux_aluout462_4412,
      I2 => N2188,
      O => u_datapath_Mmux_aluout4694_4415
    );
  u_datapath_Mmux_w_bcc3749 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_decode_T_CMPSET_224,
      I1 => u_datapath_cmpresult,
      I2 => u_datapath_Mmux_w_bcc3720_4608,
      O => t_bcc
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11030 : LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1105_4215,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1101_4214,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11015_4216,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11030_4217
    );
  u_datapath_pc_0_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(0),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_0_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_0_dpot_4678
    );
  u_datapath_pc_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(1),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_1_Q,
      I2 => N2273,
      O => u_datapath_pc_1_dpot_4679
    );
  u_datapath_pc_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(2),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_2_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_2_dpot_4680
    );
  u_datapath_pc_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(3),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_3_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_3_dpot_4681
    );
  u_datapath_pc_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(4),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_4_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_4_dpot_4682
    );
  u_datapath_pc_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(5),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_5_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_5_dpot_4683
    );
  u_datapath_pc_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(6),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_6_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_6_dpot_4684
    );
  u_datapath_pc_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(7),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_7_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_7_dpot_4685
    );
  u_datapath_pc_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(8),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_8_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_8_dpot_4686
    );
  u_datapath_pc_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(9),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_9_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_9_dpot_4687
    );
  u_datapath_pc_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(10),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_10_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_10_dpot_4688
    );
  u_datapath_pc_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(11),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_11_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_11_dpot_4689
    );
  u_datapath_pc_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(12),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_12_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_12_dpot_4690
    );
  u_datapath_pc_13_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(13),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_13_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_13_dpot_4691
    );
  u_datapath_pc_14_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(14),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_14_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_14_dpot_4692
    );
  u_datapath_pc_15_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(15),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_15_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_15_dpot_4693
    );
  u_datapath_pc_16_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(16),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_16_Q,
      I2 => u_datapath_n0649_inv177_rstpot_4677,
      O => u_datapath_pc_16_dpot_4694
    );
  u_datapath_pc_17_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(17),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_17_Q,
      I2 => N2332,
      O => u_datapath_pc_17_dpot_4695
    );
  u_datapath_pc_18_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(18),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_18_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_18_dpot_4696
    );
  u_datapath_pc_19_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(19),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_19_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_19_dpot_4697
    );
  u_datapath_pc_20_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(20),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_20_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_20_dpot_4698
    );
  u_datapath_pc_21_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(21),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_21_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_21_dpot_4699
    );
  u_datapath_pc_22_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(22),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_22_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_22_dpot_4700
    );
  u_datapath_pc_23_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(23),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_23_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_23_dpot_4701
    );
  u_datapath_pc_24_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(24),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_24_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_24_dpot_4702
    );
  u_datapath_pc_25_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(25),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_25_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_25_dpot_4703
    );
  u_datapath_pc_26_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(26),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_26_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_26_dpot_4704
    );
  u_datapath_pc_27_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(27),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_27_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_27_dpot_4705
    );
  u_datapath_pc_28_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(28),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_28_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_28_dpot_4706
    );
  u_datapath_pc_29_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(29),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_29_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_29_dpot_4707
    );
  u_datapath_pc_30_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(30),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_30_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_30_dpot_4708
    );
  u_datapath_pc_31_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_datapath_pc(31),
      I1 => u_datapath_pc_31_zbus_31_mux_119_OUT_31_Q,
      I2 => u_datapath_n0649_inv177_rstpot1,
      O => u_datapath_pc_31_dpot_4709
    );
  u_datapath_u_alu_Madd_n0091_lut_1_Q : LUT4
    generic map(
      INIT => X"956A"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus2630_4184,
      I2 => u_datapath_Mmux_aluinx_0_12,
      I3 => u_datapath_Mmux_aluiny1212_4498,
      O => u_datapath_u_alu_Madd_n0091_lut(1)
    );
  u_datapath_u_alu_Madd_n0091_lut_0_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny112_4522,
      I2 => u_datapath_aluinx(0),
      O => u_datapath_u_alu_Madd_n0091_lut(0)
    );
  u_datapath_u_alu_Madd_n0091_lut_10_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus579_4096,
      I2 => u_datapath_Mmux_aluiny214_4106,
      O => u_datapath_u_alu_Madd_n0091_lut(10)
    );
  u_datapath_u_alu_Madd_n0091_lut_11_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus779_4072,
      I2 => u_datapath_Mmux_aluiny314_4082,
      O => u_datapath_u_alu_Madd_n0091_lut(11)
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1222 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_Mmux_MAC_S_LATCH111,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_0_Q
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1231 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_Mmux_MAC_S_LATCH111,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_1_Q
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1241 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE(2),
      I2 => u_decode_Mmux_MAC_S_LATCH111,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_2_Q
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1251 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_Mmux_MAC_S_LATCH111,
      I3 => u_decode_NEXT_ID_STALL,
      O => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_3_Q
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1261 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_Mmux_MAC_S_LATCH111,
      I3 => N2328,
      O => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_4_Q
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1271 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_Mmux_MAC_S_LATCH111,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_5_Q
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1281 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_Mmux_MAC_S_LATCH111,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_WB_MULCOM2_7_GND_6_o_mux_9_OUT_6_Q
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_1_17 : LUT4
    generic map(
      INIT => X"AAFE"
    )
    port map (
      I0 => u_decode_WB2_MULCOM2(1),
      I1 => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_1_3_4257,
      I2 => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_0_4259,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_1_17_4258
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_27 : LUT4
    generic map(
      INIT => X"AAFE"
    )
    port map (
      I0 => u_decode_WB2_MULCOM2(2),
      I1 => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_0_4259,
      I2 => N554,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_27_4260
    );
  u_decode_Mmux_WB_WRMACH_GND_6_o_MUX_152_o11 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_n3218,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_WB_WRMACH_GND_6_o_MUX_152_o
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1301 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      I2 => u_decode_Mmux_DELAY_JUMP1210,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_WB_WRPR_W_GND_6_o_MUX_231_o
    );
  u_decode_Mmux_EX_WRGBR_Z_GND_6_o_MUX_214_o11 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I1 => u_decode_INSTR_STATE_5_X_6_o_equal_396_o,
      I2 => u_decode_Mmux_DELAY_JUMP1210,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_EX_WRGBR_Z_GND_6_o_MUX_214_o
    );
  u_decode_Mmux_EX_WRSR_Z_GND_6_o_MUX_206_o11 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_X_6_o_equal_396_o,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_n3218,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_EX_WRSR_Z_GND_6_o_MUX_206_o
    );
  u_decode_Mmux_EX_RDSFT_Z_GND_6_o_MUX_243_o11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_Mmux_EX_KEEP_CYC1211,
      I2 => u_decode_NEXT_ID_STALL11,
      O => u_decode_EX_RDSFT_Z_GND_6_o_MUX_243_o
    );
  u_decode_NEXT_ID_STALL1_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => slot,
      I1 => rst,
      O => N558
    );
  u_datapath_Mmux_aluiny23243_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_decode_RDCONST_Y_219,
      I1 => u_decode_RDREG_Y_182,
      O => N560
    );
  u_datapath_Mmux_ybus4841 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => N560,
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_datapath_Mmux_aluiny23234_4445,
      I3 => N2192,
      O => u_datapath_Mmux_ybus4841_4448
    );
  u_datapath_Mmux_ybus2680 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => N566,
      I1 => N565,
      I2 => u_datapath_Mmux_ybus268_4505,
      I3 => u_datapath_Mmux_ybus2629_4506,
      O => u_datapath_Mmux_ybus2680_4508
    );
  u_datapath_Mmux_aluout5992_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout231,
      I2 => u_datapath_Mmux_aluout5956_4349,
      O => N580
    );
  u_datapath_Mmux_aluout59102 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout5911_4348,
      I1 => N581,
      I2 => N580,
      I3 => u_datapath_u_alu_SUM(31),
      O => u_datapath_Mmux_aluout59102_4350
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_2_Q : LUT4
    generic map(
      INIT => X"27D8"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(2),
      I2 => u_datapath_Mmux_ybus29,
      I3 => N583,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(2)
    );
  u_datapath_Mmux_aluout2191_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout2170_4513,
      O => N585
    );
  u_datapath_Mmux_aluout21117 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N586,
      I1 => N585,
      I2 => u_datapath_Mmux_aluout2122_4512,
      I3 => u_datapath_u_alu_SUM(15),
      O => u_datapath_Mmux_aluout21117_4514
    );
  u_datapath_Mmux_aluout1891_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout1870_4483,
      O => N588
    );
  u_datapath_Mmux_aluout18117 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N2219,
      I1 => N588,
      I2 => u_datapath_Mmux_aluout1820_4482,
      I3 => u_datapath_u_alu_SUM(14),
      O => u_datapath_Mmux_aluout18117_4484
    );
  u_datapath_Mmux_aluout6120 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout623_4381,
      I1 => N601,
      I2 => N2220,
      I3 => u_datapath_u_alu_SUM(10),
      O => u_datapath_Mmux_aluout6120_4383
    );
  u_datapath_Mmux_aluout80109 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N604,
      I1 => N2222,
      I2 => u_datapath_Mmux_aluout8012_4353,
      I3 => u_datapath_u_alu_SUM(9),
      O => u_datapath_Mmux_aluout80109_4355
    );
  u_datapath_Mmux_aluout77109 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N607,
      I1 => N2224,
      I2 => u_datapath_Mmux_aluout7712_4330,
      I3 => u_datapath_u_alu_SUM(8),
      O => u_datapath_Mmux_aluout77109_4332
    );
  u_datapath_Mmux_aluout7179_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout7158,
      O => N609
    );
  u_datapath_Mmux_aluout71105 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout7112_4473,
      I1 => N610,
      I2 => N609,
      I3 => u_datapath_u_alu_SUM(6),
      O => u_datapath_Mmux_aluout71105_4475
    );
  u_datapath_Mmux_aluout6879_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout6858,
      O => N612
    );
  u_datapath_Mmux_aluout68105 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout6812_4457,
      I1 => N613,
      I2 => N612,
      I3 => u_datapath_u_alu_SUM(5),
      O => u_datapath_Mmux_aluout68105_4459
    );
  u_datapath_Mmux_aluout6579_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout6558,
      O => N615
    );
  u_datapath_Mmux_aluout65105 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout6512,
      I1 => N616,
      I2 => N615,
      I3 => u_datapath_u_alu_SUM(4),
      O => u_datapath_Mmux_aluout65105_4420
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC2216_4574,
      I1 => u_decode_INSTR_STATE_3_INSTR_STATE_3_OR_158_o,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_4_1,
      O => N618
    );
  u_decode_SLOT_DISPATCH_AND_29_o72_SW0 : LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(2),
      I1 => u_decode_INSTR_SEQ(1),
      I2 => u_decode_INSTR_SEQ(0),
      O => N623
    );
  u_decode_Mcount_INSTR_SEQ_eqn_21 : LUT4
    generic map(
      INIT => X"5515"
    )
    port map (
      I0 => N623,
      I1 => N2254,
      I2 => slot,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_Mcount_INSTR_SEQ_eqn_2
    );
  u_decode_Mcount_INSTR_SEQ_eqn_3 : LUT4
    generic map(
      INIT => X"5515"
    )
    port map (
      I0 => N625,
      I1 => u_decode_SLOT_DISPATCH_AND_29_o48_4280,
      I2 => slot,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_Mcount_INSTR_SEQ_eqn_3_832
    );
  u_datapath_Mmux_ybus491_SW1 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(2),
      I2 => N2065,
      I3 => u_datapath_Mmux_aluiny233_4441,
      O => N627
    );
  u_datapath_Mmux_ybus491_SW2 : LUT4
    generic map(
      INIT => X"FFD0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(2),
      I2 => u_datapath_Mmux_aluiny110,
      I3 => N2211,
      O => N628
    );
  u_datapath_Mmux_aluiny2312 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny2323,
      I1 => N628,
      I2 => N627,
      I3 => N2237,
      O => u_datapath_Mmux_aluiny2312_4442
    );
  u_decode_Mmux_EX_ALUFUNC4166_SW1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_DELAY_JUMP1422,
      I2 => u_decode_Mmux_EX_ALUFUNC4132_4560,
      O => N631
    );
  u_decode_Mmux_EX_ALUFUNC4202 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N631,
      I1 => N630,
      I2 => u_decode_Mmux_EX_ALUFUNC477_4557,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_2,
      O => u_decode_EX_ALUFUNC(1)
    );
  u_datapath_Mmux_w_bcc3678 : LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      I0 => u_decode_T_TSTSET_226,
      I1 => u_datapath_Mmux_w_bcc3536_4601,
      I2 => N634,
      I3 => N633,
      O => u_datapath_Mmux_w_bcc3678_4607
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o12011_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(4),
      O => N636
    );
  u_decode_Mmux_EX_T_SFTSET_GND_6_o_MUX_249_o11 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => N636,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_EX_T_SFTSET_GND_6_o_MUX_249_o
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o12011_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I1 => u_decode_INSTR_SEQ_ZERO,
      O => N638
    );
  u_decode_Mmux_WB_WRGBR_W_GND_6_o_MUX_215_o11 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => N638,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_WB_WRGBR_W_GND_6_o_MUX_215_o
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o12011_SW2 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_SEQ_ZERO,
      O => N640
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1341 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => N640,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_WB_WRVBR_W_GND_6_o_MUX_223_o
    );
  u_datapath_Mmux_w_bcc3455_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_T_TSTSET_226,
      I1 => N2205,
      O => N645
    );
  u_datapath_Mmux_w_bcc3455_SW1 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => u_decode_T_TSTSET_226,
      I1 => u_datapath_Mmux_w_bcc3272_4588,
      I2 => u_datapath_Mmux_w_bcc3442_4598,
      I3 => u_datapath_Mmux_w_bcc3437_4597,
      O => N646
    );
  u_datapath_Mmux_aluiny232111 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_CONST_ZERO42_210,
      I2 => u_decode_CONST_ZERO4_209,
      I3 => N648,
      O => u_datapath_Mmux_aluiny232111_4443
    );
  u_datapath_Mmux_aluiny23251 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_CONST_ZERO84_214,
      I1 => u_decode_CONST_ZERO82_213,
      I2 => u_decode_CONST_ZERO8_212,
      I3 => N650,
      O => u_datapath_Mmux_aluiny2325
    );
  u_decode_INSTR_SEQ_0_dpot : LUT4
    generic map(
      INIT => X"6646"
    )
    port map (
      I0 => slot,
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_SLOT_DISPATCH_AND_29_o48_4280,
      I3 => u_decode_NEXT_ID_STALL1_5350,
      O => u_decode_INSTR_SEQ_0_dpot_4675
    );
  u_mult_Madd_ADDRESULT_lut_24_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(24),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_8,
      I3 => u_mult_PM(24),
      O => u_mult_Madd_ADDRESULT_lut(24)
    );
  u_mult_Madd_ADDRESULT_lut_23_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(23),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_7,
      I3 => u_mult_PM(23),
      O => u_mult_Madd_ADDRESULT_lut(23)
    );
  u_mult_Madd_ADDRESULT_lut_25_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(25),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_9,
      I3 => u_mult_PM(25),
      O => u_mult_Madd_ADDRESULT_lut(25)
    );
  u_mult_Madd_ADDRESULT_lut_26_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(26),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_10,
      I3 => u_mult_PM(26),
      O => u_mult_Madd_ADDRESULT_lut(26)
    );
  u_mult_Madd_ADDRESULT_lut_22_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(22),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_6,
      I3 => u_mult_PM(22),
      O => u_mult_Madd_ADDRESULT_lut(22)
    );
  u_mult_Madd_ADDRESULT_lut_30_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(30),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_14,
      I3 => u_mult_PM(30),
      O => u_mult_Madd_ADDRESULT_lut(30)
    );
  u_mult_Madd_ADDRESULT_lut_27_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(27),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_11,
      I3 => u_mult_PM(27),
      O => u_mult_Madd_ADDRESULT_lut(27)
    );
  u_mult_Madd_ADDRESULT_lut_28_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(28),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_12,
      I3 => u_mult_PM(28),
      O => u_mult_Madd_ADDRESULT_lut(28)
    );
  u_mult_Madd_ADDRESULT_lut_19_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(19),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_3,
      I3 => u_mult_PM(19),
      O => u_mult_Madd_ADDRESULT_lut(19)
    );
  u_mult_Madd_ADDRESULT_lut_29_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(29),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_13,
      I3 => u_mult_PM(29),
      O => u_mult_Madd_ADDRESULT_lut(29)
    );
  u_mult_Madd_ADDRESULT_lut_20_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(20),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_4,
      I3 => u_mult_PM(20),
      O => u_mult_Madd_ADDRESULT_lut(20)
    );
  u_mult_Madd_ADDRESULT_lut_21_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(21),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_5,
      I3 => u_mult_PM(21),
      O => u_mult_Madd_ADDRESULT_lut(21)
    );
  u_datapath_Mmux_ybus1569 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N654,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus1537_4124,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus1569_4125
    );
  u_datapath_Mmux_ybus1769 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N656,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus1737_4101,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus1769_4102
    );
  u_datapath_Mmux_ybus1969 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N658,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus1937_4077,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus1969_4078
    );
  u_datapath_Mmux_ybus2169 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N660,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus2137_4064,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus2169_4065
    );
  u_datapath_Mmux_ybus2369 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N662,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus2337_4057,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus2369_4058
    );
  u_datapath_Mmux_ybus2869 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N664,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus2837_4046,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus2869_4047
    );
  u_datapath_Mmux_ybus3069 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N666,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus3037_4034,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus3069_4035
    );
  u_datapath_Mmux_ybus3269 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N668,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus3237_4011,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus3269_4012
    );
  u_datapath_Mmux_ybus3469 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N670,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus3437_3998,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus3469_3999
    );
  u_datapath_Mmux_ybus3669 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N672,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus3637_3985,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus3669_3986
    );
  u_datapath_Mmux_ybus3869 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N674,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus3837_3971,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus3869_3972
    );
  u_datapath_Mmux_ybus4069 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N676,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus4037_3960,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus4069_3961
    );
  u_datapath_Mmux_ybus4269 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N678,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus4237_3945,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus4269_3946
    );
  u_datapath_Mmux_ybus4469 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N680,
      I1 => u_datapath_Mmux_ybus524,
      I2 => u_datapath_Mmux_ybus4437_3934,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus4469_3935
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_mult_ADDRESULT(61),
      I1 => u_mult_ADDRESULT(62),
      I2 => u_mult_Mmux_RESULT_REGION48_0_1116_3865,
      I3 => u_mult_Mmux_RESULT_REGION48_0_1113_3864,
      O => N682
    );
  u_mult_Mmux_RESULT_REGION48_0_136 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => u_mult_ADDRESULT(59),
      I1 => u_mult_Mmux_RESULT_REGION48_0_19_3858,
      I2 => u_mult_Mmux_RESULT_REGION48_0_16_3857,
      I3 => N2227,
      O => u_mult_Mmux_RESULT_REGION48_0_136_3859
    );
  u_datapath_Mmux_xbus5931 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1121_2035,
      I1 => u_datapath_Mmux_xbus5924_4179,
      I2 => u_datapath_Mmux_xbus592_4177,
      I3 => u_datapath_Mmux_xbus5911,
      O => u_datapath_Mmux_xbus5931_4180
    );
  u_mult_Madd_PM_47_15_Madd_lut_2_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(2),
      I2 => u_mult_ABH(17),
      O => u_mult_Madd_PM_47_15_Madd_lut_2_Q_1324
    );
  u_mult_Madd_PM_47_15_Madd_lut_3_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(3),
      I2 => u_mult_ABH(18),
      O => u_mult_Madd_PM_47_15_Madd_lut_3_Q_1322
    );
  u_mult_Madd_PM_47_15_Madd_lut_4_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(4),
      I2 => u_mult_ABH(19),
      O => u_mult_Madd_PM_47_15_Madd_lut_4_Q_1320
    );
  u_mult_Madd_PM_47_15_Madd_lut_5_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(5),
      I2 => u_mult_ABH(20),
      O => u_mult_Madd_PM_47_15_Madd_lut_5_Q_1318
    );
  u_mult_Madd_PM_47_15_Madd_lut_6_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(6),
      I2 => u_mult_ABH(21),
      O => u_mult_Madd_PM_47_15_Madd_lut_6_Q_1316
    );
  u_mult_Madd_PM_47_15_Madd_lut_7_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(7),
      I2 => u_mult_ABH(22),
      O => u_mult_Madd_PM_47_15_Madd_lut_7_Q_1314
    );
  u_mult_Madd_PM_47_15_Madd_lut_8_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(8),
      I2 => u_mult_ABH(23),
      O => u_mult_Madd_PM_47_15_Madd_lut_8_Q_1312
    );
  u_mult_Madd_PM_47_15_Madd_lut_9_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(9),
      I2 => u_mult_ABH(24),
      O => u_mult_Madd_PM_47_15_Madd_lut_9_Q_1310
    );
  u_mult_Madd_PM_47_15_Madd_lut_10_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(10),
      I2 => u_mult_ABH(25),
      O => u_mult_Madd_PM_47_15_Madd_lut_10_Q_1308
    );
  u_mult_Madd_PM_47_15_Madd_lut_11_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(11),
      I2 => u_mult_ABH(26),
      O => u_mult_Madd_PM_47_15_Madd_lut_11_Q_1306
    );
  u_mult_Madd_PM_47_15_Madd_lut_12_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(12),
      I2 => u_mult_ABH(27),
      O => u_mult_Madd_PM_47_15_Madd_lut_12_Q_1304
    );
  u_mult_Madd_PM_47_15_Madd_lut_13_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(13),
      I2 => u_mult_ABH(28),
      O => u_mult_Madd_PM_47_15_Madd_lut_13_Q_1302
    );
  u_mult_Madd_PM_47_15_Madd_lut_14_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(14),
      I2 => u_mult_ABH(29),
      O => u_mult_Madd_PM_47_15_Madd_lut_14_Q_1300
    );
  u_mult_Madd_PM_47_15_Madd_lut_16_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(16),
      I3 => u_mult_ABH(31),
      O => u_mult_Madd_PM_47_15_Madd_lut_16_Q_1294
    );
  u_mult_Madd_PM_47_15_Madd_lut_17_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(17),
      I3 => u_mult_ABH(32),
      O => u_mult_Madd_PM_47_15_Madd_lut_17_Q_1291
    );
  u_mult_Madd_PM_47_15_Madd_lut_18_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(18),
      I3 => u_mult_ABH(33),
      O => u_mult_Madd_PM_47_15_Madd_lut_18_Q_1288
    );
  u_mult_Madd_PM_47_15_Madd_lut_19_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(19),
      I3 => u_mult_ABH(34),
      O => u_mult_Madd_PM_47_15_Madd_lut_19_Q_1285
    );
  u_mult_Madd_PM_47_15_Madd_lut_20_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(20),
      I3 => u_mult_ABH(35),
      O => u_mult_Madd_PM_47_15_Madd_lut_20_Q_1282
    );
  u_mult_Madd_PM_47_15_Madd_lut_21_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(21),
      I3 => u_mult_ABH(36),
      O => u_mult_Madd_PM_47_15_Madd_lut_21_Q_1279
    );
  u_mult_Madd_PM_47_15_Madd_lut_22_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(22),
      I3 => u_mult_ABH(37),
      O => u_mult_Madd_PM_47_15_Madd_lut_22_Q_1276
    );
  u_mult_Madd_PM_47_15_Madd_lut_23_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(23),
      I3 => u_mult_ABH(38),
      O => u_mult_Madd_PM_47_15_Madd_lut_23_Q_1273
    );
  u_mult_Madd_PM_47_15_Madd_lut_24_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(24),
      I3 => u_mult_ABH(39),
      O => u_mult_Madd_PM_47_15_Madd_lut_24_Q_1270
    );
  u_mult_Madd_PM_47_15_Madd_lut_25_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(25),
      I3 => u_mult_ABH(40),
      O => u_mult_Madd_PM_47_15_Madd_lut_25_Q_1267
    );
  u_mult_Madd_PM_47_15_Madd_lut_26_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(26),
      I3 => u_mult_ABH(41),
      O => u_mult_Madd_PM_47_15_Madd_lut_26_Q_1264
    );
  u_mult_Madd_PM_47_15_Madd_lut_27_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(27),
      I3 => u_mult_ABH(42),
      O => u_mult_Madd_PM_47_15_Madd_lut_27_Q_1261
    );
  u_mult_Madd_PM_47_15_Madd_lut_28_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(28),
      I3 => u_mult_ABH(43),
      O => u_mult_Madd_PM_47_15_Madd_lut_28_Q_1258
    );
  u_mult_Madd_PM_47_15_Madd_lut_29_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(29),
      I3 => u_mult_ABH(44),
      O => u_mult_Madd_PM_47_15_Madd_lut_29_Q_1255
    );
  u_mult_Madd_PM_47_15_Madd_lut_30_Q : LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23(30),
      I3 => u_mult_ABH(45),
      O => u_mult_Madd_PM_47_15_Madd_lut_30_Q_1252
    );
  u_datapath_const_zero422130_SW0 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => u_decode_CONST_IFDR(7),
      I1 => u_decode_CONST_SIGN82_216,
      I2 => u_decode_CONST_SIGN8_215,
      I3 => u_decode_CONST_ZERO82_213,
      O => N686
    );
  ma_dr_0_43_SW0 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => dati(0),
      I1 => dati(8),
      I2 => ma_adr(1),
      I3 => N1988,
      O => N688
    );
  ma_dr_0_43 : LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => dati(0),
      I1 => mr_access_sz(1),
      I2 => N688,
      I3 => ma_dr_0_13_4176,
      O => ma_dr(0)
    );
  ma_dr_1_43_SW0 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => dati(1),
      I1 => dati(9),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => N690
    );
  ma_dr_1_43 : LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => dati(1),
      I1 => mr_access_sz(1),
      I2 => N690,
      I3 => ma_dr_1_13_4171,
      O => ma_dr(1)
    );
  ma_dr_3_43 : LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => dati(3),
      I1 => mr_access_sz(1),
      I2 => N692,
      I3 => ma_dr_3_13_4160,
      O => ma_dr(3)
    );
  ma_dr_4_43_SW0 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => dati(4),
      I1 => dati(12),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => N694
    );
  ma_dr_4_43 : LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => dati(4),
      I1 => mr_access_sz(1),
      I2 => N694,
      I3 => ma_dr_4_13_4159,
      O => ma_dr(4)
    );
  ma_dr_5_43_SW0 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => dati(5),
      I1 => dati(13),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => N696
    );
  ma_dr_5_43 : LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => dati(5),
      I1 => mr_access_sz(1),
      I2 => N696,
      I3 => ma_dr_5_13_4154,
      O => ma_dr(5)
    );
  ma_dr_6_43_SW0 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => dati(6),
      I1 => dati(14),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => N698
    );
  ma_dr_6_43 : LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => dati(6),
      I1 => mr_access_sz(1),
      I2 => N698,
      I3 => ma_dr_6_13_4150,
      O => ma_dr(6)
    );
  ma_dr_2_43_SW0 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => dati(2),
      I1 => dati(10),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      O => N700
    );
  ma_dr_2_43 : LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => dati(2),
      I1 => mr_access_sz(1),
      I2 => N700,
      I3 => ma_dr_2_13_4119,
      O => ma_dr(2)
    );
  u_mult_Madd_ADDRESULT_lut_62_Q : LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => u_mult_MACH(30),
      I1 => u_mult_ZH,
      I2 => u_mult_C(62),
      O => u_mult_Madd_ADDRESULT_lut(62)
    );
  u_datapath_u_alu_Madd_n0091_lut_15_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus1523_4005,
      I2 => u_datapath_Mmux_xbus1514_4004,
      I3 => u_datapath_aluiny(15),
      O => u_datapath_u_alu_Madd_n0091_lut(15)
    );
  u_datapath_u_alu_Madd_n0091_lut_16_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus1723_3992,
      I2 => u_datapath_Mmux_xbus1714_3991,
      I3 => u_datapath_aluiny(16),
      O => u_datapath_u_alu_Madd_n0091_lut(16)
    );
  u_datapath_u_alu_Madd_n0091_lut_17_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus1923_3979,
      I2 => u_datapath_Mmux_xbus1914_3978,
      I3 => u_datapath_aluiny(17),
      O => u_datapath_u_alu_Madd_n0091_lut(17)
    );
  u_datapath_u_alu_Madd_n0091_lut_18_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus2123_3965,
      I2 => u_datapath_Mmux_xbus2114_3964,
      I3 => u_datapath_aluiny(18),
      O => u_datapath_u_alu_Madd_n0091_lut(18)
    );
  u_datapath_u_alu_Madd_n0091_lut_13_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus1123_4028,
      I2 => u_datapath_Mmux_xbus1114_4027,
      I3 => u_datapath_aluiny(13),
      O => u_datapath_u_alu_Madd_n0091_lut(13)
    );
  u_datapath_u_alu_Madd_n0091_lut_19_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus2323_3950,
      I2 => u_datapath_Mmux_xbus2314_3949,
      I3 => u_datapath_aluiny(19),
      O => u_datapath_u_alu_Madd_n0091_lut(19)
    );
  u_datapath_u_alu_Madd_n0091_lut_14_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus1323_4018,
      I2 => u_datapath_Mmux_xbus1314_4017,
      I3 => u_datapath_aluiny(14),
      O => u_datapath_u_alu_Madd_n0091_lut(14)
    );
  u_datapath_u_alu_Madd_n0091_lut_20_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus2823_3939,
      I2 => u_datapath_Mmux_xbus2814_3938,
      I3 => u_datapath_aluiny(20),
      O => u_datapath_u_alu_Madd_n0091_lut(20)
    );
  u_datapath_u_alu_Madd_n0091_lut_21_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus3023_3928,
      I2 => u_datapath_Mmux_xbus3014_3927,
      I3 => u_datapath_aluiny(21),
      O => u_datapath_u_alu_Madd_n0091_lut(21)
    );
  u_datapath_u_alu_Madd_n0091_lut_22_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus3223_3924,
      I2 => u_datapath_Mmux_xbus3214_3923,
      I3 => u_datapath_aluiny(22),
      O => u_datapath_u_alu_Madd_n0091_lut(22)
    );
  u_mult_Mmux_AH_15_11 : LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => u_mult_MB(15),
      I1 => u_mult_M1(15),
      I2 => u_mult_STATE_n0345_3_1_5345,
      I3 => u_mult_STATE_n0345_6_1_5322,
      O => u_mult_AH(15)
    );
  u_datapath_Mmux_ybus150 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(15),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus150_4121
    );
  u_datapath_Mmux_ybus170 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(16),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus170_4098
    );
  u_datapath_Mmux_ybus190 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(17),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus190_4074
    );
  u_datapath_Mmux_ybus210 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(18),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus210_4061
    );
  u_datapath_Mmux_ybus230 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(19),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus230_4054
    );
  u_datapath_Mmux_ybus280 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(20),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus280_4043
    );
  u_datapath_Mmux_ybus300 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(21),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus300_4031
    );
  u_datapath_Mmux_ybus320 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(22),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus320_4008
    );
  u_datapath_Mmux_ybus340 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(23),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus340_3995
    );
  u_datapath_Mmux_ybus360 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(24),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus360_3982
    );
  u_datapath_Mmux_ybus380 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(25),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus380_3968
    );
  u_datapath_Mmux_ybus400 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(26),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus400_3957
    );
  u_datapath_Mmux_ybus420 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(27),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus420_3942
    );
  u_datapath_Mmux_ybus440 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(28),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus440_3931
    );
  u_datapath_Mmux_xbus151 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(15),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus151_4002
    );
  u_datapath_Mmux_xbus171 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(16),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus171_3989
    );
  u_datapath_Mmux_xbus191 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(17),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus191_3976
    );
  u_datapath_Mmux_xbus211 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(18),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus211_3963
    );
  u_datapath_Mmux_xbus231 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(19),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus231_3948
    );
  u_datapath_Mmux_xbus281 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(20),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus281_3937
    );
  u_datapath_Mmux_xbus301 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(21),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus301_3926
    );
  u_datapath_Mmux_xbus321 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(22),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus321_3921
    );
  u_datapath_u_comparator_Mcompar_HI_lut_2_Q : LUT4
    generic map(
      INIT => X"D827"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(2),
      I2 => u_datapath_Mmux_xbus29,
      I3 => u_datapath_ybus(2),
      O => u_datapath_u_comparator_Mcompar_HI_lut_2_Q_2715
    );
  u_mult_Madd_ADDRESULT_lut_31_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(31),
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(15),
      I3 => u_mult_PM(31),
      O => u_mult_Madd_ADDRESULT_lut(31)
    );
  u_datapath_Mmux_xbus686 : LUT4
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(7),
      I1 => u_datapath_u_gpreg_n0075(7),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => u_datapath_Mmux_xbus686_4165
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1181 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_INSTR_STATE_3_PWR_6_o_equal_184_o,
      I3 => u_decode_NEXT_ID_STALL11,
      O => u_decode_EX_WRPR_Z_GND_6_o_MUX_230_o
    );
  u_decode_Mmux_EX_MACSEL1_1_GND_6_o_mux_1_OUT11 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_INSTR_STATE_3_PWR_6_o_equal_184_o,
      I2 => u_decode_n3218,
      I3 => u_decode_NEXT_ID_STALL11,
      O => u_decode_EX_MACSEL1_1_GND_6_o_mux_1_OUT_0_Q
    );
  u_datapath_u_alu_Madd_n0091_lut_24_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(24),
      I2 => u_datapath_Mmux_xbus3624_3910,
      O => u_datapath_u_alu_Madd_n0091_lut(24)
    );
  u_datapath_u_alu_Madd_n0091_lut_25_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(25),
      I2 => u_datapath_Mmux_xbus3824_3906,
      O => u_datapath_u_alu_Madd_n0091_lut(25)
    );
  u_datapath_u_alu_Madd_n0091_lut_26_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(26),
      I2 => u_datapath_Mmux_xbus4024_3902,
      O => u_datapath_u_alu_Madd_n0091_lut(26)
    );
  u_datapath_u_alu_Madd_n0091_lut_27_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(27),
      I2 => u_datapath_Mmux_xbus4224_3898,
      O => u_datapath_u_alu_Madd_n0091_lut(27)
    );
  u_datapath_u_alu_Madd_n0091_lut_28_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(28),
      I2 => u_datapath_Mmux_xbus4424_3888,
      O => u_datapath_u_alu_Madd_n0091_lut(28)
    );
  u_datapath_u_alu_Madd_n0091_lut_29_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4624_3884,
      I1 => u_datapath_addsub,
      I2 => u_datapath_aluiny(29),
      O => u_datapath_u_alu_Madd_n0091_lut(29)
    );
  u_mult_Mmux_C431 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(32),
      I3 => u_mult_PM(47),
      O => u_mult_C(48)
    );
  u_mult_Mmux_C441 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(33),
      I3 => u_mult_PM(47),
      O => u_mult_C(49)
    );
  u_mult_Mmux_C461 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(34),
      I3 => u_mult_PM(47),
      O => u_mult_C(50)
    );
  u_mult_Mmux_C471 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(35),
      I3 => u_mult_PM(47),
      O => u_mult_C(51)
    );
  u_mult_Mmux_C481 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(36),
      I3 => u_mult_PM(47),
      O => u_mult_C(52)
    );
  u_mult_Mmux_C491 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(37),
      I3 => u_mult_PM(47),
      O => u_mult_C(53)
    );
  u_mult_Mmux_C501 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(38),
      I3 => u_mult_PM(47),
      O => u_mult_C(54)
    );
  u_mult_Mmux_C511 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(39),
      I3 => u_mult_PM(47),
      O => u_mult_C(55)
    );
  u_mult_Mmux_C521 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(40),
      I3 => u_mult_PM(47),
      O => u_mult_C(56)
    );
  u_mult_Mmux_C531 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(41),
      I3 => u_mult_PM(47),
      O => u_mult_C(57)
    );
  u_mult_Mmux_C541 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(42),
      I3 => u_mult_PM(47),
      O => u_mult_C(58)
    );
  u_mult_Mmux_C551 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(43),
      I3 => u_mult_PM(47),
      O => u_mult_C(59)
    );
  u_mult_Mmux_C571 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(44),
      I3 => u_mult_PM(47),
      O => u_mult_C(60)
    );
  u_mult_Mmux_C581 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(45),
      I3 => u_mult_PM(47),
      O => u_mult_C(61)
    );
  u_mult_Mmux_C591 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(46),
      I3 => u_mult_PM(47),
      O => u_mult_C(62)
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12316_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_ADD(1),
      I1 => N2131,
      O => N704
    );
  u_datapath_const_zero421317 : LUT4
    generic map(
      INIT => X"FFDC"
    )
    port map (
      I0 => u_decode_CONST_ZERO8_212,
      I1 => u_datapath_Mmux_aluiny2325,
      I2 => u_datapath_const_zero42138_4174,
      I3 => N706,
      O => u_datapath_const_zero421317_4175
    );
  u_mult_Mmux_RESULT_REGION48_0_161 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => u_mult_ADDRESULT(62),
      I1 => u_mult_ADDRESULT(61),
      I2 => u_mult_ADDRESULT(60),
      I3 => N710,
      O => u_mult_Mmux_RESULT_REGION48_0_161_3860
    );
  u_datapath_const_zero42117 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_ALUFUNC(2),
      I2 => u_decode_ALUFUNC(3),
      I3 => N712,
      O => u_datapath_const_zero42117_4247
    );
  u_datapath_u_alu_Madd_n0091_lut_12_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus914,
      I2 => u_datapath_Mmux_xbus923_4040,
      I3 => u_datapath_aluiny(12),
      O => u_datapath_u_alu_Madd_n0091_lut(12)
    );
  u_datapath_Mmux_ybus1147 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_pc(13),
      I1 => N714,
      I2 => u_datapath_Mmux_ybus523,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus1147_4142
    );
  u_datapath_Mmux_ybus1347 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_pc(14),
      I1 => N716,
      I2 => u_datapath_Mmux_ybus523,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus1347_4136
    );
  u_datapath_Mmux_ybus947 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_pc(12),
      I1 => N718,
      I2 => u_datapath_Mmux_ybus523,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus947_4147
    );
  u_datapath_Mmux_ybus2613 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDREG_Y_182,
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDSR_Y_189,
      I3 => N720,
      O => u_datapath_Mmux_ybus2613_2047
    );
  u_datapath_Mmux_w_bcc356 : LUT4
    generic map(
      INIT => X"80AA"
    )
    port map (
      I0 => u_decode_T_CRYSET_225,
      I1 => u_datapath_w_cryeove(1),
      I2 => u_datapath_u_alu_SUM(32),
      I3 => N725,
      O => u_datapath_Mmux_w_bcc356_4576
    );
  u_datapath_Mmux_ybus1569_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(15),
      I3 => u_datapath_u_gpreg_n0076(15),
      O => N654
    );
  u_datapath_Mmux_ybus1769_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(16),
      I3 => u_datapath_u_gpreg_n0076(16),
      O => N656
    );
  u_datapath_Mmux_ybus1969_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(17),
      I3 => u_datapath_u_gpreg_n0076(17),
      O => N658
    );
  u_datapath_Mmux_ybus2169_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(18),
      I3 => u_datapath_u_gpreg_n0076(18),
      O => N660
    );
  u_datapath_Mmux_ybus2369_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(19),
      I3 => u_datapath_u_gpreg_n0076(19),
      O => N662
    );
  u_datapath_Mmux_ybus2869_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(20),
      I3 => u_datapath_u_gpreg_n0076(20),
      O => N664
    );
  u_datapath_Mmux_ybus3069_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(21),
      I3 => u_datapath_u_gpreg_n0076(21),
      O => N666
    );
  u_datapath_Mmux_ybus3269_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(22),
      I3 => u_datapath_u_gpreg_n0076(22),
      O => N668
    );
  u_datapath_Mmux_ybus3469_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(23),
      I3 => u_datapath_u_gpreg_n0076(23),
      O => N670
    );
  u_datapath_Mmux_ybus3669_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(24),
      I3 => u_datapath_u_gpreg_n0076(24),
      O => N672
    );
  u_datapath_Mmux_w_bcc3442_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N2197,
      I1 => u_datapath_Mmux_aluout382_4499,
      I2 => u_datapath_Mmux_aluout522_4485,
      I3 => u_datapath_Mmux_aluout232_2055,
      O => N730
    );
  u_datapath_Mmux_w_bcc3442 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => N730,
      I1 => u_datapath_Mmux_aluout3684_4478,
      I2 => u_datapath_Mmux_aluout3884_4501,
      I3 => N2199,
      O => u_datapath_Mmux_w_bcc3442_4598
    );
  u_datapath_Mmux_aluinx_0_111 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_datapath_Mmux_aluinx_0_12,
      I1 => u_datapath_Mmux_xbus2623_4183,
      I2 => u_datapath_Mmux_xbus1121_2035,
      I3 => N734,
      O => u_datapath_aluinx(1)
    );
  u_decode_Mcount_INSTR_SEQ_eqn_11_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => slot,
      O => N737
    );
  u_decode_INSTR_SEQ_1_dpot : LUT4
    generic map(
      INIT => X"5535"
    )
    port map (
      I0 => N736,
      I1 => N737,
      I2 => u_decode_SLOT_DISPATCH_AND_29_o48_4280,
      I3 => u_decode_NEXT_ID_STALL11,
      O => u_decode_INSTR_SEQ_1_dpot_4676
    );
  u_datapath_Mmux_w_bcc3749_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N2256,
      I1 => u_decode_INSTR_STATE(5),
      O => N741
    );
  u_datapath_Mmux_w_bcc3313 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => N743,
      I1 => u_datapath_Mmux_aluout2584_4370,
      I2 => u_datapath_Mmux_w_bcc3286_4589,
      I3 => N2184,
      O => u_datapath_Mmux_w_bcc3313_4590
    );
  u_datapath_Mmux_w_bcc3352 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => N747,
      I1 => u_datapath_Mmux_aluout74105_4318,
      I2 => u_datapath_Mmux_aluout2384_4338,
      I3 => N2178,
      O => u_datapath_Mmux_w_bcc3352_4592
    );
  u_decode_REG_CONF134_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_MAC_STALL1,
      I1 => u_decode_MAC_STALL_SENSE,
      I2 => u_decode_WB1_WRPR_W_1079,
      I3 => N2204,
      O => N749
    );
  u_decode_NEXT_ID_STALL1 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_decode_WB1_WRREG_W_1087,
      I1 => N749,
      I2 => u_decode_REG_CONF1091,
      O => u_decode_NEXT_ID_STALL
    );
  u_decode_REG_CONF134_SW1 : LUT4
    generic map(
      INIT => X"153F"
    )
    port map (
      I0 => u_decode_REG_CONF2_4527,
      I1 => u_decode_MAC_STALL_SENSE,
      I2 => u_decode_MAC_STALL1,
      I3 => u_decode_WB1_WRPR_W_1079,
      O => N751
    );
  u_decode_n14891 : LUT4
    generic map(
      INIT => X"5111"
    )
    port map (
      I0 => N558,
      I1 => N751,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => N2327,
      O => u_decode_n1489
    );
  u_datapath_Mmux_aluout5579_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout5558_4363,
      O => N753
    );
  u_datapath_Mmux_aluout5579_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout5558_4363,
      O => N754
    );
  u_datapath_Mmux_aluout5084_SW0 : LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout231,
      I2 => N2196,
      I3 => u_datapath_Mmux_aluout5048,
      O => N756
    );
  u_datapath_Mmux_aluout5094 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N757,
      I1 => N756,
      I2 => u_datapath_Mmux_aluout232_2055,
      I3 => u_datapath_u_alu_SUM(28),
      O => u_datapath_Mmux_aluout5094_4470
    );
  u_datapath_Mmux_aluout4884_SW0 : LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout231,
      I2 => N2194,
      I3 => u_datapath_Mmux_aluout4848,
      O => N759
    );
  u_datapath_Mmux_aluout4894 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N760,
      I1 => N759,
      I2 => u_datapath_Mmux_aluout232_2055,
      I3 => u_datapath_u_alu_SUM(27),
      O => u_datapath_Mmux_aluout4894_4454
    );
  u_datapath_Mmux_aluout3484_SW1 : LUT4
    generic map(
      INIT => X"FCF4"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout231,
      I2 => u_datapath_Mmux_aluout342_4460,
      I3 => N2195,
      O => N763
    );
  u_datapath_Mmux_aluout3494 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N763,
      I1 => N762,
      I2 => u_datapath_Mmux_aluout232_2055,
      I3 => u_datapath_u_alu_SUM(20),
      O => u_datapath_Mmux_aluout3494_4462
    );
  u_datapath_Mmux_aluout2984_SW0 : LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => N2299,
      I2 => u_datapath_Mmux_aluout292_4424,
      I3 => u_datapath_Mmux_aluout2948_4425,
      O => N765
    );
  u_datapath_Mmux_aluout2984_SW1 : LUT4
    generic map(
      INIT => X"FCF4"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout231,
      I2 => N2191,
      I3 => u_datapath_Mmux_aluout2948_4425,
      O => N766
    );
  u_datapath_Mmux_xbus4858 : LUT4
    generic map(
      INIT => X"E4F0"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => N775,
      I2 => N774,
      I3 => u_datapath_Mmux_xbus4818,
      O => u_datapath_Mmux_xbus29
    );
  u_datapath_Mmux_xbus5659 : LUT4
    generic map(
      INIT => X"D8CC"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => N777,
      I2 => N778,
      I3 => u_datapath_Mmux_xbus5619_4281,
      O => u_datapath_Mmux_xbus5659_4282
    );
  u_datapath_Mmux_xbus6824_SW0 : LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      I0 => u_datapath_pc(7),
      I1 => u_datapath_Mmux_xbus2611_2037,
      I2 => u_datapath_n0706,
      I3 => u_datapath_Mmux_xbus1121_2035,
      O => N780
    );
  u_datapath_Mmux_xbus6831 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6814_4166,
      I1 => u_datapath_const_zero421586_4267,
      I2 => N780,
      I3 => N781,
      O => u_datapath_Mmux_xbus6831_4167
    );
  u_datapath_Mmux_ybus6830 : LUT4
    generic map(
      INIT => X"0511"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N786,
      I2 => N787,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus6830_4344
    );
  u_datapath_Mmux_ybus6530 : LUT4
    generic map(
      INIT => X"0511"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N789,
      I2 => N790,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus6530_4376
    );
  u_datapath_Mmux_ybus6230 : LUT4
    generic map(
      INIT => X"0511"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N792,
      I2 => N793,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus6230_4404
    );
  u_datapath_Mmux_ybus5930 : LUT4
    generic map(
      INIT => X"0511"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N795,
      I2 => N796,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus5930_4431
    );
  u_datapath_Mmux_ybus3291 : LUT4
    generic map(
      INIT => X"0511"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N801,
      I2 => N802,
      I3 => N2079,
      O => u_datapath_Mmux_ybus3291_4536
    );
  u_datapath_Mmux_ybus7435 : LUT4
    generic map(
      INIT => X"0511"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N804,
      I2 => N805,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus7435_4312
    );
  u_datapath_Mmux_ybus7135 : LUT4
    generic map(
      INIT => X"0511"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N807,
      I2 => N808,
      I3 => u_datapath_u_gpreg_psb,
      O => u_datapath_Mmux_ybus7135_4325
    );
  u_datapath_Mmux_aluiny31121_SW1 : LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N2172,
      I3 => u_datapath_Mmux_aluiny3121_4319,
      O => N811
    );
  u_datapath_u_alu_Madd_n0091_lut_8_Q : LUT4
    generic map(
      INIT => X"35CA"
    )
    port map (
      I0 => N810,
      I1 => N811,
      I2 => u_datapath_Mmux_ybus71127_4327,
      I3 => u_datapath_Mmux_xbus7179_4132,
      O => u_datapath_u_alu_Madd_n0091_lut(8)
    );
  u_datapath_Mmux_aluiny3212_SW1 : LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N2168,
      I3 => u_datapath_Mmux_aluiny322_4306,
      O => N814
    );
  u_datapath_u_alu_Madd_n0091_lut_9_Q : LUT4
    generic map(
      INIT => X"35CA"
    )
    port map (
      I0 => N813,
      I1 => N814,
      I2 => u_datapath_Mmux_ybus74127_4313,
      I3 => u_datapath_Mmux_xbus7479_4118,
      O => u_datapath_u_alu_Madd_n0091_lut(9)
    );
  u_datapath_Mmux_xbus491_SW0 : LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => reg_fwd_x,
      I2 => ma_dr(2),
      O => N816
    );
  u_datapath_Mmux_xbus491_SW1 : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => reg_fwd_x,
      I2 => ma_dr(2),
      O => N817
    );
  u_datapath_u_alu_Madd_n0091_lut_2_Q : LUT4
    generic map(
      INIT => X"CA35"
    )
    port map (
      I0 => N816,
      I1 => N817,
      I2 => u_datapath_Mmux_xbus29,
      I3 => u_datapath_Mmux_aluiny2312_4442,
      O => u_datapath_u_alu_Madd_n0091_lut(2)
    );
  u_datapath_Mmux_aluiny3014_SW0 : LUT3
    generic map(
      INIT => X"56"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => N2174,
      I2 => u_datapath_Mmux_aluiny304_4334,
      O => N819
    );
  u_datapath_Mmux_aluiny3014_SW1 : LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => u_datapath_Mmux_aluiny302_4333,
      I3 => N2212,
      O => N820
    );
  u_datapath_u_alu_Madd_n0091_lut_7_Q : LUT4
    generic map(
      INIT => X"53AC"
    )
    port map (
      I0 => N820,
      I1 => N819,
      I2 => u_datapath_Mmux_ybus68125_4346,
      I3 => u_datapath_Mmux_xbus6831_4167,
      O => u_datapath_u_alu_Madd_n0091_lut(7)
    );
  u_datapath_u_alu_Madd_n0091_lut_4_Q : LUT4
    generic map(
      INIT => X"35CA"
    )
    port map (
      I0 => N822,
      I1 => N823,
      I2 => u_datapath_Mmux_ybus59125_4433,
      I3 => u_datapath_Mmux_xbus5931_4180,
      O => u_datapath_u_alu_Madd_n0091_lut(4)
    );
  u_datapath_Mmux_aluiny2814_SW1 : LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => u_datapath_Mmux_aluiny284_4394,
      I3 => N2185,
      O => N826
    );
  u_datapath_u_alu_Madd_n0091_lut_5_Q : LUT4
    generic map(
      INIT => X"53AC"
    )
    port map (
      I0 => N826,
      I1 => N825,
      I2 => u_datapath_Mmux_ybus62125_4406,
      I3 => u_datapath_Mmux_xbus6232_4052,
      O => u_datapath_u_alu_Madd_n0091_lut(5)
    );
  u_datapath_Mmux_aluiny2914_SW1 : LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => N2180,
      I3 => u_datapath_Mmux_aluiny293_4365,
      O => N829
    );
  u_datapath_u_alu_Madd_n0091_lut_6_Q : LUT4
    generic map(
      INIT => X"35CA"
    )
    port map (
      I0 => N828,
      I1 => N829,
      I2 => u_datapath_Mmux_ybus65125_4377,
      I3 => u_datapath_Mmux_xbus6568_4022,
      O => u_datapath_u_alu_Madd_n0091_lut(6)
    );
  u_datapath_Mmux_ybus5649 : LUT4
    generic map(
      INIT => X"01FB"
    )
    port map (
      I0 => u_decode_CONST_ZERO4_209,
      I1 => N560,
      I2 => N534,
      I3 => N832,
      O => u_datapath_Mmux_ybus5649_4291
    );
  u_datapath_const_zero421551_SW0 : LUT4
    generic map(
      INIT => X"5450"
    )
    port map (
      I0 => u_decode_CONST_ZERO8_212,
      I1 => u_datapath_const_zero421524_4264,
      I2 => u_datapath_const_zero421515_4262,
      I3 => N2161,
      O => N834
    );
  u_datapath_const_zero421551_SW1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => u_decode_CONST_ZERO8_212,
      I1 => N2159,
      I2 => u_datapath_const_zero421536_4265,
      O => N835
    );
  u_datapath_const_zero4241_SW0 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_CONST_IFDR(2),
      I1 => u_decode_CONST_ZERO44_211,
      I2 => u_decode_CONST_ZERO42_210,
      O => N837
    );
  u_datapath_const_zero4241_SW1 : LUT4
    generic map(
      INIT => X"0405"
    )
    port map (
      I0 => u_decode_CONST_IFDR(2),
      I1 => u_decode_CONST_ZERO44_211,
      I2 => u_decode_CONST_ZERO42_210,
      I3 => u_decode_CONST_ZERO8_212,
      O => N838
    );
  u_datapath_const_zero427 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_const_zero422_4272,
      I1 => N838,
      I2 => N837,
      I3 => u_datapath_const_zero421512,
      O => u_datapath_const_zero427_4273
    );
  u_decode_Mmux_EX_ALUFUNC2254_SW0 : LUT4
    generic map(
      INIT => X"D5C0"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_DELAY_JUMP1221_811,
      I2 => u_decode_Mmux_EX_ALUFUNC2125_4568,
      I3 => u_decode_Mmux_EX_ALUFUNC2201_4573,
      O => N843
    );
  u_datapath_Mmux_xbus6568 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_datapath_Mmux_xbus563,
      I1 => N652,
      I2 => N846,
      I3 => u_datapath_Mmux_xbus652_4020,
      O => u_datapath_Mmux_xbus6568_4022
    );
  u_datapath_Mmux_ybus4889_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ybus48105_4451,
      I1 => u_datapath_Mmux_ybus4829_4447,
      I2 => u_datapath_Mmux_ybus482_2136,
      I3 => u_datapath_srf_rd(2),
      O => N848
    );
  u_datapath_const_zero422332 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => u_decode_CONST_ZERO8_212,
      I1 => u_datapath_const_zero422310_4268,
      I2 => u_datapath_const_zero422317_4269,
      I3 => N853,
      O => u_datapath_const_zero422332_4270
    );
  u_datapath_Mmux_ybus74111_SW1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_CONST_ZERO42_210,
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_decode_RDPC_Y_206,
      O => N855
    );
  u_datapath_Mmux_ybus74111 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_CONST_ZERO8_212,
      I2 => N855,
      I3 => N479,
      O => u_datapath_Mmux_ybus74111_2082
    );
  u_datapath_Mmux_ybus3122_SW0 : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => N563,
      I1 => N562,
      I2 => u_datapath_Mmux_ybus38_4535,
      I3 => u_datapath_Mmux_ybus3291_4536,
      O => N863
    );
  u_datapath_Mmux_ybus3122 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus264,
      I1 => u_datapath_Mmux_ybus35_4534,
      I2 => N863,
      I3 => u_datapath_Mmux_ybus32_4533,
      O => u_datapath_Mmux_ybus3122_4537
    );
  u_mult_Madd_ADDRESULT_lut_18_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(18),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_2,
      I3 => u_mult_PM(18),
      O => u_mult_Madd_ADDRESULT_lut(18)
    );
  u_mult_Madd_ADDRESULT_lut_17_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(17),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_1,
      I3 => u_mult_PM(17),
      O => u_mult_Madd_ADDRESULT_lut(17)
    );
  u_decode_IF_DR_15_reduce_nor_74_o47_SW0 : LUT4
    generic map(
      INIT => X"FF75"
    )
    port map (
      I0 => if_dr(1),
      I1 => if_dr(3),
      I2 => if_dr(14),
      I3 => if_dr(13),
      O => N865
    );
  u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_3 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_Mmux_INSTR_STATE91_5321,
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE(3),
      O => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o
    );
  u_decode_Mmux_DELAY_JUMP12211 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(15),
      O => u_decode_Mmux_DELAY_JUMP1221_811
    );
  u_decode_Mmux_IF_DR_EVT31 : LUT4
    generic map(
      INIT => X"00AE"
    )
    port map (
      I0 => if_dr(11),
      I1 => u_decode_DELAY_SLOT_1076,
      I2 => u_decode_IF_DR_15_reduce_nor_74_o196_3720,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_IF_DR_EVT(11)
    );
  u_decode_Mmux_IF_DR_EVT41 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => if_dr(12),
      I1 => u_decode_DELAY_SLOT_1076,
      I2 => u_decode_IF_DR_15_reduce_nor_74_o196_3720,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_IF_DR_EVT(12)
    );
  u_decode_Mmux_IF_DR_EVT61 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => if_dr(14),
      I1 => u_decode_DELAY_SLOT_1076,
      I2 => u_decode_IF_DR_15_reduce_nor_74_o196_3720,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_IF_DR_EVT(14)
    );
  u_decode_Mmux_IF_DR_EVT71 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => if_dr(15),
      I1 => u_decode_DELAY_SLOT_1076,
      I2 => u_decode_IF_DR_15_reduce_nor_74_o196_3720,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_IF_DR_EVT(15)
    );
  u_mult_Mmux_C421_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(15),
      I1 => u_mult_ZH,
      O => N871
    );
  u_mult_Madd_ADDRESULT_lut_47_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N871,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(31),
      I3 => u_mult_PM(47),
      O => u_mult_Madd_ADDRESULT_lut(47)
    );
  u_mult_Mmux_C411_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(14),
      I1 => u_mult_ZH,
      O => N873
    );
  u_mult_Madd_ADDRESULT_lut_46_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N873,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(30),
      I3 => u_mult_PM(46),
      O => u_mult_Madd_ADDRESULT_lut(46)
    );
  u_mult_Mmux_C401_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(13),
      I1 => u_mult_ZH,
      O => N875
    );
  u_mult_Madd_ADDRESULT_lut_45_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N875,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(29),
      I3 => u_mult_PM(45),
      O => u_mult_Madd_ADDRESULT_lut(45)
    );
  u_mult_Mmux_C391_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(12),
      I1 => u_mult_ZH,
      O => N877
    );
  u_mult_Madd_ADDRESULT_lut_44_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N877,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(28),
      I3 => u_mult_PM(44),
      O => u_mult_Madd_ADDRESULT_lut(44)
    );
  u_mult_Mmux_C381_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(11),
      I1 => u_mult_ZH,
      O => N879
    );
  u_mult_Madd_ADDRESULT_lut_43_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N879,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(27),
      I3 => u_mult_PM(43),
      O => u_mult_Madd_ADDRESULT_lut(43)
    );
  u_mult_Mmux_C371_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(10),
      I1 => u_mult_ZH,
      O => N881
    );
  u_mult_Madd_ADDRESULT_lut_42_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N881,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(26),
      I3 => u_mult_PM(42),
      O => u_mult_Madd_ADDRESULT_lut(42)
    );
  u_mult_Mmux_C361_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(9),
      I1 => u_mult_ZH,
      O => N883
    );
  u_mult_Madd_ADDRESULT_lut_41_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N883,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(25),
      I3 => u_mult_PM(41),
      O => u_mult_Madd_ADDRESULT_lut(41)
    );
  u_mult_Mmux_C351_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(8),
      I1 => u_mult_ZH,
      O => N885
    );
  u_mult_Madd_ADDRESULT_lut_40_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N885,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(24),
      I3 => u_mult_PM(40),
      O => u_mult_Madd_ADDRESULT_lut(40)
    );
  u_mult_Mmux_C331_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(7),
      I1 => u_mult_ZH,
      O => N887
    );
  u_mult_Madd_ADDRESULT_lut_39_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N887,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(23),
      I3 => u_mult_PM(39),
      O => u_mult_Madd_ADDRESULT_lut(39)
    );
  u_mult_Mmux_C321_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(6),
      I1 => u_mult_ZH,
      O => N889
    );
  u_mult_Madd_ADDRESULT_lut_38_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N889,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(22),
      I3 => u_mult_PM(38),
      O => u_mult_Madd_ADDRESULT_lut(38)
    );
  u_mult_Mmux_C311_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(5),
      I1 => u_mult_ZH,
      O => N891
    );
  u_mult_Madd_ADDRESULT_lut_37_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N891,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(21),
      I3 => u_mult_PM(37),
      O => u_mult_Madd_ADDRESULT_lut(37)
    );
  u_mult_Mmux_C301_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(4),
      I1 => u_mult_ZH,
      O => N893
    );
  u_mult_Madd_ADDRESULT_lut_36_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N893,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(20),
      I3 => u_mult_PM(36),
      O => u_mult_Madd_ADDRESULT_lut(36)
    );
  u_mult_Mmux_C291_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(3),
      I1 => u_mult_ZH,
      O => N895
    );
  u_mult_Madd_ADDRESULT_lut_35_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N895,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(19),
      I3 => u_mult_PM(35),
      O => u_mult_Madd_ADDRESULT_lut(35)
    );
  u_mult_Mmux_C281_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(2),
      I1 => u_mult_ZH,
      O => N897
    );
  u_mult_Madd_ADDRESULT_lut_34_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N897,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(18),
      I3 => u_mult_PM(34),
      O => u_mult_Madd_ADDRESULT_lut(34)
    );
  u_mult_Mmux_C271_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(1),
      I1 => u_mult_ZH,
      O => N899
    );
  u_mult_Madd_ADDRESULT_lut_33_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N899,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(17),
      I3 => u_mult_PM(33),
      O => u_mult_Madd_ADDRESULT_lut(33)
    );
  u_mult_Mmux_C261_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACH(0),
      I1 => u_mult_ZH,
      O => N901
    );
  u_mult_Madd_ADDRESULT_lut_32_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => N901,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(16),
      I3 => u_mult_PM(32),
      O => u_mult_Madd_ADDRESULT_lut(32)
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1121_SW1 : LUT4
    generic map(
      INIT => X"044C"
    )
    port map (
      I0 => u_mult_MACH(31),
      I1 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I2 => u_mult_C(63),
      I3 => u_mult_ADDRESULT(63),
      O => N904
    );
  u_mult_Mmux_C431_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(16),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(32),
      O => N906
    );
  u_mult_Mmux_C431_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(16),
      I1 => u_mult_ZH,
      O => N907
    );
  u_mult_Madd_ADDRESULT_lut_48_Q : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N907,
      I2 => N906,
      I3 => u_mult_PM(47),
      O => u_mult_Madd_ADDRESULT_lut(48)
    );
  u_mult_Mmux_ABH2_31_1_SW1 : LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => N2134,
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_P23S(32),
      O => N909
    );
  u_mult_Mmux_ABH2_31_1_SW2 : LUT4
    generic map(
      INIT => X"5DA2"
    )
    port map (
      I0 => u_mult_ABH2_16_mand_1296,
      I1 => u_mult_SHIFT,
      I2 => N451,
      I3 => u_mult_P23S(32),
      O => N910
    );
  u_mult_Madd_PM_47_15_Madd_lut_31_Q : LUT4
    generic map(
      INIT => X"5A3C"
    )
    port map (
      I0 => N910,
      I1 => N909,
      I2 => u_mult_Madd_P23_cy(30),
      I3 => u_mult_ABH(46),
      O => u_mult_Madd_PM_47_15_Madd_lut_31_Q_1250
    );
  u_mult_Mmux_ABH2_15_11_SW0 : LUT4
    generic map(
      INIT => X"5955"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_A_15_Q,
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_M2(15),
      O => N912
    );
  u_mult_Mmux_ABH2_15_11_SW1 : LUT4
    generic map(
      INIT => X"07F8"
    )
    port map (
      I0 => u_mult_M2(15),
      I1 => u_mult_A_15_Q,
      I2 => u_mult_ABH2_16_mand_1296,
      I3 => u_mult_P23S(32),
      O => N913
    );
  u_mult_Madd_PM_47_15_Madd_lut_15_Q : LUT4
    generic map(
      INIT => X"3CA5"
    )
    port map (
      I0 => N912,
      I1 => N913,
      I2 => u_mult_P23(15),
      I3 => u_mult_ABH(30),
      O => u_mult_Madd_PM_47_15_Madd_lut_15_Q_1298
    );
  u_mult_Mmux_C441_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(17),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(33),
      O => N924
    );
  u_mult_Mmux_C441_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(17),
      I1 => u_mult_ZH,
      O => N925
    );
  u_mult_Madd_ADDRESULT_lut_49_Q : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N925,
      I2 => N924,
      I3 => u_mult_PM(47),
      O => u_mult_Madd_ADDRESULT_lut(49)
    );
  u_mult_Mmux_C461_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(18),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(34),
      O => N927
    );
  u_mult_Mmux_C461_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(18),
      I1 => u_mult_ZH,
      O => N928
    );
  u_mult_Madd_ADDRESULT_lut_50_Q : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N928,
      I2 => N927,
      I3 => u_mult_PM(47),
      O => u_mult_Madd_ADDRESULT_lut(50)
    );
  u_mult_Mmux_C471_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(19),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(35),
      O => N930
    );
  u_mult_Mmux_C471_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(19),
      I1 => u_mult_ZH,
      O => N931
    );
  u_mult_Madd_ADDRESULT_lut_51_Q : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N931,
      I2 => N930,
      I3 => u_mult_PM(47),
      O => u_mult_Madd_ADDRESULT_lut(51)
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW0 : LUT4
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(41),
      I1 => N323,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N933
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT96 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N933,
      I1 => N934,
      I2 => N2276,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_9_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT93 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N936,
      I1 => N937,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_8_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT90 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N939,
      I1 => N940,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_7_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT9 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N942,
      I1 => N943,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_11_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT87 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N945,
      I1 => N946,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_6_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT84 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N948,
      I1 => N949,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_5_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT81 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N951,
      I1 => N952,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_4_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT78 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N954,
      I1 => N955,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_3_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT69 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N957,
      I1 => N958,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_2_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT6 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N960,
      I1 => N961,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_10_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT36 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N963,
      I1 => N964,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_1_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT18 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N966,
      I1 => N967,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_14_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT15 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N969,
      I1 => N970,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_13_Q
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT12 : LUT4
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N972,
      I1 => N973,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114,
      O => u_mult_MACH_31_MACIN1_31_mux_96_OUT_12_Q
    );
  u_mult_Mmux_C481_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(20),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(36),
      O => N975
    );
  u_mult_Mmux_C481_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(20),
      I1 => u_mult_ZH,
      O => N976
    );
  u_mult_Madd_ADDRESULT_lut_52_Q : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N976,
      I2 => N975,
      I3 => u_mult_PM(47),
      O => u_mult_Madd_ADDRESULT_lut(52)
    );
  u_mult_Mmux_C491_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(21),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(37),
      O => N978
    );
  u_mult_Mmux_C491_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(21),
      I1 => u_mult_ZH,
      O => N979
    );
  u_mult_Madd_ADDRESULT_lut_53_Q : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N979,
      I2 => N978,
      I3 => u_mult_PM(47),
      O => u_mult_Madd_ADDRESULT_lut(53)
    );
  u_mult_Mmux_C501_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(22),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(38),
      O => N981
    );
  u_mult_Mmux_C501_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(22),
      I1 => u_mult_ZH,
      O => N982
    );
  u_mult_Madd_ADDRESULT_lut_54_Q : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N982,
      I2 => N981,
      I3 => u_mult_PM(47),
      O => u_mult_Madd_ADDRESULT_lut(54)
    );
  u_mult_Mmux_C511_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(23),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(39),
      O => N984
    );
  u_mult_Mmux_C511_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(23),
      I1 => u_mult_ZH,
      O => N985
    );
  u_mult_Madd_ADDRESULT_lut_55_Q : LUT4
    generic map(
      INIT => X"DF80"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N985,
      I2 => u_mult_PM(47),
      I3 => N984,
      O => u_mult_Madd_ADDRESULT_lut(55)
    );
  u_mult_Mmux_C521_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(24),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(40),
      O => N987
    );
  u_mult_Mmux_C521_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(24),
      I1 => u_mult_ZH,
      O => N988
    );
  u_mult_Madd_ADDRESULT_lut_56_Q : LUT4
    generic map(
      INIT => X"DF80"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N988,
      I2 => u_mult_PM(47),
      I3 => N987,
      O => u_mult_Madd_ADDRESULT_lut(56)
    );
  u_mult_Mmux_C531_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(25),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(41),
      O => N990
    );
  u_mult_Mmux_C531_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(25),
      I1 => u_mult_ZH,
      O => N991
    );
  u_mult_Madd_ADDRESULT_lut_57_Q : LUT4
    generic map(
      INIT => X"DF80"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N991,
      I2 => u_mult_PM(47),
      I3 => N990,
      O => u_mult_Madd_ADDRESULT_lut(57)
    );
  u_mult_Mmux_C541_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(26),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(42),
      O => N993
    );
  u_mult_Mmux_C541_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(26),
      I1 => u_mult_ZH,
      O => N994
    );
  u_mult_Madd_ADDRESULT_lut_58_Q : LUT4
    generic map(
      INIT => X"DF80"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N994,
      I2 => u_mult_PM(47),
      I3 => N993,
      O => u_mult_Madd_ADDRESULT_lut(58)
    );
  u_decode_Mmux_EX_REGNUM_X613 : LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => N996,
      I2 => u_decode_Mmux_EX_REGNUM_X26,
      I3 => u_decode_Mmux_EX_REGNUM_X64_3765,
      O => u_decode_EX_REGNUM_X(2)
    );
  u_decode_Mmux_EX_REGNUM_X413 : LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => N998,
      I2 => u_decode_Mmux_EX_REGNUM_X26,
      I3 => u_decode_Mmux_EX_REGNUM_X44_3766,
      O => u_decode_EX_REGNUM_X(1)
    );
  u_decode_IF_DR_15_reduce_nor_74_o163 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => if_dr(3),
      I1 => if_dr(14),
      I2 => u_decode_IF_DR_15_reduce_nor_74_o146_3718,
      I3 => N1006,
      O => u_decode_IF_DR_15_reduce_nor_74_o163_3719
    );
  u_mult_Mmux_BH71 : LUT4
    generic map(
      INIT => X"202A"
    )
    port map (
      I0 => u_mult_M2(15),
      I1 => u_mult_STATE_FSM_FFd3_1568,
      I2 => u_mult_STATE_FSM_FFd2_1567,
      I3 => N1008,
      O => u_mult_BH(15)
    );
  u_datapath_Mmux_ybus65125 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus264,
      I1 => u_datapath_Mmux_ybus656_4373,
      I2 => N1010,
      I3 => u_datapath_Mmux_ybus652_4372,
      O => u_datapath_Mmux_ybus65125_4377
    );
  u_mult_Madd_ADDRESULT_lut_16_Q : LUT4
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_mult_MACL(16),
      I1 => u_mult_SHIFT,
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_0,
      I3 => u_mult_PM(16),
      O => u_mult_Madd_ADDRESULT_lut(16)
    );
  u_datapath_Mmux_ybus5192 : LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      I0 => u_datapath_Mmux_ybus5162_3869,
      I1 => u_datapath_Mmux_ybus5141_3868,
      I2 => u_datapath_Mmux_ybus5177_3870,
      I3 => u_datapath_Mmux_ybus512_3867,
      O => u_datapath_Mmux_ybus5192_3871
    );
  u_mult_Madd_PM_47_15_Madd_lut_0_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_P23(0),
      I2 => u_mult_Mmult_ABH_P_to_Adder_A_15,
      O => u_mult_Madd_PM_47_15_Madd_lut_0_Q_1328
    );
  u_decode_Mmux_EX_REGNUM_Z2519_SW1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1241,
      I1 => u_decode_n2749,
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => u_decode_Mmux_EX_REGNUM_Z252_3687,
      O => N1012
    );
  u_decode_Mmux_EX_REGNUM_Z2519 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_0_14,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_EX_MA_SZ_1_51_774,
      I3 => N1012,
      O => u_decode_Mmux_EX_REGNUM_Z25
    );
  u_datapath_Mmux_xbus3414_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_srf_rd(23),
      I2 => u_datapath_Mmux_xbus115,
      I3 => ma_dr(23),
      O => N1014
    );
  u_datapath_Mmux_xbus3414 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => N2297,
      I1 => u_datapath_Mmux_xbus114,
      I2 => N1014,
      O => u_datapath_Mmux_xbus3414_3914
    );
  u_decode_n1757_inv1_cepot_cepot : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => u_decode_WB1_WRPR_W_1079,
      I1 => u_decode_WB1_WRREG_W_1087,
      I2 => u_decode_REG_CONF2_4527,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_n1757_inv1_cepot_cepot_4952
    );
  u_decode_INSTR_STATE_3_PWR_6_o_equal_262_o_3_1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_Mmux_INSTR_STATE91_5321,
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE(3),
      O => u_decode_INSTR_STATE_3_PWR_6_o_equal_262_o
    );
  u_decode_INSTR_STATE_5_X_6_o_equal_396_o_3_1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => N2330,
      I2 => u_decode_INSTR_STATE(3),
      I3 => u_decode_INSTR_STATE(0),
      O => u_decode_INSTR_STATE_5_X_6_o_equal_396_o
    );
  u_datapath_Mmux_xbus361 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(24),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus361_3908
    );
  u_datapath_Mmux_xbus381 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(25),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus381_3904
    );
  u_datapath_Mmux_xbus401 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(26),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus401_3900
    );
  u_datapath_Mmux_xbus421 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(27),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus421_3896
    );
  u_datapath_Mmux_xbus441 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(28),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus441_3886
    );
  u_datapath_Mmux_xbus531 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(31),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_xbus531_3875
    );
  u_datapath_u_comparator_Mcompar_HI_lut_3_Q : LUT4
    generic map(
      INIT => X"D827"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(3),
      I2 => u_datapath_Mmux_xbus5659_4282,
      I3 => u_datapath_Mmux_ybus56120_4293,
      O => u_datapath_u_comparator_Mcompar_HI_lut_3_Q_2713
    );
  u_datapath_Mmux_xbus5610_SW0 : LUT4
    generic map(
      INIT => X"5335"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(3),
      I1 => u_datapath_u_gpreg_n0080(3),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => N1000
    );
  u_datapath_Mmux_xbus489_SW0 : LUT4
    generic map(
      INIT => X"5335"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(2),
      I1 => u_datapath_u_gpreg_n0080(2),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => N1002
    );
  u_datapath_Mmux_ybus3869_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(25),
      I3 => u_datapath_u_gpreg_n0076(25),
      O => N674
    );
  u_datapath_Mmux_ybus4069_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(26),
      I3 => u_datapath_u_gpreg_n0076(26),
      O => N676
    );
  u_datapath_Mmux_aluiny2714_SW0 : LUT4
    generic map(
      INIT => X"33C6"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_datapath_addsub,
      I2 => u_datapath_const_zero4244_4276,
      I3 => N2189,
      O => N822
    );
  u_datapath_Mmux_ybus4269_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(27),
      I3 => u_datapath_u_gpreg_n0076(27),
      O => N678
    );
  u_datapath_Mmux_ybus4469_SW0 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0083,
      I1 => u_datapath_u_gpreg_n0078,
      I2 => u_datapath_u_gpreg_n0081(28),
      I3 => u_datapath_u_gpreg_n0076(28),
      O => N680
    );
  u_datapath_u_alu_Madd_n0091_lut_30_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(30),
      I2 => u_datapath_Mmux_xbus5124_3873,
      O => u_datapath_u_alu_Madd_n0091_lut(30)
    );
  u_decode_REG_CONF42_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(1),
      I1 => u_decode_WB1_REGNUM_W(3),
      O => N1019
    );
  u_datapath_Mmux_ybus7172_SW0_SW0 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => u_datapath_sr_8_Q,
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDSR_Y_189,
      I3 => u_datapath_Mmux_ybus261131,
      O => N1021
    );
  u_datapath_Mmux_ybus7472_SW0_SW0 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => u_datapath_sr_9_Q,
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDSR_Y_189,
      I3 => u_datapath_Mmux_ybus261131,
      O => N1023
    );
  u_datapath_Mmux_ybus491_SW0 : LUT4
    generic map(
      INIT => X"6A55"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus1121_2035,
      I2 => u_datapath_Mmux_xbus2623_4183,
      I3 => N1031,
      O => N583
    );
  u_datapath_Mmux_aluiny2814_SW0 : LUT4
    generic map(
      INIT => X"C633"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_datapath_addsub,
      I2 => u_datapath_const_zero42340_4193,
      I3 => N1033,
      O => N825
    );
  u_datapath_Mmux_aluiny263 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => N534,
      I2 => u_decode_CONST_ZERO4_209,
      I3 => N1037,
      O => u_datapath_Mmux_aluiny263_4286
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11311_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_INSTR_STATE(1),
      I3 => u_decode_INSTR_STATE(0),
      O => N1039
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11311 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1039,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF1092,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1131
    );
  u_datapath_Mmux_ybus2641_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_RDPR_Y_201,
      I1 => u_decode_RDGBR_Y_194,
      I2 => u_decode_RDSR_Y_189,
      O => N1041
    );
  u_decode_Mmux_WB_WRMACL_GND_6_o_MUX_157_o11_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_INSTR_STATE(4),
      I3 => u_decode_INSTR_STATE(5),
      O => N1043
    );
  u_decode_Mmux_WB_WRMACL_GND_6_o_MUX_157_o11 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1043,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_WB_WRMACL_GND_6_o_MUX_157_o
    );
  u_decode_Mmux_EX_MACSEL2_1_GND_6_o_mux_13_OUT11_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_PWR_6_o_equal_184_o,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_INSTR_STATE(4),
      I3 => u_decode_INSTR_STATE(5),
      O => N1045
    );
  u_decode_Mmux_EX_MACSEL2_1_GND_6_o_mux_13_OUT11 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1045,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_EX_MACSEL2_1_GND_6_o_mux_13_OUT_0_Q
    );
  u_decode_Mmux_EX_T_SET_GND_6_o_MUX_253_o11_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_INSTR_STATE_3_PWR_6_o_equal_182_o,
      I2 => u_decode_INSTR_STATE(4),
      I3 => u_decode_INSTR_STATE(5),
      O => N1047
    );
  u_decode_Mmux_EX_T_SET_GND_6_o_MUX_253_o11 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1047,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_EX_T_SET_GND_6_o_MUX_253_o
    );
  u_decode_Mmux_EX_MQ_CLR_GND_6_o_MUX_254_o11_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_PWR_6_o_equal_183_o,
      I1 => u_decode_Mmux_DELAY_JUMP1101,
      I2 => u_decode_INSTR_STATE(4),
      I3 => u_decode_INSTR_STATE(5),
      O => N1049
    );
  u_decode_Mmux_EX_MQ_CLR_GND_6_o_MUX_254_o11 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1049,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_EX_MQ_CLR_GND_6_o_MUX_254_o
    );
  u_datapath_Mmux_aluout7479_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout7458,
      O => N1051
    );
  u_datapath_Mmux_aluout74105 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout7412_4316,
      I1 => N1052,
      I2 => N1051,
      I3 => u_datapath_u_alu_SUM(7),
      O => u_datapath_Mmux_aluout74105_4318
    );
  u_datapath_Mmux_aluout6279_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout6258,
      O => N1054
    );
  u_datapath_Mmux_aluout62105 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout6212_4390,
      I1 => N1055,
      I2 => N1054,
      I3 => u_datapath_u_alu_SUM(3),
      O => u_datapath_Mmux_aluout62105_4392
    );
  u_datapath_Mmux_aluout77109_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout2321_4336,
      I1 => u_datapath_Mmux_aluout422_4356,
      I2 => u_datapath_Mmux_aluout232_2055,
      I3 => N2278,
      O => N1057
    );
  u_datapath_Mmux_w_bcc3352_SW0 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N2225,
      I1 => N606,
      I2 => N1057,
      I3 => u_datapath_u_alu_SUM(8),
      O => N747
    );
  u_datapath_Mmux_aluout3279_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout3258,
      O => N1059
    );
  u_datapath_Mmux_aluout32105 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout3212_4303,
      I1 => N1060,
      I2 => N1059,
      I3 => u_datapath_u_alu_SUM(1),
      O => u_datapath_Mmux_aluout32105_4305
    );
  u_datapath_Mmux_aluout80109_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout442_4384,
      I1 => u_datapath_Mmux_aluout252_4368,
      I2 => u_datapath_Mmux_aluout232_2055,
      I3 => N2279,
      O => N1062
    );
  u_datapath_Mmux_w_bcc3313_SW0 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N2223,
      I1 => N603,
      I2 => N1062,
      I3 => u_datapath_u_alu_SUM(9),
      O => N743
    );
  u_datapath_Mmux_aluout6120_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout272_4396,
      I1 => u_datapath_Mmux_aluout462_4412,
      I2 => u_datapath_Mmux_aluout623_4381,
      I3 => N2132,
      O => N1064
    );
  u_datapath_Mmux_w_bcc3326_SW0 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N2221,
      I1 => N600,
      I2 => N1064,
      I3 => u_datapath_u_alu_SUM(10),
      O => N745
    );
  u_datapath_Mmux_w_bcc3437_SW0 : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N589,
      I1 => N588,
      I2 => N1069,
      I3 => u_datapath_u_alu_SUM(14),
      O => N739
    );
  u_datapath_Mmux_ybus5231_SW0 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => u_datapath_pc(2),
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => N1071
    );
  u_datapath_Mmux_ybus4829 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4814_4446,
      I1 => N1071,
      I2 => u_datapath_Mmux_ybus712112,
      I3 => N2216,
      O => u_datapath_Mmux_ybus4829_4447
    );
  u_decode_Mmux_EX_ALUFUNC2225_SW0 : LUT4
    generic map(
      INIT => X"CCD8"
    )
    port map (
      I0 => N618,
      I1 => N844,
      I2 => N843,
      I3 => N840,
      O => N1073
    );
  u_decode_Mmux_EX_ALUFUNC2225_SW1 : LUT4
    generic map(
      INIT => X"CCD8"
    )
    port map (
      I0 => N618,
      I1 => N844,
      I2 => N843,
      I3 => N841,
      O => N1074
    );
  u_decode_Mmux_EX_ALUFUNC2264 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC278_4565,
      I1 => N1074,
      I2 => N1073,
      I3 => u_datapath_Mmux_w_bcc3720_4608,
      O => u_decode_EX_ALUFUNC(0)
    );
  u_datapath_Mmux_xbus3624 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_xbus361_3908,
      I1 => u_datapath_Mmux_xbus360_3907,
      I2 => N1076,
      I3 => u_datapath_Mmux_xbus3623_3909,
      O => u_datapath_Mmux_xbus3624_3910
    );
  u_datapath_Mmux_xbus3824 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_xbus381_3904,
      I1 => u_datapath_Mmux_xbus380_3903,
      I2 => N1078,
      I3 => u_datapath_Mmux_xbus3823_3905,
      O => u_datapath_Mmux_xbus3824_3906
    );
  u_datapath_Mmux_xbus4024 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_xbus401_3900,
      I1 => u_datapath_Mmux_xbus400_3899,
      I2 => N1080,
      I3 => u_datapath_Mmux_xbus4023_3901,
      O => u_datapath_Mmux_xbus4024_3902
    );
  u_datapath_Mmux_xbus4224 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_xbus421_3896,
      I1 => u_datapath_Mmux_xbus420_3895,
      I2 => N1082,
      I3 => u_datapath_Mmux_xbus4223_3897,
      O => u_datapath_Mmux_xbus4224_3898
    );
  u_datapath_Mmux_xbus4424 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_xbus441_3886,
      I1 => u_datapath_Mmux_xbus440_3885,
      I2 => N1084,
      I3 => u_datapath_Mmux_xbus4423_3887,
      O => u_datapath_Mmux_xbus4424_3888
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_13_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus923_4040,
      I2 => u_datapath_Mmux_xbus914,
      I3 => u_datapath_Mmux_ybus1196_4144,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(13)
    );
  u_datapath_Mmux_xbus491_SW2 : LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => reg_fwd_x,
      I2 => ma_dr(2),
      O => N1092
    );
  u_datapath_Mmux_xbus491_SW3 : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => reg_fwd_x,
      I2 => ma_dr(2),
      O => N1093
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_3_Q : LUT4
    generic map(
      INIT => X"C3A5"
    )
    port map (
      I0 => N1092,
      I1 => N1093,
      I2 => u_datapath_Mmux_ybus56120_4293,
      I3 => u_datapath_Mmux_xbus29,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(3)
    );
  u_datapath_Mmux_xbus5689_SW0 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => reg_fwd_x,
      I2 => ma_dr(3),
      O => N1095
    );
  u_datapath_Mmux_xbus5689_SW1 : LUT3
    generic map(
      INIT => X"59"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => reg_fwd_x,
      I2 => ma_dr(3),
      O => N1096
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_4_Q : LUT4
    generic map(
      INIT => X"35CA"
    )
    port map (
      I0 => N1095,
      I1 => N1096,
      I2 => u_datapath_Mmux_xbus5659_4282,
      I3 => u_datapath_Mmux_ybus59125_4433,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(4)
    );
  u_decode_IF_ISSUE131_SW2 : LUT4
    generic map(
      INIT => X"FF8F"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_reduce_or_595_o,
      I1 => u_decode_INSTR_STATE_11_PWR_6_o_equal_527_o,
      I2 => u_decode_INSTR_STATE(11),
      I3 => N512,
      O => N1098
    );
  u_decode_IF_ISSUE131_SW3 : LUT4
    generic map(
      INIT => X"FF8F"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_reduce_or_595_o,
      I1 => u_decode_INSTR_STATE_11_PWR_6_o_equal_527_o,
      I2 => u_decode_INSTR_STATE(11),
      I3 => N513,
      O => N1099
    );
  u_decode_SLOT_DISPATCH_AND_29_o21_SW1 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_DELAY_JUMP116,
      I2 => u_decode_Mmux_DELAY_JUMP1422,
      I3 => u_decode_SLOT_DISPATCH_AND_29_o3_4278,
      O => N1102
    );
  u_decode_Mmux_EX_WRREG_Z_GND_6_o_MUX_164_o11 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => u_decode_EX_WRREG_Z,
      I1 => N749,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_EX_WRREG_Z_GND_6_o_MUX_164_o
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11935 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11926_4199,
      I1 => N749,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11935_4200
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13329 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13320_4203,
      I1 => N749,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13329_4204
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11751 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11737_4208,
      I1 => N749,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11751_4209
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11231 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11221_4212,
      I1 => N749,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11231_4213
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116147 : LUT4
    generic map(
      INIT => X"1300"
    )
    port map (
      I0 => u_decode_WB1_WRREG_W_1087,
      I1 => N749,
      I2 => u_decode_REG_CONF109_4532,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116134_4245,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116147_4246
    );
  u_decode_Mmux_EX_ALUFUNC7238 : LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC7139_4546,
      I1 => N1117,
      I2 => N1116,
      I3 => u_datapath_Mmux_w_bcc3720_4608,
      O => u_decode_EX_ALUFUNC(2)
    );
  u_decode_REG_CONF64_SW1 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => u_decode_REG_CONF18_4529,
      I1 => u_datapath_Mmux_w_bcc3720_4608,
      I2 => N1119,
      I3 => N1120,
      O => N643
    );
  u_datapath_Mmux_xbus311_SW0 : LUT4
    generic map(
      INIT => X"5335"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(0),
      I1 => u_datapath_u_gpreg_n0080(0),
      I2 => u_datapath_u_gpreg_n0077,
      I3 => u_datapath_u_gpreg_n0082,
      O => N1125
    );
  u_datapath_Mmux_xbus311 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => N1125,
      I3 => reg_fwd_x,
      O => u_datapath_Mmux_xbus311_4156
    );
  u_datapath_u_alu_Madd_n0091_lut_23_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_xbus3423_3915,
      I2 => u_datapath_Mmux_xbus3414_3914,
      I3 => u_datapath_aluiny(23),
      O => u_datapath_u_alu_Madd_n0091_lut(23)
    );
  u_datapath_const_zero422376_SW2 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_mult_MACH(1),
      I1 => u_datapath_Mmux_ybus2615,
      I2 => u_datapath_Mmux_ybus2613_2047,
      O => N1127
    );
  u_mult_Mmux_RESULT_REGION48_0_1160_SW1 : LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => u_mult_Mmux_RESULT_REGION48_0_16_3857,
      I1 => N684,
      I2 => N1130,
      I3 => u_mult_Mmux_RESULT_REGION48_0_161_3860,
      O => N919
    );
  u_datapath_Mmux_xbus360 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(24),
      O => u_datapath_Mmux_xbus360_3907
    );
  u_datapath_Mmux_xbus7131 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5411_2129,
      I1 => u_datapath_Mmux_aluiny2326,
      I2 => u_decode_CONST_ZERO8_212,
      I3 => u_datapath_Mmux_xbus712,
      O => u_datapath_Mmux_xbus7131_4128
    );
  u_datapath_Mmux_xbus743 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5411_2129,
      I1 => u_datapath_Mmux_aluiny2326,
      I2 => u_decode_CONST_ZERO8_212,
      I3 => u_datapath_Mmux_aluiny321_2070,
      O => u_datapath_Mmux_xbus743_4114
    );
  u_datapath_Mmux_ybus5919_SW1 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(4),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0081(4),
      O => N796
    );
  u_datapath_Mmux_ybus6219_SW1 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(5),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0081(5),
      O => N793
    );
  u_datapath_Mmux_ybus6819_SW1 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(7),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0081(7),
      O => N787
    );
  u_datapath_Mmux_ybus7124_SW1 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(8),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0081(8),
      O => N808
    );
  u_datapath_Mmux_ybus7424_SW1 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(9),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0081(9),
      O => N805
    );
  u_datapath_Mmux_aluiny31121_SW0 : LUT4
    generic map(
      INIT => X"336C"
    )
    port map (
      I0 => u_datapath_Mmux_xbus712,
      I1 => u_datapath_addsub,
      I2 => u_datapath_Mmux_aluiny213,
      I3 => N2171,
      O => N810
    );
  u_datapath_Mmux_aluiny3212_SW0 : LUT4
    generic map(
      INIT => X"336C"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny321_2070,
      I1 => u_datapath_addsub,
      I2 => u_datapath_Mmux_aluiny213,
      I3 => N2167,
      O => N813
    );
  u_datapath_Mmux_ybus5141 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_pc(30),
      I1 => N1134,
      I2 => u_datapath_Mmux_ybus523,
      I3 => u_datapath_Mmux_ybus1111,
      O => u_datapath_Mmux_ybus5141_3868
    );
  u_datapath_Mmux_aluiny2914_SW0 : LUT4
    generic map(
      INIT => X"336C"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(6),
      I1 => u_datapath_addsub,
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => N2179,
      O => N828
    );
  u_datapath_Mmux_ybus71127 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus264,
      I1 => u_datapath_Mmux_ybus7191_4324,
      I2 => u_datapath_Mmux_ybus7121_4322,
      I3 => N1138,
      O => u_datapath_Mmux_ybus71127_4327
    );
  u_datapath_Mmux_ybus74127 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus264,
      I1 => u_datapath_Mmux_ybus749_4311,
      I2 => u_datapath_Mmux_ybus7421_4309,
      I3 => N1140,
      O => u_datapath_Mmux_ybus74127_4313
    );
  u_decode_IF_DR_15_reduce_nor_74_o47_SW1 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => if_dr(6),
      I1 => if_dr(4),
      I2 => if_dr(2),
      I3 => if_dr(7),
      O => N1145
    );
  u_decode_IF_DR_15_reduce_nor_74_o73 : LUT4
    generic map(
      INIT => X"5515"
    )
    port map (
      I0 => if_dr(15),
      I1 => N1004,
      I2 => N1145,
      I3 => N865,
      O => u_decode_IF_DR_15_reduce_nor_74_o73_3715
    );
  u_datapath_Mmux_aluiny2714_SW1 : LUT3
    generic map(
      INIT => X"56"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny272_4421,
      I2 => N1147,
      O => N823
    );
  u_datapath_Mmux_ybus26122_SW0 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny123_4497,
      I2 => u_datapath_Mmux_ybus262_4503,
      I3 => u_datapath_Mmux_aluiny122_4496,
      O => N1149
    );
  u_datapath_Mmux_aluiny1212 : LUT4
    generic map(
      INIT => X"FE10"
    )
    port map (
      I0 => N2255,
      I1 => u_datapath_Mmux_ybus2680_4508,
      I2 => N1149,
      I3 => N1150,
      O => u_datapath_Mmux_aluiny1212_4498
    );
  u_decode_EX_WRREG_Z53 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => N2284,
      I1 => u_decode_INSTR_STATE_3_PWR_6_o_equal_262_o,
      I2 => u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o,
      I3 => u_decode_EX_WRREG_Z43_3664,
      O => u_decode_EX_WRREG_Z53_3665
    );
  u_datapath_Mmux_ybus3667_SW1_SW2 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => u_mult_MACL(0),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDSR_Y_189,
      I3 => u_decode_RDREG_Y_182,
      O => N1152
    );
  u_decode_INSTR_STATE_11_PWR_6_o_equal_526_o_11_1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_INSTR_STATE(9),
      I2 => u_decode_INSTR_STATE(8),
      I3 => u_decode_INSTR_STATE(11),
      O => u_decode_INSTR_STATE_11_PWR_6_o_equal_526_o
    );
  u_decode_n27492 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => u_decode_n27491,
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_INSTR_STATE(9),
      I3 => u_decode_INSTR_STATE(11),
      O => u_decode_n2749
    );
  u_decode_Mmux_EX_ALUFUNC531 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_INSTR_STATE(14),
      O => u_decode_Mmux_EX_ALUFUNC53
    );
  u_decode_Mmux_EX_REGNUM_Z236 : LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_Mmux_DELAY_JUMP1503,
      O => u_decode_Mmux_EX_REGNUM_Z236_3758
    );
  u_decode_Mmux_EX_ALUFUNC9109_SW0 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1422,
      I1 => u_decode_INSTR_STATE_14_13,
      I2 => N1158,
      I3 => N1991,
      O => N1136
    );
  u_decode_Mmux_IF_DR_EVT8_SW0 : LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => if_dr(1),
      I1 => u_decode_DELAY_SLOT_1076,
      I2 => N2091,
      I3 => u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_2_3455,
      O => N311
    );
  u_decode_Mmux_EX_REGNUM_X2420 : LUT4
    generic map(
      INIT => X"2303"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => N1160,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      O => u_decode_Mmux_EX_REGNUM_X2420_3774
    );
  u_decode_INSTR_STATE_5_X_6_o_equal_391_o_3_1_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_INSTR_STATE_SEL,
      I1 => u_decode_IR(1),
      I2 => u_decode_IF_DR_EVT(1),
      O => N1164
    );
  u_decode_INSTR_STATE_5_GND_6_o_equal_387_o111_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_decode_IR(4),
      I1 => u_decode_IR(5),
      O => N1166
    );
  u_decode_INSTR_STATE_5_GND_6_o_equal_387_o111 : LUT4
    generic map(
      INIT => X"4474"
    )
    port map (
      I0 => N1166,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(4),
      I3 => u_decode_IF_DR_EVT(5),
      O => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_11_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_decode_IR(0),
      I1 => u_decode_IR(1),
      O => N1168
    );
  u_decode_Mmux_INSTR_STATE91_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_decode_IR(3),
      I1 => u_decode_IR(2),
      O => N1170
    );
  u_decode_Mmux_INSTR_STATE17_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_IR(1),
      I1 => u_decode_IR(0),
      O => N1172
    );
  u_decode_Mmux_INSTR_STATE_1_PWR_6_o_mux_475_OUT41 : LUT4
    generic map(
      INIT => X"BBB8"
    )
    port map (
      I0 => N1172,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(1),
      I3 => u_decode_IF_DR_EVT(0),
      O => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q
    );
  u_decode_Mmux_EX_REGNUM_Z2330_SW0 : LUT3
    generic map(
      INIT => X"9D"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_Mmux_INSTR_STATE121_5307,
      O => N1174
    );
  u_decode_Mmux_EX_REGNUM_Z2330 : LUT4
    generic map(
      INIT => X"CC08"
    )
    port map (
      I0 => N2264,
      I1 => u_decode_Mmux_EX_ALUFUNC541_5315,
      I2 => N1174,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      O => u_decode_Mmux_EX_REGNUM_Z2330_3760
    );
  u_decode_Mmux_IF_DR_EVT21_SW0 : LUT4
    generic map(
      INIT => X"A8B8"
    )
    port map (
      I0 => event_req_i(2),
      I1 => u_decode_DELAY_SLOT_MASKINT_AND_15_o1_3767,
      I2 => if_dr(10),
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o59_3771,
      O => N1176
    );
  u_decode_Mmux_IF_DR_EVT21 : LUT4
    generic map(
      INIT => X"B8FC"
    )
    port map (
      I0 => if_dr(10),
      I1 => u_decode_DELAY_SLOT_1076,
      I2 => N1176,
      I3 => N2122,
      O => u_decode_IF_DR_EVT(10)
    );
  u_decode_Mmux_EX_REGNUM_X2626_SW0 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1504,
      I1 => u_decode_Mmux_EX_REGNUM_X265_3736,
      I2 => N2126,
      O => N1178
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1132 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1180,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => N2226,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1132_786
    );
  u_decode_Mmux_EX_T_CLR_GND_6_o_MUX_252_o1_SW1 : LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_EX_MA_SZ_0_14,
      I2 => N519,
      I3 => u_decode_INSTR_STATE(15),
      O => N1182
    );
  u_decode_Mmux_EX_T_CLR_GND_6_o_MUX_252_o1 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1182,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_EX_T_CLR_GND_6_o_MUX_252_o
    );
  u_decode_Mmux_DELAY_JUMP161_SW0 : LUT4
    generic map(
      INIT => X"5515"
    )
    port map (
      I0 => u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_0_1,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      I2 => u_decode_EX_MA_SZ_0_14,
      I3 => u_decode_INSTR_STATE(15),
      O => N1184
    );
  u_decode_Mmux_DELAY_JUMP161 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1184,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_EX_MAC_BUSY
    );
  u_decode_Mmux_EX_RDTEMP_X_GND_6_o_MUX_267_o1_SW0 : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC53,
      I1 => u_decode_Mmux_DELAY_JUMP17262_3186,
      I2 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_3_1,
      I3 => u_decode_INSTR_STATE(15),
      O => N1186
    );
  u_decode_Mmux_EX_RDTEMP_X_GND_6_o_MUX_267_o1 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1186,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_EX_RDTEMP_X_GND_6_o_MUX_267_o
    );
  u_decode_REG_CONF712_SW1 : LUT4
    generic map(
      INIT => X"FF7B"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(3),
      I1 => u_decode_EX_WRREG_Z,
      I2 => u_decode_EX_REGNUM_Z(3),
      I3 => u_decode_EX_REGNUM_Z(0),
      O => N1190
    );
  u_decode_Mmux_EX_REGNUM_X22211_SW1 : LUT4
    generic map(
      INIT => X"8F00"
    )
    port map (
      I0 => u_decode_IR(8),
      I1 => u_decode_IR(9),
      I2 => u_decode_INSTR_STATE_SEL,
      I3 => N2009,
      O => N1197
    );
  u_decode_Mmux_EX_REGNUM_X22211 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => u_decode_IF_DR_EVT(8),
      I1 => u_decode_IF_DR_EVT(9),
      I2 => N1197,
      I3 => N1196,
      O => u_decode_Mmux_EX_REGNUM_X2221
    );
  u_decode_n1757_inv1_cepot : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => N749,
      I1 => u_decode_WB1_WRREG_W_1087,
      I2 => u_decode_REG_CONF109_4532,
      O => u_decode_n1757_inv1_cepot_4674
    );
  u_decode_n1757_inv1 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => slot,
      I1 => N749,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF109_4532,
      O => u_decode_n1757_inv
    );
  u_decode_Mmux_INSTR_STATE101 : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => if_dr(3),
      I1 => N1204,
      I2 => N1203,
      I3 => u_decode_Mmux_IF_DR_EVT18,
      O => u_decode_INSTR_STATE(3)
    );
  u_datapath_Mmux_xbus5659_SW0 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(3),
      I2 => N2245,
      O => N1206
    );
  u_datapath_Mmux_xbus5689 : LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => N1207,
      I2 => u_datapath_Mmux_xbus5619_4281,
      I3 => N1206,
      O => u_datapath_Mmux_xbus5689_4283
    );
  u_datapath_Mmux_xbus4858_SW0 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(2),
      I2 => N2246,
      O => N1209
    );
  u_datapath_Mmux_xbus491 : LUT4
    generic map(
      INIT => X"E4F0"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => N1210,
      I2 => N1209,
      I3 => u_datapath_Mmux_xbus4818,
      O => u_datapath_xbus(2)
    );
  u_datapath_Mmux_ybus56120_SW0_SW0 : LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4821,
      I1 => u_datapath_Mmux_ybus5637_4290,
      I2 => u_datapath_Mmux_ybus5660_4292,
      I3 => N2253,
      O => N1230
    );
  u_datapath_Mmux_ybus56120 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => u_datapath_Mmux_ybus568_4288,
      I1 => u_datapath_Mmux_ybus5649_4291,
      I2 => N1230,
      I3 => N1231,
      O => u_datapath_Mmux_ybus56120_4293
    );
  u_decode_IF_ISSUE130 : LUT4
    generic map(
      INIT => X"1300"
    )
    port map (
      I0 => u_decode_WB1_WRREG_W_1087,
      I1 => N749,
      I2 => u_decode_REG_CONF109_4532,
      I3 => u_decode_IF_ISSUE101_4254,
      O => if_issue
    );
  Mmux_ifetch_if_issue_MUX_63_o11 : LUT4
    generic map(
      INIT => X"1300"
    )
    port map (
      I0 => u_decode_WB1_WRREG_W_1087,
      I1 => N1235,
      I2 => u_decode_REG_CONF109_4532,
      I3 => u_decode_IF_ISSUE101_4254,
      O => ifetch_if_issue_MUX_63_o
    );
  u_datapath_Mmux_xbus5619 : LUT4
    generic map(
      INIT => X"FE04"
    )
    port map (
      I0 => u_decode_CONST_ZERO4_209,
      I1 => N1237,
      I2 => N534,
      I3 => N1238,
      O => u_datapath_Mmux_xbus5619_4281
    );
  u_mult_Mmux_C551_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(27),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(43),
      O => N1240
    );
  u_mult_Mmux_C551_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(27),
      I1 => u_mult_ZH,
      O => N1241
    );
  u_mult_Madd_ADDRESULT_lut_59_Q : LUT4
    generic map(
      INIT => X"DF80"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N1241,
      I2 => u_mult_PM(47),
      I3 => N1240,
      O => u_mult_Madd_ADDRESULT_lut(59)
    );
  u_datapath_Mmux_xbus26111 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDVBR_X_197,
      I1 => u_decode_RDTEMP_X_233,
      I2 => u_decode_RDREG_X_181,
      I3 => N1243,
      O => u_datapath_Mmux_xbus2611_2037
    );
  u_decode_Mmux_EX_REGNUM_Z24_SW0 : LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE(14),
      I3 => N2289,
      O => N305
    );
  u_decode_Mmux_EX_ALUFUNC11151 : LUT4
    generic map(
      INIT => X"DCDD"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_ALUFUNC1146_3604,
      I2 => u_decode_Mmux_EX_ALUFUNC11107_3608,
      I3 => N1247,
      O => u_decode_EX_ALUFUNC(4)
    );
  u_decode_EX_WRREG_Z113_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o,
      I2 => u_decode_Mmux_EX_KEEP_CYC1211,
      I3 => N2260,
      O => N1249
    );
  u_datapath_Mmux_aluiny123 : LUT4
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u_decode_CONST_IFDR(1),
      I1 => u_datapath_Mmux_aluiny2324,
      I2 => u_datapath_aluconst_y,
      I3 => N1251,
      O => u_datapath_Mmux_aluiny123_4497
    );
  u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_5_SW1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_X_6_o_equal_396_o,
      I1 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I3 => N1989,
      O => N1257
    );
  u_decode_Mmux_EX_REGNUM_X211_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(4),
      I1 => u_decode_Mmux_EX_REGNUM_X21,
      O => N1261
    );
  u_decode_Mmux_EX_REGNUM_X213 : LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_REGNUM_X26,
      I2 => N1261,
      I3 => u_decode_Mmux_EX_REGNUM_X241_3682,
      O => u_decode_EX_REGNUM_X(0)
    );
  u_datapath_Mmux_ybus3667_SW0 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => u_decode_RDPC_Y_206,
      I1 => u_decode_RDREG_Y_182,
      I2 => u_decode_RDMACL_Y_188,
      I3 => N1263,
      O => N562
    );
  u_decode_Mmux_EX_REGNUM_X2423 : LUT4
    generic map(
      INIT => X"FFCE"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I1 => u_decode_INSTR_STATE_5_X_6_o_equal_396_o,
      I2 => N1273,
      I3 => u_decode_Mmux_EX_KEEP_CYC1211,
      O => u_decode_Mmux_EX_REGNUM_X2423_3775
    );
  u_mult_Mmux_C571_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(28),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(44),
      O => N1275
    );
  u_mult_Mmux_C571_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(28),
      I1 => u_mult_ZH,
      O => N1276
    );
  u_mult_Madd_ADDRESULT_lut_60_Q : LUT4
    generic map(
      INIT => X"DF80"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N1276,
      I2 => u_mult_PM(47),
      I3 => N1275,
      O => u_mult_Madd_ADDRESULT_lut(60)
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT331 : LUT4
    generic map(
      INIT => X"EFEA"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      I1 => N904,
      I2 => N682,
      I3 => N1278,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT33_3852
    );
  u_mult_Mmux_C581_SW0 : LUT4
    generic map(
      INIT => X"D222"
    )
    port map (
      I0 => u_mult_MACH(29),
      I1 => u_mult_ZH,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(45),
      O => N1280
    );
  u_mult_Mmux_C581_SW1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_MACH(29),
      I1 => u_mult_ZH,
      O => N1281
    );
  u_mult_Madd_ADDRESULT_lut_61_Q : LUT4
    generic map(
      INIT => X"DF80"
    )
    port map (
      I0 => u_mult_Mmux_P21111,
      I1 => N1281,
      I2 => u_mult_PM(47),
      I3 => N1280,
      O => u_mult_Madd_ADDRESULT_lut(61)
    );
  u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_2_11 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE(3),
      O => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_2_1
    );
  u_decode_n24831_SW2 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_21_5320,
      I1 => u_decode_Mmux_INSTR_STATE111_5314,
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      O => N1291
    );
  u_decode_Mmux_EX_REGNUM_X64 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_Mmux_EX_REGNUM_X25_757,
      I1 => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_2_Q,
      I2 => u_decode_INSTR_STATE(10),
      I3 => N2129,
      O => u_decode_Mmux_EX_REGNUM_X64_3765
    );
  u_mult_Madd_ADDRESULT_lut_63_Q : LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => u_mult_MACH(31),
      I1 => u_mult_ZH,
      I2 => u_mult_C(63),
      O => u_mult_Madd_ADDRESULT_lut(63)
    );
  u_decode_EX_WRREG_Z43 : LUT3
    generic map(
      INIT => X"B0"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => N2263,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      O => u_decode_EX_WRREG_Z43_3664
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21212_SW2 : LUT4
    generic map(
      INIT => X"A0E0"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      I1 => N1297,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      I3 => u_mult_ADDRESULT(63),
      O => N1227
    );
  u_decode_out51_SW0_SW1 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => N1287,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      O => N1308
    );
  u_decode_Mmux_IF_DR_EVT8_SW1 : LUT4
    generic map(
      INIT => X"ACAF"
    )
    port map (
      I0 => u_decode_IR(1),
      I1 => N311,
      I2 => u_decode_INSTR_STATE_SEL,
      I3 => u_decode_Mmux_IF_DR_EVT151,
      O => N1310
    );
  u_decode_Mmux_IF_DR_EVT16_SW0 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_SEL,
      I1 => u_decode_IR(0),
      I2 => event_info_i(0),
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => N1313
    );
  u_decode_Mmux_INSTR_STATE17 : LUT4
    generic map(
      INIT => X"D8F0"
    )
    port map (
      I0 => if_dr(0),
      I1 => N1314,
      I2 => N1313,
      I3 => u_decode_Mmux_IF_DR_EVT18,
      O => u_decode_INSTR_STATE(0)
    );
  u_decode_NEXT_ID_STALL1_SW1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_n0649_inv135_4300,
      I1 => N749,
      O => N1319
    );
  u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT1111 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1321,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF1092,
      O => u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT11
    );
  u_decode_NEXT_ID_STALL1_SW3 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => N2262,
      I2 => u_decode_Mmux_DELAY_JUMP1210,
      O => N1323
    );
  u_datapath_Mmux_aluiny2612_SW0 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny263_4286,
      I2 => u_datapath_Mmux_aluiny262,
      O => N1327
    );
  u_datapath_Mmux_aluiny2612_SW1 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny110,
      I2 => u_datapath_Mmux_aluiny263_4286,
      I3 => N2163,
      O => N1328
    );
  u_datapath_u_alu_Madd_n0091_lut_3_Q : LUT4
    generic map(
      INIT => X"AC53"
    )
    port map (
      I0 => N1328,
      I1 => N1327,
      I2 => u_datapath_Mmux_ybus56120_4293,
      I3 => u_datapath_Mmux_xbus5689_4283,
      O => u_datapath_u_alu_Madd_n0091_lut(3)
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW3 : LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      I0 => u_mult_MACH(31),
      I1 => u_mult_C(63),
      I2 => u_mult_ADDRESULT(63),
      O => N1331
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1121 : LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      I0 => N1331,
      I1 => N682,
      I2 => u_mult_Mmux_RESULT_REGION48_0_1101_3861,
      I3 => N1330,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT112
    );
  u_decode_n1852_1_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => u_decode_IR(9),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(9),
      I3 => N2321,
      O => u_decode_n1852(1)
    );
  u_decode_Mmux_EX_REGNUM_X81_SW0 : LUT3
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(7),
      I1 => N1178,
      I2 => u_decode_Mmux_EX_REGNUM_X21,
      O => N1339
    );
  u_decode_Mmux_EX_REGNUM_X813 : LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_REGNUM_X2623_3737,
      I2 => N1339,
      I3 => u_decode_Mmux_EX_REGNUM_X84_3764,
      O => u_decode_EX_REGNUM_X(3)
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW4_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N918,
      I1 => u_mult_ADDRESULT(52),
      I2 => u_mult_ADDRESULT(53),
      I3 => u_mult_ADDRESULT(57),
      O => N1343
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW4 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_mult_ADDRESULT(58),
      I1 => u_mult_ADDRESULT(60),
      I2 => N1343,
      I3 => N2138,
      O => N1333
    );
  u_datapath_u_comparator_Mmux_Y_v_6 : LUT4
    generic map(
      INIT => X"CB0A"
    )
    port map (
      I0 => u_decode_CMPCOM(0),
      I1 => u_datapath_Mmux_ybus5396_3849,
      I2 => u_datapath_Mmux_xbus5324_3879,
      I3 => u_datapath_u_comparator_A_31_EQMSB_OR_510_o1,
      O => u_datapath_u_comparator_Mmux_Y_v_6_2724
    );
  u_mult_Madd_P23_lut_1_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(1),
      I1 => u_mult_A_1_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(1)
    );
  u_mult_Madd_P23_lut_2_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(2),
      I1 => u_mult_A_2_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(2)
    );
  u_mult_Madd_P23_lut_3_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(3),
      I1 => u_mult_A_3_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(3)
    );
  u_mult_Madd_P23_lut_4_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(4),
      I1 => u_mult_A_4_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(4)
    );
  u_mult_Madd_P23_lut_5_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(5),
      I1 => u_mult_A_5_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(5)
    );
  u_mult_Madd_P23_lut_6_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(6),
      I1 => u_mult_A_6_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(6)
    );
  u_mult_Madd_P23_lut_7_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(7),
      I1 => u_mult_A_7_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(7)
    );
  u_mult_Madd_P23_lut_8_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(8),
      I1 => u_mult_A_8_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(8)
    );
  u_mult_Madd_P23_lut_9_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(9),
      I1 => u_mult_A_9_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(9)
    );
  u_mult_Madd_P23_lut_10_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(10),
      I1 => u_mult_A_10_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(10)
    );
  u_mult_Madd_P23_lut_11_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(11),
      I1 => u_mult_A_11_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(11)
    );
  u_mult_Madd_P23_lut_12_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(12),
      I1 => u_mult_A_12_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(12)
    );
  u_mult_Madd_P23_lut_13_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(13),
      I1 => u_mult_A_13_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(13)
    );
  u_mult_Madd_P23_lut_14_Q : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => u_mult_M2(14),
      I1 => u_mult_A_14_Q,
      I2 => u_mult_Mmux_P21101_1120,
      I3 => u_mult_Mmux_P211,
      O => u_mult_Madd_P23_lut(14)
    );
  u_mult_Madd_ADDRESULT_lut_15_Q : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => u_mult_MACL(15),
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(15),
      O => u_mult_Madd_ADDRESULT_lut(15)
    );
  u_mult_Madd_ADDRESULT_lut_0_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(0),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_0,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(0)
    );
  u_mult_Madd_ADDRESULT_lut_7_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(7),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_7,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(7)
    );
  u_mult_Madd_ADDRESULT_lut_8_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(8),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_8,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(8)
    );
  u_mult_Madd_ADDRESULT_lut_9_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(9),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_9,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(9)
    );
  u_mult_Madd_ADDRESULT_lut_10_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(10),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_10,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(10)
    );
  u_mult_Madd_ADDRESULT_lut_6_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(6),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_6,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(6)
    );
  u_mult_Madd_ADDRESULT_lut_11_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(11),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_11,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(11)
    );
  u_mult_Madd_ADDRESULT_lut_12_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(12),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_12,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(12)
    );
  u_mult_Madd_ADDRESULT_lut_13_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(13),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_13,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(13)
    );
  u_mult_Madd_ADDRESULT_lut_14_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(14),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_14,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(14)
    );
  u_datapath_Mmux_xbus3614_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(24),
      I1 => u_datapath_u_gpreg_n0080(24),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus114,
      O => N1076
    );
  u_datapath_Mmux_xbus3814_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(25),
      I1 => u_datapath_u_gpreg_n0080(25),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus114,
      O => N1078
    );
  u_datapath_Mmux_xbus4014_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(26),
      I1 => u_datapath_u_gpreg_n0080(26),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus114,
      O => N1080
    );
  u_datapath_Mmux_xbus4214_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(27),
      I1 => u_datapath_u_gpreg_n0080(27),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus114,
      O => N1082
    );
  u_datapath_Mmux_xbus4414_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(28),
      I1 => u_datapath_u_gpreg_n0080(28),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus114,
      O => N1084
    );
  u_datapath_Mmux_ybus2666_SW1 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => u_decode_RDMACH_Y_187,
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDMACL_Y_188,
      I3 => N1351,
      O => N566
    );
  u_mult_Madd_PM_47_15_Madd_lut_1_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_mult_P23S(32),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_16,
      I2 => u_mult_P23(1),
      O => u_mult_Madd_PM_47_15_Madd_lut_1_Q_1326
    );
  u_datapath_Mmux_xbus2114_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(18),
      I1 => u_datapath_u_gpreg_n0080(18),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus1141_5346,
      O => N1353
    );
  u_datapath_Mmux_xbus2314_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(19),
      I1 => u_datapath_u_gpreg_n0080(19),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus1141_5346,
      O => N1355
    );
  u_datapath_Mmux_xbus2814_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(20),
      I1 => u_datapath_u_gpreg_n0080(20),
      I2 => u_datapath_u_gpreg_psa,
      I3 => N2027,
      O => N1357
    );
  u_datapath_Mmux_xbus3014_SW0 : LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(21),
      I1 => u_datapath_u_gpreg_n0080(21),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus114,
      O => N1359
    );
  u_datapath_Mmux_ybus4696_SW0 : LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1111,
      I1 => u_datapath_Mmux_ybus4637_3892,
      I2 => u_datapath_Mmux_ybus4668_3893,
      I3 => u_datapath_Mmux_ybus112,
      O => N1361
    );
  u_datapath_Mmux_ybus4696 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_ybus463_3890,
      I1 => ma_dr(29),
      I2 => reg_fwd_y,
      I3 => N1361,
      O => u_datapath_Mmux_ybus4696_3894
    );
  u_decode_IF_DR_15_reduce_nor_74_o196_SW0 : LUT4
    generic map(
      INIT => X"BBB3"
    )
    port map (
      I0 => if_dr(14),
      I1 => u_decode_DELAY_SLOT_1076,
      I2 => N2121,
      I3 => u_decode_IF_DR_15_reduce_nor_74_o5_3712,
      O => N1303
    );
  u_mult_Mmux_P21101 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_mult_A_0_Q,
      I1 => u_mult_M2(15),
      I2 => u_mult_Mmux_P21111,
      I3 => u_mult_Mmux_ABH2_31_111,
      O => u_mult_P3_0_Q
    );
  u_datapath_Mmux_xbus3424 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_xbus346_3913,
      I1 => u_datapath_Mmux_xbus114,
      I2 => N2140,
      I3 => N1014,
      O => u_datapath_Mmux_xbus3424_3916
    );
  u_datapath_Mmux_xbus116 : LUT4
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(13),
      I1 => u_datapath_u_gpreg_n0075(13),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => u_datapath_Mmux_xbus116_4026
    );
  u_decode_n3151_15_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      O => u_decode_EX_CONST_ZERO44
    );
  u_datapath_Mmux_xbus136 : LUT4
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(14),
      I1 => u_datapath_u_gpreg_n0075(14),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => u_datapath_Mmux_xbus136_4016
    );
  u_datapath_Mmux_xbus156 : LUT4
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(15),
      I1 => u_datapath_u_gpreg_n0075(15),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => u_datapath_Mmux_xbus156_4003
    );
  u_datapath_Mmux_xbus176 : LUT4
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(16),
      I1 => u_datapath_u_gpreg_n0075(16),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => u_datapath_Mmux_xbus176_3990
    );
  u_datapath_Mmux_xbus196 : LUT4
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(17),
      I1 => u_datapath_u_gpreg_n0075(17),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => u_datapath_Mmux_xbus196_3977
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_19_Q : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus2123_3965,
      I2 => u_datapath_Mmux_ybus2396_4059,
      I3 => u_datapath_Mmux_xbus2114_3964,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(19)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_20_Q : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus2323_3950,
      I2 => u_datapath_Mmux_ybus2896_4048,
      I3 => u_datapath_Mmux_xbus2314_3949,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(20)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_21_Q : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus2823_3939,
      I2 => u_datapath_Mmux_ybus3096_4036,
      I3 => u_datapath_Mmux_xbus2814_3938,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(21)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_22_Q : LUT4
    generic map(
      INIT => X"A596"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus3023_3928,
      I2 => u_datapath_Mmux_ybus3296_4013,
      I3 => u_datapath_Mmux_xbus3014_3927,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(22)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_23_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus3223_3924,
      I2 => u_datapath_Mmux_xbus3214_3923,
      I3 => u_datapath_Mmux_ybus3496_4000,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(23)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_30_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus4614_3882,
      I2 => u_datapath_Mmux_xbus4623_3883,
      I3 => u_datapath_Mmux_ybus5192_3871,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(30)
    );
  u_decode_Mmux_DELAY_JUMP1212_SW0 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => N2259,
      O => N1265
    );
  u_decode_Mmux_DELAY_JUMP12130 : LUT4
    generic map(
      INIT => X"3230"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      O => u_decode_Mmux_DELAY_JUMP12130_3533
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT96_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(9),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(9),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N323
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT93_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(8),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(8),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N325
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT90_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(7),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(7),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N327
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT9_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(11),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(11),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N329
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT87_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(6),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(6),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N331
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT84_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(5),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(5),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N333
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT81_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(4),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(4),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N335
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT78_SW0 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_mult_SLOT_WRMACH_AND_1067_o,
      I1 => macin1(3),
      I2 => u_mult_MACH(3),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N337
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT69_SW0 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_mult_SLOT_WRMACH_AND_1067_o,
      I1 => macin1(2),
      I2 => u_mult_MACH(2),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N339
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT6_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(10),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(10),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N341
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT36_SW0 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_mult_SLOT_WRMACH_AND_1067_o,
      I1 => macin1(1),
      I2 => u_mult_MACH(1),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N343
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT18_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(14),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(14),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N345
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT15_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(13),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(13),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N347
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT12_SW0 : LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      I0 => u_mult_MACH(12),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(12),
      I3 => u_mult_STATE_3_SAT_AND_1073_o,
      O => N349
    );
  u_datapath_u_comparator_Mmux_Y_v_4 : LUT4
    generic map(
      INIT => X"18DB"
    )
    port map (
      I0 => u_decode_CMPCOM(0),
      I1 => u_datapath_Mmux_ybus5396_3849,
      I2 => u_datapath_Mmux_xbus5324_3879,
      I3 => u_datapath_u_comparator_Mcompar_HI_cy(30),
      O => u_datapath_u_comparator_Mmux_Y_v_4_2720
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_14_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus1123_4028,
      I2 => u_datapath_Mmux_xbus1114_4027,
      I3 => u_datapath_Mmux_ybus1396_4138,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(14)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_15_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus1323_4018,
      I2 => u_datapath_Mmux_xbus1314_4017,
      I3 => u_datapath_Mmux_ybus1596_4126,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(15)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_16_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus1523_4005,
      I2 => u_datapath_Mmux_xbus1514_4004,
      I3 => u_datapath_Mmux_ybus1796_4103,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(16)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_17_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus1723_3992,
      I2 => u_datapath_Mmux_xbus1714_3991,
      I3 => u_datapath_Mmux_ybus1996_4079,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(17)
    );
  u_datapath_u_divider_Maddsub_Y_v_lut_18_Q : LUT4
    generic map(
      INIT => X"A956"
    )
    port map (
      I0 => u_datapath_u_divider_Qi_reduce_nor_6_o1,
      I1 => u_datapath_Mmux_xbus1923_3979,
      I2 => u_datapath_Mmux_xbus1914_3978,
      I3 => u_datapath_Mmux_ybus2196_4066,
      O => u_datapath_u_divider_Maddsub_Y_v_lut(18)
    );
  u_decode_Mmux_EX_REGNUM_X22221 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => u_decode_IR(12),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(12),
      I3 => u_decode_INSTR_STATE(13),
      O => u_decode_Mmux_EX_ALUFUNC55
    );
  u_datapath_Mmux_aluout1814_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => N2181,
      O => N1367
    );
  u_datapath_Mmux_aluout1820 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout184_4481,
      I1 => N1367,
      I2 => u_datapath_Mmux_aluout122_2067,
      I3 => u_datapath_Mmux_aluout182_4480,
      O => u_datapath_Mmux_aluout1820_4482
    );
  u_decode_INSTR_STATE_5_GND_6_o_equal_395_o21_SW0_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o,
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_INSTR_STATE(0),
      O => N1369
    );
  u_decode_EX_WRREG_Z261_SW0_SW0_SW0 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_Mmux_DELAY_JUMP1241,
      I2 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2,
      I3 => u_decode_EX_WRREG_Z9_3661,
      O => N1371
    );
  u_decode_EX_WRREG_Z261 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_EX_WRREG_Z14_3662,
      I1 => u_decode_n1456,
      I2 => u_decode_Mmux_DELAY_JUMP1331,
      I3 => N1371,
      O => u_decode_EX_WRREG_Z261_3663
    );
  u_decode_Mmux_DELAY_JUMP1301 : LUT4
    generic map(
      INIT => X"F400"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE(2),
      I2 => N2294,
      I3 => u_decode_INSTR_STATE(6),
      O => u_decode_Mmux_DELAY_JUMP1301_3476
    );
  u_decode_Mmux_DELAY_JUMP1281 : LUT4
    generic map(
      INIT => X"DC00"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_STATE(2),
      I3 => u_decode_INSTR_STATE(5),
      O => u_decode_Mmux_DELAY_JUMP1281_3478
    );
  u_decode_EX_WRREG_Z14_SW0_SW0 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE(15),
      O => N1373
    );
  u_decode_Mmux_EX_REGNUM_Z2352 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC51,
      I1 => u_decode_Mmux_EX_KEEP_CYC1211,
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o,
      I3 => N1375,
      O => u_decode_Mmux_EX_REGNUM_Z2352_3762
    );
  u_datapath_Mmux_ybus937_SW0_SW0 : LUT4
    generic map(
      INIT => X"F53F"
    )
    port map (
      I0 => u_mult_MACL(12),
      I1 => u_mult_MACH(12),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => N1381
    );
  u_datapath_Mmux_ybus1137_SW0_SW0 : LUT4
    generic map(
      INIT => X"F53F"
    )
    port map (
      I0 => u_mult_MACL(13),
      I1 => u_mult_MACH(13),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => N1383
    );
  u_datapath_Mmux_ybus1337_SW0_SW0 : LUT4
    generic map(
      INIT => X"F53F"
    )
    port map (
      I0 => u_mult_MACL(14),
      I1 => u_mult_MACH(14),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => N1385
    );
  u_decode_out811 : LUT4
    generic map(
      INIT => X"47FF"
    )
    port map (
      I0 => N1311,
      I1 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      I2 => N1310,
      I3 => u_decode_INSTR_STATE(0),
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112
    );
  u_decode_INSTR_STATE_11_GND_6_o_equal_775_o_11_1 : LUT4
    generic map(
      INIT => X"0047"
    )
    port map (
      I0 => u_decode_IR(11),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(11),
      I3 => u_decode_Mmux_INSTR_STATE21_5332,
      O => u_decode_Mmux_EX_ALUFUNC240
    );
  u_decode_EX_RDREG_X108 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_EX_RDREG_X67_3625,
      I2 => N1387,
      I3 => u_decode_EX_RDREG_X102_3626,
      O => u_decode_EX_RDREG_X
    );
  u_datapath_Mmux_ybus2666_SW0 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => u_decode_RDPC_Y_206,
      I1 => u_decode_RDREG_Y_182,
      I2 => u_decode_RDMACL_Y_188,
      I3 => N1389,
      O => N565
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT72 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N1391,
      I2 => macin2(30),
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_30_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT66 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N1393,
      I2 => macin2(29),
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_29_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT57 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N1395,
      I2 => macin2(26),
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_26_Q
    );
  u_decode_Mmux_EX_REGNUM_X2115_SW0 : LUT3
    generic map(
      INIT => X"D9"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o,
      O => N1397
    );
  u_datapath_Mmux_ybus5369 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus5337_3846,
      I1 => u_datapath_Mmux_ybus1111,
      I2 => u_datapath_Mmux_ybus5368_3847,
      O => u_datapath_Mmux_ybus5369_3848
    );
  u_decode_Mmux_DELAY_JUMP13711 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_INSTR_STATE(14),
      O => u_decode_Mmux_DELAY_JUMP1101
    );
  u_decode_Mmux_DELAY_JUMP12101 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_INSTR_STATE(14),
      O => u_decode_Mmux_DELAY_JUMP1210
    );
  u_decode_Mmux_EX_REGNUM_Z2311 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_INSTR_STATE(14),
      O => u_decode_Mmux_EX_REGNUM_Z2311_3756
    );
  u_decode_Mmux_EX_ALUFUNC9122_SW0 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IR(5),
      I3 => u_decode_IF_DR_EVT(5),
      O => N1158
    );
  u_datapath_Mmux_xbus326 : LUT4
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(22),
      I1 => u_datapath_u_gpreg_n0075(22),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => u_datapath_Mmux_xbus326_3922
    );
  u_mult_Mmux_P211011 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_M2(31),
      I1 => u_mult_M2(15),
      I2 => N2013,
      I3 => u_mult_SHIFT,
      O => u_mult_Mmux_P21101_1120
    );
  u_decode_Mmux_IF_DR_EVT101_SW1 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => u_decode_IR(3),
      I1 => u_decode_ID_STALL_1075,
      I2 => u_decode_INSTR_SEQ_ZERO,
      O => N1204
    );
  u_decode_Mmux_IF_DR_EVT8_SW2 : LUT4
    generic map(
      INIT => X"E2F0"
    )
    port map (
      I0 => event_info_i(1),
      I1 => u_decode_ID_STALL_1075,
      I2 => u_decode_IR(1),
      I3 => u_decode_INSTR_SEQ_ZERO,
      O => N1311
    );
  u_decode_Mmux_IF_DR_EVT16_SW1 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => u_decode_IR(0),
      I1 => u_decode_ID_STALL_1075,
      I2 => N1990,
      O => N1314
    );
  u_datapath_u_alu_Madd_n0091_lut_31_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(31),
      I2 => u_datapath_Mmux_xbus5324_3879,
      O => u_datapath_u_alu_Madd_n0091_lut(31)
    );
  u_decode_REG_CONF9 : LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      I0 => u_decode_EX_REGNUM_Y(0),
      I1 => u_decode_REG_CONF711_740,
      I2 => N317,
      I3 => N1401,
      O => u_decode_REG_CONF9_4528
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21212_SW1_SW1 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_C(63),
      I2 => u_mult_MACH(31),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      O => N1404
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21212_SW3 : LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => N1403,
      I1 => N1404,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      I3 => u_mult_ADDRESULT(63),
      O => N1228
    );
  u_datapath_Mmux_xbus380 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(25),
      O => u_datapath_Mmux_xbus380_3903
    );
  u_datapath_Mmux_xbus400 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(26),
      O => u_datapath_Mmux_xbus400_3899
    );
  u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_11 : LUT4
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => u_decode_IR(11),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(11),
      I3 => N2322,
      O => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1
    );
  u_datapath_Mmux_aluout617_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N2055,
      I1 => u_datapath_Mmux_aluiny2312_4442,
      O => N1408
    );
  u_datapath_Mmux_aluout623 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N1408,
      I1 => u_datapath_Mmux_aluout67_4380,
      I2 => u_datapath_Mmux_aluout65,
      I3 => u_datapath_Mmux_aluout122_2067,
      O => u_datapath_Mmux_aluout623_4381
    );
  u_decode_Mmux_EX_REGNUM_X265 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_Mmux_EX_REGNUM_X2221,
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_INSTR_STATE(13),
      I3 => u_decode_Mmux_EX_ALUFUNC240,
      O => u_decode_Mmux_EX_REGNUM_X265_3736
    );
  u_decode_Mmux_EX_ALUFUNC9129_SW0_SW0_SW0 : LUT4
    generic map(
      INIT => X"009B"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(12),
      I2 => N1412,
      I3 => N1136,
      O => N1379
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT54 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N1414,
      I2 => macin2(25),
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_25_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT51 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N1416,
      I2 => macin2(24),
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_24_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT48 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N1418,
      I2 => macin2(23),
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_23_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT45 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N1420,
      I2 => macin2(22),
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_22_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT42 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N1422,
      I2 => macin2(21),
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_21_Q
    );
  u_decode_EX_WRREG_Z113 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_EX_WRREG_Z75_3666,
      I1 => u_decode_EX_WRREG_Z261_3663,
      I2 => N1424,
      I3 => N1249,
      O => u_decode_EX_WRREG_Z
    );
  u_datapath_Mmux_xbus420 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(27),
      O => u_datapath_Mmux_xbus420_3895
    );
  u_decode_EX_RDREG_X36_SW0_SW0 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      I1 => u_decode_Mmux_DELAY_JUMP1222,
      I2 => u_decode_EX_CONST_ZERO44,
      O => N1430
    );
  u_decode_EX_RDREG_X36_SW0 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1332,
      I1 => u_decode_INSTR_STATE_3_INV_50_o,
      I2 => N2287,
      I3 => N1430,
      O => N1406
    );
  u_decode_Mmux_EX_REGNUM_X25_SW1 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => u_decode_IR(2),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      I3 => u_decode_INSTR_STATE(13),
      O => N1432
    );
  u_decode_Mmux_DELAY_JUMP12632_SW0 : LUT4
    generic map(
      INIT => X"B8FF"
    )
    port map (
      I0 => u_decode_IR(12),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(12),
      I3 => u_decode_INSTR_STATE(13),
      O => N1255
    );
  u_decode_Mmux_EX_REGNUM_X25 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => N1432,
      I2 => u_decode_INSTR_STATE(3),
      I3 => N1434,
      O => u_decode_Mmux_EX_REGNUM_X25_757
    );
  u_decode_Mmux_EX_ALUFUNC4166_SW0 : MUXF5
    port map (
      I0 => N1436,
      I1 => N1437,
      S => u_decode_Mmux_EX_ALUFUNC4132_4560,
      O => N630
    );
  u_datapath_Mmux_w_bcc3631_SW0 : MUXF5
    port map (
      I0 => N1438,
      I1 => N1439,
      S => u_datapath_Mmux_w_bcc3587_4606,
      O => N633
    );
  u_datapath_Mmux_w_bcc3631_SW0_F : LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      I0 => u_datapath_Mmux_w_bcc3526_4600,
      I1 => u_decode_T_SFTSET_227,
      I2 => u_decode_RDDIV_Z_228,
      I3 => u_datapath_Mmux_w_bcc3547_4602,
      O => N1438
    );
  u_datapath_Mmux_w_bcc3631_SW0_G : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => N2206,
      I1 => u_decode_RDDIV_Z_228,
      I2 => u_decode_T_SFTSET_227,
      O => N1439
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1224_SW1 : MUXF5
    port map (
      I0 => N1448,
      I1 => N0,
      S => u_mult_SLOT_WRMACL_AND_1074_o,
      O => N916
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW1 : MUXF5
    port map (
      I0 => N1450,
      I1 => N0,
      S => N323,
      O => N934
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW1_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(41),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1450
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW3 : MUXF5
    port map (
      I0 => N1452,
      I1 => N0,
      S => N325,
      O => N937
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW3_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(40),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1452
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW5 : MUXF5
    port map (
      I0 => N1454,
      I1 => N0,
      S => N327,
      O => N940
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW5_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(39),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1454
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW7 : MUXF5
    port map (
      I0 => N1456,
      I1 => N0,
      S => N329,
      O => N943
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW7_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(43),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1456
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW9 : MUXF5
    port map (
      I0 => N1458,
      I1 => N0,
      S => N331,
      O => N946
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW9_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(38),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1458
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW11 : MUXF5
    port map (
      I0 => N1460,
      I1 => N0,
      S => N333,
      O => N949
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW11_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(37),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1460
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW13 : MUXF5
    port map (
      I0 => N1462,
      I1 => N0,
      S => N335,
      O => N952
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW13_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(36),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1462
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW15 : MUXF5
    port map (
      I0 => N1464,
      I1 => N0,
      S => N337,
      O => N955
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW15_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(35),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1464
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW17 : MUXF5
    port map (
      I0 => N1466,
      I1 => N0,
      S => N339,
      O => N958
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW17_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(34),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1466
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW19 : MUXF5
    port map (
      I0 => N1468,
      I1 => N0,
      S => N341,
      O => N961
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW19_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(42),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1468
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW21 : MUXF5
    port map (
      I0 => N1470,
      I1 => N0,
      S => N343,
      O => N964
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW21_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(33),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1470
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW23 : MUXF5
    port map (
      I0 => N1472,
      I1 => N0,
      S => N345,
      O => N967
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW23_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(46),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1472
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW25 : MUXF5
    port map (
      I0 => N1474,
      I1 => N0,
      S => N347,
      O => N970
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW25_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(45),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1474
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW27 : MUXF5
    port map (
      I0 => N1476,
      I1 => N0,
      S => N349,
      O => N973
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW27_F : LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(44),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      O => N1476
    );
  u_decode_SLOT_DISPATCH_AND_29_o21_SW0 : MUXF5
    port map (
      I0 => N1478,
      I1 => N0,
      S => u_decode_SLOT_DISPATCH_AND_29_o3_4278,
      O => N1101
    );
  u_decode_SLOT_DISPATCH_AND_29_o21_SW0_F : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_DELAY_JUMP1422,
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_Mmux_DELAY_JUMP116,
      O => N1478
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW1 : MUXF5
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC7209_SW0_f5_5629,
      I1 => N1481,
      S => u_datapath_cmpresult,
      O => N1116
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW1_G : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => u_decode_T_CMPSET_224,
      I1 => N741,
      I2 => N621,
      I3 => u_decode_Mmux_EX_ALUFUNC7209_SW0_f5_5629,
      O => N1481
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW2 : MUXF5
    port map (
      I0 => N1482,
      I1 => N1483,
      S => u_datapath_cmpresult,
      O => N1117
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW2_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => u_decode_T_CMPSET_224,
      I1 => N741,
      I2 => N621,
      I3 => u_decode_Mmux_EX_ALUFUNC7209_SW0_f5_5629,
      O => N1482
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW2_G : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => N741,
      I1 => N2298,
      I2 => u_decode_Mmux_EX_ALUFUNC7209_SW0_f5_5629,
      O => N1483
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW3 : MUXF5
    port map (
      I0 => N1484,
      I1 => N1485,
      S => N728,
      O => N1119
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW3_F : LUT4
    generic map(
      INIT => X"7F00"
    )
    port map (
      I0 => u_decode_T_CMPSET_224,
      I1 => N741,
      I2 => u_datapath_cmpresult,
      I3 => N727,
      O => N1484
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW3_G : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_datapath_cmpresult,
      I1 => N741,
      I2 => u_decode_T_CMPSET_224,
      I3 => N2300,
      O => N1485
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW4 : MUXF5
    port map (
      I0 => N1486,
      I1 => N1487,
      S => N728,
      O => N1120
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW4_F : LUT4
    generic map(
      INIT => X"3B00"
    )
    port map (
      I0 => u_decode_T_CMPSET_224,
      I1 => N741,
      I2 => u_datapath_cmpresult,
      I3 => N727,
      O => N1486
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21_SW4_G : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => N741,
      I1 => u_datapath_cmpresult,
      I2 => u_decode_T_CMPSET_224,
      I3 => N727,
      O => N1487
    );
  u_datapath_Mmux_ybus26122_SW1 : MUXF5
    port map (
      I0 => N1490,
      I1 => N1491,
      S => u_datapath_Mmux_ybus262_4503,
      O => N1150
    );
  u_datapath_Mmux_ybus26122_SW1_F : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny123_4497,
      I1 => u_datapath_Mmux_ybus264,
      I2 => u_datapath_Mmux_aluiny110,
      I3 => u_datapath_Mmux_aluiny122_4496,
      O => N1490
    );
  u_decode_Mmux_IF_DR_EVT9_SW0 : MUXF5
    port map (
      I0 => N1492,
      I1 => N1493,
      S => u_decode_DELAY_SLOT_1076,
      O => N313
    );
  u_decode_Mmux_IF_DR_EVT9_SW0_F : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_5_3456,
      I1 => u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_2_3455,
      O => N1492
    );
  u_decode_Mmux_IF_DR_EVT9_SW0_G : LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => u_decode_IF_DR_15_reduce_nor_74_o20_3714,
      I1 => u_decode_IF_DR_15_reduce_nor_74_o73_3715,
      I2 => if_dr(13),
      I3 => u_decode_IF_DR_15_reduce_nor_74_o163_3719,
      O => N1493
    );
  u_decode_Mmux_IF_DR_EVT51 : MUXF5
    port map (
      I0 => N1494,
      I1 => N1495,
      S => u_decode_DELAY_SLOT_1076,
      O => u_decode_IF_DR_EVT(13)
    );
  u_decode_Mmux_IF_DR_EVT51_F : LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => event_req_i(2),
      I1 => u_decode_DELAY_SLOT_MASKINT_AND_15_o1_3767,
      I2 => if_dr(13),
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o59_3771,
      O => N1494
    );
  u_decode_Mmux_IF_DR_EVT51_G : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => if_dr(13),
      I1 => u_decode_IF_DR_15_reduce_nor_74_o73_3715,
      I2 => u_decode_IF_DR_15_reduce_nor_74_o20_3714,
      I3 => u_decode_IF_DR_15_reduce_nor_74_o163_3719,
      O => N1495
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT2139_SW0 : MUXF5
    port map (
      I0 => N1496,
      I1 => N1497,
      S => u_mult_ADDRESULT(63),
      O => N1215
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT2139_SW0_G : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_C(63),
      I2 => u_mult_MACH(31),
      I3 => N2324,
      O => N1497
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1121_SW2 : MUXF5
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      I1 => N1501,
      S => u_mult_ADDRESULT(63),
      O => N1224
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1121_SW2_G : LUT4
    generic map(
      INIT => X"FF04"
    )
    port map (
      I0 => u_mult_MACH(31),
      I1 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I2 => N2016,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      O => N1501
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1121_SW3 : MUXF5
    port map (
      I0 => N1502,
      I1 => N1503,
      S => u_mult_ADDRESULT(63),
      O => N1225
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1121_SW3_F : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_C(63),
      I2 => u_mult_MACH(31),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      O => N1502
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1121_SW3_G : LUT4
    generic map(
      INIT => X"FF04"
    )
    port map (
      I0 => u_mult_MACH(31),
      I1 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I2 => u_mult_C(63),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      O => N1503
    );
  u_datapath_Mmux_xbus6814 : MUXF5
    port map (
      I0 => N1504,
      I1 => N1505,
      S => u_datapath_Mmux_xbus571,
      O => u_datapath_Mmux_xbus6814_4166
    );
  u_datapath_Mmux_xbus6814_F : LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus686_4165,
      I2 => reg_fwd_x,
      I3 => ma_dr(7),
      O => N1504
    );
  u_datapath_Mmux_xbus6814_G : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(7),
      I2 => u_datapath_srf_rd(7),
      O => N1505
    );
  u_datapath_Mmux_aluiny261_SW5 : MUXF5
    port map (
      I0 => N1506,
      I1 => N1507,
      S => u_datapath_Mmux_aluiny2324,
      O => N1238
    );
  u_datapath_Mmux_aluiny261_SW5_F : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_pc(3),
      I1 => u_datapath_n0706,
      O => N1506
    );
  u_datapath_Mmux_aluiny261_SW5_G : LUT4
    generic map(
      INIT => X"CCA0"
    )
    port map (
      I0 => u_decode_CONST_IFDR(3),
      I1 => u_datapath_pc(3),
      I2 => u_datapath_Mmux_xbus4811,
      I3 => u_datapath_n0706,
      O => N1507
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW1 : MUXF5
    port map (
      I0 => N1508,
      I1 => N1509,
      S => N904,
      O => N1278
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW1_F : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_mult_Mmux_RESULT_REGION48_0_1101_3861,
      I1 => u_mult_Mmux_RESULT_REGION48_0_1108_3863,
      I2 => u_mult_Mmux_RESULT_REGION48_0_1106_3862,
      I3 => N903,
      O => N1508
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW1_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_mult_Mmux_RESULT_REGION48_0_1106_3862,
      I1 => u_mult_Mmux_RESULT_REGION48_0_1108_3863,
      I2 => u_mult_Mmux_RESULT_REGION48_0_1101_3861,
      I3 => N2243,
      O => N1509
    );
  u_decode_Mmux_IF_DR_EVT181 : MUXF5
    port map (
      I0 => N1510,
      I1 => N1511,
      S => u_decode_DELAY_SLOT_1076,
      O => u_decode_Mmux_IF_DR_EVT18
    );
  u_decode_Mmux_IF_DR_EVT181_G : LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => if_dr(13),
      I1 => u_decode_IF_DR_15_reduce_nor_74_o73_3715,
      I2 => u_decode_IF_DR_15_reduce_nor_74_o20_3714,
      I3 => u_decode_IF_DR_15_reduce_nor_74_o163_3719,
      O => N1511
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW5_F : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => N2136,
      I1 => u_mult_Mmux_RESULT_REGION48_0_1108_3863,
      I2 => u_mult_Mmux_RESULT_REGION48_0_1106_3862,
      I3 => N1215,
      O => N1514
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW5_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_mult_Mmux_RESULT_REGION48_0_1106_3862,
      I1 => u_mult_Mmux_RESULT_REGION48_0_1108_3863,
      I2 => u_mult_Mmux_RESULT_REGION48_0_1101_3861,
      I3 => N1215,
      O => N1515
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW6 : MUXF5
    port map (
      I0 => N1516,
      I1 => N1517,
      S => N1225,
      O => N1337
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW6_F : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_mult_Mmux_RESULT_REGION48_0_1101_3861,
      I1 => u_mult_Mmux_RESULT_REGION48_0_1108_3863,
      I2 => u_mult_Mmux_RESULT_REGION48_0_1106_3862,
      I3 => N1224,
      O => N1516
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW6_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_mult_Mmux_RESULT_REGION48_0_1106_3862,
      I1 => u_mult_Mmux_RESULT_REGION48_0_1108_3863,
      I2 => u_mult_Mmux_RESULT_REGION48_0_1101_3861,
      I3 => N1224,
      O => N1517
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW1 : MUXF5
    port map (
      I0 => N1520,
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      S => N682,
      O => N1346
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW1_F : LUT4
    generic map(
      INIT => X"CECC"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I2 => u_mult_ADDRESULT(63),
      I3 => N1333,
      O => N1520
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW2 : MUXF5
    port map (
      I0 => N1522,
      I1 => N1523,
      S => N682,
      O => N1348
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW2_F : LUT4
    generic map(
      INIT => X"444C"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => N704,
      I2 => u_mult_ADDRESULT(63),
      I3 => N1333,
      O => N1522
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW3 : MUXF5
    port map (
      I0 => N1524,
      I1 => N704,
      S => N682,
      O => N1349
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW3_F : LUT4
    generic map(
      INIT => X"C4CC"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => N704,
      I2 => u_mult_ADDRESULT(63),
      I3 => N1333,
      O => N1524
    );
  u_decode_Mmux_DELAY_JUMP1217 : MUXF5
    port map (
      I0 => N1526,
      I1 => N1527,
      S => u_decode_INSTR_STATE(15),
      O => u_decode_Mmux_DELAY_JUMP1217_3530
    );
  u_decode_Mmux_DELAY_JUMP1217_G : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_INSTR_STATE(12),
      I3 => N2258,
      O => N1527
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT75_f6 : MUXF5
    port map (
      I0 => N1528,
      I1 => N1529,
      S => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT751_3856,
      O => u_mult_MACL_31_MACIN2_31_mux_103_OUT_31_Q
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT75_f6_F : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => macin2(31),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131,
      I3 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT75,
      O => N1528
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT75_f6_G : LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N2135,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131,
      I3 => macin2(31),
      O => N1529
    );
  ma_dr_12_f5 : MUXF5
    port map (
      I0 => N1530,
      I1 => N1531,
      S => mr_access_sz(0),
      O => ma_dr(12)
    );
  ma_dr_12_f5_F : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => dati(12),
      I1 => mr_access_sz(1),
      I2 => ma_adr_1_mmx_out,
      O => N1530
    );
  ma_dr_12_f5_G : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => dati(12),
      I1 => dati(28),
      I2 => ma_adr(1),
      I3 => mr_access_sz(1),
      O => N1531
    );
  ma_dr_11_f5 : MUXF5
    port map (
      I0 => N1532,
      I1 => N1533,
      S => mr_access_sz(0),
      O => ma_dr(11)
    );
  ma_dr_11_f5_F : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => dati(11),
      I1 => mr_access_sz(1),
      I2 => ma_adr_1_mmx_out,
      O => N1532
    );
  ma_dr_11_f5_G : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => dati(11),
      I1 => dati(27),
      I2 => ma_adr(1),
      I3 => mr_access_sz(1),
      O => N1533
    );
  ma_dr_10_f5 : MUXF5
    port map (
      I0 => N1534,
      I1 => N1535,
      S => mr_access_sz(0),
      O => ma_dr(10)
    );
  ma_dr_10_f5_F : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => dati(10),
      I1 => mr_access_sz(1),
      I2 => ma_adr_1_mmx_out,
      O => N1534
    );
  ma_dr_10_f5_G : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => dati(10),
      I1 => dati(26),
      I2 => ma_adr(1),
      I3 => mr_access_sz(1),
      O => N1535
    );
  u_datapath_Mmux_xbus914_F : LUT4
    generic map(
      INIT => X"EC20"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_Mmux_xbus96_4038,
      I3 => u_datapath_srf_rd(12),
      O => N1536
    );
  u_decode_Mmux_EX_REGNUM_X61_SW0 : MUXF5
    port map (
      I0 => N1538,
      I1 => N1539,
      S => u_decode_INSTR_STATE(15),
      O => N996
    );
  u_decode_Mmux_EX_REGNUM_X61_SW0_F : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_decode_INSTR_STATE(6),
      I1 => N1397,
      I2 => u_decode_INSTR_STATE(14),
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o131121,
      O => N1538
    );
  u_decode_Mmux_EX_REGNUM_X61_SW0_G : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_decode_INSTR_STATE(6),
      I1 => u_decode_EX_MA_SZ_0_14,
      I2 => u_decode_INSTR_STATE_11_reduce_or_534_o,
      O => N1539
    );
  u_decode_Mmux_EX_REGNUM_X41_SW0 : MUXF5
    port map (
      I0 => N1540,
      I1 => N1541,
      S => u_decode_INSTR_STATE(15),
      O => N998
    );
  u_decode_Mmux_EX_REGNUM_X41_SW0_F : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => N1397,
      I2 => u_decode_INSTR_STATE(14),
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o131121,
      O => N1540
    );
  u_decode_Mmux_EX_REGNUM_X41_SW0_G : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_EX_MA_SZ_0_14,
      I2 => u_decode_INSTR_STATE_11_reduce_or_534_o,
      O => N1541
    );
  ma_dr_7_f5 : MUXF5
    port map (
      I0 => N1542,
      I1 => N1543,
      S => mr_access_sz(0),
      O => ma_dr(7)
    );
  ma_dr_7_f5_F : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => dati(7),
      I1 => mr_access_sz(1),
      I2 => ma_adr_1_mmx_out,
      O => N1542
    );
  ma_dr_7_f5_G : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => dati(7),
      I1 => dati(23),
      I2 => ma_adr(1),
      I3 => mr_access_sz(1),
      O => N1543
    );
  ma_dr_14_f5 : MUXF5
    port map (
      I0 => N1544,
      I1 => N1545,
      S => mr_access_sz(0),
      O => ma_dr(14)
    );
  ma_dr_14_f5_F : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => dati(14),
      I1 => mr_access_sz(1),
      I2 => ma_adr_1_mmx_out,
      O => N1544
    );
  ma_dr_14_f5_G : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => dati(14),
      I1 => dati(30),
      I2 => ma_adr(1),
      I3 => mr_access_sz(1),
      O => N1545
    );
  ma_dr_13_f5 : MUXF5
    port map (
      I0 => N1546,
      I1 => N1547,
      S => mr_access_sz(0),
      O => ma_dr(13)
    );
  ma_dr_13_f5_F : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => dati(13),
      I1 => mr_access_sz(1),
      I2 => ma_adr_1_mmx_out,
      O => N1546
    );
  ma_dr_13_f5_G : LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => dati(13),
      I1 => dati(29),
      I2 => ma_adr(1),
      I3 => mr_access_sz(1),
      O => N1547
    );
  u_decode_Mmux_EX_ALUFUNC9129_SW0_SW0_SW0_SW0 : MUXF5
    port map (
      I0 => N1548,
      I1 => N1549,
      S => u_decode_INSTR_STATE(14),
      O => N1412
    );
  u_decode_Mmux_EX_ALUFUNC9129_SW0_SW0_SW0_SW0_F : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_1,
      I3 => u_decode_INSTR_STATE_3_X_6_o_equal_290_o,
      O => N1548
    );
  u_decode_Mmux_EX_ALUFUNC9129_SW0_SW0_SW0_SW0_G : LUT4
    generic map(
      INIT => X"DC50"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      O => N1549
    );
  u_decode_Mmux_EX_REGNUM_X2133 : MUXF5
    port map (
      I0 => N1550,
      I1 => N1551,
      S => u_decode_INSTR_STATE(15),
      O => u_decode_Mmux_EX_REGNUM_X21
    );
  u_decode_Mmux_EX_REGNUM_X2133_F : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => N1397,
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o131121,
      O => N1550
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1415_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_sr_9_Q,
      I1 => N2215,
      I2 => u_datapath_u_divider_Qo_v_bdd0,
      O => N1554
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1415 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_2161,
      I1 => u_datapath_sr_8_Q,
      I2 => u_decode_RDDIV_Z_228,
      I3 => N1554,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1415_3547
    );
  u_datapath_Mmux_w_bcc323 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_ALUFUNC(2),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_decode_ALUFUNC(3),
      I3 => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_w_bcc323_4575
    );
  u_decode_EX_MA_SZ_1_1221 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_1_4_3193,
      I1 => u_decode_Mmux_EX_ALUFUNC51,
      I2 => N1556,
      I3 => u_decode_EX_MA_SZ_1_511_3195,
      O => u_decode_EX_MA_SZ(1)
    );
  u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_070_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_017_3132,
      I1 => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_035_3133,
      I2 => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_040_3134,
      O => N1558
    );
  u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_070 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_WRREG_W_184,
      I1 => slot,
      I2 => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_010,
      I3 => N1558,
      O => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0
    );
  u_mult_Madd_ADDRESULT_lut_1_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(1),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_1,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(1)
    );
  u_mult_Madd_ADDRESULT_lut_2_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(2),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_2,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(2)
    );
  u_mult_Madd_ADDRESULT_lut_3_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(3),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_3,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(3)
    );
  u_mult_Madd_ADDRESULT_lut_4_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(4),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_4,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(4)
    );
  u_mult_Madd_ADDRESULT_lut_5_Q : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => u_mult_MACL(5),
      I1 => u_mult_Mmult_ABH_P_to_Adder_A_5,
      I2 => u_mult_SHIFT,
      O => u_mult_Madd_ADDRESULT_lut(5)
    );
  u_decode_INSTR_STATE_14_61 : LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o12111,
      I1 => u_decode_INSTR_STATE_14_3_3286,
      I2 => u_decode_INSTR_STATE_14_27_3289,
      I3 => u_decode_INSTR_STATE(14),
      O => u_decode_INSTR_STATE_14_61_3290
    );
  u_decode_SLOT_DISPATCH_AND_29_o72_SW1 : LUT4
    generic map(
      INIT => X"9555"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(3),
      I1 => u_decode_INSTR_SEQ(2),
      I2 => u_decode_INSTR_SEQ(1),
      I3 => u_decode_INSTR_SEQ(0),
      O => N625
    );
  u_decode_NEXT_ID_STALL1_SW2 : LUT4
    generic map(
      INIT => X"0DDD"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_1_41,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I2 => u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT112_4519,
      I3 => u_decode_Mmux_DELAY_JUMP1210,
      O => N1321
    );
  u_datapath_u_shfter_Y_v_9_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3624_3910,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus6831_4167,
      I3 => u_datapath_u_shfter_Y_v_10_5,
      O => N1562
    );
  u_datapath_u_shfter_Y_v_10_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3424_3916,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus6568_4022,
      I3 => u_datapath_u_shfter_Y_v_10_5,
      O => N1564
    );
  u_datapath_u_shfter_Y_v_20_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4424_3888,
      I1 => u_datapath_u_shfter_Y_v_17_2,
      I2 => u_datapath_Mmux_xbus779_4072,
      I3 => u_datapath_u_shfter_Y_v_32_2,
      O => N1566
    );
  u_decode_DELAY_SLOT_dpot1 : LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => u_decode_DELAY_SLOT_1076,
      I1 => slot,
      I2 => N2233,
      I3 => u_decode_DELAY_JUMP,
      O => u_decode_DELAY_SLOT_dpot1_4953
    );
  u_decode_EX_MA_SZ_1_4_SW0 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_1_51_774,
      I1 => u_decode_Mmux_DELAY_JUMP1101,
      I2 => u_decode_Mmux_EX_ALUFUNC92,
      O => N1572
    );
  u_datapath_u_shfter_Y_v_18_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1524_4006,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus5124_3873,
      I3 => u_datapath_u_shfter_Y_v_17_2,
      O => N1594
    );
  u_datapath_u_shfter_Y_v_19_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4624_3884,
      I1 => u_datapath_u_shfter_Y_v_17_2,
      I2 => u_datapath_Mmux_xbus924_4041,
      I3 => u_datapath_u_shfter_Y_v_32_2,
      O => N1596
    );
  u_datapath_u_shfter_Y_v_17_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1724_3993,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus5324_3879,
      I3 => u_datapath_u_shfter_Y_v_17_2,
      O => N1598
    );
  u_datapath_u_shfter_Y_v_24_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_2,
      I1 => u_datapath_Mmux_xbus7479_4118,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => u_datapath_Mmux_xbus6831_4167,
      O => N1600
    );
  u_datapath_u_shfter_Y_v_23_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus579_4096,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus7179_4132,
      I3 => u_datapath_u_shfter_Y_v_32_2,
      O => N1602
    );
  u_datapath_u_shfter_Y_v_22_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_2,
      I1 => u_datapath_Mmux_xbus779_4072,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => u_datapath_Mmux_xbus7479_4118,
      O => N1604
    );
  u_datapath_u_shfter_Y_v_21_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_2,
      I1 => u_datapath_Mmux_xbus924_4041,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => u_datapath_Mmux_xbus579_4096,
      O => N1606
    );
  u_datapath_u_shfter_Y_v_12_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3024_3929,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus5931_4180,
      I3 => u_datapath_u_shfter_Y_v_10_5,
      O => N1608
    );
  u_datapath_u_shfter_Y_v_11_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus3224_3925,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus6232_4052,
      I3 => u_datapath_u_shfter_Y_v_10_5,
      O => N1610
    );
  u_datapath_u_shfter_Y_v_15_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2124_3966,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus2630_4184,
      I3 => u_datapath_u_shfter_Y_v_10_5,
      O => N1612
    );
  u_datapath_u_shfter_Y_v_16_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1924_3980,
      I1 => u_datapath_u_shfter_Y_v_10_2,
      I2 => u_datapath_Mmux_xbus330_4158,
      I3 => u_datapath_u_shfter_Y_v_10_5,
      O => N1614
    );
  u_decode_Mmux_DELAY_JUMP11861 : LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_DELAY_JUMP11829_3177,
      I2 => N1620,
      I3 => u_decode_Mmux_EX_ALUFUNC53,
      O => u_decode_EX_RDCONST_Y
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1554 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_MQT_DV0SET_229,
      I1 => u_datapath_Mmux_ybus5396_3849,
      I2 => N1622,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1466,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1554_3449
    );
  u_decode_Mmux_EX_ALUFUNC255 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_Mmux_EX_REGNUM_X2221,
      I1 => u_decode_Mmux_EX_ALUFUNC240,
      I2 => N1624,
      I3 => u_decode_INSTR_STATE(11),
      O => u_decode_Mmux_EX_ALUFUNC255_4564
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13124 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o1,
      I1 => u_decode_INSTR_STATE(13),
      I2 => N1630,
      I3 => u_decode_Mmux_DELAY_JUMP1501,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13124_4227
    );
  u_mult_STATE_FSM_FFd3_In116_SW0 : LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1,
      I1 => u_decode_MULCOM2(3),
      I2 => u_decode_MULCOM2(6),
      O => N1632
    );
  u_mult_STATE_FSM_FFd3_In116 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_mult_MULCOM2_7_PWR_7_o_equal_12_o_7_2,
      I1 => u_decode_MULCOM2(0),
      I2 => N1632,
      I3 => u_decode_MULCOM2(7),
      O => u_mult_STATE_FSM_FFd3_In1
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11116 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE_11_PWR_6_o_equal_526_o,
      I2 => u_decode_EX_MA_SZ_0_14,
      I3 => N1644,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11116_4223
    );
  u_datapath_u_comparator_Mmux_Y_v_51 : LUT4
    generic map(
      INIT => X"DB18"
    )
    port map (
      I0 => u_decode_CMPCOM(0),
      I1 => u_datapath_Mmux_ybus5396_3849,
      I2 => u_datapath_Mmux_xbus5324_3879,
      I3 => N1658,
      O => u_datapath_u_comparator_Mmux_Y_v_51_2723
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT7411 : LUT4
    generic map(
      INIT => X"1410"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd4_1569,
      I1 => u_mult_STATE_FSM_FFd3_1568,
      I2 => u_mult_STATE_FSM_FFd1_1566,
      I3 => u_mult_STATE_FSM_FFd2_1567,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741
    );
  u_datapath_macin1_12_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus914,
      I2 => u_datapath_Mmux_xbus923_4040,
      I3 => ma_dr(12),
      O => u_datapath_macin1_12_1_3579
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT4_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(12),
      I2 => u_datapath_Mmux_xbus914,
      I3 => u_datapath_Mmux_xbus923_4040,
      O => N139
    );
  u_datapath_u_shfter_Y_v_27_4_SW0 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus1114_4027,
      I3 => u_datapath_Mmux_xbus1123_4028,
      O => N1664
    );
  u_datapath_u_shfter_Y_v_26_4_SW0 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus1314_4017,
      I3 => u_datapath_Mmux_xbus1323_4018,
      O => N1666
    );
  u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o131_SW0 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1101,
      I1 => u_decode_EX_MA_SZ_1_51_774,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_4_1,
      I3 => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o111_4234,
      O => N1668
    );
  u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o131 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_EX_MA_ISSUE223_3182,
      I1 => u_decode_EX_MA_ISSUE23_3178,
      I2 => u_decode_EX_MA_ISSUE24_3179,
      I3 => N1668,
      O => u_decode_Mmux_EX_MA_ISSUE_GND_6_o_MUX_191_o131_4235
    );
  u_decode_Mmux_EX_ALUFUNC2109 : LUT4
    generic map(
      INIT => X"888D"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_SEQ(1),
      I2 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I3 => N1670,
      O => u_decode_Mmux_EX_ALUFUNC2109_4567
    );
  u_decode_Mmux_DELAY_JUMP1239_SW0 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1241,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => u_decode_Mmux_EX_ALUFUNC790,
      O => N1672
    );
  u_decode_Mmux_DELAY_JUMP1239 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1232,
      I1 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      I2 => u_decode_Mram_n186925,
      I3 => N1672,
      O => u_decode_Mmux_DELAY_JUMP1239_3164
    );
  u_mult_n0327_inv_SW1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd2_1567,
      I1 => u_mult_STATE_FSM_FFd3_1568,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      O => N1674
    );
  u_mult_n0327_inv : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd1_1566,
      I1 => slot,
      I2 => u_decode_WRMACL_180,
      I3 => N1674,
      O => u_mult_n0327_inv_1576
    );
  u_datapath_Mmux_ybus530 : LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(31),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_y,
      I3 => ma_dr_15_1_731,
      O => u_datapath_Mmux_ybus530_3843
    );
  u_datapath_Mmux_xbus536 : LUT4
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(31),
      I1 => u_datapath_u_gpreg_n0075(31),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      O => u_datapath_Mmux_xbus536_3876
    );
  u_datapath_Mmux_xbus516 : LUT4
    generic map(
      INIT => X"F690"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0077,
      I1 => u_datapath_u_gpreg_n0082,
      I2 => u_datapath_u_gpreg_n0075(30),
      I3 => u_datapath_u_gpreg_n0080(30),
      O => u_datapath_Mmux_xbus516_3872
    );
  u_decode_out51_SW0_SW0 : LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => u_decode_ID_STALL_1075,
      I1 => N2269,
      I2 => u_decode_INSTR_SEQ_ZERO,
      O => N1307
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT121 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N85,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT21_2043,
      O => GND_4_o_ma_ad_31_mux_7_OUT_1_Q
    );
  u_datapath_u_gpreg_Mmux_reg0_31_din_b_31_mux_31_OUT231 : LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      I0 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505,
      I1 => u_datapath_Mmux_zbus2331_3295,
      I2 => u_datapath_Mmux_zbus2375_3296,
      I3 => ma_dr(2),
      O => u_datapath_u_gpreg_reg0_31_din_b_31_mux_31_OUT_2_Q
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT12 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_Z_185,
      I2 => N55,
      I3 => u_datapath_Mmux_ma_dw110,
      O => GND_4_o_ma_ad_31_mux_7_OUT_0_Q
    );
  u_decode_Mmux_EX_ALUFUNC71 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(8),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(11),
      I3 => u_decode_INSTR_SEQ_ZERO,
      O => u_decode_Mmux_EX_ALUFUNC71_4538
    );
  u_mult_STATE_n0345_0_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd2_1567,
      I1 => u_mult_STATE_FSM_FFd1_1566,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      I3 => u_mult_STATE_FSM_FFd3_1568,
      O => u_mult_ZH
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT14311 : LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_Mmux_DELAY_JUMP1241,
      I2 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I3 => slot,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_2161
    );
  u_decode_Mmux_DELAY_JUMP154 : LUT3
    generic map(
      INIT => X"26"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      O => u_decode_Mmux_DELAY_JUMP154_3188
    );
  u_datapath_macin1_13_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus1114_4027,
      I2 => u_datapath_Mmux_xbus1123_4028,
      I3 => ma_dr(13),
      O => u_datapath_macin1_13_1_3596
    );
  u_datapath_macin1_14_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus1314_4017,
      I2 => u_datapath_Mmux_xbus1323_4018,
      I3 => ma_dr(14),
      O => u_datapath_macin1_14_1_3610
    );
  u_datapath_macin1_18_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus2114_3964,
      I2 => u_datapath_Mmux_xbus2123_3965,
      I3 => ma_dr(18),
      O => u_datapath_macin1_18_1_3646
    );
  u_datapath_macin1_19_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus2314_3949,
      I2 => u_datapath_Mmux_xbus2323_3950,
      I3 => ma_dr(19),
      O => u_datapath_macin1_19_1_3652
    );
  u_datapath_macin1_20_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus2814_3938,
      I2 => u_datapath_Mmux_xbus2823_3939,
      I3 => ma_dr(20),
      O => u_datapath_macin1_20_1_3658
    );
  u_datapath_macin1_21_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus3014_3927,
      I2 => u_datapath_Mmux_xbus3023_3928,
      I3 => ma_dr(21),
      O => u_datapath_macin1_21_1_3671
    );
  u_datapath_macin1_31_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus5314_3877,
      I2 => u_datapath_Mmux_xbus5323_3878,
      I3 => ma_dr(31),
      O => u_datapath_macin1_31_1_3689
    );
  u_datapath_macin1_15_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus1514_4004,
      I2 => u_datapath_Mmux_xbus1523_4005,
      I3 => ma_dr(15),
      O => u_datapath_macin1_15_1_3617
    );
  u_datapath_macin1_16_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus1714_3991,
      I2 => u_datapath_Mmux_xbus1723_3992,
      I3 => ma_dr(16),
      O => u_datapath_macin1_16_1_3630
    );
  u_datapath_macin1_17_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus1914_3978,
      I2 => u_datapath_Mmux_xbus1923_3979,
      I3 => ma_dr(17),
      O => u_datapath_macin1_17_1_3640
    );
  u_datapath_macin1_22_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus3214_3923,
      I2 => u_datapath_Mmux_xbus3223_3924,
      I3 => ma_dr(22),
      O => u_datapath_macin1_22_1_3677
    );
  u_datapath_macin1_29_2 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_MACSEL1(1),
      I1 => u_datapath_Mmux_xbus4614_3882,
      I2 => u_datapath_Mmux_xbus4623_3883,
      I3 => ma_dr(29),
      O => u_datapath_macin1_29_1_3722
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT10_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(18),
      I2 => u_datapath_Mmux_xbus2114_3964,
      I3 => u_datapath_Mmux_xbus2123_3965,
      O => N154
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT11_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(19),
      I2 => u_datapath_Mmux_xbus2314_3949,
      I3 => u_datapath_Mmux_xbus2323_3950,
      O => N156
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT13_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(20),
      I2 => u_datapath_Mmux_xbus2814_3938,
      I3 => u_datapath_Mmux_xbus2823_3939,
      O => N158
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT14_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(21),
      I2 => u_datapath_Mmux_xbus3014_3927,
      I3 => u_datapath_Mmux_xbus3023_3928,
      O => N160
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT25_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(31),
      I2 => u_datapath_Mmux_xbus5314_3877,
      I3 => u_datapath_Mmux_xbus5323_3878,
      O => N226
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT5_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(13),
      I2 => u_datapath_Mmux_xbus1114_4027,
      I3 => u_datapath_Mmux_xbus1123_4028,
      O => N141
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT6_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(14),
      I2 => u_datapath_Mmux_xbus1314_4017,
      I3 => u_datapath_Mmux_xbus1323_4018,
      O => N146
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT7_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(15),
      I2 => u_datapath_Mmux_xbus1514_4004,
      I3 => u_datapath_Mmux_xbus1523_4005,
      O => N148
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT8_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(16),
      I2 => u_datapath_Mmux_xbus1714_3991,
      I3 => u_datapath_Mmux_xbus1723_3992,
      O => N150
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT9_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(17),
      I2 => u_datapath_Mmux_xbus1914_3978,
      I3 => u_datapath_Mmux_xbus1923_3979,
      O => N152
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT15_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(22),
      I2 => u_datapath_Mmux_xbus3214_3923,
      I3 => u_datapath_Mmux_xbus3223_3924,
      O => N162
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT22_SW0 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_datapath_srf_rd(29),
      I2 => u_datapath_Mmux_xbus4614_3882,
      I3 => u_datapath_Mmux_xbus4623_3883,
      O => N206
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1224_SW0 : LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => u_decode_WRMACL_180,
      I1 => slot,
      I2 => u_mult_ADD(1),
      O => N915
    );
  Q_n0288_inv1 : LUT4
    generic map(
      INIT => X"888D"
    )
    port map (
      I0 => NlwRenamedSig_OI_mfetch,
      I1 => db_i_ack,
      I2 => rst,
      I3 => N20,
      O => Q_n0288_inv
    );
  Q_n0292_inv1 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => rst,
      I1 => db_i_ack,
      I2 => NlwRenamedSig_OI_mfetch,
      I3 => N20,
      O => Q_n0292_inv
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT17 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(0),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(0),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_0_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT101 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(3),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(3),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_3_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT111 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(4),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(4),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_4_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT121 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(5),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(5),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_5_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT131 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(6),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(6),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_6_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT141 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(7),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(7),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_7_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT151 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(8),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(8),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_8_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT161 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(9),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(9),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_9_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT21 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(10),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(10),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_10_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT31 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(11),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(11),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_11_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT41 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(12),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(12),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_12_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT51 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(13),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(13),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_13_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT61 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(14),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(14),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_14_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT71 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(15),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(15),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_15_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT81 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(1),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(1),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_1_Q
    );
  Mmux_if_dr_prev_15_inst_i_d_15_mux_11_OUT91 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => if_dr_prev(2),
      I1 => inst_i_ack,
      I2 => NlwRenamedSig_OI_ifetch,
      I3 => inst_i_d(2),
      O => if_dr_prev_15_inst_i_d_15_mux_11_OUT_2_Q
    );
  u_datapath_u_shfter_Y_v_29_4_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_Mmux_xbus779_4072,
      I1 => u_decode_SFTFUNC(0),
      I2 => u_decode_SFTFUNC(3),
      O => N1678
    );
  u_datapath_Mmux_w_bcc3547 : LUT4
    generic map(
      INIT => X"2228"
    )
    port map (
      I0 => u_decode_MQT_DV0SET_229,
      I1 => u_datapath_Mmux_ybus5396_3849,
      I2 => u_datapath_Mmux_xbus5314_3877,
      I3 => u_datapath_Mmux_xbus5323_3878,
      O => u_datapath_Mmux_w_bcc3547_4602
    );
  u_decode_EX_MA_SZ_0_39 : LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => u_decode_INSTR_STATE(0),
      I1 => u_decode_Mmux_DELAY_JUMP1332,
      I2 => u_decode_INSTR_STATE(2),
      I3 => u_decode_INSTR_STATE(1),
      O => u_decode_EX_MA_SZ_0_39_3170
    );
  u_datapath_Mmux_ybus5131_SW0_SW0 : LUT4
    generic map(
      INIT => X"F53F"
    )
    port map (
      I0 => u_mult_MACL(30),
      I1 => u_mult_MACH(30),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      O => N1682
    );
  u_decode_Mmux_DELAY_JUMP1725 : LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      I0 => N1686,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IR(14),
      I3 => u_decode_IF_DR_EVT(14),
      O => u_decode_Mmux_DELAY_JUMP1725_3184
    );
  u_datapath_u_shfter_Y_v_26_9 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus5931_4180,
      I3 => u_datapath_Mmux_xbus7179_4132,
      O => u_datapath_u_shfter_Y_v_26_9_3237
    );
  u_datapath_u_shfter_Y_v_29_9 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus2630_4184,
      I3 => u_datapath_Mmux_xbus6232_4052,
      O => u_datapath_u_shfter_Y_v_29_9_3248
    );
  u_datapath_u_shfter_Y_v_30_9 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus330_4158,
      I3 => u_datapath_Mmux_xbus5931_4180,
      O => u_datapath_u_shfter_Y_v_30_9_3252
    );
  u_datapath_u_shfter_Y_v_27_9 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus5689_4283,
      I3 => u_datapath_Mmux_xbus6831_4167,
      O => u_datapath_u_shfter_Y_v_27_9_3278
    );
  u_datapath_u_shfter_Y_v_29_39 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_xbus(2),
      I3 => u_datapath_Mmux_xbus5931_4180,
      O => u_datapath_u_shfter_Y_v_29_39_3250
    );
  u_datapath_u_shfter_Y_v_30_39 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus2630_4184,
      I3 => u_datapath_Mmux_xbus5689_4283,
      O => u_datapath_u_shfter_Y_v_30_39_3254
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_21_SW0_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1331,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1,
      I3 => u_decode_Mmux_DELAY_JUMP1332,
      O => N1688
    );
  u_decode_WB2_MULCOM2_7_EX_MULCOM2_7_or_11_OUT_2_21_SW0 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => N1688,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IR(2),
      I3 => u_decode_IF_DR_EVT(2),
      O => N554
    );
  u_datapath_u_comparator_EQLH8103_SW0 : LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => u_datapath_Mmux_ybus74127_4313,
      I1 => u_datapath_Mmux_xbus7479_4118,
      I2 => u_datapath_u_comparator_EQLH866_3780,
      I3 => u_datapath_u_comparator_EQLH847_3779,
      O => N1690
    );
  u_datapath_u_comparator_EQLH8103 : LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => u_datapath_Mmux_ybus71127_4327,
      I1 => u_datapath_Mmux_xbus7179_4132,
      I2 => u_datapath_u_comparator_EQLH828_3778,
      I3 => N1690,
      O => u_datapath_u_comparator_EQLH
    );
  u_decode_Mmux_EX_ALUFUNC11107_SW0 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_1,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I3 => u_decode_Mmux_EX_ALUFUNC1188_3607,
      O => N1694
    );
  u_decode_Mmux_EX_ALUFUNC11107 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_Mmux_EX_ALUFUNC1178_3606,
      I3 => N1694,
      O => u_decode_Mmux_EX_ALUFUNC11107_3608
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1132_SW1_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      O => N1696
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1132_SW1 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_0_14,
      I1 => N1696,
      I2 => u_decode_INSTR_STATE(15),
      I3 => u_decode_INSTR_STATE(5),
      O => N1180
    );
  u_decode_EX_MA_SZ_0_26 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(12),
      I2 => N1698,
      I3 => u_decode_Mmux_DELAY_JUMP1501,
      O => u_decode_EX_MA_SZ_0_26_3169
    );
  u_decode_IF_ISSUE25_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_IF_ISSUE7_4249,
      I1 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o1,
      I2 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      I3 => u_decode_n2656,
      O => N1700
    );
  u_mult_STATE_FSM_FFd4_In37_SW0 : LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1,
      I1 => u_datapath_mac_s_421,
      I2 => u_decode_MULCOM2(6),
      O => N1702
    );
  u_mult_STATE_FSM_FFd4_In37 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_MULCOM2(3),
      I1 => u_decode_MULCOM2(7),
      I2 => N1702,
      I3 => u_mult_MULCOM2_7_PWR_7_o_equal_7_o_7_1,
      O => u_mult_STATE_FSM_FFd4_In37_3146
    );
  u_decode_Mmux_DELAY_JUMP17201 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP172,
      I1 => u_decode_INSTR_STATE(12),
      I2 => N1704,
      I3 => u_decode_INSTR_STATE(13),
      O => u_decode_EX_MA_WR
    );
  u_decode_Mmux_EX_ALUFUNC40 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(14),
      I3 => N2007,
      O => u_decode_Mmux_EX_ALUFUNC40_4551
    );
  u_decode_Mmux_EX_ALUFUNC2125 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC297_4566,
      I1 => u_decode_INSTR_SEQ(3),
      I2 => u_decode_Mmux_EX_ALUFUNC2109_4567,
      I3 => u_decode_INSTR_SEQ(2),
      O => u_decode_Mmux_EX_ALUFUNC2125_4568
    );
  u_decode_SLOT_DISPATCH_AND_29_o3 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE_14_61_3290,
      I2 => u_decode_INSTR_STATE(14),
      I3 => u_decode_INSTR_STATE_13_236_3258,
      O => u_decode_SLOT_DISPATCH_AND_29_o3_4278
    );
  u_decode_Mmux_EX_T_CLR_GND_6_o_MUX_252_o1_SW0 : LUT4
    generic map(
      INIT => X"45EF"
    )
    port map (
      I0 => u_decode_INSTR_STATE(4),
      I1 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I3 => u_decode_INSTR_STATE_3_PWR_6_o_equal_183_o,
      O => N519
    );
  u_decode_Mcount_INSTR_SEQ_eqn_11_SW0 : LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_SEQ(0),
      I2 => slot,
      O => N736
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1224_SW1_F : LUT4
    generic map(
      INIT => X"FF9B"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_1568,
      I1 => u_mult_STATE_FSM_FFd1_1566,
      I2 => u_mult_STATE_FSM_FFd2_1567,
      I3 => u_mult_STATE_FSM_FFd4_1569,
      O => N1448
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW2_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_mult_ADDRESULT(50),
      I1 => u_mult_ADDRESULT(51),
      I2 => u_mult_ADDRESULT(59),
      I3 => N2137,
      O => N1710
    );
  u_decode_Mmux_EX_ALUFUNC4202_SW0_SW0 : LUT4
    generic map(
      INIT => X"001F"
    )
    port map (
      I0 => N630,
      I1 => u_decode_Mmux_EX_ALUFUNC477_4557,
      I2 => u_decode_REG_CONF45_4531,
      I3 => N2265,
      O => N1712
    );
  u_decode_Mmux_EX_ALUFUNC4202_SW1_SW0 : LUT4
    generic map(
      INIT => X"001F"
    )
    port map (
      I0 => N631,
      I1 => u_decode_Mmux_EX_ALUFUNC477_4557,
      I2 => N2252,
      I3 => u_decode_REG_CONF26_4530,
      O => N1714
    );
  u_decode_Mmux_EX_ALUFUNC4202_SW1 : LUT4
    generic map(
      INIT => X"1505"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(0),
      I1 => u_decode_EX_REGNUM_X(0),
      I2 => N1714,
      I3 => u_decode_REG_CONF713_734,
      O => N728
    );
  u_decode_Mmux_EX_ALUFUNC4166_SW0_F_SW0 : LUT4
    generic map(
      INIT => X"00FD"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE(5),
      I2 => u_decode_INSTR_STATE_14_13,
      I3 => u_decode_Mmux_EX_ALUFUNC4144_4561,
      O => N1716
    );
  u_decode_Mmux_EX_ALUFUNC4166_SW0_F : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(15),
      I3 => N1716,
      O => N1436
    );
  u_decode_Mmux_EX_ALUFUNC4166_SW0_G : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u_decode_INSTR_STATE_SEL,
      I1 => u_decode_IR(15),
      I2 => u_decode_IF_DR_EVT(15),
      O => N1437
    );
  u_datapath_Mmux_ybus26122_SW1_G : LUT4
    generic map(
      INIT => X"FFF1"
    )
    port map (
      I0 => u_datapath_GND_12_o_alufunc_4_equal_65_o,
      I1 => u_datapath_aluconst_y,
      I2 => u_datapath_Mmux_aluiny123_4497,
      I3 => u_datapath_Mmux_aluiny122_4496,
      O => N1491
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT2139_SW0_F : LUT4
    generic map(
      INIT => X"FDDD"
    )
    port map (
      I0 => u_mult_ADD(1),
      I1 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1111,
      O => N1496
    );
  u_decode_Mmux_IF_DR_EVT181_F_SW0 : LUT4
    generic map(
      INIT => X"D5C0"
    )
    port map (
      I0 => event_req_i(2),
      I1 => u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_5_3456,
      I2 => N2090,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o59_3771,
      O => N1718
    );
  u_decode_Mmux_IF_DR_EVT181_F : LUT3
    generic map(
      INIT => X"0B"
    )
    port map (
      I0 => event_req_i(0),
      I1 => event_req_i(1),
      I2 => N1718,
      O => N1510
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW2_G : LUT4
    generic map(
      INIT => X"020A"
    )
    port map (
      I0 => u_mult_ADD(1),
      I1 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1234_3840,
      I3 => u_mult_ADDRESULT(63),
      O => N1523
    );
  u_decode_Mmux_EX_REGNUM_X2133_G : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_INSTR_STATE_11_reduce_or_534_o,
      O => N1551
    );
  u_datapath_Mmux_xbus4614_SW0 : LUT4
    generic map(
      INIT => X"EC20"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_Mmux_xbus466_3881,
      I3 => u_datapath_srf_rd(29),
      O => N1720
    );
  u_datapath_Mmux_xbus4614 : LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => N2286,
      I2 => N1720,
      O => u_datapath_Mmux_xbus4614_3882
    );
  u_datapath_u_comparator_A_31_EQMSB_AND_1176_o : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5314_3877,
      I1 => u_datapath_Mmux_xbus5323_3878,
      I2 => u_datapath_Mmux_ybus5396_3849,
      I3 => N1722,
      O => u_datapath_u_comparator_A_31_EQMSB_AND_1176_o_2727
    );
  u_decode_Mmux_EX_ALUFUNC11142_SW0_SW0 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o,
      I1 => N2005,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123,
      O => N1724
    );
  u_datapath_Mmux_w_bcc3100_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => N2149,
      I1 => u_datapath_Mmux_xbus549_4094,
      I2 => u_datapath_Mmux_xbus6568_4022,
      I3 => u_datapath_Mmux_xbus5324_3879,
      O => N1726
    );
  u_decode_Mmux_EX_ALUFUNC44 : LUT4
    generic map(
      INIT => X"0047"
    )
    port map (
      I0 => u_decode_IR(14),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(14),
      I3 => N1730,
      O => u_decode_Mmux_EX_ALUFUNC44_749
    );
  u_decode_EX_MA_SZ_1_51 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => N1736,
      I1 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      I2 => N1311,
      I3 => N1310,
      O => u_decode_EX_MA_SZ_1_511_3195
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11655 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(0),
      I1 => u_decode_INSTR_SEQ(3),
      I2 => N1738,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11655_4242
    );
  u_mult_STATE_FSM_FFd3_In9 : LUT4
    generic map(
      INIT => X"2602"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd2_1567,
      I1 => u_mult_STATE_FSM_FFd3_1568,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      I3 => u_mult_STATE_FSM_FFd1_1566,
      O => u_mult_STATE_FSM_FFd3_In9_3143
    );
  u_datapath_u_shfter_Y_v_6_47_SW0_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_datapath_u_shfter_Y_v_6_9_3206,
      I2 => u_datapath_Mmux_xbus579_4096,
      I3 => u_datapath_u_shfter_Y_v_25_121,
      O => N1746
    );
  u_datapath_u_shfter_Y_v_5_47_SW0_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_datapath_u_shfter_Y_v_5_9_3207,
      I2 => u_datapath_Mmux_xbus779_4072,
      I3 => u_datapath_u_shfter_Y_v_25_121,
      O => N1748
    );
  u_datapath_u_shfter_Y_v_7_47_SW0_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_datapath_u_shfter_Y_v_7_9_3205,
      I2 => u_datapath_Mmux_xbus7479_4118,
      I3 => u_datapath_u_shfter_Y_v_25_121,
      O => N1750
    );
  u_decode_EX_MA_SZ_0_26_SW0_SW0 : LUT4
    generic map(
      INIT => X"45EF"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1,
      I2 => u_decode_INSTR_STATE(2),
      I3 => u_decode_EX_MA_SZ_0_4,
      O => N1752
    );
  u_decode_EX_MA_SZ_0_26_SW0 : LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      I0 => N1752,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IR(13),
      I3 => u_decode_IF_DR_EVT(13),
      O => N1698
    );
  u_decode_Mmux_EX_ALUFUNC278_SW0_SW0 : LUT4
    generic map(
      INIT => X"555D"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE(2),
      O => N1756
    );
  u_decode_Mmux_EX_ALUFUNC278_SW0 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1,
      I1 => u_decode_INSTR_STATE(2),
      I2 => N1756,
      I3 => u_decode_Mmux_EX_ALUFUNC22_4562,
      O => N1570
    );
  u_decode_Mmux_DELAY_JUMP12216_SW1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      O => N1758
    );
  u_decode_Mmux_DELAY_JUMP12216 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_n3218,
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_STATE(15),
      I3 => N1758,
      O => u_decode_Mmux_DELAY_JUMP12216_3157
    );
  u_datapath_sr_0_ce1 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => slot,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_Mmux_DELAY_JUMP1241,
      I3 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      O => u_datapath_sr_0_ce
    );
  u_mult_STATE_n0345_8_1 : LUT4
    generic map(
      INIT => X"8602"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd1_1566,
      I1 => u_mult_STATE_FSM_FFd3_1568,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      I3 => u_mult_STATE_FSM_FFd2_1567,
      O => u_mult_ADD(1)
    );
  u_datapath_Mmux_xbus4624 : LUT4
    generic map(
      INIT => X"FFDC"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus461_3880,
      I2 => N1720,
      I3 => N2139,
      O => u_datapath_Mmux_xbus4624_3884
    );
  u_datapath_u_shfter_Y_v_17_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_17_17_3242,
      I3 => u_datapath_u_shfter_Y_v_17_28_3243,
      O => N1760
    );
  u_decode_EX_MA_SZ_1_31_SW0 : LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(2),
      I3 => u_decode_INSTR_STATE(3),
      O => N1764
    );
  u_decode_EX_MA_SZ_1_31 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(0),
      I3 => N1764,
      O => u_decode_EX_MA_SZ_1_31_3194
    );
  u_decode_Mmux_DELAY_JUMP17250_SW0_SW0 : LUT4
    generic map(
      INIT => X"AA70"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => N1994,
      I2 => u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o,
      I3 => u_decode_INSTR_STATE(12),
      O => N1766
    );
  u_decode_Mmux_DELAY_JUMP17250_SW0 : LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      I0 => N1766,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IR(14),
      I3 => u_decode_IF_DR_EVT(14),
      O => N1560
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11655_SW0 : LUT4
    generic map(
      INIT => X"6F6E"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_SEQ(2),
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      O => N1738
    );
  u_datapath_Mmux_xbus5124_SW0 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_datapath_Mmux_xbus571,
      I1 => reg_fwd_x,
      I2 => u_datapath_srf_rd(30),
      I3 => N1790,
      O => N1642
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11116_SW0_SW0 : LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => u_decode_INSTR_STATE(0),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      I3 => u_decode_IR(2),
      O => N1792
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11116_SW0 : LUT4
    generic map(
      INIT => X"2022"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1331,
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE(1),
      I3 => N1792,
      O => N1644
    );
  u_decode_Mmux_EX_ALUFUNC432_SW0 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_Mmux_EX_ALUFUNC43_4552,
      I3 => N1794,
      O => N1692
    );
  u_datapath_u_shfter_Y_v_32_13_SW0 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_decode_SFTFUNC(2),
      I2 => u_datapath_u_shfter_Y_v_25_121,
      I3 => N1796,
      O => N1728
    );
  u_decode_EX_MA_SZ_1_51_SW0_SW0 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_1_31_3194,
      I1 => u_decode_INSTR_STATE(2),
      I2 => u_decode_Mmux_DELAY_JUMP1332,
      I3 => u_decode_INSTR_STATE(3),
      O => N1800
    );
  u_decode_EX_MA_SZ_1_51_SW0 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_1_41,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => N1800,
      O => N1736
    );
  u_datapath_u_shfter_Y_v_18_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_18_17_3210,
      I3 => u_datapath_u_shfter_Y_v_18_28_3211,
      O => N1802
    );
  u_datapath_u_shfter_Y_v_10_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_10_17_3216,
      I3 => u_datapath_u_shfter_Y_v_10_28_3217,
      O => N1804
    );
  u_datapath_u_shfter_Y_v_12_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_12_17_3212,
      I3 => u_datapath_u_shfter_Y_v_12_28_3213,
      O => N1806
    );
  u_datapath_u_shfter_Y_v_11_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_11_17_3214,
      I3 => u_datapath_u_shfter_Y_v_11_28_3215,
      O => N1808
    );
  u_datapath_u_shfter_Y_v_15_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_15_17_3226,
      I3 => u_datapath_u_shfter_Y_v_15_28_3227,
      O => N1810
    );
  u_datapath_u_shfter_Y_v_16_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_16_17_3224,
      I3 => u_datapath_u_shfter_Y_v_16_28_3225,
      O => N1812
    );
  u_datapath_u_shfter_Y_v_19_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_19_17_3222,
      I3 => u_datapath_u_shfter_Y_v_19_28_3223,
      O => N1814
    );
  u_datapath_u_shfter_Y_v_20_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_20_17_3240,
      I3 => u_datapath_u_shfter_Y_v_20_28_3241,
      O => N1816
    );
  u_datapath_u_shfter_Y_v_9_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_9_17_3208,
      I3 => u_datapath_u_shfter_Y_v_9_28_3209,
      O => N1818
    );
  u_datapath_u_shfter_Y_v_24_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_24_17_3220,
      I3 => u_datapath_u_shfter_Y_v_24_28_3221,
      O => N1820
    );
  u_datapath_u_shfter_Y_v_23_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_23_17_3238,
      I3 => u_datapath_u_shfter_Y_v_23_28_3239,
      O => N1822
    );
  u_datapath_u_shfter_Y_v_21_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_21_17_3279,
      I3 => u_datapath_u_shfter_Y_v_21_28_3280,
      O => N1824
    );
  u_datapath_u_shfter_Y_v_22_56_SW0 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_22_17_3271,
      I3 => u_datapath_u_shfter_Y_v_22_28_3272,
      O => N1826
    );
  u_mult_STATE_FSM_FFd4_In12 : LUT4
    generic map(
      INIT => X"0242"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd2_1567,
      I1 => u_mult_STATE_FSM_FFd3_1568,
      I2 => u_mult_STATE_FSM_FFd1_1566,
      I3 => u_mult_STATE_FSM_FFd4_1569,
      O => u_mult_STATE_FSM_FFd4_In12_3145
    );
  u_mult_STATE_FSM_FFd2_In_SW0 : LUT4
    generic map(
      INIT => X"0440"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd4_1569,
      I1 => u_mult_STATE_FSM_FFd1_1566,
      I2 => u_mult_STATE_FSM_FFd2_1567,
      I3 => u_mult_STATE_FSM_FFd3_1568,
      O => N14
    );
  u_decode_Mmux_EX_ALUFUNC278 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE(14),
      I2 => N1830,
      O => u_decode_Mmux_EX_ALUFUNC278_4565
    );
  u_datapath_u_shfter_Y_v_14_56_SW1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_SFTFUNC(2),
      I1 => u_decode_SFTFUNC(1),
      I2 => u_decode_SFTFUNC(4),
      I3 => u_datapath_u_shfter_Y_v_14_29_3245,
      O => N1834
    );
  u_datapath_n0649_inv135_SW2 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => N1626,
      O => N1836
    );
  u_decode_Mmux_EX_ALUFUNC432_SW0_SW0_SW0 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_n1427,
      I3 => u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o,
      O => N1838
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11926_SW0 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o,
      I2 => u_decode_Mmux_DELAY_JUMP1222,
      I3 => N1840,
      O => N1734
    );
  u_decode_out31 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(2),
      I1 => u_decode_INSTR_SEQ(3),
      I2 => u_decode_INSTR_SEQ(0),
      I3 => u_decode_INSTR_SEQ(1),
      O => u_decode_INSTR_SEQ_3_reduce_or_595_o
    );
  u_decode_n274911 : LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(0),
      I1 => u_decode_INSTR_SEQ(1),
      I2 => u_decode_INSTR_SEQ(3),
      I3 => u_decode_INSTR_SEQ(2),
      O => u_decode_n27491
    );
  u_decode_Mmux_DELAY_JUMP1588_SW1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_Mmux_DELAY_JUMP1542_3191,
      I3 => u_decode_Mmux_DELAY_JUMP1546_3192,
      O => N1844
    );
  u_decode_Mmux_DELAY_JUMP1588 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_Mmux_DELAY_JUMP1528_3190,
      I3 => N1844,
      O => u_decode_EX_CONST_ZERO84
    );
  u_decode_INSTR_STATE_14_110 : LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(2),
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_INSTR_SEQ(3),
      I3 => N1846,
      O => u_decode_INSTR_STATE_14_110_3197
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11926_SW0_SW1_SW0 : LUT4
    generic map(
      INIT => X"ACA8"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_SEQ(1),
      I2 => u_decode_INSTR_SEQ(0),
      I3 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      O => N1848
    );
  u_decode_Mmux_DELAY_JUMP1217_F1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_INSTR_STATE_3_INV_50_o,
      O => N1526
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT2139_SW11 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I1 => N2295,
      I2 => u_mult_ADDRESULT(63),
      O => N1216
    );
  u_decode_REGNUM_X_0_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_X(0),
      Q => u_decode_REGNUM_X_0_1_5300
    );
  u_decode_REGNUM_X_3_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_X(3),
      Q => u_decode_REGNUM_X_3_1_5301
    );
  u_decode_RDMACL_Y_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDMACL_Y,
      Q => u_decode_RDMACL_Y_1_5302
    );
  u_decode_RDMACH_Y_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDMACH_Y,
      Q => u_decode_RDMACH_Y_1_5303
    );
  u_decode_RDREG_Y_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDREG_Y,
      Q => u_decode_RDREG_Y_1_5304
    );
  u_decode_RDCONST_Y_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDCONST_Y,
      Q => u_decode_RDCONST_Y_1_5305
    );
  u_decode_RDPC_Y_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDPC_Y,
      Q => u_decode_RDPC_Y_1_5306
    );
  u_decode_REG_FWD_Y62_1 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => N2156,
      I1 => u_decode_REG_FWD_Y24_4187,
      I2 => u_decode_REG_FWD_Y36_4188,
      I3 => u_decode_REG_FWD_Y0_4185,
      O => u_decode_REG_FWD_Y62_5309
    );
  u_decode_REGNUM_W_1_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB2_REGNUM_W(1),
      Q => u_decode_REGNUM_W_1_1_5310
    );
  u_decode_REGNUM_W_3_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB2_REGNUM_W(3),
      Q => u_decode_REGNUM_W_3_1_5311
    );
  u_decode_REGNUM_W_0_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB2_REGNUM_W(0),
      Q => u_decode_REGNUM_W_0_1_5312
    );
  u_decode_REGNUM_W_2_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_WB2_REGNUM_W(2),
      Q => u_decode_REGNUM_W_2_1_5313
    );
  u_decode_Mmux_EX_ALUFUNC541_1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_Mmux_INSTR_STATE41_5355,
      I2 => u_decode_Mmux_INSTR_STATE61_5354,
      O => u_decode_Mmux_EX_ALUFUNC541_5315
    );
  u_datapath_Mmux_ybus318_SW1 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(0),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0081(0),
      O => N802
    );
  u_datapath_Mmux_ybus318_SW0 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(0),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0076(0),
      O => N801
    );
  u_datapath_Mmux_ybus2618_SW1 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(1),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0081(1),
      O => N799
    );
  u_datapath_Mmux_ybus2618_SW0 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(1),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0076(1),
      O => N798
    );
  u_datapath_Mmux_ybus6519_SW1 : LUT4
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(6),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0081(6),
      O => N790
    );
  u_decode_REGNUM_Y_1_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Y(1),
      Q => u_decode_REGNUM_Y_1_1_5316
    );
  u_decode_REGNUM_Y_0_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Y(0),
      Q => u_decode_REGNUM_Y_0_1_5317
    );
  u_decode_REGNUM_Y_3_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Y(3),
      Q => u_decode_REGNUM_Y_3_1_5318
    );
  u_decode_REGNUM_Y_2_1 : FDE
    port map (
      C => clk,
      CE => u_decode_n1781_inv,
      D => u_decode_EX_REGNUM_Y(2),
      Q => u_decode_REGNUM_Y_2_1_5319
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_21_1 : LUT4
    generic map(
      INIT => X"4744"
    )
    port map (
      I0 => N1170,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      I3 => u_decode_IF_DR_EVT(3),
      O => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_21_5320
    );
  u_decode_Mmux_INSTR_STATE91_1 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(2),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      O => u_decode_Mmux_INSTR_STATE91_5321
    );
  u_decode_RDSR_Y_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDSR_Y,
      Q => u_decode_RDSR_Y_1_5326
    );
  u_datapath_Mmux_aluiny210_1 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_WRREG_W_184,
      I1 => N2217,
      I2 => u_datapath_aluconst_y,
      I3 => u_datapath_GND_12_o_alufunc_4_equal_65_o,
      O => u_datapath_Mmux_aluiny2101
    );
  u_datapath_Mmux_xbus5711_1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_RDREG_X_181,
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDCONST_X_218,
      I3 => N2059,
      O => u_datapath_Mmux_xbus5711_5329
    );
  u_decode_RDPC_Y_2 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDPC_Y,
      Q => u_decode_RDPC_Y_2_5330
    );
  u_mult_STATE_FSM_FFd4_1 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd4_In,
      Q => u_mult_STATE_FSM_FFd4_1_5331
    );
  u_decode_ALUFUNC_1_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_ALUFUNC(1),
      Q => u_decode_ALUFUNC_1_1_5333
    );
  u_decode_RDREG_Y_2 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_RDREG_Y,
      Q => u_decode_RDREG_Y_2_5334
    );
  u_decode_REG_CONF109_1 : LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => N642,
      I1 => u_decode_EX_ALUFUNC(0),
      I2 => u_decode_EX_ALUFUNC(2),
      I3 => N643,
      O => u_decode_REG_CONF1091
    );
  u_datapath_Mmux_ybus5231_1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_RDMACL_Y_188,
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_datapath_Mmux_ybus712112,
      O => u_datapath_Mmux_ybus5231_5337
    );
  u_mult_STATE_FSM_FFd1_1 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd1_In_1570,
      Q => u_mult_STATE_FSM_FFd1_1_5338
    );
  u_mult_STATE_FSM_FFd3_1 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd3_In,
      Q => u_mult_STATE_FSM_FFd3_1_5339
    );
  u_decode_ALUFUNC_3_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_ALUFUNC(3),
      Q => u_decode_ALUFUNC_3_1_5340
    );
  u_decode_ALUFUNC_0_1 : FDCE
    port map (
      C => clk,
      CE => slot,
      CLR => rst,
      D => u_decode_EX_ALUFUNC(0),
      Q => u_decode_ALUFUNC_0_1_5341
    );
  u_datapath_Mmux_aluiny211_1 : LUT4
    generic map(
      INIT => X"0E00"
    )
    port map (
      I0 => u_decode_REGNUM_W(2),
      I1 => N2152,
      I2 => u_datapath_aluconst_y,
      I3 => u_datapath_GND_12_o_alufunc_4_equal_65_o,
      O => u_datapath_Mmux_aluiny2111
    );
  u_mult_STATE_FSM_FFd4_2 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd4_In,
      Q => u_mult_STATE_FSM_FFd4_2_5348
    );
  u_mult_STATE_FSM_FFd1_2 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd1_In_1570,
      Q => u_mult_STATE_FSM_FFd1_2_5349
    );
  u_decode_INSTR_STATE_11_GND_6_o_equal_774_o_11_1_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => u_decode_Mmux_INSTR_STATE21_5332,
      I1 => N2323,
      I2 => u_decode_INSTR_STATE(9),
      O => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o_11_1_5352
    );
  u_decode_Mmux_INSTR_STATE61_1 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(14),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(14),
      O => u_decode_Mmux_INSTR_STATE61_5354
    );
  u_datapath_Mmux_srfnum_ra1_1 : LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => u_decode_RDGBR_X_193,
      I1 => u_decode_RDGBR_Y_194,
      I2 => u_decode_RDVBR_X_197,
      I3 => N2143,
      O => u_datapath_Mmux_srfnum_ra1_5356
    );
  u_mult_STATE_FSM_FFd2_1 : FDC
    port map (
      C => clk,
      CLR => rst,
      D => u_mult_STATE_FSM_FFd2_In_1571,
      Q => u_mult_STATE_FSM_FFd2_1_5357
    );
  u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_lut_1_INV_0 : INV
    port map (
      I => u_datapath_pc(1),
      O => u_datapath_Madd_pc_31_GND_12_o_add_123_OUT_lut_1_Q
    );
  u_datapath_u_gpreg_BUS_0274_INV_142_o1_INV_0 : INV
    port map (
      I => u_datapath_u_gpreg_n0079,
      O => u_datapath_u_gpreg_BUS_0274_INV_142_o
    );
  u_datapath_Mmux_zbus2331 : MUXF5
    port map (
      I0 => N1850,
      I1 => N1851,
      S => u_decode_RDSFT_Z_222,
      O => u_datapath_Mmux_zbus2331_3295
    );
  u_datapath_Mmux_zbus2331_F : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDWBUS_Z_223,
      I2 => ma_dr(2),
      I3 => u_datapath_divout(2),
      O => N1850
    );
  u_datapath_Mmux_zbus2331_G : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_datapath_sftout(2),
      I2 => u_decode_RDWBUS_Z_223,
      O => N1851
    );
  u_datapath_u_shfter_Y_v_13_36 : MUXF5
    port map (
      I0 => N1852,
      I1 => N1853,
      S => u_decode_SFTFUNC(0),
      O => u_datapath_u_shfter_Y_v_13_36_3247
    );
  u_datapath_u_shfter_Y_v_13_36_F : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_4,
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus779_4072,
      I3 => u_datapath_Mmux_xbus1924_3980,
      O => N1852
    );
  u_datapath_u_shfter_Y_v_13_36_G : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_4,
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus4224_3898,
      I3 => u_datapath_Mmux_xbus3024_3929,
      O => N1853
    );
  u_datapath_u_shfter_Y_v_1_22 : MUXF5
    port map (
      I0 => N1854,
      I1 => N1855,
      S => u_decode_SFTFUNC(4),
      O => u_datapath_u_shfter_Y_v_1_22_3228
    );
  u_datapath_u_shfter_Y_v_1_22_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(1),
      I2 => u_datapath_Mmux_xbus330_4158,
      O => N1854
    );
  u_datapath_u_shfter_Y_v_1_22_G : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(1),
      I2 => u_datapath_sr_0_Q,
      I3 => u_datapath_Mmux_xbus5324_3879,
      O => N1855
    );
  u_datapath_n0649_inv94 : MUXF5
    port map (
      I0 => N1856,
      I1 => N1857,
      S => u_decode_INSTR_STATE(14),
      O => u_datapath_n0649_inv94_4299
    );
  u_datapath_n0649_inv94_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_datapath_n0649_inv69_4297,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121122_745,
      I2 => u_datapath_n0649_inv79_4298,
      O => N1856
    );
  u_datapath_n0649_inv94_G : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => N2166,
      O => N1857
    );
  u_datapath_u_shfter_Y_v_1_92 : MUXF5
    port map (
      I0 => N1858,
      I1 => N1859,
      S => u_decode_SFTFUNC(3),
      O => u_datapath_u_shfter_Y_v_1_92_3232
    );
  u_datapath_u_shfter_Y_v_1_92_F : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_1_90_3231,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_Mmux_xbus1524_4006,
      I3 => u_datapath_Mmux_xbus4624_3884,
      O => N1858
    );
  u_datapath_u_shfter_Y_v_1_92_G : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_datapath_u_shfter_Y_v_1_90_3231,
      I2 => u_datapath_Mmux_xbus3424_3916,
      O => N1859
    );
  u_decode_Mmux_DELAY_JUMP11829 : MUXF5
    port map (
      I0 => N1860,
      I1 => N1861,
      S => u_decode_INSTR_STATE(13),
      O => u_decode_Mmux_DELAY_JUMP11829_3177
    );
  u_decode_Mmux_DELAY_JUMP11829_F : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o,
      I2 => u_decode_INSTR_STATE_13_212,
      O => N1860
    );
  u_decode_Mmux_DELAY_JUMP11829_G : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_Mmux_EX_ALUFUNC240,
      I2 => u_decode_EX_MA_SZ_1_15,
      I3 => u_decode_n2730(3),
      O => N1861
    );
  u_decode_Mmux_EX_KEEP_CYC1133 : MUXF5
    port map (
      I0 => N1862,
      I1 => N1863,
      S => u_decode_Mmux_DELAY_JUMP1101,
      O => u_decode_EX_RDPR_Y
    );
  u_decode_Mmux_EX_KEEP_CYC1133_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I1 => u_decode_INSTR_STATE(5),
      I2 => u_decode_Mmux_DELAY_JUMP1210,
      O => N1862
    );
  u_decode_Mmux_EX_KEEP_CYC1133_G : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_Mmux_EX_KEEP_CYC119_3265,
      I1 => u_decode_Mmux_EX_KEEP_CYC111_3263,
      I2 => u_decode_Mmux_EX_KEEP_CYC113_3264,
      O => N1863
    );
  Mmux_dato1723 : MUXF5
    port map (
      I0 => N1864,
      I1 => N1865,
      S => u_decode_MA_SZ(1),
      O => Mmux_dato1723_3540
    );
  Mmux_dato1723_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(0),
      I1 => ma_dw(0),
      I2 => ma_dw(8),
      O => N1864
    );
  Mmux_dato1723_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ma_dw171,
      I2 => u_datapath_Mmux_ybus3696_3987,
      O => N1865
    );
  u_decode_Mmux_EX_ALUFUNC7188 : MUXF5
    port map (
      I0 => N1866,
      I1 => N1867,
      S => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      O => u_decode_Mmux_EX_ALUFUNC7188_4550
    );
  u_decode_Mmux_EX_ALUFUNC7188_F : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(13),
      I3 => u_decode_Mmux_EX_ALUFUNC52,
      O => N1866
    );
  u_decode_Mmux_EX_ALUFUNC7188_G : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I2 => u_decode_INSTR_STATE(13),
      I3 => u_decode_INSTR_STATE(14),
      O => N1867
    );
  u_decode_INSTR_STATE_13_236 : MUXF5
    port map (
      I0 => N1868,
      I1 => N1869,
      S => u_decode_INSTR_STATE(13),
      O => u_decode_INSTR_STATE_13_236_3258
    );
  u_decode_INSTR_STATE_13_236_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_INSTR_STATE_13_22_3256,
      I1 => u_decode_INSTR_STATE_13_26_3257,
      I2 => u_decode_INSTR_STATE_13_212,
      O => N1868
    );
  u_decode_INSTR_STATE_13_236_G : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => u_decode_IF_ISSUE111_755,
      I1 => u_decode_INSTR_STATE_13_22_3256,
      I2 => u_decode_INSTR_STATE(12),
      O => N1869
    );
  u_datapath_Mmux_aluout1211 : MUXF5
    port map (
      I0 => N1870,
      I1 => N1871,
      S => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout1211_2114
    );
  u_datapath_Mmux_aluout1211_F : LUT4
    generic map(
      INIT => X"F72E"
    )
    port map (
      I0 => u_decode_ALUFUNC(3),
      I1 => u_decode_ALUFUNC(1),
      I2 => u_decode_ALUFUNC(4),
      I3 => u_decode_ALUFUNC(2),
      O => N1870
    );
  u_datapath_Mmux_aluout1211_G : LUT4
    generic map(
      INIT => X"DDBD"
    )
    port map (
      I0 => u_decode_ALUFUNC(4),
      I1 => u_decode_ALUFUNC(2),
      I2 => u_decode_ALUFUNC(3),
      I3 => u_decode_ALUFUNC(1),
      O => N1871
    );
  u_datapath_Mmux_logic_arith1 : MUXF5
    port map (
      I0 => N1872,
      I1 => N1873,
      S => u_decode_ALUFUNC(2),
      O => u_datapath_logic_arith
    );
  u_datapath_Mmux_logic_arith1_F : LUT4
    generic map(
      INIT => X"2008"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_decode_ALUFUNC(3),
      I3 => u_decode_ALUFUNC(4),
      O => N1872
    );
  u_datapath_Mmux_logic_arith1_G : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_ALUFUNC(3),
      I1 => u_decode_ALUFUNC(4),
      O => N1873
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT23 : MUXF5
    port map (
      I0 => N1874,
      I1 => N1875,
      S => u_decode_WRMAAD_Z_185,
      O => GND_4_o_ma_ad_31_mux_7_OUT_2_Q
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT23_F : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_decode_WRMAAD_TEMP_235,
      I2 => u_datapath_srf_rd(2),
      I3 => u_datapath_xbus(2),
      O => N1874
    );
  Mmux_GND_4_o_ma_ad_31_mux_7_OUT23_G : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_MA_ISSUE_176,
      I1 => u_datapath_Mmux_zbus113,
      I2 => ma_dr(2),
      I3 => u_datapath_macin1_2_1_2119,
      O => N1875
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1163 : MUXF5
    port map (
      I0 => N1876,
      I1 => N1877,
      S => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o2,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1163_4238
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1163_F : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      O => N1876
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1163_G : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      I2 => u_decode_n3218,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11012,
      O => N1877
    );
  u_decode_IF_ISSUE111 : MUXF5
    port map (
      I0 => N1878,
      I1 => N1879,
      S => u_decode_Mmux_EX_ALUFUNC240,
      O => u_decode_IF_ISSUE111_755
    );
  u_decode_IF_ISSUE111_F : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I2 => u_decode_INSTR_SEQ(2),
      I3 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_31,
      O => N1878
    );
  u_decode_IF_ISSUE111_G : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_SEQ(2),
      I2 => u_decode_INSTR_SEQ(0),
      I3 => u_decode_INSTR_SEQ(3),
      O => N1879
    );
  u_decode_Mmux_EX_ALUFUNC1178 : MUXF5
    port map (
      I0 => N1880,
      I1 => N1881,
      S => u_decode_INSTR_STATE(12),
      O => u_decode_Mmux_EX_ALUFUNC1178_3606
    );
  u_decode_Mmux_EX_ALUFUNC1178_F : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I3 => u_decode_Mmux_EX_ALUFUNC1159_3605,
      O => N1880
    );
  u_decode_Mmux_EX_ALUFUNC1178_G : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1,
      I2 => N2000,
      O => N1881
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431 : MUXF5
    port map (
      I0 => N1882,
      I1 => N1883,
      S => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_2056,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT14311_3548
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_F : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => ma_dr(8),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_WRSR_Z_190,
      I3 => u_decode_WRSR_W_191,
      O => N1882
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_G : LUT4
    generic map(
      INIT => X"FA02"
    )
    port map (
      I0 => u_decode_WRSR_Z_190,
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_WRSR_W_191,
      I3 => ma_dr(8),
      O => N1883
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1554_SW0 : MUXF5
    port map (
      I0 => N1884,
      I1 => N1885,
      S => u_decode_WRSR_Z_190,
      O => N1622
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1554_SW0_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRSR_W_191,
      I1 => u_datapath_sr_9_Q,
      I2 => ma_dr(9),
      O => N1884
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1554_SW0_G : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => ma_dr(9),
      I1 => u_decode_WRSR_W_191,
      I2 => u_datapath_Mmux_zbus113,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511_2068,
      O => N1885
    );
  u_datapath_u_shfter_Y_v_29_29 : MUXF5
    port map (
      I0 => N1886,
      I1 => N1887,
      S => u_decode_SFTFUNC(4),
      O => u_datapath_u_shfter_Y_v_29_29_3249
    );
  u_datapath_u_shfter_Y_v_29_29_F : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_decode_SFTFUNC(2),
      I1 => u_decode_SFTFUNC(1),
      I2 => u_datapath_u_shfter_Y_v_29_9_3248,
      I3 => N1678,
      O => N1886
    );
  u_datapath_u_shfter_Y_v_29_29_G : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_SFTFUNC(2),
      I1 => u_decode_SFTFUNC(1),
      I2 => u_datapath_Mmux_xbus2324_3951,
      I3 => u_datapath_u_shfter_Y_v_10_21,
      O => N1887
    );
  u_decode_Mmux_EX_ALUFUNC4117 : MUXF5
    port map (
      I0 => N1888,
      I1 => N1889,
      S => u_decode_INSTR_STATE(12),
      O => u_decode_Mmux_EX_ALUFUNC4117_4559
    );
  u_decode_Mmux_EX_ALUFUNC4117_F : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE_3_PWR_6_o_equal_262_o,
      I3 => u_decode_Mmux_EX_ALUFUNC4101_4558,
      O => N1888
    );
  u_decode_Mmux_EX_ALUFUNC4117_G : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(0),
      I2 => N1684,
      O => N1889
    );
  u_decode_Mmux_EX_ALUFUNC1130 : MUXF5
    port map (
      I0 => N1890,
      I1 => N1891,
      S => u_decode_Mmux_EX_ALUFUNC240,
      O => u_decode_Mmux_EX_ALUFUNC1130_3603
    );
  u_decode_Mmux_EX_ALUFUNC1130_F : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_select_748_OUT_3_Q,
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_INSTR_STATE(9),
      I3 => u_decode_INSTR_STATE(11),
      O => N1890
    );
  u_decode_Mmux_EX_ALUFUNC1130_G : LUT4
    generic map(
      INIT => X"FF45"
    )
    port map (
      I0 => u_decode_n1427,
      I1 => u_decode_INSTR_SEQ(1),
      I2 => u_decode_INSTR_SEQ(0),
      I3 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2,
      O => N1891
    );
  u_datapath_u_shfter_Y_v_14_29 : MUXF5
    port map (
      I0 => N1892,
      I1 => N1893,
      S => u_decode_SFTFUNC(0),
      O => u_datapath_u_shfter_Y_v_14_29_3245
    );
  u_datapath_u_shfter_Y_v_14_29_F : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_datapath_Mmux_xbus1714_3991,
      I2 => u_datapath_Mmux_xbus1723_3992,
      I3 => u_datapath_Mmux_xbus579_4096,
      O => N1892
    );
  u_datapath_u_shfter_Y_v_14_29_G : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_datapath_Mmux_xbus2814_3938,
      I2 => u_datapath_Mmux_xbus2823_3939,
      I3 => u_datapath_Mmux_xbus4024_3902,
      O => N1893
    );
  u_decode_Mmux_EX_RDCONST_X1 : MUXF5
    port map (
      I0 => N1894,
      I1 => N1895,
      S => u_decode_INSTR_SEQ(0),
      O => u_decode_EX_RDCONST_X
    );
  u_decode_Mmux_EX_RDCONST_X1_F : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_n1427,
      I2 => u_decode_INSTR_SEQ(1),
      I3 => u_decode_Mmux_EX_RDCONST_X15,
      O => N1894
    );
  u_decode_Mmux_EX_RDCONST_X1_G : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_n0804,
      I2 => u_decode_n1427,
      I3 => u_decode_Mmux_DELAY_JUMP1241,
      O => N1895
    );
  u_decode_Mmux_EX_ALUFUNC2254_SW1 : MUXF5
    port map (
      I0 => N1896,
      I1 => N1897,
      S => u_decode_INSTR_STATE(15),
      O => N844
    );
  u_decode_Mmux_EX_ALUFUNC2254_SW1_F : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC2189_4572,
      I1 => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_0_Q,
      I2 => u_decode_Mmux_EX_ALUFUNC51,
      I3 => u_decode_EX_MA_SZ_0_14,
      O => N1896
    );
  u_decode_Mmux_EX_ALUFUNC2254_SW1_G : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_Mmux_EX_ALUFUNC2125_4568,
      O => N1897
    );
  u_decode_Mmux_DELAY_JUMP11861_SW0 : MUXF5
    port map (
      I0 => N1898,
      I1 => N1899,
      S => u_decode_INSTR_STATE(14),
      O => N1620
    );
  u_decode_Mmux_DELAY_JUMP11861_SW0_F : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE_11_GND_6_o_Select_554_o1,
      I2 => u_decode_INSTR_STATE_11_PWR_6_o_equal_526_o,
      I3 => u_decode_Mmux_DELAY_JUMP1191,
      O => N1898
    );
  u_decode_Mmux_DELAY_JUMP11861_SW0_G : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_Mmux_DELAY_JUMP1191,
      O => N1899
    );
  u_decode_Mmux_DELAY_JUMP14453 : MUXF5
    port map (
      I0 => N1900,
      I1 => N1901,
      S => u_decode_INSTR_STATE(15),
      O => ifadsel
    );
  u_decode_Mmux_DELAY_JUMP14453_F : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => u_decode_INSTR_STATE_14_110_3197,
      I1 => u_decode_INSTR_STATE_14_118_3198,
      I2 => u_decode_INSTR_STATE_14_135_3199,
      I3 => u_decode_INSTR_STATE_14_13,
      O => N1900
    );
  u_decode_Mmux_DELAY_JUMP14453_G : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1442_3233,
      I1 => u_decode_Mmux_DELAY_JUMP14417_3235,
      I2 => u_decode_Mmux_EX_ALUFUNC53,
      I3 => u_decode_Mmux_DELAY_JUMP1446_3234,
      O => N1901
    );
  u_datapath_Mmux_xbus5124 : MUXF5
    port map (
      I0 => N1902,
      I1 => N1903,
      S => reg_fwd_x,
      O => u_datapath_Mmux_xbus5124_3873
    );
  u_datapath_Mmux_xbus5124_F : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_Mmux_xbus516_3872,
      I3 => N1642,
      O => N1902
    );
  u_datapath_Mmux_xbus5124_G : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => ma_dr_15_1_731,
      I1 => dati(30),
      I2 => mr_access_sz(1),
      I3 => N1642,
      O => N1903
    );
  u_datapath_u_shfter_Y_v_28_4 : MUXF5
    port map (
      I0 => N1904,
      I1 => N1905,
      S => u_decode_SFTFUNC(4),
      O => u_datapath_u_shfter_Y_v_28_4_3269
    );
  u_datapath_u_shfter_Y_v_28_4_F : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus914,
      I3 => u_datapath_Mmux_xbus923_4040,
      O => N1904
    );
  u_datapath_u_shfter_Y_v_28_4_G : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => N2142,
      I3 => u_datapath_Mmux_xbus2814_3938,
      O => N1905
    );
  u_datapath_u_shfter_Y_v_25_4 : MUXF5
    port map (
      I0 => N1906,
      I1 => N1907,
      S => u_decode_SFTFUNC(4),
      O => u_datapath_u_shfter_Y_v_25_4_3218
    );
  u_datapath_u_shfter_Y_v_25_4_F : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus1514_4004,
      I3 => u_datapath_Mmux_xbus1523_4005,
      O => N1906
    );
  u_datapath_u_shfter_Y_v_25_4_G : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus3424_3916,
      O => N1907
    );
  u_decode_Mmux_DELAY_JUMP17201_SW0 : MUXF5
    port map (
      I0 => N1908,
      I1 => N1909,
      S => u_decode_INSTR_STATE(15),
      O => N1704
    );
  u_decode_Mmux_DELAY_JUMP17201_SW0_F : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I3 => u_decode_n2542(0),
      O => N1908
    );
  u_decode_Mmux_DELAY_JUMP17201_SW0_G : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_Mram_n186925,
      I2 => u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o,
      O => N1909
    );
  u_decode_EX_MA_SZ_1_1221_SW0 : MUXF5
    port map (
      I0 => N1910,
      I1 => N1911,
      S => u_decode_INSTR_STATE(15),
      O => N1556
    );
  u_decode_EX_MA_SZ_1_1221_SW0_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I1 => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_2_1,
      I2 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      O => N1910
    );
  u_decode_EX_MA_SZ_1_1221_SW0_G : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => u_decode_EX_MA_SZ_1_82_3196,
      I2 => u_decode_INSTR_STATE(9),
      O => N1911
    );
  u_datapath_u_shfter_Y_v_4_47 : MUXF5
    port map (
      I0 => N1912,
      I1 => N1913,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(28)
    );
  u_datapath_u_shfter_Y_v_4_47_F : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus4224_3898,
      I3 => u_datapath_Mmux_xbus4624_3884,
      O => N1912
    );
  u_datapath_u_shfter_Y_v_4_47_G : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_datapath_u_shfter_Y_v_3_11,
      I2 => u_datapath_Mmux_xbus2824_3940,
      I3 => N1740,
      O => N1913
    );
  u_datapath_u_shfter_Y_v_28_46 : MUXF5
    port map (
      I0 => N1914,
      I1 => N1915,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(4)
    );
  u_datapath_u_shfter_Y_v_28_46_F : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus5689_4283,
      I3 => u_datapath_Mmux_xbus6232_4052,
      O => N1914
    );
  u_datapath_u_shfter_Y_v_28_46_G : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_28_9_3270,
      I3 => u_datapath_u_shfter_Y_v_28_4_3269,
      O => N1915
    );
  u_decode_Mmux_EX_ALUFUNC796 : MUXF5
    port map (
      I0 => N1916,
      I1 => N1917,
      S => u_decode_Mmux_EX_ALUFUNC240,
      O => u_decode_Mmux_EX_ALUFUNC796_4544
    );
  u_decode_Mmux_EX_ALUFUNC796_F : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_n1427,
      I2 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I3 => u_decode_INSTR_SEQ(0),
      O => N1916
    );
  u_decode_Mmux_EX_ALUFUNC796_G : LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(0),
      I1 => u_decode_INSTR_SEQ(2),
      I2 => u_decode_INSTR_SEQ(1),
      I3 => u_decode_INSTR_SEQ(3),
      O => N1917
    );
  u_decode_EX_MA_SZ_1_131 : MUXF5
    port map (
      I0 => N1918,
      I1 => N1919,
      S => u_decode_Mmux_EX_ALUFUNC240,
      O => u_decode_EX_MA_SZ_1_1
    );
  u_decode_EX_MA_SZ_1_131_F : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => u_decode_n1427,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I2 => u_decode_INSTR_SEQ(0),
      I3 => u_decode_INSTR_SEQ(1),
      O => N1918
    );
  u_decode_EX_MA_SZ_1_131_G : LUT4
    generic map(
      INIT => X"1014"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(3),
      I1 => u_decode_INSTR_SEQ(2),
      I2 => u_decode_INSTR_SEQ(1),
      I3 => u_decode_INSTR_SEQ(0),
      O => N1919
    );
  u_decode_IF_ISSUE62 : MUXF5
    port map (
      I0 => N1920,
      I1 => N1921,
      S => u_decode_INSTR_STATE(12),
      O => u_decode_IF_ISSUE62_4251
    );
  u_decode_IF_ISSUE62_F : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(13),
      I2 => N1700,
      I3 => u_decode_Mmux_DELAY_JUMP116,
      O => N1920
    );
  u_decode_IF_ISSUE62_G : LUT4
    generic map(
      INIT => X"FF8F"
    )
    port map (
      I0 => u_decode_IF_ISSUE48_4250,
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(13),
      I3 => u_decode_Mmux_DELAY_JUMP116,
      O => N1921
    );
  u_decode_Mmux_EX_RDPC_Y115 : MUXF5
    port map (
      I0 => N1922,
      I1 => N1923,
      S => u_decode_Mmux_DELAY_JUMP1241,
      O => u_decode_EX_RDPC_Y
    );
  u_decode_Mmux_EX_RDPC_Y115_F : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      I2 => u_decode_Mmux_DELAY_JUMP1222,
      I3 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      O => N1922
    );
  u_decode_Mmux_EX_RDPC_Y115_G : LUT4
    generic map(
      INIT => X"8082"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1,
      I1 => u_decode_Mmux_EX_ALUFUNC240,
      I2 => u_decode_INSTR_SEQ(0),
      I3 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      O => N1923
    );
  u_decode_Mmux_EX_CONST_SIGN81 : MUXF5
    port map (
      I0 => N1924,
      I1 => N1925,
      S => u_decode_INSTR_STATE_11_PWR_6_o_equal_526_o,
      O => u_decode_EX_CONST_SIGN8
    );
  u_decode_Mmux_EX_CONST_SIGN81_F : LUT4
    generic map(
      INIT => X"0880"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(15),
      I3 => u_decode_INSTR_STATE(12),
      O => N1924
    );
  u_decode_Mmux_EX_CONST_SIGN81_G : LUT4
    generic map(
      INIT => X"6002"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_INSTR_STATE(13),
      I3 => u_decode_INSTR_STATE(14),
      O => N1925
    );
  u_datapath_u_shfter_Y_v_4_47_SW0_SW0 : MUXF5
    port map (
      I0 => N1926,
      I1 => N1927,
      S => u_decode_SFTFUNC(4),
      O => N1740
    );
  u_datapath_u_shfter_Y_v_4_47_SW0_SW0_F : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus4024_3902,
      I3 => u_datapath_Mmux_xbus5124_3873,
      O => N1926
    );
  u_datapath_u_shfter_Y_v_4_47_SW0_SW0_G : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus914,
      I3 => u_datapath_Mmux_xbus923_4040,
      O => N1927
    );
  u_datapath_u_shfter_Y_v_8_47_SW0_SW0 : MUXF5
    port map (
      I0 => N1928,
      I1 => N1929,
      S => u_decode_SFTFUNC(0),
      O => N1744
    );
  u_datapath_u_shfter_Y_v_8_47_SW0_SW0_F : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_Mmux_xbus3224_3925,
      I3 => u_datapath_Mmux_xbus7179_4132,
      O => N1928
    );
  u_datapath_u_shfter_Y_v_8_47_SW0_SW0_G : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => u_datapath_Mmux_xbus4024_3902,
      I2 => u_decode_SFTFUNC(3),
      O => N1929
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13124_SW0 : MUXF5
    port map (
      I0 => N1930,
      I1 => N1931,
      S => u_decode_INSTR_STATE_SEL,
      O => N1630
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13124_SW0_F : LUT4
    generic map(
      INIT => X"20AA"
    )
    port map (
      I0 => u_decode_IF_DR_EVT(15),
      I1 => u_decode_IF_DR_EVT(8),
      I2 => u_decode_IF_DR_EVT(14),
      I3 => u_decode_IF_DR_EVT(9),
      O => N1930
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o13124_SW0_G : LUT4
    generic map(
      INIT => X"20AA"
    )
    port map (
      I0 => u_decode_IR(15),
      I1 => u_decode_IR(8),
      I2 => u_decode_IR(14),
      I3 => u_decode_IR(9),
      O => N1931
    );
  u_decode_REG_CONF64_SW0 : MUXF5
    port map (
      I0 => N1932,
      I1 => N1933,
      S => u_decode_REG_CONF713_734,
      O => N642
    );
  u_decode_REG_CONF64_SW0_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(0),
      I1 => u_decode_REG_CONF26_4530,
      I2 => u_decode_REG_CONF9_4528,
      O => N1932
    );
  u_decode_REG_CONF64_SW0_G : LUT4
    generic map(
      INIT => X"FDAD"
    )
    port map (
      I0 => u_decode_EX_REGNUM_X(0),
      I1 => u_decode_REG_CONF26_4530,
      I2 => u_decode_WB1_REGNUM_W(0),
      I3 => u_decode_REG_CONF9_4528,
      O => N1933
    );
  u_datapath_Mmux_aluconst_y1 : MUXF5
    port map (
      I0 => N1934,
      I1 => N1935,
      S => u_decode_ALUFUNC(0),
      O => u_datapath_aluconst_y
    );
  u_datapath_Mmux_aluconst_y1_F : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_ALUFUNC_3_1_5340,
      I1 => u_decode_ALUFUNC(2),
      O => N1934
    );
  u_datapath_Mmux_aluconst_y1_G : LUT4
    generic map(
      INIT => X"1189"
    )
    port map (
      I0 => u_decode_ALUFUNC(2),
      I1 => u_decode_ALUFUNC_1_1_5333,
      I2 => u_decode_ALUFUNC(4),
      I3 => u_decode_ALUFUNC(3),
      O => N1935
    );
  u_decode_Mmux_INSTR_STATE81 : MUXF5
    port map (
      I0 => N1936,
      I1 => N1937,
      S => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      O => u_decode_INSTR_STATE(1)
    );
  u_decode_Mmux_INSTR_STATE81_F : LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      I0 => u_decode_INSTR_STATE_SEL,
      I1 => N311,
      I2 => u_decode_Mmux_IF_DR_EVT151,
      I3 => u_decode_IR(1),
      O => N1936
    );
  u_decode_Mmux_INSTR_STATE81_G : LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => u_decode_IR(1),
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => u_decode_ID_STALL_1075,
      I3 => event_info_i(1),
      O => N1937
    );
  u_datapath_Mmux_ybus4889_SW1 : MUXF5
    port map (
      I0 => N1938,
      I1 => N1939,
      S => u_datapath_srf_rd(2),
      O => N849
    );
  u_datapath_Mmux_ybus4889_SW1_F : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus48105_4451,
      I1 => u_datapath_Mmux_ybus4829_4447,
      I2 => u_datapath_Mmux_ybus4821,
      O => N1938
    );
  u_datapath_Mmux_ybus4889_SW1_G : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => N2193,
      I1 => u_datapath_Mmux_ybus4829_4447,
      I2 => u_datapath_Mmux_ybus4821,
      I3 => u_datapath_Mmux_ybus482_2136,
      O => N1939
    );
  u_decode_Mmux_EX_ALUFUNC9173 : MUXF5
    port map (
      I0 => N1940,
      I1 => N1941,
      S => u_decode_INSTR_STATE(15),
      O => u_decode_EX_ALUFUNC(3)
    );
  u_decode_Mmux_EX_ALUFUNC9173_F : LUT4
    generic map(
      INIT => X"FF8F"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1505,
      I1 => u_decode_Mmux_EX_ALUFUNC9142_3594,
      I2 => N1379,
      I3 => u_decode_Mmux_EX_ALUFUNC90_3587,
      O => N1940
    );
  u_decode_Mmux_EX_ALUFUNC9173_G : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_Mmux_EX_ALUFUNC947_3593,
      I2 => N2102,
      O => N1941
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW0 : MUXF5
    port map (
      I0 => N1942,
      I1 => N1943,
      S => N1333,
      O => N1345
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW0_F : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(63),
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      O => N1942
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141_SW0_G : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_ADDRESULT(63),
      I2 => N682,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      O => N1943
    );
  u_datapath_const_zero422376_SW3 : MUXF5
    port map (
      I0 => N1944,
      I1 => N1945,
      S => u_datapath_Mmux_ybus2615,
      O => N1128
    );
  u_datapath_const_zero422376_SW3_F : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2613_2047,
      I1 => u_mult_MACH(1),
      O => N1944
    );
  u_datapath_const_zero422376_SW3_G : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_CONST_IFDR(1),
      I1 => u_datapath_Mmux_aluiny2324,
      I2 => u_mult_MACH(1),
      I3 => u_datapath_Mmux_ybus2613_2047,
      O => N1945
    );
  Mmux_dato2523 : MUXF5
    port map (
      I0 => N1946,
      I1 => N1947,
      S => u_decode_MA_SZ(1),
      O => Mmux_dato2523_3613
    );
  Mmux_dato2523_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(0),
      I1 => ma_dw(7),
      I2 => ma_dw(15),
      O => N1946
    );
  Mmux_dato2523_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ma_dw251,
      I2 => u_datapath_Mmux_ybus5396_3849,
      O => N1947
    );
  Mmux_dato2423 : MUXF5
    port map (
      I0 => N1948,
      I1 => N1949,
      S => u_decode_MA_SZ(1),
      O => Mmux_dato2423_3599
    );
  Mmux_dato2423_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(0),
      I1 => ma_dw(6),
      I2 => ma_dw(14),
      O => N1948
    );
  Mmux_dato2423_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ma_dw241,
      I2 => u_datapath_Mmux_ybus5192_3871,
      O => N1949
    );
  Mmux_dato2223 : MUXF5
    port map (
      I0 => N1950,
      I1 => N1951,
      S => u_decode_MA_SZ(1),
      O => Mmux_dato2223_3584
    );
  Mmux_dato2223_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(0),
      I1 => ma_dw(5),
      I2 => ma_dw(13),
      O => N1950
    );
  Mmux_dato2223_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ma_dw221,
      I2 => u_datapath_Mmux_ybus4696_3894,
      O => N1951
    );
  Mmux_dato1923 : MUXF5
    port map (
      I0 => N1952,
      I1 => N1953,
      S => u_decode_MA_SZ(1),
      O => Mmux_dato1923_3561
    );
  Mmux_dato1923_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(0),
      I1 => ma_dw(2),
      I2 => ma_dw(10),
      O => N1952
    );
  Mmux_dato1923_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ma_dw191,
      I2 => u_datapath_Mmux_ybus4096_3962,
      O => N1953
    );
  Mmux_dato1823 : MUXF5
    port map (
      I0 => N1954,
      I1 => N1955,
      S => u_decode_MA_SZ(1),
      O => Mmux_dato1823_3554
    );
  Mmux_dato1823_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(0),
      I1 => ma_dw(1),
      I2 => ma_dw(9),
      O => N1954
    );
  Mmux_dato1823_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ma_dw181,
      I2 => u_datapath_Mmux_ybus3896_3973,
      O => N1955
    );
  u_datapath_Mmux_ybus6881 : MUXF5
    port map (
      I0 => N1956,
      I1 => N1957,
      S => u_datapath_Mmux_ybus6830_4344,
      O => u_datapath_Mmux_ybus6881_4345
    );
  u_datapath_Mmux_ybus6881_F : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2679,
      I1 => u_decode_RDMACL_Y_188,
      I2 => u_datapath_Mmux_ybus689_4343,
      I3 => u_datapath_Mmux_ybus687_4342,
      O => N1956
    );
  u_datapath_Mmux_ybus6881_G : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2679,
      I1 => u_decode_RDMACL_Y_188,
      I2 => N2210,
      O => N1957
    );
  u_datapath_Mmux_ybus5981 : MUXF5
    port map (
      I0 => N1958,
      I1 => N1959,
      S => u_datapath_Mmux_ybus5930_4431,
      O => u_datapath_Mmux_ybus5981_4432
    );
  u_datapath_Mmux_ybus5981_F : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2679,
      I1 => u_decode_RDMACL_Y_188,
      I2 => u_datapath_Mmux_ybus599_4430,
      I3 => u_datapath_Mmux_ybus597_4429,
      O => N1958
    );
  u_datapath_Mmux_ybus5981_G : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2679,
      I1 => u_decode_RDMACL_Y_188,
      I2 => N2207,
      O => N1959
    );
  u_datapath_Mmux_ybus6281 : MUXF5
    port map (
      I0 => N1960,
      I1 => N1961,
      S => u_datapath_Mmux_ybus6230_4404,
      O => u_datapath_Mmux_ybus6281_4405
    );
  u_datapath_Mmux_ybus6281_F : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2679,
      I1 => u_decode_RDMACL_Y_188,
      I2 => u_datapath_Mmux_ybus629_4403,
      I3 => u_datapath_Mmux_ybus627_4402,
      O => N1960
    );
  u_datapath_Mmux_ybus6281_G : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2679,
      I1 => u_decode_RDMACL_Y_188,
      I2 => N2208,
      O => N1961
    );
  u_datapath_Mmux_ybus65125_SW0 : MUXF5
    port map (
      I0 => N1962,
      I1 => N1963,
      S => u_datapath_Mmux_ybus6530_4376,
      O => N1010
    );
  u_datapath_Mmux_ybus65125_SW0_F : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2679,
      I1 => u_decode_RDMACL_Y_188,
      I2 => u_datapath_Mmux_ybus659_4375,
      I3 => u_datapath_Mmux_ybus657_4374,
      O => N1962
    );
  u_datapath_Mmux_ybus65125_SW0_G : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_ybus2679,
      I1 => u_decode_RDMACL_Y_188,
      I2 => N2209,
      O => N1963
    );
  u_datapath_Mmux_ybus71101_SW0 : MUXF5
    port map (
      I0 => N1964,
      I1 => N1965,
      S => u_datapath_Mmux_ybus7135_4325,
      O => N1138
    );
  u_datapath_Mmux_ybus71101_SW0_F : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => u_datapath_Mmux_ybus7185,
      I1 => N1021,
      I2 => u_datapath_Mmux_xbus712,
      I3 => u_datapath_Mmux_ybus74111_2082,
      O => N1964
    );
  u_datapath_Mmux_ybus71101_SW0_G : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => N2170,
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_datapath_Mmux_xbus712,
      I3 => u_datapath_Mmux_ybus74111_2082,
      O => N1965
    );
  u_datapath_Mmux_ybus74101_SW0 : MUXF5
    port map (
      I0 => N1966,
      I1 => N1967,
      S => u_datapath_Mmux_ybus7435_4312,
      O => N1140
    );
  u_datapath_Mmux_ybus74101_SW0_F : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => u_datapath_Mmux_ybus7185,
      I1 => N1023,
      I2 => u_datapath_Mmux_aluiny321_2070,
      I3 => u_datapath_Mmux_ybus74111_2082,
      O => N1966
    );
  u_datapath_Mmux_ybus74101_SW0_G : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => u_datapath_Mmux_ybus7185,
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_datapath_Mmux_aluiny321_2070,
      I3 => u_datapath_Mmux_ybus74111_2082,
      O => N1967
    );
  u_decode_Mmux_EX_REGNUM_X2414 : MUXF5
    port map (
      I0 => N1968,
      I1 => N1969,
      S => u_decode_INSTR_STATE(12),
      O => u_decode_Mmux_EX_REGNUM_X2414_3773
    );
  u_decode_Mmux_EX_REGNUM_X2414_F : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE(2),
      I3 => u_decode_INSTR_STATE(13),
      O => N1968
    );
  u_decode_Mmux_EX_REGNUM_X2414_G : LUT3
    generic map(
      INIT => X"D9"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_INSTR_STATE_3_INV_50_o,
      O => N1969
    );
  u_datapath_Mmux_aluout3105 : MUXF5
    port map (
      I0 => N1970,
      I1 => N1971,
      S => u_datapath_u_alu_SUM(0),
      O => u_datapath_Mmux_aluout3105_4495
    );
  u_datapath_Mmux_aluout3105_F : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_datapath_Mmux_aluout358,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_logic_arith,
      I3 => u_datapath_Mmux_aluout312_4493,
      O => N1970
    );
  u_datapath_Mmux_aluout3105_G : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => N2029,
      I1 => u_datapath_Mmux_aluout358,
      I2 => u_datapath_logic_arith,
      I3 => u_datapath_Mmux_aluout312_4493,
      O => N1971
    );
  u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o1 : MUXF5
    port map (
      I0 => N1972,
      I1 => N1973,
      S => u_decode_INSTR_STATE_SEL,
      O => u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o
    );
  u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o1_F : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_IF_DR_EVT(8),
      I1 => u_decode_IF_DR_EVT(11),
      I2 => u_decode_IF_DR_EVT(10),
      I3 => u_decode_IF_DR_EVT(9),
      O => N1972
    );
  u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o1_G : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_IR(8),
      I1 => u_decode_IR(11),
      I2 => u_decode_IR(10),
      I3 => u_decode_IR(9),
      O => N1973
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21325 : MUXF5
    port map (
      I0 => N1974,
      I1 => N1975,
      S => N682,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT213
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21325_F : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      I1 => N1216,
      I2 => N1515,
      I3 => N1514,
      O => N1974
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21325_G : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      I1 => u_mult_ADDRESULT(63),
      I2 => N1499,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      O => N1975
    );
  u_datapath_Mmux_xbus6534_SW1 : MUXF5
    port map (
      I0 => N1976,
      I1 => N1977,
      S => u_datapath_const_zero421317_4175,
      O => N846
    );
  u_datapath_Mmux_xbus6534_SW1_F : LUT4
    generic map(
      INIT => X"1410"
    )
    port map (
      I0 => u_decode_RDREG_X_181,
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDCONST_X_218,
      I3 => u_datapath_pc(6),
      O => N1976
    );
  u_datapath_Mmux_xbus6534_SW1_G : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_RDPC_X_205,
      I1 => u_decode_RDREG_X_181,
      I2 => u_decode_RDCONST_X_218,
      I3 => u_datapath_pc(6),
      O => N1977
    );
  u_decode_Mmux_EX_ALUFUNC541 : MUXF5
    port map (
      I0 => N1978,
      I1 => N1979,
      S => u_decode_INSTR_STATE_SEL,
      O => u_decode_EX_MA_SZ_0_14
    );
  u_decode_Mmux_EX_ALUFUNC541_F : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_decode_IF_DR_EVT(14),
      I1 => u_decode_IF_DR_EVT(12),
      I2 => u_decode_INSTR_STATE(13),
      O => N1978
    );
  u_decode_Mmux_EX_ALUFUNC541_G : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_decode_IR(14),
      I1 => u_decode_IR(12),
      I2 => u_decode_INSTR_STATE(13),
      O => N1979
    );
  u_decode_Mmux_DELAY_JUMP12411 : MUXF5
    port map (
      I0 => N1980,
      I1 => N1981,
      S => u_decode_INSTR_STATE_SEL,
      O => u_decode_Mmux_DELAY_JUMP1241
    );
  u_decode_Mmux_DELAY_JUMP12411_F : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_IF_DR_EVT(12),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_IF_DR_EVT(14),
      I3 => u_decode_IF_DR_EVT(15),
      O => N1980
    );
  u_decode_Mmux_DELAY_JUMP12411_G : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_IR(12),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_IR(14),
      I3 => u_decode_IR(15),
      O => N1981
    );
  u_decode_Mmux_DELAY_JUMP12221 : MUXF5
    port map (
      I0 => N1982,
      I1 => N1983,
      S => u_decode_INSTR_STATE_SEL,
      O => u_decode_Mmux_DELAY_JUMP1222
    );
  u_decode_Mmux_DELAY_JUMP12221_F : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_IF_DR_EVT(15),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_IF_DR_EVT(12),
      I3 => u_decode_IF_DR_EVT(14),
      O => N1982
    );
  u_decode_Mmux_DELAY_JUMP12221_G : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_IR(15),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_IR(12),
      I3 => u_decode_IR(14),
      O => N1983
    );
  u_decode_Mmux_EX_ALUFUNC511 : MUXF5
    port map (
      I0 => N1984,
      I1 => N1985,
      S => u_decode_INSTR_STATE_SEL,
      O => u_decode_Mmux_EX_ALUFUNC51
    );
  u_decode_Mmux_EX_ALUFUNC511_F : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_IF_DR_EVT(12),
      I1 => u_decode_IF_DR_EVT(14),
      I2 => u_decode_INSTR_STATE(13),
      O => N1984
    );
  u_decode_Mmux_EX_ALUFUNC511_G : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_IR(12),
      I1 => u_decode_IR(14),
      I2 => u_decode_INSTR_STATE(13),
      O => N1985
    );
  u_decode_Mmux_EX_ALUFUNC521 : MUXF5
    port map (
      I0 => N1986,
      I1 => N1987,
      S => u_decode_INSTR_STATE_SEL,
      O => u_decode_Mmux_EX_ALUFUNC52
    );
  u_decode_Mmux_EX_ALUFUNC521_F : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_IF_DR_EVT(14),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_IF_DR_EVT(12),
      O => N1986
    );
  u_decode_Mmux_EX_ALUFUNC521_G : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_IR(14),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_IR(12),
      O => N1987
    );
  u_decode_IF_JP11 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => ifadsel,
      I1 => u_decode_REG_CONF109_4532,
      I2 => u_decode_WB1_WRPR_W_1079,
      I3 => u_decode_REG_CONF2_4527,
      O => u_decode_IF_JP1
    );
  u_decode_IF_JP12 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => ifadsel,
      I1 => u_decode_WB1_WRPR_W_1079,
      I2 => u_decode_REG_CONF2_4527,
      O => u_decode_IF_JP11_5498
    );
  u_decode_IF_JP1_f5 : MUXF5
    port map (
      I0 => u_decode_IF_JP11_5498,
      I1 => u_decode_IF_JP1,
      S => u_decode_WB1_WRREG_W_1087,
      O => inst_o_jp
    );
  u_mult_Mmux_P2111 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_mult_M2(0),
      I1 => N2019,
      I2 => u_mult_Mmux_P21111,
      I3 => u_mult_A_31_Q,
      O => u_mult_Mmux_P2111_5499
    );
  u_mult_Mmux_P2112 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_mult_M2(0),
      I1 => u_mult_A_15_Q,
      I2 => u_mult_Mmux_P21111,
      O => u_mult_Mmux_P2112_5500
    );
  u_mult_Mmux_P211_f5 : MUXF5
    port map (
      I0 => u_mult_Mmux_P2112_5500,
      I1 => u_mult_Mmux_P2111_5499,
      S => u_mult_SHIFT,
      O => u_mult_Mmux_P211_f5_5501
    );
  u_datapath_srfnum_wa_0_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_WRGBR_Z_195,
      I1 => u_decode_WRGBR_W_196,
      O => u_datapath_srfnum_wa_0_1_5502
    );
  u_datapath_srfnum_wa_0_2 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => u_decode_WRGBR_Z_195,
      I1 => u_decode_WRGBR_W_196,
      I2 => u_decode_WRTEMP_Z_234,
      I3 => u_decode_WRVBR_W_200,
      O => u_datapath_srfnum_wa_0_2_5503
    );
  u_datapath_srfnum_wa_0_f5 : MUXF5
    port map (
      I0 => u_datapath_srfnum_wa_0_2_5503,
      I1 => u_datapath_srfnum_wa_0_1_5502,
      S => u_decode_WRVBR_Z_199,
      O => u_datapath_srfnum_wa(0)
    );
  u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o1 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_REGNUM_Z(3),
      I1 => u_decode_REGNUM_Z(0),
      I2 => u_decode_REGNUM_Z(2),
      I3 => u_decode_REGNUM_Z(1),
      O => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o1_5504
    );
  u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5 : MUXF5
    port map (
      I0 => if_stall,
      I1 => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o1_5504,
      S => u_decode_WRREG_Z_183,
      O => u_datapath_u_gpreg_we_b_addr_wb_3_AND_1086_o_f5_5505
    );
  u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0101 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => u_decode_REGNUM_Z(3),
      I1 => u_decode_REGNUM_W(3),
      I2 => u_decode_REGNUM_W(1),
      I3 => u_decode_REGNUM_Z(1),
      O => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0101_5506
    );
  u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_010_f5 : MUXF5
    port map (
      I0 => N0,
      I1 => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_0101_5506,
      S => u_decode_WRREG_Z_183,
      O => u_datapath_u_gpreg_we_a_addr_wa_3_AND_1085_o_010
    );
  u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_11 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_MULCOM2(0),
      I1 => u_decode_MULCOM2(4),
      I2 => u_decode_MULCOM2(2),
      I3 => u_decode_MULCOM2(1),
      O => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_11_5507
    );
  u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1_f5 : MUXF5
    port map (
      I0 => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_11_5507,
      I1 => if_stall,
      S => u_decode_MULCOM2(5),
      O => u_mult_MULCOM2_7_PWR_7_o_equal_10_o_7_1
    );
  u_decode_Mmux_EX_RDGBR_Y11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      O => u_decode_Mmux_EX_RDGBR_Y1
    );
  u_decode_Mmux_EX_RDGBR_Y12 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I1 => u_decode_Mmux_DELAY_JUMP1210,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      I3 => u_decode_INSTR_SEQ_ZERO,
      O => u_decode_Mmux_EX_RDGBR_Y11_5509
    );
  u_decode_Mmux_EX_RDGBR_Y1_f5 : MUXF5
    port map (
      I0 => u_decode_Mmux_EX_RDGBR_Y11_5509,
      I1 => u_decode_Mmux_EX_RDGBR_Y1,
      S => u_decode_Mmux_DELAY_JUMP1101,
      O => u_decode_EX_RDGBR_Y
    );
  u_decode_Mmux_MAC_S_LATCH1111 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(2),
      I2 => u_decode_INSTR_STATE(3),
      I3 => u_decode_INSTR_STATE(0),
      O => u_decode_Mmux_MAC_S_LATCH1111_5510
    );
  u_decode_Mmux_MAC_S_LATCH1112 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_1_41,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      O => u_decode_Mmux_MAC_S_LATCH1112_5511
    );
  u_decode_Mmux_MAC_S_LATCH111_f5 : MUXF5
    port map (
      I0 => u_decode_Mmux_MAC_S_LATCH1112_5511,
      I1 => u_decode_Mmux_MAC_S_LATCH1111_5510,
      S => u_decode_Mmux_DELAY_JUMP1210,
      O => u_decode_Mmux_MAC_S_LATCH111
    );
  u_datapath_Mmux_zbus1201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(0),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus1201_5512
    );
  u_datapath_Mmux_zbus1202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(0),
      O => u_datapath_Mmux_zbus1202_5513
    );
  u_datapath_Mmux_zbus120_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus1202_5513,
      I1 => u_datapath_Mmux_zbus1201_5512,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus120
    );
  u_datapath_Mmux_zbus12201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(1),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus12201_5514
    );
  u_datapath_Mmux_zbus12202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(1),
      O => u_datapath_Mmux_zbus12202_5515
    );
  u_datapath_Mmux_zbus1220_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus12202_5515,
      I1 => u_datapath_Mmux_zbus12201_5514,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1220
    );
  u_datapath_Mmux_zbus26201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(3),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus26201_5516
    );
  u_datapath_Mmux_zbus26202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(3),
      O => u_datapath_Mmux_zbus26202_5517
    );
  u_datapath_Mmux_zbus2620_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus26202_5517,
      I1 => u_datapath_Mmux_zbus26201_5516,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2620
    );
  u_datapath_Mmux_zbus27201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(4),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus27201_5518
    );
  u_datapath_Mmux_zbus27202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(4),
      O => u_datapath_Mmux_zbus27202_5519
    );
  u_datapath_Mmux_zbus2720_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus27202_5519,
      I1 => u_datapath_Mmux_zbus27201_5518,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2720
    );
  u_datapath_Mmux_zbus28201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(5),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus28201_5520
    );
  u_datapath_Mmux_zbus28202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(5),
      O => u_datapath_Mmux_zbus28202_5521
    );
  u_datapath_Mmux_zbus2820_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus28202_5521,
      I1 => u_datapath_Mmux_zbus28201_5520,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2820
    );
  u_datapath_Mmux_zbus29201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(6),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus29201_5522
    );
  u_datapath_Mmux_zbus29202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(6),
      O => u_datapath_Mmux_zbus29202_5523
    );
  u_datapath_Mmux_zbus2920_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus29202_5523,
      I1 => u_datapath_Mmux_zbus29201_5522,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2920
    );
  u_datapath_Mmux_zbus30201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(7),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus30201_5524
    );
  u_datapath_Mmux_zbus30202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(7),
      O => u_datapath_Mmux_zbus30202_5525
    );
  u_datapath_Mmux_zbus3020_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus30202_5525,
      I1 => u_datapath_Mmux_zbus30201_5524,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus3020
    );
  u_datapath_Mmux_zbus31201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(8),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus31201_5526
    );
  u_datapath_Mmux_zbus31202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(8),
      O => u_datapath_Mmux_zbus31202_5527
    );
  u_datapath_Mmux_zbus3120_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus31202_5527,
      I1 => u_datapath_Mmux_zbus31201_5526,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus3120
    );
  u_datapath_Mmux_zbus32201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(9),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus32201_5528
    );
  u_datapath_Mmux_zbus32202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(9),
      O => u_datapath_Mmux_zbus32202_5529
    );
  u_datapath_Mmux_zbus3220_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus32202_5529,
      I1 => u_datapath_Mmux_zbus32201_5528,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus3220
    );
  u_datapath_Mmux_zbus2201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(10),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus2201_5530
    );
  u_datapath_Mmux_zbus2202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(10),
      O => u_datapath_Mmux_zbus2202_5531
    );
  u_datapath_Mmux_zbus220_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus2202_5531,
      I1 => u_datapath_Mmux_zbus2201_5530,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus220
    );
  u_datapath_Mmux_zbus32011 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(11),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus32011_5532
    );
  u_datapath_Mmux_zbus32012 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(11),
      O => u_datapath_Mmux_zbus32012_5533
    );
  u_datapath_Mmux_zbus3201_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus32012_5533,
      I1 => u_datapath_Mmux_zbus32011_5532,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus3201
    );
  u_datapath_Mmux_zbus4201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(12),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus4201_5534
    );
  u_datapath_Mmux_zbus4202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(12),
      O => u_datapath_Mmux_zbus4202_5535
    );
  u_datapath_Mmux_zbus420_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus4202_5535,
      I1 => u_datapath_Mmux_zbus4201_5534,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus420
    );
  u_datapath_Mmux_zbus5201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(13),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus5201_5536
    );
  u_datapath_Mmux_zbus5202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(13),
      O => u_datapath_Mmux_zbus5202_5537
    );
  u_datapath_Mmux_zbus520_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus5202_5537,
      I1 => u_datapath_Mmux_zbus5201_5536,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus520
    );
  u_datapath_Mmux_zbus6201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(14),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus6201_5538
    );
  u_datapath_Mmux_zbus6202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(14),
      O => u_datapath_Mmux_zbus6202_5539
    );
  u_datapath_Mmux_zbus620_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus6202_5539,
      I1 => u_datapath_Mmux_zbus6201_5538,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus620
    );
  u_datapath_Mmux_zbus7201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(15),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus7201_5540
    );
  u_datapath_Mmux_zbus7202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(15),
      O => u_datapath_Mmux_zbus7202_5541
    );
  u_datapath_Mmux_zbus720_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus7202_5541,
      I1 => u_datapath_Mmux_zbus7201_5540,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus720
    );
  u_datapath_Mmux_zbus8201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(16),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus8201_5542
    );
  u_datapath_Mmux_zbus8202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(16),
      O => u_datapath_Mmux_zbus8202_5543
    );
  u_datapath_Mmux_zbus820_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus8202_5543,
      I1 => u_datapath_Mmux_zbus8201_5542,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus820
    );
  u_datapath_Mmux_zbus9201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(17),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus9201_5544
    );
  u_datapath_Mmux_zbus9202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(17),
      O => u_datapath_Mmux_zbus9202_5545
    );
  u_datapath_Mmux_zbus920_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus9202_5545,
      I1 => u_datapath_Mmux_zbus9201_5544,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus920
    );
  u_datapath_Mmux_zbus10201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(18),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus10201_5546
    );
  u_datapath_Mmux_zbus10202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(18),
      O => u_datapath_Mmux_zbus10202_5547
    );
  u_datapath_Mmux_zbus1020_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus10202_5547,
      I1 => u_datapath_Mmux_zbus10201_5546,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1020
    );
  u_datapath_Mmux_zbus11201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(19),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus11201_5548
    );
  u_datapath_Mmux_zbus11202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(19),
      O => u_datapath_Mmux_zbus11202_5549
    );
  u_datapath_Mmux_zbus1120_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus11202_5549,
      I1 => u_datapath_Mmux_zbus11201_5548,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1120
    );
  u_datapath_Mmux_zbus13201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(20),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus13201_5550
    );
  u_datapath_Mmux_zbus13202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(20),
      O => u_datapath_Mmux_zbus13202_5551
    );
  u_datapath_Mmux_zbus1320_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus13202_5551,
      I1 => u_datapath_Mmux_zbus13201_5550,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1320
    );
  u_datapath_Mmux_zbus14201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(21),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus14201_5552
    );
  u_datapath_Mmux_zbus14202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(21),
      O => u_datapath_Mmux_zbus14202_5553
    );
  u_datapath_Mmux_zbus1420_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus14202_5553,
      I1 => u_datapath_Mmux_zbus14201_5552,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1420
    );
  u_datapath_Mmux_zbus15201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(22),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus15201_5554
    );
  u_datapath_Mmux_zbus15202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(22),
      O => u_datapath_Mmux_zbus15202_5555
    );
  u_datapath_Mmux_zbus1520_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus15202_5555,
      I1 => u_datapath_Mmux_zbus15201_5554,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1520
    );
  u_datapath_Mmux_zbus16201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(23),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus16201_5556
    );
  u_datapath_Mmux_zbus16202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(23),
      O => u_datapath_Mmux_zbus16202_5557
    );
  u_datapath_Mmux_zbus1620_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus16202_5557,
      I1 => u_datapath_Mmux_zbus16201_5556,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1620
    );
  u_datapath_Mmux_aluout2341 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(2),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_decode_ALUFUNC(3),
      O => u_datapath_Mmux_aluout2341_5558
    );
  u_datapath_Mmux_aluout2342 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_ALUFUNC(2),
      I1 => u_decode_ALUFUNC(1),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_decode_ALUFUNC(3),
      O => u_datapath_Mmux_aluout2342_5559
    );
  u_datapath_Mmux_aluout234_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout2342_5559,
      I1 => u_datapath_Mmux_aluout2341_5558,
      S => u_decode_ALUFUNC(4),
      O => u_datapath_Mmux_aluout234
    );
  u_datapath_Mmux_zbus17201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(24),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus17201_5560
    );
  u_datapath_Mmux_zbus17202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(24),
      O => u_datapath_Mmux_zbus17202_5561
    );
  u_datapath_Mmux_zbus1720_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus17202_5561,
      I1 => u_datapath_Mmux_zbus17201_5560,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1720
    );
  u_datapath_Mmux_zbus18201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(25),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus18201_5562
    );
  u_datapath_Mmux_zbus18202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(25),
      O => u_datapath_Mmux_zbus18202_5563
    );
  u_datapath_Mmux_zbus1820_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus18202_5563,
      I1 => u_datapath_Mmux_zbus18201_5562,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1820
    );
  u_datapath_Mmux_zbus19201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(26),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus19201_5564
    );
  u_datapath_Mmux_zbus19202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(26),
      O => u_datapath_Mmux_zbus19202_5565
    );
  u_datapath_Mmux_zbus1920_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus19202_5565,
      I1 => u_datapath_Mmux_zbus19201_5564,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus1920
    );
  u_datapath_Mmux_zbus20201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(27),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus20201_5566
    );
  u_datapath_Mmux_zbus20202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(27),
      O => u_datapath_Mmux_zbus20202_5567
    );
  u_datapath_Mmux_zbus2020_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus20202_5567,
      I1 => u_datapath_Mmux_zbus20201_5566,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2020
    );
  u_datapath_Mmux_zbus21201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(28),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus21201_5568
    );
  u_datapath_Mmux_zbus21202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(28),
      O => u_datapath_Mmux_zbus21202_5569
    );
  u_datapath_Mmux_zbus2120_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus21202_5569,
      I1 => u_datapath_Mmux_zbus21201_5568,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2120
    );
  u_datapath_Mmux_zbus22201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(29),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus22201_5570
    );
  u_datapath_Mmux_zbus22202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(29),
      O => u_datapath_Mmux_zbus22202_5571
    );
  u_datapath_Mmux_zbus2220_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus22202_5571,
      I1 => u_datapath_Mmux_zbus22201_5570,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2220
    );
  u_datapath_Mmux_zbus24201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(30),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus24201_5572
    );
  u_datapath_Mmux_zbus24202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(30),
      O => u_datapath_Mmux_zbus24202_5573
    );
  u_datapath_Mmux_zbus2420_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus24202_5573,
      I1 => u_datapath_Mmux_zbus24201_5572,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2420
    );
  u_datapath_Mmux_zbus25201 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_RDSFT_Z_222,
      I1 => ma_dr(31),
      I2 => u_decode_RDDIV_Z_228,
      O => u_datapath_Mmux_zbus25201_5574
    );
  u_datapath_Mmux_zbus25202 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDDIV_Z_228,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_datapath_sftout(31),
      O => u_datapath_Mmux_zbus25202_5575
    );
  u_datapath_Mmux_zbus2520_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_zbus25202_5575,
      I1 => u_datapath_Mmux_zbus25201_5574,
      S => u_decode_RDWBUS_Z_223,
      O => u_datapath_Mmux_zbus2520
    );
  Mmux_dato20231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ma_dw201,
      I2 => u_datapath_Mmux_ybus4296_3947,
      O => Mmux_dato20231_5576
    );
  Mmux_dato20232 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(0),
      I1 => ma_dw(3),
      I2 => ma_dw(11),
      O => Mmux_dato20232_5577
    );
  Mmux_dato2023_f5 : MUXF5
    port map (
      I0 => Mmux_dato20232_5577,
      I1 => Mmux_dato20231_5576,
      S => u_decode_MA_SZ(1),
      O => Mmux_dato2023
    );
  Mmux_dato21231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ma_dw211,
      I2 => u_datapath_Mmux_ybus4496_3936,
      O => Mmux_dato21231_5578
    );
  Mmux_dato21232 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(0),
      I1 => ma_dw(4),
      I2 => ma_dw(12),
      O => Mmux_dato21232_5579
    );
  Mmux_dato2123_f5 : MUXF5
    port map (
      I0 => Mmux_dato21232_5579,
      I1 => Mmux_dato21231_5578,
      S => u_decode_MA_SZ(1),
      O => Mmux_dato2123
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116261 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC51,
      I1 => u_decode_EX_MA_SZ_1_15,
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => u_decode_Mmux_EX_ALUFUNC101,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116261_5580
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116262 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_Mmux_EX_ALUFUNC101,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116262_5581
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11626_f5 : MUXF5
    port map (
      I0 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116262_5581,
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116261_5580,
      S => u_decode_Mmux_EX_RDCONST_X131,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11626
    );
  u_datapath_Mmux_xbus48181 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4811,
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_datapath_Mmux_aluiny23234_4445,
      I3 => u_datapath_Mmux_aluiny23224_4444,
      O => u_datapath_Mmux_xbus48181_5582
    );
  u_datapath_Mmux_xbus4818_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_xbus48181_5582,
      I1 => u_datapath_pc(2),
      S => u_datapath_n0706,
      O => u_datapath_Mmux_xbus4818
    );
  u_datapath_Mmux_aluout32581 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny1212_4498,
      I2 => u_datapath_aluinx(1),
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout32581_5583
    );
  u_datapath_Mmux_aluout32582 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny1212_4498,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_aluinx(1),
      O => u_datapath_Mmux_aluout32582_5584
    );
  u_datapath_Mmux_aluout3258_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout32582_5584,
      I1 => u_datapath_Mmux_aluout32581_5583,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout3258
    );
  u_datapath_Mmux_aluout74581 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny3014_4335,
      I2 => u_datapath_Mmux_xbus6831_4167,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout74581_5585
    );
  u_datapath_Mmux_aluout74582 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny3014_4335,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus6831_4167,
      O => u_datapath_Mmux_aluout74582_5586
    );
  u_datapath_Mmux_aluout7458_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout74582_5586,
      I1 => u_datapath_Mmux_aluout74581_5585,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout7458
    );
  u_datapath_Mmux_aluout77621 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny3112,
      I2 => u_datapath_Mmux_xbus7179_4132,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout77621_5587
    );
  u_datapath_Mmux_aluout77622 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny3112,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus7179_4132,
      O => u_datapath_Mmux_aluout77622_5588
    );
  u_datapath_Mmux_aluout7762_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout77622_5588,
      I1 => u_datapath_Mmux_aluout77621_5587,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout7762
    );
  u_datapath_Mmux_aluout80621 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny3212_4308,
      I2 => u_datapath_Mmux_xbus7479_4118,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout80621_5589
    );
  u_datapath_Mmux_aluout80622 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny3212_4308,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus7479_4118,
      O => u_datapath_Mmux_aluout80622_5590
    );
  u_datapath_Mmux_aluout8062_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout80622_5590,
      I1 => u_datapath_Mmux_aluout80621_5589,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout8062
    );
  u_datapath_Mmux_aluout42481 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(24),
      I2 => u_datapath_Mmux_xbus3624_3910,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout42481_5591
    );
  u_datapath_Mmux_aluout42482 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(24),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus3624_3910,
      O => u_datapath_Mmux_aluout42482_5592
    );
  u_datapath_Mmux_aluout4248_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout42482_5592,
      I1 => u_datapath_Mmux_aluout42481_5591,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout4248
    );
  u_datapath_Mmux_aluout6731 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny214_4106,
      I2 => u_datapath_Mmux_xbus579_4096,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout6731_5593
    );
  u_datapath_Mmux_aluout6732 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny214_4106,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus579_4096,
      O => u_datapath_Mmux_aluout6732_5594
    );
  u_datapath_Mmux_aluout673_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout6732_5594,
      I1 => u_datapath_Mmux_aluout6731_5593,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout673
    );
  u_datapath_Mmux_aluout44481 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(25),
      I2 => u_datapath_Mmux_xbus3824_3906,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout44481_5595
    );
  u_datapath_Mmux_aluout44482 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(25),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus3824_3906,
      O => u_datapath_Mmux_aluout44482_5596
    );
  u_datapath_Mmux_aluout4448_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout44482_5596,
      I1 => u_datapath_Mmux_aluout44481_5595,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout4448
    );
  u_datapath_Mmux_aluout62581 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => N2164,
      I2 => u_datapath_Mmux_xbus5689_4283,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout62581_5597
    );
  u_datapath_Mmux_aluout62582 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny2612_4287,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus5689_4283,
      O => u_datapath_Mmux_aluout62582_5598
    );
  u_datapath_Mmux_aluout6258_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout62582_5598,
      I1 => u_datapath_Mmux_aluout62581_5597,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout6258
    );
  u_datapath_Mmux_aluout9731 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny314_4082,
      I2 => u_datapath_Mmux_xbus779_4072,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout9731_5599
    );
  u_datapath_Mmux_aluout9732 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny314_4082,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus779_4072,
      O => u_datapath_Mmux_aluout9732_5600
    );
  u_datapath_Mmux_aluout973_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout9732_5600,
      I1 => u_datapath_Mmux_aluout9731_5599,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout973
    );
  u_datapath_Mmux_aluout46481 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(26),
      I2 => u_datapath_Mmux_xbus4024_3902,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout46481_5601
    );
  u_datapath_Mmux_aluout46482 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(26),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus4024_3902,
      O => u_datapath_Mmux_aluout46482_5602
    );
  u_datapath_Mmux_aluout4648_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout46482_5602,
      I1 => u_datapath_Mmux_aluout46481_5601,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout4648
    );
  u_datapath_Mmux_aluout65581 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => N2190,
      I2 => u_datapath_Mmux_xbus5931_4180,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout65581_5603
    );
  u_datapath_Mmux_aluout65582 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny2714_4423,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus5931_4180,
      O => u_datapath_Mmux_aluout65582_5604
    );
  u_datapath_Mmux_aluout6558_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout65582_5604,
      I1 => u_datapath_Mmux_aluout65581_5603,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout6558
    );
  u_datapath_Mmux_aluout48481 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(27),
      I2 => u_datapath_Mmux_xbus4224_3898,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout48481_5605
    );
  u_datapath_Mmux_aluout48482 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(27),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus4224_3898,
      O => u_datapath_Mmux_aluout48482_5606
    );
  u_datapath_Mmux_aluout4848_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout48482_5606,
      I1 => u_datapath_Mmux_aluout48481_5605,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout4848
    );
  u_datapath_Mmux_aluout68581 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => N2186,
      I2 => u_datapath_Mmux_xbus6232_4052,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout68581_5607
    );
  u_datapath_Mmux_aluout68582 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny2814_4395,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus6232_4052,
      O => u_datapath_Mmux_aluout68582_5608
    );
  u_datapath_Mmux_aluout6858_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout68582_5608,
      I1 => u_datapath_Mmux_aluout68581_5607,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout6858
    );
  u_datapath_Mmux_aluout50481 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(28),
      I2 => u_datapath_Mmux_xbus4424_3888,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout50481_5609
    );
  u_datapath_Mmux_aluout50482 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(28),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus4424_3888,
      O => u_datapath_Mmux_aluout50482_5610
    );
  u_datapath_Mmux_aluout5048_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout50482_5610,
      I1 => u_datapath_Mmux_aluout50481_5609,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout5048
    );
  u_datapath_Mmux_aluout71581 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny2914_4367,
      I2 => u_datapath_Mmux_xbus6568_4022,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout71581_5611
    );
  u_datapath_Mmux_aluout71582 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny2914_4367,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus6568_4022,
      O => u_datapath_Mmux_aluout71582_5612
    );
  u_datapath_Mmux_aluout7158_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout71582_5612,
      I1 => u_datapath_Mmux_aluout71581_5611,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout7158
    );
  u_datapath_Mmux_aluout52481 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(29),
      I2 => u_datapath_Mmux_xbus4624_3884,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout52481_5613
    );
  u_datapath_Mmux_aluout52482 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(29),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus4624_3884,
      O => u_datapath_Mmux_aluout52482_5614
    );
  u_datapath_Mmux_aluout5248_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout52482_5614,
      I1 => u_datapath_Mmux_aluout52481_5613,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout5248
    );
  u_datapath_Mmux_aluout3581 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny112_4522,
      I2 => u_datapath_aluinx(0),
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout3581_5615
    );
  u_datapath_Mmux_aluout3582 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny112_4522,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_aluinx(0),
      O => u_datapath_Mmux_aluout3582_5616
    );
  u_datapath_Mmux_aluout358_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout3582_5616,
      I1 => u_datapath_Mmux_aluout3581_5615,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout358
    );
  u_datapath_Mmux_aluout40481 : LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(23),
      I2 => u_datapath_Mmux_xbus3424_3916,
      I3 => u_decode_ALUFUNC(0),
      O => u_datapath_Mmux_aluout40481_5617
    );
  u_datapath_Mmux_aluout40482 : LUT4
    generic map(
      INIT => X"9660"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(23),
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_xbus3424_3916,
      O => u_datapath_Mmux_aluout40482_5618
    );
  u_datapath_Mmux_aluout4048_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout40482_5618,
      I1 => u_datapath_Mmux_aluout40481_5617,
      S => u_decode_ALUFUNC(1),
      O => u_datapath_Mmux_aluout4048
    );
  u_datapath_Mmux_w_bcc35491 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => ma_dr(0),
      I1 => u_datapath_Mmux_zbus113,
      I2 => u_decode_WRSR_W_191,
      I3 => u_decode_T_SET_231,
      O => u_datapath_Mmux_w_bcc35491_5619
    );
  u_datapath_Mmux_w_bcc35492 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ma_dr(0),
      I1 => u_decode_WRSR_W_191,
      I2 => u_decode_T_SET_231,
      O => u_datapath_Mmux_w_bcc35492_5620
    );
  u_datapath_Mmux_w_bcc3549_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_w_bcc35492_5620,
      I1 => u_datapath_Mmux_w_bcc35491_5619,
      S => u_decode_WRSR_Z_190,
      O => u_datapath_Mmux_w_bcc3549
    );
  u_datapath_Mmux_aluout151171 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout122_2067,
      I1 => u_datapath_Mmux_aluout1570_4466,
      I2 => u_datapath_Mmux_aluout121,
      I3 => u_datapath_Mmux_aluout1514_4465,
      O => u_datapath_Mmux_aluout151171_5621
    );
  u_datapath_Mmux_aluout151172 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout122_2067,
      I1 => u_datapath_u_alu_SUM(13),
      I2 => u_datapath_Mmux_aluout121,
      I3 => u_datapath_Mmux_aluout1514_4465,
      O => u_datapath_Mmux_aluout151172_5622
    );
  u_datapath_Mmux_aluout15117_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout151172_5622,
      I1 => u_datapath_Mmux_aluout151171_5621,
      S => u_datapath_logic_arith,
      O => u_datapath_Mmux_aluout15117
    );
  u_datapath_Mmux_aluout121171 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout122_2067,
      I1 => u_datapath_Mmux_aluout1270_4437,
      I2 => u_datapath_Mmux_aluout121,
      I3 => u_datapath_Mmux_aluout1214_4436,
      O => u_datapath_Mmux_aluout121171_5623
    );
  u_datapath_Mmux_aluout121172 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout122_2067,
      I1 => u_datapath_u_alu_SUM(12),
      I2 => u_datapath_Mmux_aluout121,
      I3 => u_datapath_Mmux_aluout1214_4436,
      O => u_datapath_Mmux_aluout121172_5624
    );
  u_datapath_Mmux_aluout12117_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout121172_5624,
      I1 => u_datapath_Mmux_aluout121171_5623,
      S => u_datapath_logic_arith,
      O => u_datapath_Mmux_aluout12117
    );
  u_datapath_Mmux_aluout91201 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout122_2067,
      I1 => u_datapath_Mmux_aluout973,
      I2 => u_datapath_Mmux_aluout121,
      I3 => u_datapath_Mmux_aluout917_4409,
      O => u_datapath_Mmux_aluout91201_5625
    );
  u_datapath_Mmux_aluout91202 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout122_2067,
      I1 => u_datapath_u_alu_SUM(11),
      I2 => u_datapath_Mmux_aluout121,
      I3 => u_datapath_Mmux_aluout917_4409,
      O => u_datapath_Mmux_aluout91202_5626
    );
  u_datapath_Mmux_aluout9120_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_aluout91202_5626,
      I1 => u_datapath_Mmux_aluout91201_5625,
      S => u_datapath_logic_arith,
      O => u_datapath_Mmux_aluout9120
    );
  u_decode_Mmux_EX_ALUFUNC7209_SW01 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_EX_MA_SZ_0_14,
      I2 => u_decode_Mmux_EX_ALUFUNC7165_4549,
      I3 => u_decode_Mmux_EX_ALUFUNC7188_4550,
      O => u_decode_Mmux_EX_ALUFUNC7209_SW0
    );
  u_decode_Mmux_EX_ALUFUNC7209_SW02 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_ALUFUNC7165_4549,
      I2 => u_decode_Mmux_EX_ALUFUNC7188_4550,
      O => u_decode_Mmux_EX_ALUFUNC7209_SW01_5628
    );
  u_decode_Mmux_EX_ALUFUNC7209_SW0_f5 : MUXF5
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC7209_SW01_5628,
      I1 => u_decode_Mmux_EX_ALUFUNC7209_SW0,
      S => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121123,
      O => u_decode_Mmux_EX_ALUFUNC7209_SW0_f5_5629
    );
  u_datapath_u_shfter_Y_v_3_471 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_datapath_u_shfter_Y_v_3_11,
      I2 => u_datapath_Mmux_xbus3024_3929,
      I3 => u_datapath_u_shfter_Y_v_3_47_SW0_SW0_f5_5672,
      O => u_datapath_u_shfter_Y_v_3_47
    );
  u_datapath_u_shfter_Y_v_3_472 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus4424_3888,
      I3 => u_datapath_Mmux_xbus5124_3873,
      O => u_datapath_u_shfter_Y_v_3_471_5631
    );
  u_datapath_u_shfter_Y_v_3_47_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_3_471_5631,
      I1 => u_datapath_u_shfter_Y_v_3_47,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(29)
    );
  u_datapath_u_shfter_Y_v_8_471 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_datapath_u_shfter_Y_v_3_11,
      I2 => u_datapath_Mmux_xbus1724_3993,
      I3 => N1744,
      O => u_datapath_u_shfter_Y_v_8_47
    );
  u_datapath_u_shfter_Y_v_8_472 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus3424_3916,
      I3 => u_datapath_Mmux_xbus3824_3906,
      O => u_datapath_u_shfter_Y_v_8_471_5633
    );
  u_datapath_u_shfter_Y_v_8_47_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_8_471_5633,
      I1 => u_datapath_u_shfter_Y_v_8_47,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(24)
    );
  u_datapath_u_shfter_Y_v_6_471 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_datapath_u_shfter_Y_v_3_11,
      I2 => u_datapath_Mmux_xbus2124_3966,
      I3 => N1746,
      O => u_datapath_u_shfter_Y_v_6_47
    );
  u_datapath_u_shfter_Y_v_6_472 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus3824_3906,
      I3 => u_datapath_Mmux_xbus4224_3898,
      O => u_datapath_u_shfter_Y_v_6_471_5635
    );
  u_datapath_u_shfter_Y_v_6_47_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_6_471_5635,
      I1 => u_datapath_u_shfter_Y_v_6_47,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(26)
    );
  u_datapath_u_shfter_Y_v_5_471 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_datapath_u_shfter_Y_v_3_11,
      I2 => u_datapath_Mmux_xbus2324_3951,
      I3 => N1748,
      O => u_datapath_u_shfter_Y_v_5_47
    );
  u_datapath_u_shfter_Y_v_5_472 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus4024_3902,
      I3 => u_datapath_Mmux_xbus4424_3888,
      O => u_datapath_u_shfter_Y_v_5_471_5637
    );
  u_datapath_u_shfter_Y_v_5_47_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_5_471_5637,
      I1 => u_datapath_u_shfter_Y_v_5_47,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(27)
    );
  u_datapath_u_shfter_Y_v_7_471 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_datapath_u_shfter_Y_v_3_11,
      I2 => u_datapath_Mmux_xbus1924_3980,
      I3 => N1750,
      O => u_datapath_u_shfter_Y_v_7_47
    );
  u_datapath_u_shfter_Y_v_7_472 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus3624_3910,
      I3 => u_datapath_Mmux_xbus4024_3902,
      O => u_datapath_u_shfter_Y_v_7_471_5639
    );
  u_datapath_u_shfter_Y_v_7_47_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_7_471_5639,
      I1 => u_datapath_u_shfter_Y_v_7_47,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(25)
    );
  u_mult_n0314121 : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u_decode_MULCOM2(3),
      I1 => u_decode_MULCOM2(0),
      I2 => u_decode_MULCOM2(5),
      I3 => u_decode_MULCOM2(2),
      O => u_mult_n0314121_5640
    );
  u_mult_n0314122 : LUT4
    generic map(
      INIT => X"1FBF"
    )
    port map (
      I0 => u_decode_MULCOM2(5),
      I1 => u_decode_MULCOM2(0),
      I2 => u_decode_MULCOM2(2),
      I3 => u_decode_MULCOM2(3),
      O => u_mult_n0314122_5641
    );
  u_mult_n031412_f5 : MUXF5
    port map (
      I0 => u_mult_n0314122_5641,
      I1 => u_mult_n0314121_5640,
      S => u_decode_MULCOM2(6),
      O => u_mult_n031412
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT12221 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_WRSR_Z_190,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT121_2031,
      I2 => ma_dr(7),
      I3 => u_decode_WRSR_W_191,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT12221_5642
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1222_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT12221_5642,
      I1 => u_decode_ILEVEL(3),
      S => wr_ibit,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1222
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT10221 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_WRSR_Z_190,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT101_2024,
      I2 => ma_dr(6),
      I3 => u_decode_WRSR_W_191,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT10221_5643
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1022_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT10221_5643,
      I1 => u_decode_ILEVEL(2),
      S => wr_ibit,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1022
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT8221 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_WRSR_Z_190,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT81_2028,
      I2 => ma_dr(5),
      I3 => u_decode_WRSR_W_191,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT8221_5644
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT822_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT8221_5644,
      I1 => u_decode_ILEVEL(1),
      S => wr_ibit,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT822
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT6221 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_WRSR_Z_190,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT61_2107,
      I2 => ma_dr(4),
      I3 => u_decode_WRSR_W_191,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT6221_5645
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT622_f5 : MUXF5
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT6221_5645,
      I1 => u_decode_ILEVEL(0),
      S => wr_ibit,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT622
    );
  Mmux_dato131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(4),
      I2 => u_datapath_Mmux_ybus2896_4048,
      O => Mmux_dato13
    );
  Mmux_dato132 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(4),
      I2 => u_datapath_Mmux_ma_dw131,
      O => Mmux_dato131_5647
    );
  Mmux_dato13_f5 : MUXF5
    port map (
      I0 => Mmux_dato131_5647,
      I1 => Mmux_dato13,
      S => u_decode_WRMADW_Y_186,
      O => Mmux_dato13_f5_5648
    );
  Mmux_dato111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(3),
      I2 => u_datapath_Mmux_ybus2396_4059,
      O => Mmux_dato11
    );
  Mmux_dato112 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(3),
      I2 => u_datapath_Mmux_ma_dw111,
      O => Mmux_dato111_5650
    );
  Mmux_dato11_f5 : MUXF5
    port map (
      I0 => Mmux_dato111_5650,
      I1 => Mmux_dato11,
      S => u_decode_WRMADW_Y_186,
      O => Mmux_dato11_f5_5651
    );
  Mmux_dato161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(7),
      I2 => u_datapath_Mmux_ybus3496_4000,
      O => Mmux_dato16
    );
  Mmux_dato162 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(7),
      I2 => u_datapath_Mmux_ma_dw161,
      O => Mmux_dato161_5653
    );
  Mmux_dato16_f5 : MUXF5
    port map (
      I0 => Mmux_dato161_5653,
      I1 => Mmux_dato16,
      S => u_decode_WRMADW_Y_186,
      O => Mmux_dato16_f5_5654
    );
  Mmux_dato151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(6),
      I2 => u_datapath_Mmux_ybus3296_4013,
      O => Mmux_dato15
    );
  Mmux_dato152 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(6),
      I2 => u_datapath_Mmux_ma_dw151,
      O => Mmux_dato151_5656
    );
  Mmux_dato15_f5 : MUXF5
    port map (
      I0 => Mmux_dato151_5656,
      I1 => Mmux_dato15,
      S => u_decode_WRMADW_Y_186,
      O => Mmux_dato15_f5_5657
    );
  Mmux_dato141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(5),
      I2 => u_datapath_Mmux_ybus3096_4036,
      O => Mmux_dato14
    );
  Mmux_dato142 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(5),
      I2 => u_datapath_Mmux_ma_dw141,
      O => Mmux_dato141_5659
    );
  Mmux_dato14_f5 : MUXF5
    port map (
      I0 => Mmux_dato141_5659,
      I1 => Mmux_dato14,
      S => u_decode_WRMADW_Y_186,
      O => Mmux_dato14_f5_5660
    );
  Mmux_dato101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(2),
      I2 => u_datapath_Mmux_ybus2196_4066,
      O => Mmux_dato10
    );
  Mmux_dato102 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(2),
      I2 => u_datapath_Mmux_ma_dw101,
      O => Mmux_dato101_5662
    );
  Mmux_dato10_f5 : MUXF5
    port map (
      I0 => Mmux_dato101_5662,
      I1 => Mmux_dato10,
      S => u_decode_WRMADW_Y_186,
      O => Mmux_dato10_f5_5663
    );
  Mmux_dato91 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(1),
      I2 => u_datapath_Mmux_ybus1996_4079,
      O => Mmux_dato9
    );
  Mmux_dato92 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(1),
      I2 => u_datapath_Mmux_ma_dw91,
      O => Mmux_dato91_5665
    );
  Mmux_dato9_f5 : MUXF5
    port map (
      I0 => Mmux_dato91_5665,
      I1 => Mmux_dato9,
      S => u_decode_WRMADW_Y_186,
      O => Mmux_dato9_f5_5666
    );
  Mmux_dato81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(0),
      I2 => u_datapath_Mmux_ybus1796_4103,
      O => Mmux_dato8
    );
  Mmux_dato82 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_MA_SZ(1),
      I1 => ma_dw(0),
      I2 => u_datapath_Mmux_ma_dw81,
      O => Mmux_dato81_5668
    );
  Mmux_dato8_f5 : MUXF5
    port map (
      I0 => Mmux_dato81_5668,
      I1 => Mmux_dato8,
      S => u_decode_WRMADW_Y_186,
      O => Mmux_dato8_f5_5669
    );
  u_datapath_u_shfter_Y_v_3_47_SW0_SW01 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_xbus1124_4029,
      I1 => u_datapath_u_shfter_Y_v_25_121,
      O => u_datapath_u_shfter_Y_v_3_47_SW0_SW0
    );
  u_datapath_u_shfter_Y_v_3_47_SW0_SW02 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus4224_3898,
      I3 => u_datapath_Mmux_xbus5324_3879,
      O => u_datapath_u_shfter_Y_v_3_47_SW0_SW01_5671
    );
  u_datapath_u_shfter_Y_v_3_47_SW0_SW0_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_3_47_SW0_SW01_5671,
      I1 => u_datapath_u_shfter_Y_v_3_47_SW0_SW0,
      S => u_decode_SFTFUNC(4),
      O => u_datapath_u_shfter_Y_v_3_47_SW0_SW0_f5_5672
    );
  u_datapath_u_shfter_Y_v_30_41 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_datapath_Mmux_xbus2124_3966,
      I2 => u_decode_SFTFUNC(0),
      O => u_datapath_u_shfter_Y_v_30_41_5673
    );
  u_datapath_u_shfter_Y_v_30_42 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus579_4096,
      O => u_datapath_u_shfter_Y_v_30_42_5674
    );
  u_datapath_u_shfter_Y_v_30_4_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_30_42_5674,
      I1 => u_datapath_u_shfter_Y_v_30_41_5673,
      S => u_decode_SFTFUNC(4),
      O => u_datapath_u_shfter_Y_v_30_4
    );
  u_datapath_u_shfter_Y_v_27_461 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_27_9_3278,
      I3 => u_datapath_u_shfter_Y_v_27_4_3277,
      O => u_datapath_u_shfter_Y_v_27_46
    );
  u_datapath_u_shfter_Y_v_27_462 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus5931_4180,
      I3 => u_datapath_Mmux_xbus6568_4022,
      O => u_datapath_u_shfter_Y_v_27_461_5676
    );
  u_datapath_u_shfter_Y_v_27_46_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_27_461_5676,
      I1 => u_datapath_u_shfter_Y_v_27_46,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(5)
    );
  u_datapath_u_shfter_Y_v_26_461 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_26_9_3237,
      I3 => u_datapath_u_shfter_Y_v_26_4_3236,
      O => u_datapath_u_shfter_Y_v_26_46
    );
  u_datapath_u_shfter_Y_v_26_462 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus6232_4052,
      I3 => u_datapath_Mmux_xbus6831_4167,
      O => u_datapath_u_shfter_Y_v_26_461_5678
    );
  u_datapath_u_shfter_Y_v_26_46_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_26_461_5678,
      I1 => u_datapath_u_shfter_Y_v_26_46,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(6)
    );
  u_datapath_u_shfter_Y_v_25_461 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => u_decode_SFTFUNC(1),
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_25_9_3219,
      I3 => u_datapath_u_shfter_Y_v_25_4_3218,
      O => u_datapath_u_shfter_Y_v_25_46
    );
  u_datapath_u_shfter_Y_v_25_462 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus6568_4022,
      I3 => u_datapath_Mmux_xbus7179_4132,
      O => u_datapath_u_shfter_Y_v_25_461_5680
    );
  u_datapath_u_shfter_Y_v_25_46_f5 : MUXF5
    port map (
      I0 => u_datapath_u_shfter_Y_v_25_461_5680,
      I1 => u_datapath_u_shfter_Y_v_25_46,
      S => u_decode_SFTFUNC(2),
      O => u_datapath_sftout(7)
    );
  u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o1211 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(2),
      I1 => u_decode_n3183,
      I2 => u_decode_INSTR_STATE(3),
      O => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o1211_5681
    );
  u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o1212 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_INSTR_STATE(2),
      I2 => u_decode_INSTR_STATE(3),
      I3 => u_decode_INSTR_SEQ_ZERO,
      O => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o1212_5682
    );
  u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o121_f5 : MUXF5
    port map (
      I0 => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o1212_5682,
      I1 => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o1211_5681,
      S => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      O => u_decode_Mmux_EX_WRMAAD_Z_GND_6_o_MUX_175_o121
    );
  Mmux_n0234111 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ma_adr(0),
      I1 => mr_access_sz(0),
      LO => N1988,
      O => Mmux_n023411
    );
  u_decode_INSTR_STATE_3_PWR_6_o_equal_184_o_3_1 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(0),
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      LO => N1989,
      O => u_decode_INSTR_STATE_3_PWR_6_o_equal_184_o
    );
  u_decode_INSTR_SEQ_ZERO_3_1 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(3),
      I1 => u_decode_INSTR_SEQ(2),
      I2 => u_decode_INSTR_SEQ(1),
      I3 => u_decode_INSTR_SEQ(0),
      LO => N1990,
      O => u_decode_INSTR_SEQ_ZERO
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_4_11 : LUT4_D
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I2 => u_decode_INSTR_STATE(2),
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      LO => N1991,
      O => u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_4_1
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1311211 : LUT3_D
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => u_decode_EX_MA_SZ_0_14,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      LO => N1992,
      O => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o131121
    );
  u_decode_IF_ISSUE1121 : LUT4_L
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => u_decode_Mram_n186917,
      I1 => u_decode_n0804,
      I2 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I3 => u_decode_INSTR_SEQ_3_GND_6_o_equal_685_o,
      LO => u_decode_IF_ISSUE112
    );
  u_decode_n14561 : LUT4_D
    generic map(
      INIT => X"AF04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_Mmux_INSTR_STATE911,
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE(3),
      LO => N1993,
      O => u_decode_n1456
    );
  u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_21 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_INSTR_STATE(2),
      I1 => u_decode_INSTR_STATE(3),
      LO => N1994,
      O => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_2
    );
  u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_311 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(0),
      I1 => u_decode_INSTR_SEQ(3),
      LO => N1995,
      O => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_31
    );
  u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_11 : LUT2_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      LO => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o_3_1
    );
  u_decode_Mmux_DELAY_JUMP14011 : LUT2_D
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(12),
      LO => N1996,
      O => u_decode_Mmux_DELAY_JUMP1401
    );
  u_decode_INSTR_STATE_5_GND_6_o_equal_388_o1 : LUT3_D
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1,
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      LO => N1997,
      O => u_decode_INSTR_STATE_5_GND_6_o_equal_388_o
    );
  u_decode_Mmux_DELAY_JUMP14311 : LUT3_D
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE(14),
      LO => N1998,
      O => u_decode_Mmux_DELAY_JUMP1431
    );
  u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_5_11 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      LO => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_5_1
    );
  u_decode_Mmux_DELAY_JUMP1161 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I1 => u_decode_Mmux_EX_ALUFUNC101,
      LO => N1999,
      O => u_decode_Mmux_DELAY_JUMP116
    );
  u_decode_Mmux_EX_ALUFUNC1011 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(14),
      LO => N2000,
      O => u_decode_Mmux_EX_ALUFUNC101
    );
  u_decode_INSTR_STATE_3_PWR_6_o_equal_182_o1 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I1 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      LO => N2001,
      O => u_decode_INSTR_STATE_3_PWR_6_o_equal_182_o
    );
  u_decode_Mmux_DELAY_JUMP15011 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_DELAY_JUMP1401,
      LO => N2002,
      O => u_decode_Mmux_DELAY_JUMP1501
    );
  u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_11 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_n1427,
      LO => N2003,
      O => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1
    );
  u_decode_INSTR_STATE_11_PWR_6_o_equal_527_o_11_1 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(8),
      I1 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      LO => N2004,
      O => u_decode_INSTR_STATE_11_PWR_6_o_equal_527_o
    );
  u_decode_Mram_n1869251 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1,
      I1 => u_decode_INSTR_SEQ(0),
      LO => N2005,
      O => u_decode_Mram_n186925
    );
  u_decode_n32181 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_STATE(4),
      LO => N2006,
      O => u_decode_n3218
    );
  u_decode_n2730_3_1 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_Mram_n186925,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      LO => N2007,
      O => u_decode_n2730(3)
    );
  u_decode_INSTR_STATE_3_PWR_6_o_equal_292_o_3_1 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE(1),
      LO => N2008,
      O => u_decode_INSTR_STATE_3_PWR_6_o_equal_292_o
    );
  u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o1 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      LO => N2009,
      O => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o
    );
  u_decode_n26561 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_Mram_n186925,
      I1 => u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o,
      LO => N2010,
      O => u_decode_n2656
    );
  u_decode_n1427_3_1 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(3),
      I1 => u_decode_INSTR_SEQ(2),
      LO => N2011,
      O => u_decode_n1427
    );
  u_mult_STATE_3_SAT_AND_1073_o1 : LUT4_D
    generic map(
      INIT => X"0480"
    )
    port map (
      I0 => u_mult_MACL(31),
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131,
      I2 => u_mult_C(31),
      I3 => u_mult_ADDRESULT(31),
      LO => N2012,
      O => u_mult_STATE_3_SAT_AND_1073_o
    );
  u_mult_Mmux_P211111 : LUT4_D
    generic map(
      INIT => X"B801"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_1568,
      I1 => u_mult_STATE_FSM_FFd2_1567,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      I3 => u_mult_STATE_FSM_FFd1_1566,
      LO => N2013,
      O => u_mult_Mmux_P21111
    );
  u_mult_STATE_n0345_6_1 : LUT4_D
    generic map(
      INIT => X"5122"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_1568,
      I1 => u_mult_STATE_FSM_FFd4_1569,
      I2 => u_mult_STATE_FSM_FFd2_1567,
      I3 => u_mult_STATE_FSM_FFd1_1566,
      LO => N2014,
      O => u_mult_SELA
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT11111 : LUT3_D
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => u_mult_C(31),
      I1 => u_mult_MACL(31),
      I2 => u_mult_ADDRESULT(31),
      LO => N2015,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1111
    );
  u_mult_Mmux_C601 : LUT3_D
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => u_mult_ABH2_16_mand_1296,
      I1 => u_mult_SHIFT,
      I2 => u_mult_PM(47),
      LO => N2016,
      O => u_mult_C(63)
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1211 : LUT2_D
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_mult_SLOT_WRMACH_AND_1067_o,
      I1 => u_mult_STATE_3_SAT_AND_1073_o,
      LO => N2017,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121
    );
  u_mult_mux24111 : LUT3_D
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(31),
      I1 => u_mult_M1(31),
      I2 => u_mult_SELA,
      LO => N2018,
      O => u_mult_A_31_Q
    );
  u_mult_mux1151 : LUT3_D
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => u_mult_MB(15),
      I1 => u_mult_M1(15),
      I2 => u_mult_SELA,
      LO => N2019,
      O => u_mult_A_15_Q
    );
  u_datapath_Mmux_xbus721 : LUT4_D
    generic map(
      INIT => X"CCA0"
    )
    port map (
      I0 => u_decode_CONST_IFDR(10),
      I1 => u_decode_CONST_IFDR(7),
      I2 => u_decode_CONST_SIGN122_217,
      I3 => u_datapath_const_zero42212,
      LO => N2020,
      O => u_datapath_Mmux_xbus72_2075
    );
  u_datapath_const_zero4212 : LUT3_D
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => u_decode_CONST_SIGN8_215,
      I1 => u_decode_CONST_ZERO84_214,
      I2 => u_decode_CONST_ZERO82_213,
      LO => N2021,
      O => u_datapath_const_zero421
    );
  u_datapath_Mmux_ybus2641 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDPR_Y_201,
      I1 => u_decode_RDGBR_Y_194,
      I2 => u_decode_RDVBR_Y_198,
      I3 => u_decode_REG_FWD_Y62_5309,
      LO => N2022,
      O => u_datapath_Mmux_ybus264
    );
  u_datapath_Mmux_ma_dw2311 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_macin1_2_1_2119,
      I2 => ma_dr(2),
      LO => N2023,
      O => u_datapath_Mmux_ma_dw231_2133
    );
  u_datapath_Mmux_ybus51111 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_decode_RDPC_Y_1_5306,
      I1 => u_decode_RDMACL_Y_1_5302,
      I2 => u_decode_RDMACH_Y_1_5303,
      LO => N2024,
      O => u_datapath_Mmux_ybus4821
    );
  u_datapath_Mmux_aluout1241 : LUT4_D
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_ALUFUNC(3),
      I1 => u_datapath_Mmux_aluout12112,
      I2 => u_decode_ALUFUNC(1),
      I3 => u_decode_ALUFUNC(2),
      LO => N2025,
      O => u_datapath_Mmux_aluout124_2061
    );
  u_datapath_Mmux_aluiny2131 : LUT4_D
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => u_decode_CONST_ZERO42_210,
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_datapath_const_zero422331,
      I3 => u_datapath_aluconst_y,
      LO => N2026,
      O => u_datapath_Mmux_aluiny213
    );
  u_datapath_Mmux_xbus1141 : LUT3_D
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => reg_fwd_x,
      LO => N2027,
      O => u_datapath_Mmux_xbus114
    );
  u_datapath_Mmux_ybus5241 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_RDCONST_Y_219,
      I1 => u_decode_RDREG_Y_182,
      I2 => u_datapath_Mmux_ybus4821,
      LO => N2028,
      O => u_datapath_Mmux_ybus524
    );
  u_datapath_Mmux_aluout1212 : LUT4_D
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_decode_ALUFUNC(4),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_decode_ALUFUNC(3),
      I3 => u_datapath_Mmux_aluout1211_2114,
      LO => N2029,
      O => u_datapath_Mmux_aluout121
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT291 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT101_2024,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_6_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_6_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1011 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd291_2026,
      I2 => ma_dr(6),
      LO => N2030,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT101_2024
    );
  u_datapath_Mmux_if_ad1011 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_datapath_PWR_10_o_pc_31_equal_123_o,
      I1 => ifadsel,
      LO => N2031,
      O => u_datapath_Mmux_if_ad101_2027
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT811 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd281_2029,
      I2 => ma_dr(5),
      LO => N2032,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT81_2028
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT281 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT81_2028,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_5_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_5_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1211 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd301_2032,
      I2 => ma_dr(7),
      LO => N2033,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT121_2031
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT301 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT121_2031,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_7_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_7_Q
    );
  u_datapath_Mmux_ma_dw1101 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_w_bcc32_2038,
      I2 => ma_dr(0),
      LO => N2034,
      O => u_datapath_Mmux_ma_dw110
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT110 : LUT3_L
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_decode_WRPC_Z_207,
      I1 => u_datapath_pc(0),
      I2 => u_datapath_Mmux_ma_dw110,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_0_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT211 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd121_2042,
      I2 => ma_dr(1),
      LO => N2035,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT21_2043
    );
  u_datapath_Mmux_ma_dw3111 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1411_2056,
      I2 => ma_dr(8),
      LO => N2036,
      O => u_datapath_Mmux_ma_dw311_2057
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT311 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw311_2057,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_8_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_8_Q
    );
  u_datapath_Mmux_ma_dw3211 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(9),
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511_2068,
      LO => N2037,
      O => u_datapath_Mmux_ma_dw321_2069
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT321 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw321_2069,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_9_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_9_Q
    );
  u_datapath_Mmux_ma_dw2101 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(10),
      I2 => u_datapath_Mmux_srf_wd210_2071,
      LO => N2038,
      O => u_datapath_Mmux_ma_dw210
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT28 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw210,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_10_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_10_Q
    );
  u_datapath_Mmux_ma_dw331 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(11),
      I2 => u_datapath_Mmux_srf_wd33_2076,
      LO => N2039,
      O => u_datapath_Mmux_ma_dw33
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT31 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw33,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_11_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_11_Q
    );
  u_datapath_Mmux_ma_dw1711 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(24),
      I2 => u_datapath_Mmux_srf_wd171_2085,
      LO => N2040,
      O => u_datapath_Mmux_ma_dw171
    );
  u_datapath_Mmux_ma_dw411 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(12),
      I2 => u_datapath_Mmux_srf_wd41_2090,
      LO => N2041,
      O => u_datapath_Mmux_ma_dw41_2091
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT41 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw41_2091,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_12_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_12_Q
    );
  u_datapath_Mmux_ma_dw2511 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(31),
      I2 => u_datapath_Mmux_srf_wd251_2092,
      LO => N2042,
      O => u_datapath_Mmux_ma_dw251
    );
  u_datapath_Mmux_ma_dw1811 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(25),
      I2 => u_datapath_Mmux_srf_wd181_2096,
      LO => N2043,
      O => u_datapath_Mmux_ma_dw181
    );
  u_datapath_Mmux_ma_dw1411 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(21),
      I2 => u_datapath_Mmux_srf_wd141_2099,
      LO => N2044,
      O => u_datapath_Mmux_ma_dw141
    );
  u_datapath_Mmux_ma_dw2211 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(29),
      I2 => u_datapath_Mmux_srf_wd221_2101,
      LO => N2045,
      O => u_datapath_Mmux_ma_dw221
    );
  u_datapath_Mmux_ma_dw511 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(13),
      I2 => u_datapath_Mmux_srf_wd51_2103,
      LO => N2046,
      O => u_datapath_Mmux_ma_dw51_2104
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT51 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw51_2104,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_13_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_13_Q
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT611 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd271_2106,
      I2 => ma_dr(4),
      LO => N2047,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT61_2107
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT271 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT61_2107,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_4_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_4_Q
    );
  u_datapath_Mmux_ma_dw1311 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd131_2108,
      I2 => ma_dr(20),
      LO => N2048,
      O => u_datapath_Mmux_ma_dw131
    );
  u_datapath_Mmux_ma_dw2111 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd211_2110,
      I2 => ma_dr(28),
      LO => N2049,
      O => u_datapath_Mmux_ma_dw211
    );
  u_datapath_Mmux_ma_dw2411 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(30),
      I2 => u_datapath_Mmux_srf_wd241_2112,
      LO => N2050,
      O => u_datapath_Mmux_ma_dw241
    );
  u_datapath_Mmux_ma_dw911 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(17),
      I2 => u_datapath_Mmux_srf_wd91_2115,
      LO => N2051,
      O => u_datapath_Mmux_ma_dw91
    );
  u_datapath_Mmux_ma_dw1011 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(18),
      I2 => u_datapath_Mmux_srf_wd101_2117,
      LO => N2052,
      O => u_datapath_Mmux_ma_dw101
    );
  u_datapath_Mmux_ma_dw611 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(14),
      I2 => u_datapath_Mmux_srf_wd61_2122,
      LO => N2053,
      O => u_datapath_Mmux_ma_dw61_2123
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT61 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw61_2123,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_14_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_14_Q
    );
  u_datapath_Mmux_ma_dw1111 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd112_2125,
      I2 => ma_dr(19),
      LO => N2054,
      O => u_datapath_Mmux_ma_dw111
    );
  u_datapath_Mmux_aluout1231 : LUT4_D
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(4),
      I2 => u_datapath_Mmux_aluout12111,
      I3 => u_decode_ALUFUNC(2),
      LO => N2055,
      O => u_datapath_Mmux_aluout123
    );
  u_datapath_Mmux_ma_dw1511 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(22),
      I2 => u_datapath_Mmux_srf_wd151_2127,
      LO => N2056,
      O => u_datapath_Mmux_ma_dw151
    );
  u_datapath_Mmux_ma_dw2611 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd261_2130,
      I2 => ma_dr(3),
      LO => N2057,
      O => u_datapath_Mmux_ma_dw261_2131
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT261 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw261_2131,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_3_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_3_Q
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT231 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw231_2133,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_2_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_2_Q
    );
  u_datapath_Mmux_ma_dw1611 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(23),
      I2 => u_datapath_Mmux_srf_wd161_2138,
      LO => N2058,
      O => u_datapath_Mmux_ma_dw161
    );
  u_datapath_Mmux_xbus7111 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_RDTEMP_X_233,
      I1 => u_decode_RDVBR_X_197,
      I2 => u_decode_RDGBR_X_193,
      LO => N2059,
      O => u_datapath_Mmux_xbus711
    );
  u_datapath_Mmux_xbus54111 : LUT3_D
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => u_decode_RDCONST_X_218,
      I1 => u_decode_RDPC_X_205,
      I2 => u_decode_RDREG_X_181,
      LO => N2060,
      O => u_datapath_Mmux_xbus5411_2129
    );
  u_datapath_Mmux_xbus5411 : LUT3_D
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => u_decode_CONST_ZERO8_212,
      I1 => u_datapath_Mmux_aluiny2326,
      I2 => u_datapath_Mmux_xbus5411_2129,
      LO => N2061,
      O => u_datapath_Mmux_xbus541
    );
  u_datapath_Mmux_aluiny23261 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_decode_CONST_ZERO42_210,
      LO => N2062,
      O => u_datapath_Mmux_aluiny2326
    );
  u_datapath_Mmux_ybus2611311 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_RDREG_Y_182,
      I1 => u_decode_RDPC_Y_206,
      LO => N2063,
      O => u_datapath_Mmux_ybus261131
    );
  u_datapath_Mmux_ma_dw2011 : LUT3_D
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => u_datapath_Mmux_srf_wd201_2143,
      I2 => ma_dr(27),
      LO => N2064,
      O => u_datapath_Mmux_ma_dw201
    );
  u_datapath_Mmux_aluiny1101 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_datapath_GND_12_o_alufunc_4_equal_65_o,
      LO => N2065,
      O => u_datapath_Mmux_aluiny110
    );
  u_datapath_Mmux_ma_dw1911 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(26),
      I2 => u_datapath_Mmux_srf_wd191_2145,
      LO => N2066,
      O => u_datapath_Mmux_ma_dw191
    );
  u_datapath_Mmux_ybus5221 : LUT4_D
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_RDMACL_Y_188,
      I1 => u_decode_RDMACH_Y_187,
      I2 => u_decode_RDCONST_Y_219,
      I3 => u_datapath_Mmux_ybus261131,
      LO => N2067,
      O => u_datapath_Mmux_ybus522
    );
  u_datapath_const_zero422121 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_CONST_SIGN82_216,
      I1 => u_decode_CONST_SIGN8_215,
      LO => N2068,
      O => u_datapath_const_zero42212
    );
  u_datapath_const_zero4215121 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_CONST_ZERO84_214,
      I1 => u_decode_CONST_ZERO82_213,
      LO => N2069,
      O => u_datapath_const_zero421512
    );
  u_datapath_Mmux_xbus5461 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_CONST_ZERO82_213,
      I1 => u_decode_CONST_ZERO84_214,
      LO => N2070,
      O => u_datapath_Mmux_xbus546
    );
  u_datapath_Mmux_ma_dw811 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_datapath_Mmux_zbus113,
      I1 => ma_dr(16),
      I2 => u_datapath_Mmux_srf_wd81_2156,
      LO => N2071,
      O => u_datapath_Mmux_ma_dw81
    );
  u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT71 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_ma_dw71_2159,
      I1 => u_decode_WRPC_Z_207,
      I2 => u_datapath_pc_31_GND_12_o_add_123_OUT_15_Q,
      I3 => u_datapath_Mmux_pc_31_zbus_31_mux_119_OUT101_2023,
      LO => u_datapath_pc_31_zbus_31_mux_119_OUT_15_Q
    );
  u_datapath_Mmux_ma_dw71 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_decode_WRMADW_Y_186,
      I1 => u_datapath_Mmux_ybus1596_4126,
      I2 => u_datapath_Mmux_ma_dw71_2159,
      LO => N2072,
      O => ma_dw(15)
    );
  u_datapath_Mmux_aluout1261 : LUT3_D
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_ALUFUNC(2),
      I1 => u_decode_ALUFUNC(4),
      I2 => u_decode_ALUFUNC(3),
      LO => N2073,
      O => u_datapath_Mmux_aluout126
    );
  u_datapath_Mmux_aluout23311 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_ALUFUNC(2),
      I1 => u_decode_ALUFUNC(1),
      I2 => u_decode_ALUFUNC(4),
      LO => N2074,
      O => u_datapath_Mmux_aluout2331
    );
  u_datapath_Mmux_aluout121111 : LUT2_D
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_decode_ALUFUNC(3),
      I1 => u_decode_ALUFUNC(0),
      LO => N2075,
      O => u_datapath_Mmux_aluout12111
    );
  u_datapath_Mmux_aluout121121 : LUT2_D
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_decode_ALUFUNC_0_1_5341,
      I1 => u_decode_ALUFUNC(4),
      LO => N2076,
      O => u_datapath_Mmux_aluout12112
    );
  u_datapath_Mmux_ybus7121121 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_RDPC_Y_2_5330,
      I1 => u_decode_RDREG_Y_2_5334,
      LO => N2077,
      O => u_datapath_Mmux_ybus712112
    );
  u_datapath_const_zero4223311 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_CONST_ZERO8_212,
      LO => N2078,
      O => u_datapath_const_zero422331
    );
  u_datapath_u_gpreg_Mxor_psb_xo_0_1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0078,
      I1 => u_datapath_u_gpreg_n0083,
      LO => N2079,
      O => u_datapath_u_gpreg_psb
    );
  u_datapath_u_gpreg_Mxor_psa_xo_0_1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0077,
      I1 => u_datapath_u_gpreg_n0082,
      LO => N2080,
      O => u_datapath_u_gpreg_psa
    );
  u_datapath_u_shfter_Y_v_25_1211 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      LO => N2081,
      O => u_datapath_u_shfter_Y_v_25_121
    );
  u_datapath_u_shfter_Y_v_10_211 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      LO => N2082,
      O => u_datapath_u_shfter_Y_v_10_21
    );
  u_datapath_u_alu_Mxor_B_EOR_2_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_Mmux_aluiny2312_4442,
      LO => u_datapath_u_alu_B_EOR_2_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_12_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(12),
      LO => u_datapath_u_alu_B_EOR_12_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_13_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(13),
      LO => u_datapath_u_alu_B_EOR_13_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_14_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(14),
      LO => u_datapath_u_alu_B_EOR_14_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_17_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(17),
      LO => u_datapath_u_alu_B_EOR_17_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_15_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(15),
      LO => u_datapath_u_alu_B_EOR_15_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_16_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(16),
      LO => u_datapath_u_alu_B_EOR_16_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_18_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(18),
      LO => u_datapath_u_alu_B_EOR_18_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_19_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(19),
      LO => u_datapath_u_alu_B_EOR_19_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_22_xo_0_1 : LUT2_L
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(22),
      LO => u_datapath_u_alu_B_EOR_22_Q
    );
  u_datapath_u_alu_Mxor_B_EOR_31_xo_0_1 : LUT2_D
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u_datapath_addsub,
      I1 => u_datapath_aluiny(31),
      LO => N2083,
      O => u_datapath_u_alu_B_EOR_31_Q
    );
  u_datapath_u_shfter_Y_v_2_2 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_xbus4624_3884,
      I1 => u_datapath_u_shfter_Y_v_32_2,
      I2 => u_datapath_Mmux_xbus5324_3879,
      I3 => u_datapath_u_shfter_Y_v_10_2,
      LO => u_datapath_u_shfter_Y_v_2_2_3201
    );
  u_datapath_u_shfter_Y_v_9_28 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus3024_3929,
      I3 => u_datapath_Mmux_xbus1524_4006,
      LO => u_datapath_u_shfter_Y_v_9_28_3209
    );
  u_datapath_u_shfter_Y_v_18_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus3224_3925,
      I3 => u_datapath_Mmux_xbus1724_3993,
      LO => u_datapath_u_shfter_Y_v_18_17_3210
    );
  u_datapath_u_shfter_Y_v_12_28 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus2124_3966,
      I3 => u_datapath_Mmux_xbus924_4041,
      LO => u_datapath_u_shfter_Y_v_12_28_3213
    );
  u_datapath_u_shfter_Y_v_11_28 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus2324_3951,
      I3 => u_datapath_Mmux_xbus1124_4029,
      LO => u_datapath_u_shfter_Y_v_11_28_3215
    );
  u_datapath_u_shfter_Y_v_10_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus5124_3873,
      I3 => u_datapath_Mmux_xbus3624_3910,
      LO => u_datapath_u_shfter_Y_v_10_17_3216
    );
  u_datapath_u_shfter_Y_v_24_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus1724_3993,
      I3 => u_datapath_Mmux_xbus579_4096,
      LO => u_datapath_u_shfter_Y_v_24_17_3220
    );
  u_datapath_u_shfter_Y_v_19_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus3024_3929,
      I3 => u_datapath_Mmux_xbus1524_4006,
      LO => u_datapath_u_shfter_Y_v_19_17_3222
    );
  u_datapath_u_shfter_Y_v_16_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus3624_3910,
      I3 => u_datapath_Mmux_xbus2124_3966,
      LO => u_datapath_u_shfter_Y_v_16_17_3224
    );
  u_datapath_u_shfter_Y_v_15_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus3824_3906,
      I3 => u_datapath_Mmux_xbus2324_3951,
      LO => u_datapath_u_shfter_Y_v_15_17_3226
    );
  u_datapath_u_shfter_Y_v_1_32 : LUT2_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5124_3873,
      I1 => u_decode_SFTFUNC(0),
      LO => u_datapath_u_shfter_Y_v_1_32_3229
    );
  u_datapath_u_shfter_Y_v_23_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus1924_3980,
      I3 => u_datapath_Mmux_xbus779_4072,
      LO => u_datapath_u_shfter_Y_v_23_17_3238
    );
  u_datapath_u_shfter_Y_v_20_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus2824_3940,
      I3 => u_datapath_Mmux_xbus1324_4019,
      LO => u_datapath_u_shfter_Y_v_20_17_3240
    );
  u_datapath_u_shfter_Y_v_17_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus3424_3916,
      I3 => u_datapath_Mmux_xbus1924_3980,
      LO => u_datapath_u_shfter_Y_v_17_17_3242
    );
  u_datapath_u_shfter_Y_v_13_63 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_13_2_3246,
      I1 => u_datapath_Mmux_xbus5689_4283,
      I2 => u_datapath_u_shfter_Y_v_10_5,
      I3 => u_datapath_u_shfter_Y_v_13_36_3247,
      LO => N2084,
      O => u_datapath_sftout(19)
    );
  u_datapath_u_shfter_Y_v_29_48 : LUT3_D
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => u_decode_SFTFUNC(2),
      I1 => u_datapath_u_shfter_Y_v_29_39_3250,
      I2 => u_datapath_u_shfter_Y_v_29_29_3249,
      LO => N2085,
      O => u_datapath_sftout(3)
    );
  u_datapath_u_shfter_Y_v_30_29 : LUT4_L
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_31,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_u_shfter_Y_v_30_9_3252,
      I3 => u_datapath_u_shfter_Y_v_30_4,
      LO => u_datapath_u_shfter_Y_v_30_29_3253
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121122_SW0 : LUT4_L
    generic map(
      INIT => X"F351"
    )
    port map (
      I0 => u_decode_INSTR_STATE(2),
      I1 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I3 => u_decode_INSTR_STATE(3),
      LO => N38
    );
  u_decode_Mmux_DELAY_JUMP14513 : LUT3_L
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_STATE(1),
      I2 => u_decode_INSTR_STATE(0),
      LO => u_decode_Mmux_DELAY_JUMP14513_3262
    );
  u_decode_Mmux_EX_KEEP_CYC119 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I1 => u_decode_INSTR_STATE(1),
      LO => u_decode_Mmux_EX_KEEP_CYC119_3265
    );
  u_datapath_u_shfter_Y_v_22_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus2124_3966,
      I3 => u_datapath_Mmux_xbus924_4041,
      LO => u_datapath_u_shfter_Y_v_22_17_3271
    );
  u_datapath_u_shfter_Y_v_31_16 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_Mmux_xbus5689_4283,
      I3 => u_datapath_Mmux_xbus1924_3980,
      LO => u_datapath_u_shfter_Y_v_31_16_3275
    );
  u_datapath_u_shfter_Y_v_21_17 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_SFTFUNC(0),
      I1 => u_decode_SFTFUNC(3),
      I2 => u_datapath_Mmux_xbus2324_3951,
      I3 => u_datapath_Mmux_xbus1124_4029,
      LO => u_datapath_u_shfter_Y_v_21_17_3279
    );
  u_decode_INSTR_STATE_14_27 : LUT4_L
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o2,
      I1 => u_decode_INSTR_STATE_14_5_3287,
      I2 => u_decode_INSTR_STATE_14_9_3288,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121122_745,
      LO => u_decode_INSTR_STATE_14_27_3289
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121114 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I1 => u_decode_INSTR_STATE(4),
      I2 => u_decode_INSTR_STATE(5),
      LO => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121114_3292
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211126 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1,
      I1 => u_decode_INSTR_SEQ(0),
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1,
      LO => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o1211126_3294
    );
  u_datapath_Mmux_zbus2375 : LUT4_D
    generic map(
      INIT => X"A882"
    )
    port map (
      I0 => u_datapath_Mmux_aluout55105_4364,
      I1 => u_decode_RDSFT_Z_222,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => u_decode_RDDIV_Z_228,
      LO => N2086,
      O => u_datapath_Mmux_zbus2375_3296
    );
  u_datapath_Mmux_ma_ad1 : LUT3_D
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => u_decode_WRMAAD_Z_185,
      I1 => N55,
      I2 => u_datapath_Mmux_ma_dw110,
      LO => N2087,
      O => ma_ad(0)
    );
  u_decode_Mmux_DELAY_JUMP1261 : LUT3_L
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(4),
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      LO => u_decode_Mmux_DELAY_JUMP1261_3366
    );
  u_datapath_Mmux_ma_ad12 : LUT3_D
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => u_decode_WRMAAD_Z_185,
      I1 => N85,
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT21_2043,
      LO => N2088,
      O => ma_ad(1)
    );
  u_datapath_Mmux_srf_wd121 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout32105_4305,
      I1 => N144,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N143,
      LO => N2089,
      O => u_datapath_Mmux_srf_wd121_2042
    );
  u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_2 : LUT4_D
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => if_dr(12),
      I1 => if_dr(15),
      I2 => if_dr(14),
      I3 => if_dr(13),
      LO => N2090,
      O => u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_2_3455
    );
  u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_5 : LUT4_D
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => if_dr(9),
      I1 => if_dr(11),
      I2 => if_dr(8),
      I3 => if_dr(10),
      LO => N2091,
      O => u_decode_IF_DR_15_PWR_6_o_equal_76_o_15_5_3456
    );
  u_decode_Mmux_DELAY_JUMP1321 : LUT3_L
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(7),
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      LO => u_decode_Mmux_DELAY_JUMP1321_3474
    );
  u_decode_Mmux_DELAY_JUMP1285 : LUT4_L
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(9),
      I1 => u_decode_INSTR_STATE_14_14,
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o,
      LO => u_decode_Mmux_DELAY_JUMP1285_3479
    );
  u_datapath_macin1_2_1 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout55105_4364,
      I1 => N180,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N179,
      LO => N2092,
      O => u_datapath_macin1_2_1_2119
    );
  u_datapath_Mmux_srf_wd261 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout62105_4392,
      I1 => N188,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N187,
      LO => N2093,
      O => u_datapath_Mmux_srf_wd261_2130
    );
  u_datapath_Mmux_srf_wd271 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout65105_4420,
      I1 => N196,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N195,
      LO => N2094,
      O => u_datapath_Mmux_srf_wd271_2106
    );
  u_datapath_Mmux_srf_wd281 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout68105_4459,
      I1 => N204,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N203,
      LO => N2095,
      O => u_datapath_Mmux_srf_wd281_2029
    );
  u_datapath_Mmux_srf_wd291 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout71105_4475,
      I1 => N212,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N211,
      LO => N2096,
      O => u_datapath_Mmux_srf_wd291_2026
    );
  u_decode_REG_CONF711_SW0 : LUT4_L
    generic map(
      INIT => X"7BDE"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(2),
      I1 => u_decode_WB1_REGNUM_W(1),
      I2 => u_decode_EX_REGNUM_Y(2),
      I3 => u_decode_EX_REGNUM_Y(1),
      LO => N221
    );
  u_datapath_Mmux_srf_wd301 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout74105_4318,
      I1 => N224,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N223,
      LO => N2097,
      O => u_datapath_Mmux_srf_wd301_2032
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1470 : LUT4_L
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1466,
      I1 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1431_2161,
      I2 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT14311_3548,
      I3 => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1449_3549,
      LO => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1470_3551
    );
  u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N232,
      I2 => N231,
      I3 => u_datapath_Mmux_aluout80109_4355,
      LO => N2098,
      O => u_datapath_Mmux_sr_9_sr_9_mux_153_OUT1511_2068
    );
  u_datapath_Mmux_srf_wd210 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N235,
      I2 => N234,
      I3 => u_datapath_Mmux_aluout6120_4383,
      LO => N2099,
      O => u_datapath_Mmux_srf_wd210_2071
    );
  u_datapath_Mmux_srf_wd33 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N238,
      I2 => N237,
      I3 => u_datapath_Mmux_aluout9120,
      LO => N2100,
      O => u_datapath_Mmux_srf_wd33_2076
    );
  u_datapath_Mmux_srf_wd41 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N241,
      I2 => N240,
      I3 => u_datapath_Mmux_aluout12117,
      LO => N2101,
      O => u_datapath_Mmux_srf_wd41_2090
    );
  u_decode_Mmux_EX_ALUFUNC90 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC44_749,
      I1 => u_decode_Mmux_EX_ALUFUNC92,
      LO => N2102,
      O => u_decode_Mmux_EX_ALUFUNC90_3587
    );
  u_decode_Mmux_EX_ALUFUNC94 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_31,
      I2 => u_decode_n1427,
      I3 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_3_1,
      LO => u_decode_Mmux_EX_ALUFUNC94_3588
    );
  u_datapath_Mmux_srf_wd51 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N244,
      I2 => N243,
      I3 => u_datapath_Mmux_aluout15117,
      LO => N2103,
      O => u_datapath_Mmux_srf_wd51_2103
    );
  u_decode_Mmux_EX_ALUFUNC118 : LUT4_L
    generic map(
      INIT => X"BB30"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC9321,
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_Mmux_EX_REGNUM_X2221,
      I3 => u_decode_INSTR_STATE(11),
      LO => u_decode_Mmux_EX_ALUFUNC118_3602
    );
  u_decode_Mmux_EX_ALUFUNC1188 : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      LO => u_decode_Mmux_EX_ALUFUNC1188_3607
    );
  u_datapath_Mmux_srf_wd61 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N247,
      I2 => N246,
      I3 => u_datapath_Mmux_aluout18117_4484,
      LO => N2104,
      O => u_datapath_Mmux_srf_wd61_2122
    );
  u_datapath_Mmux_srf_wd71 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N249,
      I2 => N250,
      I3 => u_datapath_Mmux_aluout21117_4514,
      LO => N2105,
      O => u_datapath_Mmux_srf_wd71_2158
    );
  u_decode_EX_RDREG_X9 : LUT4_L
    generic map(
      INIT => X"3075"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_INSTR_STATE(9),
      I2 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o1,
      I3 => u_decode_INSTR_STATE_11_reduce_or_534_o,
      LO => u_decode_EX_RDREG_X9_3620
    );
  u_datapath_Mmux_srf_wd81 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N255,
      I2 => N254,
      I3 => u_datapath_Mmux_aluout2394_4339,
      LO => N2106,
      O => u_datapath_Mmux_srf_wd81_2156
    );
  u_decode_Mmux_EX_REGNUM_Z213 : LUT4_L
    generic map(
      INIT => X"5450"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_0_Q,
      I2 => u_decode_Mmux_EX_REGNUM_Z231_3633,
      I3 => u_decode_Mmux_EX_REGNUM_Z24_760,
      LO => u_decode_Mmux_EX_REGNUM_Z213_3634
    );
  u_datapath_Mmux_srf_wd91 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N258,
      I2 => N257,
      I3 => u_datapath_Mmux_aluout2594_4371,
      LO => N2107,
      O => u_datapath_Mmux_srf_wd91_2115
    );
  u_datapath_Mmux_srf_wd101 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N260,
      I2 => N261,
      I3 => u_datapath_Mmux_aluout2794_4399,
      LO => N2108,
      O => u_datapath_Mmux_srf_wd101_2117
    );
  u_datapath_Mmux_srf_wd112 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout2994_4426,
      I1 => N264,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N263,
      LO => N2109,
      O => u_datapath_Mmux_srf_wd112_2125
    );
  u_datapath_Mmux_srf_wd131 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout3494_4462,
      I1 => N267,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N266,
      LO => N2110,
      O => u_datapath_Mmux_srf_wd131_2108
    );
  u_decode_EX_WRREG_Z9 : LUT4_L
    generic map(
      INIT => X"EA00"
    )
    port map (
      I0 => u_decode_GND_6_o_INSTR_STATE_9_MUX_434_o,
      I1 => u_decode_n1852(1),
      I2 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      I3 => u_decode_Mmux_DELAY_JUMP1222,
      LO => u_decode_EX_WRREG_Z9_3661
    );
  u_datapath_Mmux_srf_wd141 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N270,
      I2 => N269,
      I3 => u_datapath_Mmux_aluout3694_4479,
      LO => N2111,
      O => u_datapath_Mmux_srf_wd141_2099
    );
  u_datapath_Mmux_srf_wd151 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N276,
      I2 => N275,
      I3 => u_datapath_Mmux_aluout3894_4502,
      LO => N2112,
      O => u_datapath_Mmux_srf_wd151_2127
    );
  u_decode_Mmux_EX_REGNUM_X241 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_0_Q,
      I1 => u_decode_Mmux_EX_REGNUM_X25_757,
      I2 => u_decode_INSTR_STATE(8),
      I3 => u_decode_Mmux_EX_REGNUM_X24,
      LO => u_decode_Mmux_EX_REGNUM_X241_3682
    );
  u_datapath_Mmux_srf_wd161 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N279,
      I2 => N278,
      I3 => u_datapath_Mmux_aluout4094_4526,
      LO => N2113,
      O => u_datapath_Mmux_srf_wd161_2138
    );
  u_decode_Mmux_EX_REGNUM_Z252 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2,
      I1 => u_decode_Mmux_EX_REGNUM_X2221,
      I2 => u_decode_Mmux_DELAY_JUMP1222,
      I3 => u_decode_Mmux_DELAY_JUMP1241,
      LO => u_decode_Mmux_EX_REGNUM_Z252_3687
    );
  u_datapath_Mmux_srf_wd251 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N281,
      I2 => N282,
      I3 => u_datapath_Mmux_aluout59102_4350,
      LO => N2114,
      O => u_datapath_Mmux_srf_wd251_2092
    );
  u_datapath_Mmux_srf_wd171 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N284,
      I2 => N285,
      I3 => u_datapath_Mmux_aluout4294_4359,
      LO => N2115,
      O => u_datapath_Mmux_srf_wd171_2085
    );
  u_datapath_Mmux_srf_wd181 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N287,
      I2 => N288,
      I3 => u_datapath_Mmux_aluout4494_4387,
      LO => N2116,
      O => u_datapath_Mmux_srf_wd181_2096
    );
  u_datapath_Mmux_srf_wd191 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N293,
      I2 => N294,
      I3 => u_datapath_Mmux_aluout4694_4415,
      LO => N2117,
      O => u_datapath_Mmux_srf_wd191_2145
    );
  u_datapath_Mmux_srf_wd201 : LUT4_D
    generic map(
      INIT => X"A8AD"
    )
    port map (
      I0 => u_datapath_Mmux_aluout4894_4454,
      I1 => N297,
      I2 => u_decode_RDWBUS_Z_223,
      I3 => N296,
      LO => N2118,
      O => u_datapath_Mmux_srf_wd201_2143
    );
  u_datapath_Mmux_srf_wd211 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N299,
      I2 => N300,
      I3 => u_datapath_Mmux_aluout5094_4470,
      LO => N2119,
      O => u_datapath_Mmux_srf_wd211_2110
    );
  u_decode_IF_DR_15_reduce_nor_74_o5 : LUT4_D
    generic map(
      INIT => X"7F00"
    )
    port map (
      I0 => if_dr(12),
      I1 => if_dr(11),
      I2 => if_dr(10),
      I3 => if_dr(13),
      LO => N2120,
      O => u_decode_IF_DR_15_reduce_nor_74_o5_3712
    );
  u_decode_IF_DR_15_reduce_nor_74_o9 : LUT3_D
    generic map(
      INIT => X"4C"
    )
    port map (
      I0 => if_dr(9),
      I1 => if_dr(15),
      I2 => if_dr(8),
      LO => N2121,
      O => u_decode_IF_DR_15_reduce_nor_74_o9_3713
    );
  u_decode_IF_DR_15_reduce_nor_74_o135 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => if_dr(9),
      I1 => if_dr(10),
      LO => u_decode_IF_DR_15_reduce_nor_74_o135_3717
    );
  u_decode_IF_DR_15_reduce_nor_74_o196 : LUT4_D
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => if_dr(13),
      I1 => u_decode_IF_DR_15_reduce_nor_74_o73_3715,
      I2 => u_decode_IF_DR_15_reduce_nor_74_o20_3714,
      I3 => u_decode_IF_DR_15_reduce_nor_74_o163_3719,
      LO => N2122,
      O => u_decode_IF_DR_15_reduce_nor_74_o196_3720
    );
  u_datapath_Mmux_srf_wd221 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N302,
      I2 => N303,
      I3 => u_datapath_Mmux_aluout5294_4488,
      LO => N2123,
      O => u_datapath_Mmux_srf_wd221_2101
    );
  u_decode_Mmux_EX_REGNUM_Z24 : LUT4_D
    generic map(
      INIT => X"0145"
    )
    port map (
      I0 => u_decode_INSTR_STATE_14_14,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1,
      I2 => N305,
      I3 => N306,
      LO => N2124,
      O => u_decode_Mmux_EX_REGNUM_Z24_760
    );
  u_datapath_Mmux_srf_wd241 : LUT4_D
    generic map(
      INIT => X"FA11"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N308,
      I2 => N309,
      I3 => u_datapath_Mmux_aluout5794_4518,
      LO => N2125,
      O => u_datapath_Mmux_srf_wd241_2112
    );
  u_datapath_u_comparator_EQHL818 : LUT4_L
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_datapath_Mmux_ybus3096_4036,
      I1 => u_datapath_Mmux_ybus2896_4048,
      I2 => u_datapath_Mmux_xbus3024_3929,
      I3 => u_datapath_Mmux_xbus2824_3940,
      LO => u_datapath_u_comparator_EQHL818_3731
    );
  u_decode_Mmux_EX_REGNUM_X262 : LUT4_D
    generic map(
      INIT => X"CC80"
    )
    port map (
      I0 => u_decode_Mram_n18692,
      I1 => u_decode_Mmux_EX_ALUFUNC55,
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => u_decode_n2749,
      LO => N2126,
      O => u_decode_Mmux_EX_REGNUM_X262_3735
    );
  u_decode_Mmux_EX_REGNUM_X2623 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_EX_MA_SZ_0_14,
      I2 => u_decode_EX_MA_SZ_1_51_774,
      LO => N2127,
      O => u_decode_Mmux_EX_REGNUM_X2623_3737
    );
  u_datapath_u_comparator_EQHH791 : LUT4_D
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_datapath_u_comparator_EQHH74,
      I1 => u_datapath_u_comparator_EQHH775_3743,
      I2 => u_datapath_u_comparator_EQHH723_3741,
      I3 => u_datapath_u_comparator_EQHH756_3742,
      LO => N2128,
      O => u_datapath_u_comparator_EQHH
    );
  u_datapath_u_comparator_EQMSB_EQLL_OR_513_o : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_u_comparator_EQLL,
      I1 => u_datapath_u_comparator_EQLH,
      I2 => u_datapath_u_comparator_EQHL,
      I3 => N315,
      LO => u_datapath_u_comparator_EQMSB_EQLL_OR_513_o_2726
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT7516 : LUT4_L
    generic map(
      INIT => X"A880"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_C(63),
      I2 => u_mult_MACH(31),
      I3 => u_mult_ADDRESULT(63),
      LO => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT7516_3747
    );
  u_decode_Mmux_EX_REGNUM_Z63 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(6),
      I1 => u_decode_Mmux_DELAY_JUMP1503,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I3 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      LO => u_decode_Mmux_EX_REGNUM_Z63_3752
    );
  u_decode_Mmux_EX_REGNUM_Z413 : LUT4_L
    generic map(
      INIT => X"5450"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_1_Q,
      I2 => u_decode_Mmux_EX_REGNUM_Z43_3754,
      I3 => u_decode_Mmux_EX_REGNUM_Z24_760,
      LO => u_decode_Mmux_EX_REGNUM_Z413_3755
    );
  u_decode_DELAY_SLOT_MASKINT_AND_15_o24 : LUT4_L
    generic map(
      INIT => X"B200"
    )
    port map (
      I0 => event_info_i(10),
      I1 => u_datapath_sr_6_Q,
      I2 => u_decode_IBIT_3_EVENT_INFO_11_LessThan_63_o1_828,
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o6_3769,
      LO => u_decode_DELAY_SLOT_MASKINT_AND_15_o24_3770
    );
  u_decode_Mmux_EX_REGNUM_X2449 : LUT3_D
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC51,
      I1 => u_decode_Mmux_EX_REGNUM_X2414_3773,
      I2 => u_decode_Mmux_EX_REGNUM_X2433_3776,
      LO => N2129,
      O => u_decode_Mmux_EX_REGNUM_X24
    );
  u_datapath_u_comparator_EQLH828 : LUT4_L
    generic map(
      INIT => X"8241"
    )
    port map (
      I0 => u_datapath_Mmux_ybus593_4112,
      I1 => u_datapath_Mmux_ybus793_4088,
      I2 => u_datapath_Mmux_xbus779_4072,
      I3 => u_datapath_Mmux_xbus579_4096,
      LO => u_datapath_u_comparator_EQLH828_3778
    );
  u_datapath_u_comparator_EQLH866 : LUT4_L
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_datapath_Mmux_ybus1396_4138,
      I1 => u_datapath_Mmux_ybus1196_4144,
      I2 => u_datapath_Mmux_xbus1324_4019,
      I3 => u_datapath_Mmux_xbus1124_4029,
      LO => u_datapath_u_comparator_EQLH866_3780
    );
  u_datapath_u_comparator_EQLL818 : LUT4_L
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_datapath_Mmux_ybus62125_4406,
      I1 => u_datapath_Mmux_ybus59125_4433,
      I2 => u_datapath_Mmux_xbus6232_4052,
      I3 => u_datapath_Mmux_xbus5931_4180,
      LO => u_datapath_u_comparator_EQLL818_3781
    );
  u_datapath_Mmux_addsub1_SW0 : LUT3_D
    generic map(
      INIT => X"91"
    )
    port map (
      I0 => u_decode_ALUFUNC(2),
      I1 => u_decode_ALUFUNC(1),
      I2 => u_decode_ALUFUNC(0),
      LO => N2130,
      O => N351
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT90_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(7),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N357
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT9_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(11),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N359
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT87_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(6),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N361
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT84_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(5),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N363
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT81_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(4),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N365
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT78_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(3),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N367
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT63_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => macin2(28),
      LO => N375
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT60_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(27),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N377
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT6_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(10),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N379
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT36_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(1),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N395
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT33_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(19),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N397
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT30_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => macin2(18),
      LO => N399
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT3_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(0),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N401
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT27_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => macin2(17),
      LO => N403
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT24_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => macin2(16),
      LO => N405
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT21_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(15),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N407
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT18_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(14),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N409
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT15_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(13),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N411
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => macin2(12),
      I1 => u_mult_SLOT_WRMACL_AND_1074_o,
      LO => N413
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT66_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_mult_MACH(29),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      I3 => macin1(29),
      LO => N417
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT63_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(28),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(28),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N419
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT60_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(27),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(27),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N421
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT57_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(26),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(26),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N423
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT54_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(25),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(25),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N425
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT51_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(24),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(24),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N427
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT48_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(23),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(23),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N429
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT45_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(22),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(22),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N431
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT42_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(21),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(21),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N433
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT39_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(20),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(20),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N435
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT33_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(19),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(19),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N437
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT30_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(18),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(18),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N439
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT27_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(17),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(17),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N441
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT24_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(16),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(16),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N443
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_mult_MACH(15),
      I1 => u_mult_SLOT_WRMACH_AND_1067_o,
      I2 => macin1(15),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT121,
      LO => N445
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1234 : LUT4_D
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131,
      I1 => u_mult_C(31),
      I2 => u_mult_MACL(31),
      I3 => u_mult_ADDRESULT(31),
      LO => N2131,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1234_3840
    );
  u_datapath_Mmux_aluout232 : LUT4_D
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_datapath_aluiny(15),
      I1 => u_datapath_Mmux_aluout126,
      I2 => N447,
      I3 => u_datapath_Mmux_aluout122_2067,
      LO => N2132,
      O => u_datapath_Mmux_aluout232_2055
    );
  u_datapath_Mmux_ybus5322 : LUT4_L
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(31),
      I1 => u_mult_MACH(31),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      LO => u_datapath_Mmux_ybus5322_3845
    );
  u_datapath_Mmux_ybus5368 : LUT4_L
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(31),
      I1 => u_datapath_u_gpreg_n0081(31),
      I2 => u_datapath_Mmux_ybus524,
      I3 => u_datapath_u_gpreg_psb,
      LO => u_datapath_Mmux_ybus5368_3847
    );
  u_datapath_Mmux_ybus5396 : LUT4_D
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => u_datapath_Mmux_ybus530_3843,
      I1 => u_datapath_Mmux_ybus533_3844,
      I2 => u_datapath_Mmux_ybus112,
      I3 => u_datapath_Mmux_ybus5369_3848,
      LO => N2133,
      O => u_datapath_Mmux_ybus5396_3849
    );
  u_mult_Mmux_ABH2_31_1_SW0 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_A_31_Q,
      I1 => u_mult_Mmux_ABH2_31_111,
      LO => N2134,
      O => N451
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT751 : LUT4_D
    generic map(
      INIT => X"E8AA"
    )
    port map (
      I0 => u_mult_ADDRESULT(31),
      I1 => u_mult_C(31),
      I2 => u_mult_MACL(31),
      I3 => u_mult_ADD(1),
      LO => N2135,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT75
    );
  u_mult_Mmux_RESULT_REGION48_0_1101 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_mult_ADDRESULT(52),
      I1 => u_mult_ADDRESULT(53),
      I2 => u_mult_ADDRESULT(60),
      LO => N2136,
      O => u_mult_Mmux_RESULT_REGION48_0_1101_3861
    );
  u_mult_Mmux_RESULT_REGION48_0_1106 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_mult_ADDRESULT(57),
      I1 => u_mult_ADDRESULT(58),
      LO => N2137,
      O => u_mult_Mmux_RESULT_REGION48_0_1106_3862
    );
  u_mult_Mmux_RESULT_REGION48_0_1108 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_mult_ADDRESULT(50),
      I1 => u_mult_ADDRESULT(51),
      I2 => u_mult_ADDRESULT(59),
      LO => N2138,
      O => u_mult_Mmux_RESULT_REGION48_0_1108_3863
    );
  u_mult_Mmux_RESULT_REGION48_0_1113 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_mult_ADDRESULT(54),
      I1 => u_mult_ADDRESULT(55),
      LO => u_mult_Mmux_RESULT_REGION48_0_1113_3864
    );
  u_datapath_Mmux_xbus530 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_srf_rd(31),
      I1 => u_datapath_Mmux_xbus115,
      LO => u_datapath_Mmux_xbus530_3874
    );
  u_datapath_Mmux_xbus4623 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(29),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2139,
      O => u_datapath_Mmux_xbus4623_3883
    );
  u_datapath_Mmux_xbus4423 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(28),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => u_datapath_Mmux_xbus4423_3887
    );
  u_datapath_Mmux_ybus4622 : LUT4_L
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(29),
      I1 => u_mult_MACH(29),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      LO => u_datapath_Mmux_ybus4622_3891
    );
  u_datapath_Mmux_ybus4668 : LUT4_L
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0076(29),
      I1 => u_datapath_u_gpreg_n0081(29),
      I2 => u_datapath_Mmux_ybus524,
      I3 => u_datapath_u_gpreg_psb,
      LO => u_datapath_Mmux_ybus4668_3893
    );
  u_datapath_Mmux_xbus4223 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(27),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => u_datapath_Mmux_xbus4223_3897
    );
  u_datapath_Mmux_xbus4023 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(26),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => u_datapath_Mmux_xbus4023_3901
    );
  u_datapath_Mmux_xbus3823 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(25),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => u_datapath_Mmux_xbus3823_3905
    );
  u_datapath_Mmux_xbus3623 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(24),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => u_datapath_Mmux_xbus3623_3909
    );
  u_datapath_Mmux_xbus3423 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(23),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2140,
      O => u_datapath_Mmux_xbus3423_3915
    );
  u_datapath_Mmux_xbus3223 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(22),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2141,
      O => u_datapath_Mmux_xbus3223_3924
    );
  u_datapath_Mmux_ybus4437 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(28),
      I1 => u_datapath_Mmux_ybus4422_3933,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus4437_3934
    );
  u_datapath_Mmux_xbus2823 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(20),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2142,
      O => u_datapath_Mmux_xbus2823_3939
    );
  u_datapath_Mmux_ybus4237 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(27),
      I1 => u_datapath_Mmux_ybus4222_3944,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus4237_3945
    );
  u_datapath_Mmux_srfnum_ra1_SW0 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_RDPR_Y_201,
      I1 => u_decode_RDVBR_Y_198,
      LO => N2143,
      O => N465
    );
  u_datapath_Mmux_ybus4037 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(26),
      I1 => u_datapath_Mmux_ybus4022_3959,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus4037_3960
    );
  u_datapath_Mmux_ybus3837 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(25),
      I1 => u_datapath_Mmux_ybus3822_3970,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus3837_3971
    );
  ma_dr_15_1 : LUT4_D
    generic map(
      INIT => X"1302"
    )
    port map (
      I0 => mr_access_sz(0),
      I1 => mr_access_sz(1),
      I2 => N471,
      I3 => ma_adr_1_mmx_out,
      LO => N2144,
      O => ma_dr_15_1_731
    );
  u_datapath_Mmux_xbus1923 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(17),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2145,
      O => u_datapath_Mmux_xbus1923_3979
    );
  u_datapath_Mmux_ybus3637 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(24),
      I1 => u_datapath_Mmux_ybus3622_3984,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus3637_3985
    );
  u_datapath_Mmux_xbus1723 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(16),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2146,
      O => u_datapath_Mmux_xbus1723_3992
    );
  u_datapath_Mmux_ybus3437 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(23),
      I1 => u_datapath_Mmux_ybus3422_3997,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus3437_3998
    );
  u_datapath_Mmux_xbus1523 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(15),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2147,
      O => u_datapath_Mmux_xbus1523_4005
    );
  u_datapath_Mmux_ybus3237 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(22),
      I1 => u_datapath_Mmux_ybus3222_4010,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus3237_4011
    );
  u_datapath_Mmux_xbus1323 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(14),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2148,
      O => u_datapath_Mmux_xbus1323_4018
    );
  u_datapath_Mmux_xbus6551 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_datapath_Mmux_xbus711,
      I1 => reg_fwd_x,
      LO => N2149,
      O => u_datapath_Mmux_xbus563
    );
  u_datapath_Mmux_ybus74111_SW0 : LUT2_L
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_decode_RDCONST_Y_219,
      I1 => u_decode_RDSR_Y_189,
      LO => N479
    );
  u_datapath_Mmux_xbus1123 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(13),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N2150,
      O => u_datapath_Mmux_xbus1123_4028
    );
  u_datapath_Mmux_ybus3037 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(21),
      I1 => u_datapath_Mmux_ybus3022_4033,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus3037_4034
    );
  u_datapath_Mmux_ybus2837 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(20),
      I1 => u_datapath_Mmux_ybus2822_4045,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus2837_4046
    );
  u_datapath_Mmux_xbus6211 : LUT4_L
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(5),
      I1 => u_datapath_u_gpreg_n0080(5),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus114,
      LO => u_datapath_Mmux_xbus6211_4050
    );
  u_datapath_Mmux_ybus2337 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(19),
      I1 => u_datapath_Mmux_ybus2322_4056,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus2337_4057
    );
  u_datapath_Mmux_ybus2137 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(18),
      I1 => u_datapath_Mmux_ybus2122_4063,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus2137_4064
    );
  u_datapath_Mmux_xbus72 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(11),
      I2 => u_datapath_srf_rd(11),
      I3 => u_datapath_Mmux_xbus115,
      LO => u_datapath_Mmux_xbus721_4067
    );
  u_datapath_Mmux_xbus715 : LUT4_L
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(11),
      I1 => u_datapath_u_gpreg_n0080(11),
      I2 => u_datapath_Mmux_xbus5101,
      I3 => u_datapath_u_gpreg_psa,
      LO => u_datapath_Mmux_xbus715_4069
    );
  u_datapath_Mmux_ybus1937 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(17),
      I1 => u_datapath_Mmux_ybus1922_4076,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus1937_4077
    );
  u_datapath_Mmux_ybus731 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(11),
      I1 => u_datapath_Mmux_ybus716_4084,
      I2 => u_datapath_Mmux_ybus5231_5337,
      I3 => u_datapath_Mmux_ybus1124,
      LO => u_datapath_Mmux_ybus731_4085
    );
  u_datapath_Mmux_xbus52 : LUT4_D
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(10),
      I2 => u_datapath_srf_rd(10),
      I3 => u_datapath_Mmux_xbus115,
      LO => N2151,
      O => u_datapath_Mmux_xbus521_4089
    );
  u_datapath_Mmux_xbus5151 : LUT4_L
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(10),
      I1 => u_datapath_u_gpreg_n0080(10),
      I2 => u_datapath_Mmux_xbus5101,
      I3 => u_datapath_u_gpreg_psa,
      LO => u_datapath_Mmux_xbus5151_4092
    );
  u_datapath_Mmux_ybus1737 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(16),
      I1 => u_datapath_Mmux_ybus1722_4100,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus1737_4101
    );
  u_datapath_Mmux_ybus53110 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(10),
      I1 => u_datapath_Mmux_ybus5161_4108,
      I2 => u_datapath_Mmux_ybus5231_5337,
      I3 => u_datapath_Mmux_ybus1124,
      LO => u_datapath_Mmux_ybus53110_4109
    );
  u_datapath_Mmux_xbus742 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(9),
      I2 => u_datapath_srf_rd(9),
      I3 => u_datapath_Mmux_xbus115,
      LO => u_datapath_Mmux_xbus742_4113
    );
  u_datapath_Mmux_xbus7414 : LUT4_L
    generic map(
      INIT => X"C0A0"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(9),
      I1 => u_datapath_u_gpreg_n0080(9),
      I2 => u_datapath_Mmux_xbus5101,
      I3 => u_datapath_u_gpreg_psa,
      LO => u_datapath_Mmux_xbus7414_4115
    );
  u_datapath_Mmux_ybus1537 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_pc(15),
      I1 => u_datapath_Mmux_ybus1522_4123,
      I2 => u_datapath_Mmux_ybus1124,
      I3 => u_datapath_Mmux_ybus523,
      LO => u_datapath_Mmux_ybus1537_4124
    );
  u_datapath_Mmux_xbus7148 : LUT4_L
    generic map(
      INIT => X"F5F4"
    )
    port map (
      I0 => u_decode_RDCONST_X_218,
      I1 => u_datapath_Mmux_xbus7119_4130,
      I2 => u_datapath_Mmux_xbus7131_4128,
      I3 => u_datapath_Mmux_xbus7114_4129,
      LO => u_datapath_Mmux_xbus7148_4131
    );
  u_datapath_Mmux_aluiny211_SW0 : LUT4_D
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => u_decode_WRREG_W_184,
      I1 => u_decode_REGNUM_W(0),
      I2 => u_decode_REGNUM_W(1),
      I3 => u_decode_REGNUM_W(3),
      LO => N2152,
      O => N497
    );
  u_datapath_Mmux_aluiny211 : LUT4_D
    generic map(
      INIT => X"0E00"
    )
    port map (
      I0 => u_decode_REGNUM_W(2),
      I1 => N497,
      I2 => u_datapath_aluconst_y,
      I3 => u_datapath_GND_12_o_alufunc_4_equal_65_o,
      LO => N2153,
      O => u_datapath_Mmux_aluiny211_2050
    );
  u_datapath_Mmux_xbus71217 : LUT3_L
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => u_decode_CONST_IFDR(6),
      I1 => u_decode_CONST_ZERO84_214,
      I2 => u_decode_CONST_ZERO82_213,
      LO => u_datapath_Mmux_xbus71217_4173
    );
  u_datapath_Mmux_xbus59111 : LUT4_L
    generic map(
      INIT => X"CA00"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0075(4),
      I1 => u_datapath_u_gpreg_n0080(4),
      I2 => u_datapath_u_gpreg_psa,
      I3 => u_datapath_Mmux_xbus114,
      LO => u_datapath_Mmux_xbus5911
    );
  u_datapath_Mmux_xbus262 : LUT4_D
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_srf_rd(1),
      I2 => u_datapath_Mmux_xbus115,
      I3 => ma_dr(1),
      LO => N2154,
      O => u_datapath_Mmux_xbus262_4181
    );
  u_decode_REG_FWD_Y0 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_WRPR_W_203,
      I1 => u_decode_RDPR_Y_201,
      LO => N2155,
      O => u_decode_REG_FWD_Y0_4185
    );
  u_decode_REG_FWD_Y19 : LUT4_D
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => u_decode_REGNUM_W_0_1_5312,
      I1 => u_decode_REGNUM_W_1_1_5310,
      I2 => u_decode_REGNUM_Y_0_1_5317,
      I3 => u_decode_REGNUM_Y_1_1_5316,
      LO => N2156,
      O => u_decode_REG_FWD_Y19_4186
    );
  u_datapath_const_zero42340 : LUT4_D
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_datapath_const_zero4230_4189,
      I2 => u_datapath_const_zero4235_4190,
      I3 => u_datapath_const_zero42323_4192,
      LO => N2157,
      O => u_datapath_const_zero42340_4193
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116105 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE_11_GND_6_o_Select_554_o1,
      I3 => u_decode_INSTR_STATE_9_T_BCC_equal_518_o1_827,
      LO => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o116105_4244
    );
  u_datapath_const_zero421121 : LUT4_D
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_CONST_IFDR(0),
      I1 => u_datapath_Mmux_aluiny2325,
      I2 => u_datapath_const_zero42117_4247,
      I3 => u_datapath_Mmux_aluiny2324,
      LO => N2158,
      O => u_datapath_const_zero421121_4248
    );
  u_datapath_const_zero421515 : LUT4_D
    generic map(
      INIT => X"3350"
    )
    port map (
      I0 => u_decode_CONST_IFDR(5),
      I1 => u_decode_CONST_IFDR(6),
      I2 => u_decode_CONST_ZERO84_214,
      I3 => u_decode_CONST_ZERO82_213,
      LO => N2159,
      O => u_datapath_const_zero421515_4262
    );
  u_datapath_const_zero421521 : LUT4_D
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_CONST_SIGN82_216,
      I1 => u_decode_CONST_SIGN122_217,
      I2 => u_decode_CONST_ZERO82_213,
      I3 => u_datapath_Mmux_w_bcc31,
      LO => N2160,
      O => u_datapath_const_zero421521_4263
    );
  u_datapath_const_zero421536 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_CONST_SIGN8_215,
      I1 => u_decode_CONST_ZERO84_214,
      LO => N2161,
      O => u_datapath_const_zero421536_4265
    );
  u_datapath_const_zero422 : LUT3_L
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => u_decode_CONST_IFDR(3),
      I1 => u_decode_CONST_ZERO42_210,
      I2 => u_decode_CONST_ZERO4_209,
      LO => u_datapath_const_zero422_4272
    );
  u_datapath_const_zero4244 : LUT4_D
    generic map(
      INIT => X"F5F4"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_datapath_const_zero4214_4274,
      I2 => u_datapath_const_zero427_4273,
      I3 => u_datapath_const_zero4219_4275,
      LO => N2162,
      O => u_datapath_const_zero4244_4276
    );
  u_datapath_Mmux_aluiny2621 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(3),
      I1 => ma_dr(3),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      LO => N2163,
      O => u_datapath_Mmux_aluiny262
    );
  u_datapath_Mmux_aluiny2612 : LUT4_D
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny263_4286,
      I2 => u_datapath_Mmux_aluiny262,
      I3 => u_datapath_Mmux_ybus56120_4293,
      LO => N2164,
      O => u_datapath_Mmux_aluiny2612_4287
    );
  u_datapath_Mmux_ybus5622 : LUT4_L
    generic map(
      INIT => X"0AC0"
    )
    port map (
      I0 => u_mult_MACL(3),
      I1 => u_mult_MACH(3),
      I2 => u_decode_RDMACH_Y_187,
      I3 => u_decode_RDMACL_Y_188,
      LO => u_datapath_Mmux_ybus5622_4289
    );
  u_datapath_Mmux_ybus5655 : LUT2_D
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_decode_RDREG_Y_182,
      I1 => u_decode_RDCONST_Y_219,
      LO => N2165,
      O => u_datapath_Mmux_ybus4847
    );
  u_datapath_n0649_inv69 : LUT4_D
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE_14_13,
      I2 => u_decode_INSTR_STATE(5),
      I3 => u_decode_INSTR_STATE(14),
      LO => N2166,
      O => u_datapath_n0649_inv69_4297
    );
  u_datapath_Mmux_aluout329 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout126,
      I1 => u_datapath_Mmux_aluiny1212_4498,
      LO => u_datapath_Mmux_aluout329_4302
    );
  u_datapath_Mmux_aluiny3221 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(9),
      I1 => ma_dr(9),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      LO => N2167,
      O => u_datapath_Mmux_aluiny322_4306
    );
  u_datapath_Mmux_aluiny323 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny321_2070,
      I1 => u_datapath_Mmux_aluiny213,
      LO => N2168,
      O => u_datapath_Mmux_aluiny323_4307
    );
  u_datapath_Mmux_aluiny3212 : LUT4_D
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny323_4307,
      I2 => u_datapath_Mmux_aluiny322_4306,
      I3 => u_datapath_Mmux_ybus74127_4313,
      LO => N2169,
      O => u_datapath_Mmux_aluiny3212_4308
    );
  u_datapath_Mmux_ybus7421 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(9),
      I2 => u_datapath_Mmux_ybus113,
      I3 => u_datapath_srf_rd(9),
      LO => u_datapath_Mmux_ybus7421_4309
    );
  u_datapath_Mmux_ybus745 : LUT2_L
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_mult_MACL(9),
      I1 => u_decode_RDSR_Y_189,
      LO => u_datapath_Mmux_ybus745_4310
    );
  u_datapath_Mmux_ybus7485 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_decode_RDMACL_Y_188,
      I1 => u_decode_RDMACH_Y_187,
      LO => N2170,
      O => u_datapath_Mmux_ybus7185
    );
  u_datapath_Mmux_aluout742 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout125,
      I1 => u_datapath_Mmux_aluout124_2061,
      I2 => u_datapath_aluiny(23),
      I3 => u_datapath_Mmux_xbus3424_3916,
      LO => u_datapath_Mmux_aluout742_4314
    );
  u_datapath_Mmux_aluiny3121 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(8),
      I1 => ma_dr(8),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      LO => N2171,
      O => u_datapath_Mmux_aluiny3121_4319
    );
  u_datapath_Mmux_aluiny3131 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_xbus712,
      I1 => u_datapath_Mmux_aluiny213,
      LO => N2172,
      O => u_datapath_Mmux_aluiny3131_4320
    );
  u_datapath_Mmux_aluiny31121 : LUT4_D
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny3131_4320,
      I2 => u_datapath_Mmux_aluiny3121_4319,
      I3 => u_datapath_Mmux_ybus71127_4327,
      LO => N2173,
      O => u_datapath_Mmux_aluiny3112
    );
  u_datapath_Mmux_ybus7121 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(8),
      I2 => u_datapath_Mmux_ybus113,
      I3 => u_datapath_srf_rd(8),
      LO => u_datapath_Mmux_ybus7121_4322
    );
  u_datapath_Mmux_aluiny302 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(7),
      I1 => ma_dr(7),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      LO => N2174,
      O => u_datapath_Mmux_aluiny302_4333
    );
  u_datapath_Mmux_aluiny3014 : LUT4_D
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny304_4334,
      I2 => u_datapath_Mmux_aluiny302_4333,
      I3 => u_datapath_Mmux_ybus68125_4346,
      LO => N2175,
      O => u_datapath_Mmux_aluiny3014_4335
    );
  u_datapath_Mmux_aluout2384 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout2348_4337,
      I3 => u_datapath_u_alu_SUM(16),
      LO => N2176,
      O => u_datapath_Mmux_aluout2384_4338
    );
  u_datapath_Mmux_ybus682 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => ma_dr(7),
      I2 => u_datapath_Mmux_ybus113,
      I3 => u_datapath_srf_rd(7),
      LO => u_datapath_Mmux_ybus682_4340
    );
  u_datapath_Mmux_aluout593 : LUT4_L
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => u_decode_ALUFUNC(0),
      I1 => u_datapath_Mmux_aluout2331,
      I2 => u_datapath_Mmux_aluout124_2061,
      I3 => u_datapath_aluiny(15),
      LO => u_datapath_Mmux_aluout593_4347
    );
  u_datapath_Mmux_aluout422 : LUT4_D
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(24),
      I3 => u_datapath_Mmux_aluiny3112,
      LO => N2177,
      O => u_datapath_Mmux_aluout422_4356
    );
  u_datapath_Mmux_aluout4284 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout4248,
      I3 => u_datapath_u_alu_SUM(24),
      LO => N2178,
      O => u_datapath_Mmux_aluout4284_4358
    );
  u_datapath_Mmux_aluout552 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny214_4106,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_Mmux_aluout125,
      I3 => u_datapath_Mmux_xbus2124_3966,
      LO => u_datapath_Mmux_aluout552_4360
    );
  u_datapath_Mmux_aluiny293 : LUT4_D
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_datapath_const_zero421317_4175,
      I2 => ma_dr(6),
      I3 => u_datapath_Mmux_aluiny210_2049,
      LO => N2179,
      O => u_datapath_Mmux_aluiny293_4365
    );
  u_datapath_Mmux_aluiny294 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(6),
      I1 => u_datapath_Mmux_aluiny211_2050,
      LO => N2180,
      O => u_datapath_Mmux_aluiny294_4366
    );
  u_datapath_Mmux_aluiny2914 : LUT4_D
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny293_4365,
      I2 => u_datapath_Mmux_aluiny294_4366,
      I3 => u_datapath_Mmux_ybus65125_4377,
      LO => N2181,
      O => u_datapath_Mmux_aluiny2914_4367
    );
  u_datapath_Mmux_aluout2584 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout2548_4369,
      I3 => u_datapath_u_alu_SUM(17),
      LO => N2182,
      O => u_datapath_Mmux_aluout2584_4370
    );
  u_datapath_Mmux_ybus652 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => reg_fwd_y,
      I1 => u_datapath_Mmux_ybus113,
      I2 => u_datapath_srf_rd(6),
      I3 => ma_dr(6),
      LO => u_datapath_Mmux_ybus652_4372
    );
  u_datapath_Mmux_aluout67 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout124_2061,
      I1 => u_datapath_aluiny(26),
      LO => u_datapath_Mmux_aluout67_4380
    );
  u_datapath_Mmux_aluout442 : LUT4_D
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(25),
      I3 => u_datapath_Mmux_aluiny3212_4308,
      LO => N2183,
      O => u_datapath_Mmux_aluout442_4384
    );
  u_datapath_Mmux_aluout4484 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout4448,
      I3 => u_datapath_u_alu_SUM(25),
      LO => N2184,
      O => u_datapath_Mmux_aluout4484_4386
    );
  u_datapath_Mmux_aluout622 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny314_4082,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_Mmux_aluout125,
      I3 => u_datapath_Mmux_xbus2324_3951,
      LO => u_datapath_Mmux_aluout622_4388
    );
  u_datapath_Mmux_aluiny283 : LUT4_D
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => ma_dr(5),
      I2 => u_datapath_Mmux_aluiny210_2049,
      I3 => u_datapath_const_zero42340_4193,
      LO => N2185,
      O => u_datapath_Mmux_aluiny283_4393
    );
  u_datapath_Mmux_aluiny2814 : LUT4_D
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny283_4393,
      I2 => u_datapath_Mmux_aluiny284_4394,
      I3 => u_datapath_Mmux_ybus62125_4406,
      LO => N2186,
      O => u_datapath_Mmux_aluiny2814_4395
    );
  u_datapath_Mmux_aluout2784 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout2748_4397,
      I3 => u_datapath_u_alu_SUM(18),
      LO => N2187,
      O => u_datapath_Mmux_aluout2784_4398
    );
  u_datapath_Mmux_ybus626 : LUT4_L
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => u_mult_MACH(5),
      I1 => u_datapath_Mmux_ybus2613_2047,
      I2 => u_datapath_Mmux_ybus2615,
      I3 => u_datapath_const_zero42340_4193,
      LO => u_datapath_Mmux_ybus626_4401
    );
  u_datapath_Mmux_aluout97 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout124_2061,
      I1 => u_datapath_aluiny(27),
      LO => u_datapath_Mmux_aluout97_4408
    );
  u_datapath_Mmux_aluout4684 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout4648,
      I3 => u_datapath_u_alu_SUM(26),
      LO => N2188,
      O => u_datapath_Mmux_aluout4684_4414
    );
  u_datapath_Mmux_aluout6521 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_aluiny(20),
      I1 => u_datapath_Mmux_aluout124_2061,
      I2 => u_datapath_Mmux_aluout125,
      I3 => u_datapath_Mmux_xbus2824_3940,
      LO => u_datapath_Mmux_aluout6521_4416
    );
  u_datapath_Mmux_aluiny272 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(4),
      I1 => ma_dr(4),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      LO => N2189,
      O => u_datapath_Mmux_aluiny272_4421
    );
  u_datapath_Mmux_aluiny2714 : LUT4_D
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => u_datapath_Mmux_aluiny110,
      I1 => u_datapath_Mmux_aluiny274_4422,
      I2 => u_datapath_Mmux_aluiny272_4421,
      I3 => u_datapath_Mmux_ybus59125_4433,
      LO => N2190,
      O => u_datapath_Mmux_aluiny2714_4423
    );
  u_datapath_Mmux_aluout292 : LUT4_D
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(19),
      I3 => u_datapath_Mmux_aluiny2612_4287,
      LO => N2191,
      O => u_datapath_Mmux_aluout292_4424
    );
  u_datapath_Mmux_ybus596 : LUT4_L
    generic map(
      INIT => X"88F8"
    )
    port map (
      I0 => u_mult_MACH(4),
      I1 => u_datapath_Mmux_ybus2613_2047,
      I2 => u_datapath_Mmux_ybus2615,
      I3 => u_datapath_const_zero4244_4276,
      LO => u_datapath_Mmux_ybus596_4428
    );
  u_datapath_Mmux_aluout122 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout124_2061,
      I1 => u_datapath_Mmux_aluout125,
      I2 => u_datapath_aluiny(28),
      I3 => u_datapath_Mmux_xbus4424_3888,
      LO => u_datapath_Mmux_aluout1221_4434
    );
  u_datapath_Mmux_aluiny23224 : LUT4_D
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_decode_CONST_IFDR(2),
      I1 => u_datapath_Mmux_aluiny2325,
      I2 => u_datapath_Mmux_aluiny232111_4443,
      I3 => u_datapath_Mmux_aluiny2324,
      LO => N2192,
      O => u_datapath_Mmux_aluiny23224_4444
    );
  u_datapath_Mmux_ybus48105 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDGBR_Y_194,
      I1 => u_decode_RDPR_Y_201,
      I2 => u_decode_RDVBR_Y_198,
      I3 => u_decode_RDSR_Y_189,
      LO => N2193,
      O => u_datapath_Mmux_ybus48105_4451
    );
  u_datapath_Mmux_aluout482 : LUT4_D
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(27),
      I3 => u_datapath_Mmux_aluiny314_4082,
      LO => N2194,
      O => u_datapath_Mmux_aluout482_4452
    );
  u_datapath_Mmux_aluout682 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_aluiny(21),
      I1 => u_datapath_Mmux_aluout124_2061,
      I2 => u_datapath_Mmux_aluout125,
      I3 => u_datapath_Mmux_xbus3024_3929,
      LO => u_datapath_Mmux_aluout682_4455
    );
  u_datapath_Mmux_aluout3448 : LUT4_D
    generic map(
      INIT => X"B6E0"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_u_alu_B_EOR_20_Q,
      I3 => u_datapath_Mmux_xbus2824_3940,
      LO => N2195,
      O => u_datapath_Mmux_aluout3448_4461
    );
  u_datapath_Mmux_aluout152 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout125,
      I1 => u_datapath_Mmux_aluout124_2061,
      I2 => u_datapath_Mmux_xbus4624_3884,
      I3 => u_datapath_aluiny(29),
      LO => u_datapath_Mmux_aluout152_4463
    );
  u_datapath_Mmux_aluout502 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(12),
      I3 => u_datapath_aluiny(28),
      LO => N2196,
      O => u_datapath_Mmux_aluout502_4468
    );
  u_datapath_Mmux_aluout712 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout125,
      I1 => u_datapath_Mmux_aluout124_2061,
      I2 => u_datapath_aluiny(22),
      I3 => u_datapath_Mmux_xbus3224_3925,
      LO => u_datapath_Mmux_aluout712_4471
    );
  u_datapath_Mmux_aluout362 : LUT4_D
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(21),
      I3 => u_datapath_Mmux_aluiny2814_4395,
      LO => N2197,
      O => u_datapath_Mmux_aluout362_4476
    );
  u_datapath_Mmux_aluout3648 : LUT4_L
    generic map(
      INIT => X"B6E0"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_u_alu_B_EOR_21_Q,
      I3 => u_datapath_Mmux_xbus3024_3929,
      LO => u_datapath_Mmux_aluout3648_4477
    );
  u_datapath_Mmux_aluout182 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_aluiny(30),
      I1 => u_datapath_Mmux_aluout124_2061,
      I2 => u_datapath_Mmux_aluout125,
      I3 => u_datapath_Mmux_xbus5124_3873,
      LO => u_datapath_Mmux_aluout182_4480
    );
  u_datapath_Mmux_aluout522 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(13),
      I3 => u_datapath_aluiny(29),
      LO => N2198,
      O => u_datapath_Mmux_aluout522_4485
    );
  u_datapath_Mmux_aluout5284 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout5248,
      I3 => u_datapath_u_alu_SUM(29),
      LO => N2199,
      O => u_datapath_Mmux_aluout5284_4487
    );
  u_datapath_Mmux_w_bcc32 : LUT4_D
    generic map(
      INIT => X"EE05"
    )
    port map (
      I0 => u_decode_RDWBUS_Z_223,
      I1 => N542,
      I2 => N541,
      I3 => u_datapath_Mmux_aluout3105_4495,
      LO => N2200,
      O => u_datapath_Mmux_w_bcc32_2038
    );
  u_datapath_Mmux_aluout39 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout126,
      I1 => u_datapath_Mmux_aluiny112_4522,
      LO => u_datapath_Mmux_aluout39_4492
    );
  u_datapath_Mmux_aluout3884 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout3848_4500,
      I3 => u_datapath_u_alu_SUM(22),
      LO => N2201,
      O => u_datapath_Mmux_aluout3884_4501
    );
  u_datapath_Mmux_aluout572 : LUT4_D
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_Mmux_aluout234,
      I1 => u_datapath_Mmux_aluout123,
      I2 => u_datapath_aluiny(14),
      I3 => u_datapath_aluiny(30),
      LO => N2202,
      O => u_datapath_Mmux_aluout572_4515
    );
  u_datapath_Mmux_aluout5748 : LUT4_L
    generic map(
      INIT => X"BE60"
    )
    port map (
      I0 => u_decode_ALUFUNC(1),
      I1 => u_decode_ALUFUNC(0),
      I2 => u_datapath_Mmux_xbus5124_3873,
      I3 => u_datapath_u_alu_B_EOR_30_Q,
      LO => u_datapath_Mmux_aluout5748_4516
    );
  u_datapath_Mmux_aluout4084 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout4048,
      I3 => u_datapath_u_alu_SUM(23),
      LO => N2203,
      O => u_datapath_Mmux_aluout4084_4525
    );
  u_decode_REG_CONF2 : LUT4_D
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1210,
      I1 => u_decode_INSTR_STATE_3_PWR_6_o_equal_184_o,
      I2 => u_decode_INSTR_STATE(5),
      I3 => u_decode_EX_RDPR_Y,
      LO => N2204,
      O => u_decode_REG_CONF2_4527
    );
  u_decode_REG_CONF18 : LUT4_L
    generic map(
      INIT => X"A8A0"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(0),
      I1 => u_decode_EX_REGNUM_X(0),
      I2 => u_decode_REG_CONF9_4528,
      I3 => u_decode_REG_CONF713_734,
      LO => u_decode_REG_CONF18_4529
    );
  u_decode_Mmux_EX_ALUFUNC711 : LUT3_L
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_Mram_n186925,
      I2 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      LO => u_decode_Mmux_EX_ALUFUNC711_4540
    );
  u_decode_Mmux_EX_ALUFUNC7139 : LUT4_L
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_ALUFUNC796_4544,
      I2 => u_decode_Mmux_EX_ALUFUNC7107_4545,
      I3 => u_decode_Mmux_EX_ALUFUNC744_4542,
      LO => u_decode_Mmux_EX_ALUFUNC7139_4546
    );
  u_decode_Mmux_EX_ALUFUNC7151 : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1,
      I1 => u_decode_Mmux_EX_ALUFUNC55,
      I2 => u_decode_INSTR_STATE(3),
      I3 => u_decode_Mmux_EX_ALUFUNC53,
      LO => u_decode_Mmux_EX_ALUFUNC7151_4547
    );
  u_decode_Mmux_EX_ALUFUNC444 : LUT3_L
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      LO => u_decode_Mmux_EX_ALUFUNC444_4554
    );
  u_decode_Mmux_EX_ALUFUNC4144 : LUT3_L
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(2),
      I1 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o121112,
      I2 => u_decode_INSTR_STATE_3_INSTR_STATE_3_OR_158_o,
      LO => u_decode_Mmux_EX_ALUFUNC4144_4561
    );
  u_decode_Mmux_EX_ALUFUNC22 : LUT3_L
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2,
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE(15),
      LO => u_decode_Mmux_EX_ALUFUNC22_4562
    );
  u_decode_Mmux_EX_ALUFUNC297 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC240,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_0_2,
      I2 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I3 => u_decode_INSTR_STATE_11_GND_6_o_select_777_OUT_2_1,
      LO => u_decode_Mmux_EX_ALUFUNC297_4566
    );
  u_decode_Mmux_EX_ALUFUNC2201 : LUT3_L
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC51,
      I1 => u_decode_Mmux_EX_ALUFUNC2189_4572,
      I2 => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_0_Q,
      LO => u_decode_Mmux_EX_ALUFUNC2201_4573
    );
  u_datapath_Mmux_w_bcc3195 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_datapath_Mmux_xbus2124_3966,
      I1 => u_datapath_Mmux_xbus2324_3951,
      I2 => u_datapath_Mmux_xbus3024_3929,
      I3 => u_datapath_Mmux_xbus2824_3940,
      LO => u_datapath_Mmux_w_bcc3195_4583
    );
  u_datapath_Mmux_w_bcc3272 : LUT4_D
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_datapath_Mmux_w_bcc3235_4587,
      I1 => u_datapath_Mmux_xbus5689_4283,
      I2 => u_datapath_xbus(2),
      I3 => u_datapath_Mmux_w_bcc3160_4582,
      LO => N2205,
      O => u_datapath_Mmux_w_bcc3272_4588
    );
  u_datapath_Mmux_w_bcc3388 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_datapath_Mmux_aluout71105_4475,
      I1 => u_datapath_Mmux_aluout68105_4459,
      I2 => u_datapath_Mmux_aluout15117,
      I3 => u_datapath_Mmux_aluout3494_4462,
      LO => u_datapath_Mmux_w_bcc3388_4594
    );
  u_datapath_Mmux_w_bcc3526 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_decode_T_SFTSET_227,
      I1 => u_datapath_u_shfter_Y_v_32_2,
      I2 => u_datapath_Mmux_xbus5324_3879,
      I3 => u_datapath_Mmux_xbus330_4158,
      LO => N2206,
      O => u_datapath_Mmux_w_bcc3526_4600
    );
  u_datapath_const_zero422376 : LUT4_L
    generic map(
      INIT => X"A0B3"
    )
    port map (
      I0 => u_decode_CONST_IFDR(1),
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_datapath_Mmux_aluiny2324,
      I3 => N546,
      LO => u_datapath_const_zero422376_4271
    );
  u_datapath_Mmux_ybus597 : LUT4_D
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_mult_MACL(4),
      I1 => u_decode_RDSR_Y_189,
      I2 => u_decode_RDMACL_Y_188,
      I3 => u_datapath_Mmux_ybus261131,
      LO => N2207,
      O => u_datapath_Mmux_ybus597_4429
    );
  u_datapath_Mmux_ybus627 : LUT4_D
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_mult_MACL(5),
      I1 => u_decode_RDSR_Y_189,
      I2 => u_decode_RDMACL_Y_188,
      I3 => u_datapath_Mmux_ybus261131,
      LO => N2208,
      O => u_datapath_Mmux_ybus627_4402
    );
  u_datapath_Mmux_ybus657 : LUT4_D
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_mult_MACL(6),
      I1 => u_decode_RDSR_Y_189,
      I2 => u_decode_RDMACL_Y_188,
      I3 => u_datapath_Mmux_ybus261131,
      LO => N2209,
      O => u_datapath_Mmux_ybus657_4374
    );
  u_datapath_Mmux_ybus687 : LUT4_D
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_mult_MACL(7),
      I1 => u_decode_RDSR_Y_189,
      I2 => u_decode_RDMACL_Y_188,
      I3 => u_datapath_Mmux_ybus261131,
      LO => N2210,
      O => u_datapath_Mmux_ybus687_4342
    );
  u_datapath_Mmux_aluiny233 : LUT4_D
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_datapath_Mmux_aluiny23234_4445,
      I3 => u_datapath_Mmux_aluiny23224_4444,
      LO => N2211,
      O => u_datapath_Mmux_aluiny233_4441
    );
  u_datapath_Mmux_aluiny304 : LUT4_D
    generic map(
      INIT => X"2022"
    )
    port map (
      I0 => u_datapath_aluconst_y,
      I1 => u_datapath_const_zero42152_4261,
      I2 => u_decode_CONST_ZERO8_212,
      I3 => u_datapath_const_zero421551_4266,
      LO => N2212,
      O => u_datapath_Mmux_aluiny304_4334
    );
  u_datapath_Mmux_aluiny23211 : LUT4_D
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => u_decode_CONST_SIGN8_215,
      I1 => u_decode_CONST_ZERO84_214,
      I2 => u_decode_CONST_ZERO82_213,
      I3 => u_decode_CONST_ZERO8_212,
      LO => N2213,
      O => u_datapath_Mmux_aluiny2321_2152
    );
  u_datapath_u_divider_Qo_v11 : LUT4_D
    generic map(
      INIT => X"596A"
    )
    port map (
      I0 => u_datapath_Mmux_xbus5324_3879,
      I1 => u_datapath_sr_8_Q,
      I2 => u_datapath_u_divider_Mcompar_SUBGT_cy(31),
      I3 => u_datapath_u_divider_Mcompar_ADDLT_cy(31),
      LO => N2214,
      O => u_datapath_u_divider_Qo_v_bdd0
    );
  u_datapath_u_divider_Qo_v21 : LUT4_D
    generic map(
      INIT => X"C963"
    )
    port map (
      I0 => u_datapath_sr_8_Q,
      I1 => u_datapath_Mmux_xbus5324_3879,
      I2 => u_datapath_u_divider_Mcompar_SUBGT_cy(31),
      I3 => u_datapath_u_divider_Mcompar_ADDLT_cy(31),
      LO => N2215,
      O => u_datapath_u_divider_Qo_v_bdd1
    );
  u_datapath_Mmux_ybus5324 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => u_decode_RDREG_Y_2_5334,
      I1 => u_decode_RDPC_Y_2_5330,
      I2 => u_decode_RDCONST_Y_219,
      LO => N2216,
      O => u_datapath_Mmux_ybus1124
    );
  u_datapath_Mmux_aluiny210_SW0_SW0 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_REGNUM_W(3),
      I1 => u_decode_REGNUM_W(2),
      I2 => u_decode_REGNUM_W(1),
      I3 => u_decode_REGNUM_W(0),
      LO => N2217,
      O => N556
    );
  u_datapath_Mmux_aluiny210 : LUT4_D
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_WRREG_W_184,
      I1 => N556,
      I2 => u_datapath_aluconst_y,
      I3 => u_datapath_GND_12_o_alufunc_4_equal_65_o,
      LO => N2218,
      O => u_datapath_Mmux_aluiny210_2049
    );
  u_datapath_Mmux_aluout5992_SW1 : LUT3_L
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout231,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout5956_4349,
      LO => N581
    );
  u_datapath_Mmux_aluout2191_SW1 : LUT3_L
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout2170_4513,
      LO => N586
    );
  u_datapath_Mmux_aluout1891_SW1 : LUT3_D
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout1870_4483,
      LO => N2219,
      O => N589
    );
  u_datapath_Mmux_aluout694_SW0 : LUT3_D
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout673,
      LO => N2220,
      O => N600
    );
  u_datapath_Mmux_aluout694_SW1 : LUT3_D
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout673,
      LO => N2221,
      O => N601
    );
  u_datapath_Mmux_aluout8083_SW0 : LUT3_D
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout8062,
      LO => N2222,
      O => N603
    );
  u_datapath_Mmux_aluout8083_SW1 : LUT3_D
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout8062,
      LO => N2223,
      O => N604
    );
  u_datapath_Mmux_aluout7783_SW0 : LUT3_D
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout121,
      I2 => u_datapath_Mmux_aluout7762,
      LO => N2224,
      O => N606
    );
  u_datapath_Mmux_aluout7783_SW1 : LUT3_D
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout7762,
      LO => N2225,
      O => N607
    );
  u_datapath_Mmux_aluout7179_SW1 : LUT3_L
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout7158,
      LO => N610
    );
  u_datapath_Mmux_aluout6879_SW1 : LUT3_L
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout6858,
      LO => N613
    );
  u_datapath_Mmux_aluout6579_SW1 : LUT3_L
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout6558,
      LO => N616
    );
  u_decode_REG_CONF109 : LUT4_D
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => N642,
      I1 => u_decode_EX_ALUFUNC(0),
      I2 => u_decode_EX_ALUFUNC(2),
      I3 => N643,
      LO => N2226,
      O => u_decode_REG_CONF109_4532
    );
  u_datapath_Mmux_w_bcc3506 : LUT4_L
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => N645,
      I1 => u_datapath_Mmux_w_bcc3365_4593,
      I2 => u_datapath_Mmux_w_bcc3418_4596,
      I3 => N646,
      LO => u_datapath_Mmux_w_bcc3506_4599
    );
  u_datapath_Mmux_aluiny232111_SW0 : LUT4_L
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => u_decode_ALUFUNC(3),
      I1 => u_decode_ALUFUNC(2),
      I2 => u_decode_ALUFUNC(1),
      I3 => u_decode_ALUFUNC(0),
      LO => N648
    );
  u_datapath_Mmux_aluiny23251_SW0 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_CONST_SIGN82_216,
      I1 => u_decode_CONST_SIGN8_215,
      I2 => u_decode_CONST_SIGN122_217,
      LO => N650
    );
  u_datapath_Mmux_xbus6534_SW0 : LUT4_L
    generic map(
      INIT => X"A088"
    )
    port map (
      I0 => u_datapath_Mmux_xbus6524_4021,
      I1 => u_datapath_u_gpreg_n0075(6),
      I2 => u_datapath_u_gpreg_n0080(6),
      I3 => u_datapath_u_gpreg_psa,
      LO => N652
    );
  u_mult_Mmux_RESULT_REGION48_0_136_SW0 : LUT4_D
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_mult_ADDRESULT(50),
      I1 => u_mult_ADDRESULT(51),
      I2 => u_mult_ADDRESULT(57),
      I3 => u_mult_ADDRESULT(58),
      LO => N2227,
      O => N684
    );
  u_datapath_const_zero422130 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_CONST_ZERO84_214,
      I1 => N686,
      I2 => u_datapath_const_zero42217_3952,
      I3 => u_datapath_const_zero422117_3953,
      LO => N2228,
      O => u_datapath_const_zero422130_3954
    );
  ma_dr_3_43_SW0 : LUT4_L
    generic map(
      INIT => X"A0C0"
    )
    port map (
      I0 => dati(3),
      I1 => dati(11),
      I2 => ma_adr(1),
      I3 => Mmux_n023411,
      LO => N692
    );
  u_mult_Mmux_BH171 : LUT4_D
    generic map(
      INIT => X"DDCD"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd3_1_5339,
      I1 => u_mult_STATE_FSM_FFd1_1566,
      I2 => u_mult_STATE_FSM_FFd4_1569,
      I3 => u_mult_STATE_FSM_FFd2_1567,
      LO => N2229,
      O => u_mult_Mmux_BH17
    );
  u_datapath_Mmux_xbus1131 : LUT4_D
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => u_datapath_n0706,
      I1 => u_datapath_n0714,
      I2 => u_datapath_Mmux_xbus571,
      I3 => reg_fwd_x,
      LO => N2230,
      O => u_datapath_Mmux_xbus113
    );
  u_datapath_Mmux_xbus1121 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_datapath_n0706,
      I1 => u_datapath_n0714,
      I2 => u_datapath_Mmux_xbus571,
      I3 => reg_fwd_x,
      LO => N2231,
      O => u_datapath_Mmux_xbus112
    );
  u_decode_INSTR_STATE_9_T_BCC_equal_518_o1 : LUT4_D
    generic map(
      INIT => X"A695"
    )
    port map (
      I0 => u_decode_INSTR_STATE(9),
      I1 => u_decode_T_CMPSET_224,
      I2 => u_datapath_cmpresult,
      I3 => u_datapath_Mmux_w_bcc3720_4608,
      LO => N2232,
      O => u_decode_INSTR_STATE_9_T_BCC_equal_518_o1_827
    );
  u_datapath_const_zero421317_SW0_SW0 : LUT3_L
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => u_decode_CONST_IFDR(6),
      I1 => u_datapath_Mmux_aluiny2321_2152,
      I2 => u_datapath_Mmux_aluiny2326,
      LO => N706
    );
  u_mult_Mmux_RESULT_REGION48_0_155_SW0 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_mult_ADDRESULT(52),
      I1 => u_mult_ADDRESULT(53),
      LO => N710
    );
  u_datapath_Mmux_xbus110 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(13),
      LO => u_datapath_Mmux_xbus110_4024
    );
  u_datapath_Mmux_xbus130 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(14),
      LO => u_datapath_Mmux_xbus130_4014
    );
  u_datapath_Mmux_xbus150 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(15),
      LO => u_datapath_Mmux_xbus150_4001
    );
  u_datapath_Mmux_xbus170 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(16),
      LO => u_datapath_Mmux_xbus170_3988
    );
  u_datapath_Mmux_xbus190 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(17),
      LO => u_datapath_Mmux_xbus190_3975
    );
  u_datapath_const_zero42117_SW0 : LUT4_L
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => u_decode_CONST_ZERO42_210,
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_decode_ALUFUNC_1_1_5333,
      I3 => u_decode_ALUFUNC(0),
      LO => N712
    );
  u_datapath_Mmux_ybus2613_SW1 : LUT3_L
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => u_decode_RDCONST_Y_219,
      I1 => u_decode_RDMACL_Y_188,
      I2 => u_decode_RDMACH_Y_187,
      LO => N720
    );
  u_datapath_Mmux_w_bcc356_SW0 : LUT4_L
    generic map(
      INIT => X"FD7F"
    )
    port map (
      I0 => u_datapath_Mmux_w_bcc323_4575,
      I1 => u_datapath_Mmux_xbus5324_3879,
      I2 => u_datapath_u_alu_B_EOR_31_Q,
      I3 => u_datapath_u_alu_SUM(31),
      LO => N725
    );
  u_decode_IF_ISSUE130_SW0 : LUT2_D
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_MAC_STALL_SENSE,
      I1 => u_decode_MAC_STALL1,
      LO => N2233,
      O => N732
    );
  u_datapath_Mmux_xbus2630_SW0 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u_datapath_Mmux_xbus262_4181,
      I1 => u_datapath_Mmux_xbus26111_4182,
      LO => N734
    );
  u_datapath_Mmux_w_bcc3437 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => N739,
      I1 => u_datapath_Mmux_aluout21117_4514,
      I2 => u_datapath_Mmux_aluout4084_4525,
      I3 => u_datapath_Mmux_aluout5784_4517,
      LO => u_datapath_Mmux_w_bcc3437_4597
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_21 : LUT4_L
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => N741,
      I1 => u_decode_T_CMPSET_224,
      I2 => u_datapath_cmpresult,
      I3 => u_datapath_Mmux_w_bcc3720_4608,
      LO => u_decode_INSTR_STATE_3_GND_6_o_select_190_OUT_3_2
    );
  u_datapath_Mmux_w_bcc3326 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => N745,
      I1 => u_datapath_Mmux_aluout9120,
      I2 => u_datapath_Mmux_aluout2784_4398,
      I3 => u_datapath_Mmux_aluout4684_4414,
      LO => u_datapath_Mmux_w_bcc3326_4591
    );
  u_datapath_Mmux_aluout55105 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N754,
      I1 => N753,
      I2 => u_datapath_Mmux_aluout5512_4362,
      I3 => u_datapath_u_alu_SUM(2),
      LO => N2234,
      O => u_datapath_Mmux_aluout55105_4364
    );
  u_datapath_Mmux_aluout5084_SW1 : LUT4_L
    generic map(
      INIT => X"FCF4"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout231,
      I2 => u_datapath_Mmux_aluout502_4468,
      I3 => u_datapath_Mmux_aluout5048,
      LO => N757
    );
  u_datapath_Mmux_aluout4884_SW1 : LUT4_L
    generic map(
      INIT => X"FCF4"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout231,
      I2 => u_datapath_Mmux_aluout482_4452,
      I3 => u_datapath_Mmux_aluout4848,
      LO => N760
    );
  u_datapath_Mmux_aluout3484_SW0 : LUT4_L
    generic map(
      INIT => X"F8F0"
    )
    port map (
      I0 => u_datapath_logic_arith,
      I1 => u_datapath_Mmux_aluout231,
      I2 => u_datapath_Mmux_aluout342_4460,
      I3 => u_datapath_Mmux_aluout3448_4461,
      LO => N762
    );
  u_datapath_Mmux_aluout2994 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => N766,
      I1 => N765,
      I2 => u_datapath_Mmux_aluout232_2055,
      I3 => u_datapath_u_alu_SUM(19),
      LO => N2235,
      O => u_datapath_Mmux_aluout2994_4426
    );
  u_datapath_Mmux_xbus4829_SW1 : LUT2_L
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_datapath_Mmux_xbus571,
      I1 => u_datapath_srf_rd(2),
      LO => N775
    );
  u_datapath_Mmux_xbus5630_SW1 : LUT2_L
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_datapath_Mmux_xbus571,
      I1 => u_datapath_srf_rd(3),
      LO => N778
    );
  u_datapath_Mmux_xbus6824_SW1 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_datapath_pc(7),
      I1 => u_datapath_n0706,
      I2 => u_datapath_Mmux_xbus1121_2035,
      LO => N781
    );
  u_datapath_Mmux_ybus2629 : LUT4_L
    generic map(
      INIT => X"0511"
    )
    port map (
      I0 => u_decode_RDSR_Y_189,
      I1 => N798,
      I2 => N799,
      I3 => u_datapath_u_gpreg_psb,
      LO => u_datapath_Mmux_ybus2629_4506
    );
  u_datapath_Mmux_aluiny261_SW2 : LUT4_L
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => u_decode_CONST_IFDR(3),
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_Mmux_aluiny2324,
      LO => N832
    );
  u_datapath_const_zero421586 : LUT4_D
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => N834,
      I1 => N835,
      I2 => u_datapath_const_zero42152_4261,
      I3 => u_datapath_const_zero421521_4263,
      LO => N2236,
      O => u_datapath_const_zero421586_4267
    );
  u_datapath_Mmux_w_bcc3749_SW1 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_T_CMPSET_224,
      I1 => u_decode_INSTR_STATE(5),
      I2 => u_decode_INSTR_STATE_3_PWR_6_o_equal_183_o,
      I3 => u_datapath_cmpresult,
      LO => N840
    );
  u_datapath_Mmux_w_bcc3749_SW2 : LUT4_L
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => u_decode_INSTR_STATE(5),
      I1 => u_decode_INSTR_STATE_3_PWR_6_o_equal_183_o,
      I2 => u_decode_T_CMPSET_224,
      I3 => u_datapath_cmpresult,
      LO => N841
    );
  u_datapath_Mmux_ybus48119 : LUT4_D
    generic map(
      INIT => X"F0E4"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4852_4450,
      I1 => N848,
      I2 => N849,
      I3 => u_datapath_Mmux_ybus4841_4448,
      LO => N2237,
      O => u_datapath_Mmux_ybus29
    );
  u_datapath_const_zero422332_SW0 : LUT3_L
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => u_decode_CONST_ZERO44_211,
      I1 => u_decode_ALUFUNC(3),
      I2 => u_decode_ALUFUNC(0),
      LO => N853
    );
  u_decode_Mmux_EX_REGNUM_Z2332 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_Mmux_EX_REGNUM_Z236_3758,
      I1 => u_decode_Mmux_EX_REGNUM_Z233_3757,
      I2 => u_decode_Mmux_EX_REGNUM_Z2316_3759,
      I3 => u_decode_Mmux_EX_REGNUM_Z2330_3760,
      LO => u_decode_Mmux_EX_REGNUM_Z2332_3761
    );
  u_decode_INSTR_STATE_14_131 : LUT4_D
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE(4),
      I3 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      LO => N2238,
      O => u_decode_INSTR_STATE_14_13
    );
  u_decode_INSTR_STATE_5_GND_6_o_equal_395_o1 : LUT4_D
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o11,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      LO => N2239,
      O => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o
    );
  u_decode_INSTR_STATE_11_GND_6_o_equal_774_o_11_1 : LUT3_D
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => u_decode_Mmux_INSTR_STATE21_5332,
      I1 => u_decode_Mmux_INSTR_STATE31_5335,
      I2 => u_decode_INSTR_STATE(9),
      LO => N2240,
      O => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_11 : LUT3_D
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => u_decode_INSTR_STATE(0),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE(2),
      LO => N2241,
      O => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_1
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_11 : LUT3_D
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_Mmux_INSTR_STATE91_5321,
      I2 => u_decode_INSTR_STATE(3),
      LO => N2242,
      O => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_1
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1121_SW0 : LUT4_D
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_C(63),
      I2 => u_mult_MACH(31),
      I3 => u_mult_ADDRESULT(63),
      LO => N2243,
      O => N903
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223 : LUT4_D
    generic map(
      INIT => X"5350"
    )
    port map (
      I0 => N915,
      I1 => N916,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1229_3800,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT112,
      LO => N2244,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT122
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW2 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(40),
      I1 => N325,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N936
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW4 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(39),
      I1 => N327,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N939
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW6 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(43),
      I1 => N329,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N942
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW8 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(38),
      I1 => N331,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N945
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW10 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(37),
      I1 => N333,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N948
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW12 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(36),
      I1 => N335,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N951
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW14 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(35),
      I1 => N337,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N954
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW16 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(34),
      I1 => N339,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N957
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW18 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(42),
      I1 => N341,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N960
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW20 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(33),
      I1 => N343,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N963
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW22 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(46),
      I1 => N345,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N966
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW24 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(45),
      I1 => N347,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N969
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1251_SW26 : LUT4_L
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => u_mult_ADDRESULT(44),
      I1 => N349,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT111,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      LO => N972
    );
  u_datapath_Mmux_xbus5630_SW0 : LUT4_D
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => N1000,
      I3 => u_datapath_srf_rd(3),
      LO => N2245,
      O => N777
    );
  u_datapath_Mmux_xbus4829_SW0 : LUT4_D
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => N1002,
      I3 => u_datapath_srf_rd(2),
      LO => N2246,
      O => N774
    );
  u_decode_IF_DR_15_reduce_nor_74_o163_SW0 : LUT3_L
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => if_dr(12),
      I1 => if_dr(15),
      I2 => u_decode_IF_DR_15_reduce_nor_74_o113_3716,
      LO => N1006
    );
  u_decode_INSTR_STATE_3_INSTR_STATE_3_OR_158_o1 : LUT4_D
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I3 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      LO => N2247,
      O => u_decode_INSTR_STATE_3_INSTR_STATE_3_OR_158_o
    );
  u_mult_Mmux_BH71_SW0 : LUT2_L
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd1_1566,
      I1 => u_mult_STATE_FSM_FFd4_1569,
      LO => N1008
    );
  u_decode_IF_DR_15_reduce_nor_74_o37_SW0 : LUT4_L
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => if_dr(0),
      I1 => if_dr(3),
      I2 => if_dr(8),
      I3 => if_dr(14),
      LO => N1004
    );
  u_decode_INSTR_STATE_3_GND_6_o_equal_180_o_3_1 : LUT4_D
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_Mmux_INSTR_STATE911,
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE(3),
      LO => N2248,
      O => u_decode_INSTR_STATE_3_GND_6_o_equal_180_o
    );
  u_decode_INSTR_STATE_3_GND_6_o_Select_214_o11 : LUT4_D
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(2),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE(1),
      I3 => u_decode_INSTR_STATE(0),
      LO => N2249,
      O => u_decode_INSTR_STATE_3_GND_6_o_Select_214_o1
    );
  u_decode_Mmux_GND_6_o_GND_6_o_MUX_332_o131 : LUT4_D
    generic map(
      INIT => X"FBF3"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_Mmux_INSTR_STATE91_5321,
      I2 => u_decode_INSTR_STATE(3),
      I3 => u_decode_INSTR_STATE(0),
      LO => N2250,
      O => u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o
    );
  u_decode_INSTR_STATE_3_X_6_o_equal_290_o_2_1 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE(2),
      LO => N2251,
      O => u_decode_INSTR_STATE_3_X_6_o_equal_290_o
    );
  u_decode_REG_CONF45 : LUT4_D
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_EX_ALUFUNC(4),
      I1 => u_decode_WB1_REGNUM_W(2),
      I2 => N1019,
      I3 => u_decode_EX_ALUFUNC(3),
      LO => N2252,
      O => u_decode_REG_CONF45_4531
    );
  u_datapath_Mmux_xbus2630_SW1 : LUT2_L
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u_datapath_Mmux_xbus262_4181,
      I1 => u_datapath_Mmux_xbus26111_4182,
      LO => N1031
    );
  u_datapath_Mmux_aluiny2814_SW0_SW0 : LUT4_L
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => u_datapath_u_gpreg_reg0(5),
      I1 => ma_dr(5),
      I2 => u_datapath_Mmux_aluiny211_2050,
      I3 => u_datapath_Mmux_aluiny210_2049,
      LO => N1033
    );
  u_datapath_Mmux_aluiny261_SW3 : LUT2_L
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u_decode_CONST_IFDR(3),
      I1 => u_datapath_Mmux_aluiny2324,
      LO => N1037
    );
  u_datapath_Mmux_ybus1121 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDVBR_Y_198,
      I1 => N1041,
      I2 => reg_fwd_y,
      I3 => u_datapath_Mmux_ybus482_2136,
      LO => N2253,
      O => u_datapath_Mmux_ybus112
    );
  u_datapath_Mmux_aluout7479_SW1 : LUT3_L
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout7458,
      LO => N1052
    );
  u_datapath_Mmux_aluout6279_SW1 : LUT3_L
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout6258,
      LO => N1055
    );
  u_datapath_Mmux_aluout3279_SW1 : LUT3_L
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u_datapath_Mmux_aluout121,
      I1 => u_datapath_logic_arith,
      I2 => u_datapath_Mmux_aluout3258,
      LO => N1060
    );
  u_datapath_Mmux_aluout18117_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_datapath_Mmux_aluout572_4515,
      I1 => u_datapath_Mmux_aluout402_4523,
      I2 => u_datapath_Mmux_aluout1820_4482,
      I3 => u_datapath_Mmux_aluout232_2055,
      LO => N1069
    );
  u_decode_IF_ISSUE74 : LUT4_L
    generic map(
      INIT => X"A088"
    )
    port map (
      I0 => u_decode_Mmux_DELAY_JUMP1422,
      I1 => N1098,
      I2 => N1099,
      I3 => u_decode_INSTR_STATE_9_T_BCC_equal_518_o1_827,
      LO => u_decode_IF_ISSUE74_4252
    );
  u_decode_SLOT_DISPATCH_AND_29_o48 : LUT4_D
    generic map(
      INIT => X"AAAC"
    )
    port map (
      I0 => N1102,
      I1 => N1101,
      I2 => u_decode_SLOT_DISPATCH_AND_29_o6_4279,
      I3 => u_decode_IF_ISSUE131_746,
      LO => N2254,
      O => u_decode_SLOT_DISPATCH_AND_29_o48_4280
    );
  u_datapath_Mmux_ybus265 : LUT4_D
    generic map(
      INIT => X"FE10"
    )
    port map (
      I0 => u_decode_CONST_ZERO4_209,
      I1 => N546,
      I2 => N1127,
      I3 => N1128,
      LO => N2255,
      O => u_datapath_Mmux_ybus265_4504
    );
  u_decode_INSTR_STATE_3_PWR_6_o_equal_183_o_3_1 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      LO => N2256,
      O => u_decode_INSTR_STATE_3_PWR_6_o_equal_183_o
    );
  u_datapath_Mmux_ybus5919_SW0 : LUT4_L
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(4),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0076(4),
      LO => N795
    );
  u_datapath_Mmux_ybus6219_SW0 : LUT4_L
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(5),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0076(5),
      LO => N792
    );
  u_datapath_Mmux_ybus6819_SW0 : LUT4_L
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(7),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0076(7),
      LO => N786
    );
  u_datapath_Mmux_ybus7124_SW0 : LUT4_L
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(8),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0076(8),
      LO => N807
    );
  u_datapath_Mmux_ybus7424_SW0 : LUT4_L
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(9),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0076(9),
      LO => N804
    );
  u_datapath_Mmux_aluiny2714_SW1_SW0 : LUT3_L
    generic map(
      INIT => X"1D"
    )
    port map (
      I0 => u_datapath_GND_12_o_alufunc_4_equal_65_o,
      I1 => u_datapath_aluconst_y,
      I2 => u_datapath_const_zero4244_4276,
      LO => N1147
    );
  u_datapath_Mmux_ybus3667_SW1 : LUT4_L
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => u_decode_RDMACH_Y_187,
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDMACL_Y_188,
      I3 => N1152,
      LO => N563
    );
  u_decode_EX_MA_SZ_1_411 : LUT4_D
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(2),
      I3 => u_decode_EX_MA_SZ_0_14,
      LO => N2257,
      O => u_decode_EX_MA_SZ_1_41
    );
  u_decode_out181 : LUT4_D
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => u_decode_IR(9),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(9),
      I3 => u_decode_INSTR_STATE(11),
      LO => N2258,
      O => u_decode_INSTR_STATE_11_reduce_or_534_o
    );
  u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o_11_1 : LUT4_D
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => u_decode_IR(10),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(10),
      I3 => u_decode_INSTR_STATE(11),
      LO => N2259,
      O => u_decode_INSTR_STATE_11_PWR_6_o_equal_647_o
    );
  u_decode_EX_WRREG_Z111 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_2_1,
      I1 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I3 => u_decode_n2485,
      LO => N2260,
      O => u_decode_EX_WRREG_Z11
    );
  u_decode_Mmux_DELAY_JUMP12321 : LUT4_D
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE(10),
      I2 => u_decode_INSTR_STATE(11),
      I3 => u_decode_Mmux_EX_ALUFUNC51,
      LO => N2261,
      O => u_decode_Mmux_DELAY_JUMP1232
    );
  u_decode_EX_RDREG_X48 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_Mram_n18692,
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_Mmux_EX_ALUFUNC240,
      I3 => u_decode_Mmux_EX_ALUFUNC53,
      LO => u_decode_EX_RDREG_X48_3622
    );
  u_decode_Mmux_EX_REGNUM_X2420_SW0 : LUT4_L
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => u_decode_IR(1),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(1),
      I3 => u_decode_INSTR_STATE(3),
      LO => N1160
    );
  u_decode_INSTR_STATE_5_X_6_o_equal_391_o_3_1 : LUT4_D
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => N1164,
      I1 => u_decode_Mmux_INSTR_STATE91_5321,
      I2 => u_decode_INSTR_STATE(0),
      I3 => u_decode_INSTR_STATE(3),
      LO => N2262,
      O => u_decode_INSTR_STATE_5_X_6_o_equal_391_o
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_11 : LUT4_D
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => N1168,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(1),
      I3 => u_decode_IF_DR_EVT(0),
      LO => N2263,
      O => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_21 : LUT4_D
    generic map(
      INIT => X"4744"
    )
    port map (
      I0 => N1170,
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      I3 => u_decode_IF_DR_EVT(3),
      LO => N2264,
      O => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2
    );
  u_decode_REG_CONF26 : LUT4_D
    generic map(
      INIT => X"444F"
    )
    port map (
      I0 => u_decode_EX_REGNUM_Y(0),
      I1 => u_decode_REG_CONF711_740,
      I2 => N317,
      I3 => N1190,
      LO => N2265,
      O => u_decode_REG_CONF26_4530
    );
  u_decode_Mmux_EX_REGNUM_X22211_SW0 : LUT4_L
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u_decode_IR(8),
      I1 => u_decode_IR(9),
      I2 => u_decode_INSTR_STATE_SEL,
      I3 => u_decode_INSTR_SEQ_3_INSTR_SEQ_3_OR_346_o,
      LO => N1196
    );
  u_decode_Mmux_IF_DR_EVT101_SW0 : LUT4_L
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => u_decode_INSTR_STATE_SEL,
      I1 => u_decode_IR(3),
      I2 => event_info_i(3),
      I3 => u_decode_DELAY_SLOT_MASKINT_AND_15_o109_3772,
      LO => N1203
    );
  u_mult_Mmux_RESULT_REGION48_0_136_SW1 : LUT3_L
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => u_mult_ADDRESULT(54),
      I1 => u_mult_ADDRESULT(55),
      I2 => u_mult_ADDRESULT(59),
      LO => N1130
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21232 : LUT4_D
    generic map(
      INIT => X"CCCA"
    )
    port map (
      I0 => N1227,
      I1 => N1228,
      I2 => u_mult_Mmux_RESULT_REGION48_0_161_3860,
      I3 => u_mult_Mmux_RESULT_REGION48_0_136_3859,
      LO => N2266,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT212
    );
  u_datapath_Mmux_ybus56120_SW0_SW1 : LUT3_L
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => u_datapath_Mmux_ybus4821,
      I1 => u_datapath_Mmux_ybus5637_4290,
      I2 => u_datapath_Mmux_ybus112,
      LO => N1231
    );
  u_decode_REG_CONF134_SW11 : LUT4_L
    generic map(
      INIT => X"FF8F"
    )
    port map (
      I0 => u_decode_WB1_WRPR_W_1079,
      I1 => u_decode_REG_CONF2_4527,
      I2 => slot,
      I3 => N732,
      LO => N1235
    );
  u_datapath_Mmux_xbus26111_SW0 : LUT3_L
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => u_decode_RDGBR_X_193,
      I1 => u_decode_RDCONST_X_218,
      I2 => u_decode_RDPC_X_205,
      LO => N1243
    );
  u_datapath_Mmux_aluiny123_SW0 : LUT4_L
    generic map(
      INIT => X"CDCF"
    )
    port map (
      I0 => u_decode_CONST_IFDR(0),
      I1 => u_decode_CONST_ZERO4_209,
      I2 => u_datapath_const_zero422332_4270,
      I3 => u_datapath_Mmux_aluiny2322_2151,
      LO => N1251
    );
  u_decode_Mmux_DELAY_JUMP1263111 : LUT4_D
    generic map(
      INIT => X"7300"
    )
    port map (
      I0 => N1255,
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_PWR_6_o_INSTR_STATE_1_MUX_390_o,
      I3 => u_decode_Mmux_DELAY_JUMP12638_3473,
      LO => N2267,
      O => u_decode_Mmux_DELAY_JUMP1263
    );
  u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_5_Q : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o,
      I1 => u_decode_n2483,
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => N1257,
      LO => N2268,
      O => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_0_Q
    );
  u_datapath_Mmux_ybus3667_SW0_SW1 : LUT4_L
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => u_mult_MACL(0),
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDSR_Y_189,
      I3 => u_decode_RDMACH_Y_187,
      LO => N1263
    );
  u_decode_Mmux_DELAY_JUMP12118 : LUT4_L
    generic map(
      INIT => X"D5C0"
    )
    port map (
      I0 => u_decode_INSTR_STATE(14),
      I1 => u_decode_Mmux_DELAY_JUMP1222,
      I2 => N1265,
      I3 => u_decode_Mmux_DELAY_JUMP1217_3530,
      LO => u_decode_Mmux_DELAY_JUMP12118_3531
    );
  u_decode_Mmux_EX_REGNUM_X2423_SW0 : LUT4_L
    generic map(
      INIT => X"FAEA"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_Mmux_INSTR_STATE911,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_0_1,
      I3 => u_decode_INSTR_STATE_1_PWR_6_o_mux_475_OUT_3_Q,
      LO => N1273
    );
  u_decode_out51_SW1 : LUT3_D
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => u_decode_IR(2),
      I1 => u_decode_IR(1),
      I2 => u_decode_IR(0),
      LO => N2269,
      O => N1287
    );
  u_decode_Mmux_EX_REGNUM_X44 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_Mmux_EX_REGNUM_X25_757,
      I1 => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_1_Q,
      I2 => u_decode_INSTR_STATE(9),
      I3 => u_decode_Mmux_EX_REGNUM_X24,
      LO => u_decode_Mmux_EX_REGNUM_X44_3766
    );
  u_decode_n24831 : LUT4_D
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(0),
      I2 => u_decode_INSTR_STATE(3),
      I3 => N1291,
      LO => N2270,
      O => u_decode_n2483
    );
  u_decode_Mmux_EX_REGNUM_X84 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_decode_Mmux_EX_REGNUM_X25_757,
      I1 => u_decode_INSTR_SEQ_3_INSTR_STATE_11_select_381_OUT_3_Q,
      I2 => u_decode_INSTR_STATE(11),
      I3 => u_decode_Mmux_EX_REGNUM_X24,
      LO => u_decode_Mmux_EX_REGNUM_X84_3764
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21212_SW0_SW0 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u_mult_MACH(31),
      I1 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I2 => u_mult_C(63),
      LO => N1297
    );
  u_decode_Mmux_IF_DR_EVT1511 : LUT4_D
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => if_dr(13),
      I1 => N1303,
      I2 => u_decode_IF_DR_15_reduce_nor_74_o73_3715,
      I3 => u_decode_IF_DR_15_reduce_nor_74_o163_3719,
      LO => N2271,
      O => u_decode_Mmux_IF_DR_EVT151
    );
  u_decode_out51 : LUT4_D
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => N1307,
      I1 => u_decode_IF_DR_EVT(0),
      I2 => u_decode_IF_DR_EVT(1),
      I3 => N1308,
      LO => N2272,
      O => u_decode_INSTR_STATE_3_INV_50_o
    );
  u_datapath_Mmux_xbus5659_SW1 : LUT4_L
    generic map(
      INIT => X"EF45"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_srf_rd(3),
      I2 => u_datapath_Mmux_xbus571,
      I3 => ma_dr(3),
      LO => N1207
    );
  u_datapath_Mmux_xbus4858_SW1 : LUT4_L
    generic map(
      INIT => X"EF45"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_srf_rd(2),
      I2 => u_datapath_Mmux_xbus571,
      I3 => ma_dr(2),
      LO => N1210
    );
  u_datapath_n0649_inv177_rstpot : LUT4_D
    generic map(
      INIT => X"DCFC"
    )
    port map (
      I0 => u_decode_WB1_WRREG_W_1087,
      I1 => u_decode_WRPC_Z_207,
      I2 => N1319,
      I3 => u_decode_REG_CONF1091,
      LO => N2273,
      O => u_datapath_n0649_inv177_rstpot_4677
    );
  u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT121 : LUT4_D
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => N749,
      I1 => N1323,
      I2 => u_decode_WB1_WRREG_W_1087,
      I3 => u_decode_REG_CONF1092,
      LO => N2274,
      O => u_decode_Mmux_WB_MACSEL1_1_GND_6_o_mux_0_OUT12
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1141 : LUT4_D
    generic map(
      INIT => X"04AE"
    )
    port map (
      I0 => u_mult_ADDRESULT(63),
      I1 => N1333,
      I2 => N682,
      I3 => N919,
      LO => N2275,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT114
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1241 : LUT4_D
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT122,
      I1 => N682,
      I2 => N1225,
      I3 => N1337,
      LO => N2276,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT124
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT361 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => u_mult_ADDRESULT(32),
      I1 => N919,
      I2 => N1345,
      I3 => N1346,
      LO => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT36_3853
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323 : LUT4_D
    generic map(
      INIT => X"0415"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N919,
      I2 => N1349,
      I3 => N1348,
      LO => N2277,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT123
    );
  u_mult_Mmux_RESULT_REGION48_0_1160_SW0 : LUT4_L
    generic map(
      INIT => X"A200"
    )
    port map (
      I0 => u_mult_MACH(31),
      I1 => u_mult_ABH2_16_mand_1296,
      I2 => u_mult_SHIFT,
      I3 => u_mult_PM(47),
      LO => N918
    );
  u_datapath_Mmux_aluout7712 : LUT4_D
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_Mmux_aluiny112_4522,
      I2 => u_datapath_Mmux_aluout775_4329,
      I3 => u_datapath_Mmux_aluout772_4328,
      LO => N2278,
      O => u_datapath_Mmux_aluout7712_4330
    );
  u_datapath_Mmux_aluout8012 : LUT4_D
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u_datapath_Mmux_aluout123,
      I1 => u_datapath_Mmux_aluiny1212_4498,
      I2 => u_datapath_Mmux_aluout805_4352,
      I3 => u_datapath_Mmux_aluout802_4351,
      LO => N2279,
      O => u_datapath_Mmux_aluout8012_4353
    );
  u_datapath_Mmux_ybus2666_SW1_SW2 : LUT4_L
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => u_mult_MACL(1),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_decode_RDSR_Y_189,
      LO => N1351
    );
  u_datapath_Mmux_xbus2114 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_xbus211_3963,
      I1 => u_datapath_Mmux_xbus115,
      I2 => u_datapath_srf_rd(18),
      I3 => N1353,
      LO => N2280,
      O => u_datapath_Mmux_xbus2114_3964
    );
  u_datapath_Mmux_xbus2314 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_xbus231_3948,
      I1 => u_datapath_Mmux_xbus115,
      I2 => u_datapath_srf_rd(19),
      I3 => N1355,
      LO => N2281,
      O => u_datapath_Mmux_xbus2314_3949
    );
  u_datapath_Mmux_xbus2814 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_xbus281_3937,
      I1 => u_datapath_Mmux_xbus115,
      I2 => u_datapath_srf_rd(20),
      I3 => N1357,
      LO => N2282,
      O => u_datapath_Mmux_xbus2814_3938
    );
  u_datapath_Mmux_xbus3014 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_Mmux_xbus301_3926,
      I1 => u_datapath_Mmux_xbus115,
      I2 => u_datapath_srf_rd(21),
      I3 => N1359,
      LO => N2283,
      O => u_datapath_Mmux_xbus3014_3927
    );
  u_decode_Mmux_DELAY_JUMP13321 : LUT4_D
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_INSTR_STATE(14),
      LO => N2284,
      O => u_decode_Mmux_DELAY_JUMP1332
    );
  u_decode_n3183_15_1 : LUT4_D
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_INSTR_STATE(14),
      LO => N2285,
      O => u_decode_n3183
    );
  u_datapath_Mmux_xbus461 : LUT4_D
    generic map(
      INIT => X"F080"
    )
    port map (
      I0 => dati(29),
      I1 => mr_access_sz(1),
      I2 => reg_fwd_x,
      I3 => ma_dr_15_1_731,
      LO => N2286,
      O => u_datapath_Mmux_xbus461_3880
    );
  u_decode_Mmux_DELAY_JUMP13311 : LUT4_D
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_INSTR_STATE(14),
      LO => N2287,
      O => u_decode_Mmux_DELAY_JUMP1331
    );
  u_datapath_Mmux_xbus96 : LUT4_L
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(12),
      I1 => u_datapath_u_gpreg_n0075(12),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      LO => u_datapath_Mmux_xbus96_4038
    );
  u_decode_EX_MA_SZ_1_511 : LUT4_D
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => N1369,
      I1 => u_decode_INSTR_STATE(4),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_2,
      I3 => u_decode_INSTR_STATE(5),
      LO => N2288,
      O => u_decode_EX_MA_SZ_1_51_774
    );
  u_datapath_Mmux_xbus320 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => u_datapath_Mmux_xbus571,
      I2 => u_datapath_srf_rd(22),
      LO => u_datapath_Mmux_xbus320_3920
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_21 : LUT4_D
    generic map(
      INIT => X"47FF"
    )
    port map (
      I0 => u_decode_IR(2),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      I3 => u_decode_INSTR_STATE(3),
      LO => N2289,
      O => u_decode_INSTR_STATE_3_GND_6_o_select_490_OUT_1_2
    );
  u_decode_EX_WRREG_Z14 : LUT4_L
    generic map(
      INIT => X"F0E0"
    )
    port map (
      I0 => u_decode_INSTR_STATE(3),
      I1 => u_decode_INSTR_STATE(2),
      I2 => u_decode_Mmux_DELAY_JUMP1503,
      I3 => N1373,
      LO => u_decode_EX_WRREG_Z14_3662
    );
  u_decode_Mmux_EX_REGNUM_Z2345_SW0 : LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u_decode_INSTR_STATE_5_GND_6_o_select_414_OUT_2_1,
      I1 => u_decode_INSTR_STATE_5_X_6_o_equal_391_o,
      I2 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      LO => N1375
    );
  u_datapath_Mmux_ybus937_SW0 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDREG_Y_182,
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDCONST_Y_219,
      I3 => N1381,
      LO => N718
    );
  u_datapath_Mmux_ybus1137_SW0 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDREG_Y_182,
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDCONST_Y_219,
      I3 => N1383,
      LO => N714
    );
  u_datapath_Mmux_ybus1337_SW0 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDREG_Y_182,
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDCONST_Y_219,
      I3 => N1385,
      LO => N716
    );
  u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o11 : LUT4_D
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => u_decode_IR(10),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(10),
      I3 => u_decode_INSTR_STATE(11),
      LO => N2290,
      O => u_decode_INSTR_STATE_11_INSTR_SEQ_3_Select_650_o1
    );
  u_datapath_Mmux_aluiny261_SW4 : LUT4_L
    generic map(
      INIT => X"AA30"
    )
    port map (
      I0 => u_datapath_pc(3),
      I1 => u_datapath_Mmux_xbus711,
      I2 => u_datapath_Mmux_xbus5411_2129,
      I3 => u_datapath_n0706,
      LO => N1237
    );
  u_datapath_Mmux_xbus11111 : LUT3_D
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => u_datapath_Mmux_xbus711,
      I1 => u_datapath_Mmux_xbus5411_2129,
      I2 => u_datapath_const_zero422130_3954,
      LO => N2291,
      O => u_datapath_Mmux_xbus1111
    );
  u_datapath_Mmux_ybus2666_SW0_SW1 : LUT4_L
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => u_mult_MACL(1),
      I1 => u_decode_RDCONST_Y_219,
      I2 => u_decode_RDSR_Y_189,
      I3 => u_decode_RDMACH_Y_187,
      LO => N1389
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT72_SW1 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => u_mult_ADDRESULT(30),
      I1 => N919,
      I2 => N1348,
      I3 => N1349,
      LO => N1391
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT66_SW1 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => u_mult_ADDRESULT(29),
      I1 => N919,
      I2 => N1348,
      I3 => N1349,
      LO => N1393
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT57_SW1 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => u_mult_ADDRESULT(26),
      I1 => N919,
      I2 => N1348,
      I3 => N1349,
      LO => N1395
    );
  u_datapath_Mmux_aluout215 : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_datapath_aluiny(15),
      I1 => u_datapath_Mmux_aluout126,
      I2 => u_decode_ALUFUNC(0),
      I3 => u_datapath_Mmux_aluout212_4510,
      LO => u_datapath_Mmux_aluout215_4511
    );
  u_decode_REG_CONF712_SW2 : LUT4_L
    generic map(
      INIT => X"8400"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(3),
      I1 => u_decode_EX_WRREG_Z,
      I2 => u_decode_EX_REGNUM_Z(3),
      I3 => u_decode_EX_REGNUM_Z(0),
      LO => N1401
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT21212_SW1_SW0 : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_mult_C(63),
      I1 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I2 => u_mult_MACH(31),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT113,
      LO => N1403
    );
  u_decode_EX_RDREG_X89_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_EX_WRREG_Z22_3582,
      I1 => u_decode_EX_WRREG_Z26_3583,
      I2 => u_decode_EX_RDREG_X19_3621,
      I3 => N1406,
      LO => N1387
    );
  u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_31 : LUT4_D
    generic map(
      INIT => X"00B8"
    )
    port map (
      I0 => u_decode_IR(2),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      I3 => u_decode_INSTR_STATE(3),
      LO => N2292,
      O => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3
    );
  u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o1 : LUT4_D
    generic map(
      INIT => X"47FF"
    )
    port map (
      I0 => u_decode_IR(9),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(9),
      I3 => u_decode_Mmux_INSTR_STATE151_5328,
      LO => N2293,
      O => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT54_SW1 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => u_mult_ADDRESULT(25),
      I1 => N919,
      I2 => N1348,
      I3 => N1349,
      LO => N1414
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT51_SW1 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => u_mult_ADDRESULT(24),
      I1 => N919,
      I2 => N1348,
      I3 => N1349,
      LO => N1416
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT48_SW1 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => u_mult_ADDRESULT(23),
      I1 => N919,
      I2 => N1348,
      I3 => N1349,
      LO => N1418
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT45_SW1 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => u_mult_ADDRESULT(22),
      I1 => N919,
      I2 => N1348,
      I3 => N1349,
      LO => N1420
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT42_SW1 : LUT4_L
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => u_mult_ADDRESULT(21),
      I1 => N919,
      I2 => N1348,
      I3 => N1349,
      LO => N1422
    );
  u_decode_EX_WRREG_Z88_SW0_SW0_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_EX_WRREG_Z53_3665,
      I1 => u_decode_EX_WRREG_Z78_3667,
      I2 => u_decode_EX_WRREG_Z22_3582,
      I3 => u_decode_EX_WRREG_Z26_3583,
      LO => N1424
    );
  u_decode_INSTR_STATE_14_141 : LUT4_D
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => u_decode_IR(12),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(12),
      I3 => u_decode_INSTR_STATE(13),
      LO => N2294,
      O => u_decode_INSTR_STATE_14_14
    );
  u_decode_Mmux_EX_REGNUM_X25_SW0 : LUT4_L
    generic map(
      INIT => X"B8FF"
    )
    port map (
      I0 => u_decode_IR(12),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(12),
      I3 => u_decode_INSTR_STATE(0),
      LO => N1434
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT2139_SW1_G : LUT4_D
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT741,
      I1 => u_mult_C(63),
      I2 => u_mult_MACH(31),
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1112_5344,
      LO => N2295,
      O => N1499
    );
  u_decode_Mmux_DELAY_JUMP17250 : LUT4_L
    generic map(
      INIT => X"FDA8"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_DELAY_JUMP1722_3183,
      I2 => u_decode_Mmux_DELAY_JUMP1725_3184,
      I3 => N1560,
      LO => u_decode_Mmux_DELAY_JUMP17250_3185
    );
  u_decode_EX_MA_SZ_1_4 : LUT4_L
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_EX_CONST_ZERO44,
      I1 => u_decode_EX_MA_SZ_1_1,
      I2 => u_decode_Mmux_DELAY_JUMP1241,
      I3 => N1572,
      LO => u_decode_EX_MA_SZ_1_4_3193
    );
  u_decode_Mmux_EX_ALUFUNC255_SW0 : LUT4_L
    generic map(
      INIT => X"2022"
    )
    port map (
      I0 => u_decode_INSTR_STATE(9),
      I1 => u_decode_INSTR_STATE(8),
      I2 => u_decode_Mmux_EX_ALUFUNC9321,
      I3 => u_decode_INSTR_STATE(10),
      LO => N1624
    );
  u_datapath_n0649_inv135_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => u_datapath_n0649_inv24_4296,
      I1 => u_decode_Mmux_DELAY_JUMP1422,
      I2 => u_decode_INSTR_STATE_13_236_3258,
      I3 => u_decode_Mmux_DELAY_JUMP1504,
      LO => N1626
    );
  u_decode_IF_ISSUE48 : LUT4_L
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_decode_IF_ISSUE111_755,
      I1 => u_decode_INSTR_STATE_11_GND_6_o_equal_774_o,
      I2 => u_decode_Mram_n186917,
      I3 => u_decode_Mmux_DELAY_JUMP14417_3235,
      LO => u_decode_IF_ISSUE48_4250
    );
  u_datapath_u_comparator_Mmux_Y_v_51_SW2 : LUT2_L
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_datapath_u_comparator_Mcompar_HI_cy(30),
      I1 => u_datapath_u_comparator_A_31_EQMSB_OR_510_o1,
      LO => N1658
    );
  u_decode_Mmux_DELAY_JUMP11911 : LUT4_D
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_INSTR_STATE(13),
      I2 => u_decode_INSTR_SEQ_ZERO,
      I3 => u_decode_Mmux_EX_ALUFUNC101,
      LO => N2296,
      O => u_decode_Mmux_DELAY_JUMP1191
    );
  u_datapath_u_shfter_Y_v_27_4 : LUT4_L
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => N1664,
      I2 => u_datapath_Mmux_xbus3024_3929,
      I3 => u_datapath_u_shfter_Y_v_10_21,
      LO => u_datapath_u_shfter_Y_v_27_4_3277
    );
  u_datapath_u_shfter_Y_v_26_4 : LUT4_L
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => u_decode_SFTFUNC(4),
      I1 => N1666,
      I2 => u_datapath_Mmux_xbus3224_3925,
      I3 => u_datapath_u_shfter_Y_v_10_21,
      LO => u_datapath_u_shfter_Y_v_26_4_3236
    );
  u_datapath_Mmux_xbus346 : LUT4_D
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(23),
      I1 => u_datapath_u_gpreg_n0075(23),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      LO => N2297,
      O => u_datapath_Mmux_xbus346_3913
    );
  u_datapath_Mmux_xbus466 : LUT4_L
    generic map(
      INIT => X"CAAC"
    )
    port map (
      I0 => u_datapath_u_gpreg_n0080(29),
      I1 => u_datapath_u_gpreg_n0075(29),
      I2 => u_datapath_u_gpreg_n0082,
      I3 => u_datapath_u_gpreg_n0077,
      LO => u_datapath_Mmux_xbus466_3881
    );
  u_decode_Mmux_EX_ALUFUNC7209_SW1 : LUT4_D
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_Mmux_EX_ALUFUNC7165_4549,
      I2 => u_decode_Mmux_EX_ALUFUNC7188_4550,
      I3 => u_decode_EX_MA_SZ_0_14,
      LO => N2298,
      O => N621
    );
  u_datapath_n0649_inv4 : LUT4_L
    generic map(
      INIT => X"F777"
    )
    port map (
      I0 => u_decode_INSTR_STATE(8),
      I1 => u_decode_INSTR_STATE(11),
      I2 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      I3 => u_decode_Mram_n186925,
      LO => u_datapath_n0649_inv4_4294
    );
  u_datapath_Mmux_w_bcc3631_SW1 : LUT4_L
    generic map(
      INIT => X"202A"
    )
    port map (
      I0 => u_decode_T_SFTSET_227,
      I1 => u_datapath_Mmux_xbus5324_3879,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => u_datapath_Mmux_xbus330_4158,
      LO => N634
    );
  u_decode_Mmux_DELAY_JUMP114_SW0 : LUT3_L
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(13),
      LO => N43
    );
  u_decode_Mmux_EX_ALUFUNC2168 : LUT4_L
    generic map(
      INIT => X"11F1"
    )
    port map (
      I0 => u_decode_INSTR_STATE(2),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE_3_GND_6_o_select_265_OUT_1_3,
      I3 => u_decode_INSTR_STATE(0),
      LO => u_decode_Mmux_EX_ALUFUNC2168_4570
    );
  u_datapath_Mmux_ybus5131_SW0 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_RDCONST_Y_219,
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => N1682,
      LO => N1134
    );
  u_decode_Mmux_DELAY_JUMP1725_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u_decode_INSTR_STATE(10),
      I1 => u_decode_INSTR_STATE(12),
      I2 => u_decode_INSTR_STATE(13),
      I3 => u_decode_INSTR_STATE_11_reduce_or_534_o,
      LO => N1686
    );
  u_datapath_u_shfter_Y_v_25_9 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus6232_4052,
      I3 => u_datapath_Mmux_xbus7479_4118,
      LO => u_datapath_u_shfter_Y_v_25_9_3219
    );
  u_datapath_u_shfter_Y_v_28_9 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_xbus(2),
      I3 => u_datapath_Mmux_xbus6568_4022,
      LO => u_datapath_u_shfter_Y_v_28_9_3270
    );
  u_datapath_u_shfter_Y_v_5_9 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus3824_3906,
      I3 => u_datapath_Mmux_xbus4624_3884,
      LO => u_datapath_u_shfter_Y_v_5_9_3207
    );
  u_datapath_u_shfter_Y_v_7_9 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus3424_3916,
      I3 => u_datapath_Mmux_xbus4224_3898,
      LO => u_datapath_u_shfter_Y_v_7_9_3205
    );
  u_datapath_u_shfter_Y_v_6_9 : LUT4_L
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u_decode_SFTFUNC(3),
      I1 => u_decode_SFTFUNC(0),
      I2 => u_datapath_Mmux_xbus3624_3910,
      I3 => u_datapath_Mmux_xbus4424_3888,
      LO => u_datapath_u_shfter_Y_v_6_9_3206
    );
  u_decode_Mmux_EX_ALUFUNC432 : LUT4_L
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => u_decode_INSTR_STATE(12),
      I1 => u_decode_Mmux_EX_ALUFUNC44_749,
      I2 => u_decode_Mmux_EX_ALUFUNC40_4551,
      I3 => N1692,
      LO => u_decode_Mmux_EX_ALUFUNC432_4553
    );
  u_decode_Mmux_EX_ALUFUNC927 : LUT4_L
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => u_decode_INSTR_STATE(11),
      I1 => u_decode_INSTR_SEQ_ZERO,
      I2 => u_decode_INSTR_SEQ_3_GND_6_o_equal_569_o,
      I3 => u_decode_INSTR_STATE_9_INSTR_STATE_8_OR_342_o,
      LO => u_decode_Mmux_EX_ALUFUNC927_3591
    );
  u_datapath_Mmux_aluout2311 : LUT4_D
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => u_datapath_Mmux_aluout1211_2114,
      I1 => u_decode_ALUFUNC(2),
      I2 => u_decode_ALUFUNC(3),
      I3 => u_decode_ALUFUNC(0),
      LO => N2299,
      O => u_datapath_Mmux_aluout231
    );
  u_mult_Mmux_RESULT_REGION48_0_1132_SW2 : LUT4_L
    generic map(
      INIT => X"E8FD"
    )
    port map (
      I0 => u_mult_ADDRESULT(63),
      I1 => u_mult_MACH(31),
      I2 => u_mult_C(63),
      I3 => N1710,
      LO => N1330
    );
  u_decode_Mmux_EX_ALUFUNC4202_SW0 : LUT4_D
    generic map(
      INIT => X"1505"
    )
    port map (
      I0 => u_decode_WB1_REGNUM_W(0),
      I1 => u_decode_EX_REGNUM_X(0),
      I2 => N1712,
      I3 => u_decode_REG_CONF713_734,
      LO => N2300,
      O => N727
    );
  u_datapath_u_comparator_A_31_EQMSB_AND_1176_o_SW1 : LUT4_L
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => u_datapath_u_comparator_EQLL,
      I1 => u_datapath_u_comparator_EQHH,
      I2 => u_datapath_u_comparator_EQHL,
      I3 => u_datapath_u_comparator_EQLH,
      LO => N1722
    );
  u_decode_Mmux_EX_ALUFUNC11142_SW0 : LUT4_L
    generic map(
      INIT => X"5557"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC51,
      I1 => u_decode_INSTR_STATE_3_GND_6_o_equal_179_o,
      I2 => u_decode_INSTR_STATE_5_GND_6_o_equal_387_o,
      I3 => N1724,
      LO => N1247
    );
  u_datapath_Mmux_w_bcc3100 : LUT4_L
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => u_datapath_Mmux_w_bcc374_4577,
      I1 => u_datapath_Mmux_xbus521_4089,
      I2 => u_datapath_Mmux_xbus5124_3873,
      I3 => N1726,
      LO => u_datapath_Mmux_w_bcc3100_4578
    );
  u_datapath_u_shfter_Y_v_32_13 : LUT4_L
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_10_21,
      I1 => u_decode_SFTFUNC(2),
      I2 => u_datapath_Mmux_xbus2630_4184,
      I3 => N1728,
      LO => u_datapath_u_shfter_Y_v_32_13_4161
    );
  u_decode_Mmux_EX_ALUFUNC44_SW1 : LUT4_L
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => u_decode_INSTR_STATE(13),
      I1 => u_decode_INSTR_STATE(15),
      I2 => u_decode_INSTR_STATE(12),
      I3 => u_decode_INSTR_STATE_11_reduce_or_534_o,
      LO => N1730
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11926 : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => u_decode_INSTR_SEQ_ZERO,
      I1 => u_decode_INSTR_STATE_5_GND_6_o_equal_395_o,
      I2 => u_decode_Mmux_DELAY_JUMP1210,
      I3 => N1734,
      LO => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11926_4199
    );
  u_decode_Mmux_EX_ALUFUNC2109_SW0 : LUT3_L
    generic map(
      INIT => X"98"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(0),
      I1 => u_decode_INSTR_SEQ(1),
      I2 => u_decode_INSTR_STATE(8),
      LO => N1670
    );
  u_datapath_u_shfter_Y_v_17_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1598,
      I1 => u_datapath_Mmux_xbus1324_4019,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => N1760,
      LO => N2301,
      O => u_datapath_sftout(15)
    );
  u_datapath_Mmux_xbus5124_SW0_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => u_datapath_pc(30),
      I1 => u_datapath_Mmux_xbus1111,
      I2 => u_datapath_Mmux_xbus113,
      I3 => u_datapath_Mmux_xbus112,
      LO => N1790
    );
  u_decode_Mmux_EX_ALUFUNC492_SW0 : LUT3_L
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => u_decode_INSTR_STATE(1),
      I1 => u_decode_INSTR_STATE(3),
      I2 => u_decode_INSTR_STATE(14),
      LO => N1684
    );
  u_datapath_u_shfter_Y_v_32_13_SW0_SW0 : LUT4_L
    generic map(
      INIT => X"4447"
    )
    port map (
      I0 => u_datapath_sr_0_Q,
      I1 => u_decode_SFTFUNC(4),
      I2 => u_datapath_Mmux_xbus5323_3878,
      I3 => u_datapath_Mmux_xbus5314_3877,
      LO => N1796
    );
  u_datapath_u_shfter_Y_v_18_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1594,
      I1 => u_datapath_Mmux_xbus1124_4029,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => N1802,
      LO => N2302,
      O => u_datapath_sftout(14)
    );
  u_datapath_u_shfter_Y_v_10_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1564,
      I1 => u_datapath_Mmux_xbus3024_3929,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => N1804,
      LO => N2303,
      O => u_datapath_sftout(22)
    );
  u_datapath_u_shfter_Y_v_12_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1608,
      I1 => u_datapath_Mmux_xbus2324_3951,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => N1806,
      LO => N2304,
      O => u_datapath_sftout(20)
    );
  u_datapath_u_shfter_Y_v_11_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1610,
      I1 => u_datapath_Mmux_xbus2824_3940,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => N1808,
      LO => N2305,
      O => u_datapath_sftout(21)
    );
  u_datapath_u_shfter_Y_v_15_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1612,
      I1 => u_datapath_Mmux_xbus1724_3993,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => N1810,
      LO => N2306,
      O => u_datapath_sftout(17)
    );
  u_datapath_u_shfter_Y_v_16_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1614,
      I1 => u_datapath_Mmux_xbus1524_4006,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => N1812,
      LO => N2307,
      O => u_datapath_sftout(16)
    );
  u_datapath_u_shfter_Y_v_19_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1596,
      I1 => u_datapath_Mmux_xbus1324_4019,
      I2 => u_datapath_u_shfter_Y_v_10_2,
      I3 => N1814,
      LO => N2308,
      O => u_datapath_sftout(13)
    );
  u_datapath_u_shfter_Y_v_20_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1566,
      I1 => u_datapath_Mmux_xbus1124_4029,
      I2 => u_datapath_u_shfter_Y_v_10_2,
      I3 => N1816,
      LO => N2309,
      O => u_datapath_sftout(12)
    );
  u_datapath_u_shfter_Y_v_9_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1562,
      I1 => u_datapath_Mmux_xbus3224_3925,
      I2 => u_datapath_u_shfter_Y_v_32_2,
      I3 => N1818,
      LO => N2310,
      O => u_datapath_sftout(23)
    );
  u_datapath_u_shfter_Y_v_24_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1600,
      I1 => u_datapath_Mmux_xbus3624_3910,
      I2 => u_datapath_u_shfter_Y_v_17_2,
      I3 => N1820,
      LO => N2311,
      O => u_datapath_sftout(8)
    );
  u_datapath_u_shfter_Y_v_23_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1602,
      I1 => u_datapath_Mmux_xbus3824_3906,
      I2 => u_datapath_u_shfter_Y_v_17_2,
      I3 => N1822,
      LO => N2312,
      O => u_datapath_sftout(9)
    );
  u_datapath_u_shfter_Y_v_21_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1606,
      I1 => u_datapath_Mmux_xbus4224_3898,
      I2 => u_datapath_u_shfter_Y_v_17_2,
      I3 => N1824,
      LO => N2313,
      O => u_datapath_sftout(11)
    );
  u_datapath_u_shfter_Y_v_22_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N1604,
      I1 => u_datapath_Mmux_xbus4024_3902,
      I2 => u_datapath_u_shfter_Y_v_17_2,
      I3 => N1826,
      LO => N2314,
      O => u_datapath_sftout(10)
    );
  u_decode_Mmux_EX_ALUFUNC278_SW2 : LUT4_L
    generic map(
      INIT => X"153F"
    )
    port map (
      I0 => u_decode_Mmux_EX_ALUFUNC255_4564,
      I1 => u_decode_INSTR_STATE(13),
      I2 => N1570,
      I3 => u_decode_INSTR_STATE(15),
      LO => N1830
    );
  u_datapath_u_shfter_Y_v_14_56 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => u_datapath_u_shfter_Y_v_14_2_3244,
      I1 => u_datapath_u_shfter_Y_v_10_5,
      I2 => u_datapath_xbus(2),
      I3 => N1834,
      LO => N2315,
      O => u_datapath_sftout(18)
    );
  u_datapath_n0649_inv135 : LUT4_L
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => u_decode_INSTR_STATE(15),
      I1 => u_datapath_n0649_inv94_4299,
      I2 => u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o12111,
      I3 => N1836,
      LO => u_datapath_n0649_inv135_4300
    );
  u_decode_Mmux_EX_ALUFUNC432_SW0_SW0 : LUT4_L
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => u_decode_INSTR_STATE(8),
      I1 => u_decode_INSTR_STATE(9),
      I2 => u_decode_INSTR_STATE_11_INSTR_SEQ_3_select_651_OUT_0_1,
      I3 => N1838,
      LO => N1794
    );
  u_decode_INSTR_STATE_14_110_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(1),
      I1 => u_decode_INSTR_STATE(14),
      I2 => u_decode_INSTR_STATE(5),
      I3 => u_decode_INSTR_STATE_14_14,
      LO => N1846
    );
  u_decode_Mmux_EX_MQT_DV0SET_GND_6_o_MUX_251_o11926_SW0_SW1 : LUT3_L
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u_decode_n1427,
      I1 => u_decode_Mmux_DELAY_JUMP1241,
      I2 => N1848,
      LO => N1840
    );
  u_datapath_Mmux_xbus9141 : LUT3_D
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => reg_fwd_x,
      I1 => ma_dr(12),
      I2 => N1536,
      LO => N2316,
      O => u_datapath_Mmux_xbus914
    );
  u_decode_Mmux_INSTR_STATE121_1 : LUT3_L
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(5),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(5),
      LO => u_decode_Mmux_INSTR_STATE121_5307
    );
  u_decode_REG_FWD_X61_1 : LUT4_L
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => u_decode_WRMAAD_TEMP_235,
      I1 => u_decode_REG_FWD_X23_4152,
      I2 => u_decode_REG_FWD_X35_4153,
      I3 => u_decode_REG_FWD_X18_4151,
      LO => u_decode_REG_FWD_X61_5308
    );
  u_decode_Mmux_INSTR_STATE111_1 : LUT3_D
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(4),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(4),
      LO => N2317,
      O => u_decode_Mmux_INSTR_STATE111_5314
    );
  u_datapath_Mmux_ybus6519_SW0 : LUT4_L
    generic map(
      INIT => X"C7F7"
    )
    port map (
      I0 => u_datapath_pc(6),
      I1 => u_decode_RDPC_Y_206,
      I2 => u_decode_RDREG_Y_182,
      I3 => u_datapath_u_gpreg_n0076(6),
      LO => N789
    );
  u_mult_STATE_n0345_6_1_1 : LUT4_D
    generic map(
      INIT => X"05D0"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd4_2_5348,
      I1 => u_mult_STATE_FSM_FFd2_1_5357,
      I2 => u_mult_STATE_FSM_FFd1_2_5349,
      I3 => u_mult_STATE_FSM_FFd3_1568,
      LO => N2318,
      O => u_mult_STATE_n0345_6_1_5322
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_1 : LUT4_D
    generic map(
      INIT => X"0415"
    )
    port map (
      I0 => u_mult_SLOT_WRMACL_AND_1074_o,
      I1 => N919,
      I2 => N1349,
      I3 => N1348,
      LO => N2319,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12323_5323
    );
  u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_1 : LUT4_D
    generic map(
      INIT => X"5350"
    )
    port map (
      I0 => N915,
      I1 => N916,
      I2 => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT1229_3800,
      I3 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT112,
      LO => N2320,
      O => u_mult_Mmux_MACL_31_MACIN2_31_mux_103_OUT12223_5324
    );
  u_decode_INSTR_SEQ_ZERO_3_1_1 : LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u_decode_INSTR_SEQ(3),
      I1 => u_decode_INSTR_SEQ(2),
      I2 => u_decode_INSTR_SEQ(1),
      I3 => u_decode_INSTR_SEQ(0),
      LO => u_decode_INSTR_SEQ_ZERO_3_1_5325
    );
  u_decode_Mmux_INSTR_STATE151_1 : LUT3_D
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(8),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(8),
      LO => N2321,
      O => u_decode_Mmux_INSTR_STATE151_5328
    );
  u_decode_Mmux_INSTR_STATE21_1 : LUT3_D
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(10),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(10),
      LO => N2322,
      O => u_decode_Mmux_INSTR_STATE21_5332
    );
  u_decode_Mmux_INSTR_STATE31_1 : LUT3_D
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(11),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(11),
      LO => N2323,
      O => u_decode_Mmux_INSTR_STATE31_5335
    );
  u_datapath_Mmux_ybus482_1 : LUT4_L
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => u_decode_RDREG_Y_2_5334,
      I1 => u_decode_RDSR_Y_1_5326,
      I2 => N483,
      I3 => u_datapath_Mmux_ybus4821,
      LO => u_datapath_Mmux_ybus4822
    );
  u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1112_1 : LUT3_D
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => u_mult_ADD(1),
      I1 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1131,
      I2 => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1111,
      LO => N2324,
      O => u_mult_Mmux_MACH_31_MACIN1_31_mux_96_OUT1112_5344
    );
  u_mult_STATE_n0345_3_1_1 : LUT4_D
    generic map(
      INIT => X"3F76"
    )
    port map (
      I0 => u_mult_STATE_FSM_FFd4_1_5331,
      I1 => u_mult_STATE_FSM_FFd1_1_5338,
      I2 => u_mult_STATE_FSM_FFd3_1_5339,
      I3 => u_mult_STATE_FSM_FFd2_1567,
      LO => N2325,
      O => u_mult_STATE_n0345_3_1_5345
    );
  u_datapath_Mmux_xbus1141_1 : LUT3_D
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => u_datapath_n0714,
      I1 => u_datapath_Mmux_xbus571,
      I2 => reg_fwd_x,
      LO => N2326,
      O => u_datapath_Mmux_xbus1141_5346
    );
  u_decode_REG_CONF109_2 : LUT4_D
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => N642,
      I1 => u_decode_EX_ALUFUNC(0),
      I2 => u_decode_EX_ALUFUNC(2),
      I3 => N643,
      LO => N2327,
      O => u_decode_REG_CONF1092
    );
  u_decode_NEXT_ID_STALL1_1 : LUT3_D
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_decode_WB1_WRREG_W_1087,
      I1 => N749,
      I2 => u_decode_REG_CONF1091,
      LO => N2328,
      O => u_decode_NEXT_ID_STALL1_5350
    );
  u_decode_NEXT_ID_STALL1_2 : LUT3_D
    generic map(
      INIT => X"EC"
    )
    port map (
      I0 => u_decode_WB1_WRREG_W_1087,
      I1 => N749,
      I2 => u_decode_REG_CONF1091,
      LO => N2329,
      O => u_decode_NEXT_ID_STALL11
    );
  u_decode_Mmux_INSTR_STATE91_2 : LUT3_D
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(2),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(2),
      LO => N2330,
      O => u_decode_Mmux_INSTR_STATE911
    );
  u_decode_Mmux_INSTR_STATE41_1 : LUT3_D
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u_decode_IR(12),
      I1 => u_decode_INSTR_STATE_SEL,
      I2 => u_decode_IF_DR_EVT(12),
      LO => N2331,
      O => u_decode_Mmux_INSTR_STATE41_5355
    );
  u_datapath_n0649_inv177_rstpot_1 : LUT4_D
    generic map(
      INIT => X"DCFC"
    )
    port map (
      I0 => u_decode_WB1_WRREG_W_1087,
      I1 => u_decode_WRPC_Z_207,
      I2 => N1319,
      I3 => u_decode_REG_CONF1091,
      LO => N2332,
      O => u_datapath_n0649_inv177_rstpot1
    );

end STRUCTURE;

