Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 13 13:12:47 2021
| Host         : B51-314-TS-W1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file imx219_control_sets_placed.rpt
| Design       : imx219
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+
|    Clock Signal   |                     Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG | i2c_master/core/sensor_state_reg[1]_2                |                                          |                1 |              1 |
|  clk_in_IBUF_BUFG | i2c_master/core/clock/byte_counter_reg[0][0]         |                                          |                4 |              4 |
|  clk_in_IBUF_BUFG | i2c_master/core/clock/transfer_start_reg_0[0]        |                                          |                2 |              4 |
|  clk_in_IBUF_BUFG | i2c_master/core/clock/counter[6]_i_2_n_0             | i2c_master/core/clock/counter[6]_i_1_n_0 |                2 |              5 |
|  clk_in_IBUF_BUFG | i2c_master/core/clock/transaction_progress_reg[2][0] |                                          |                2 |              6 |
|  clk_in_IBUF_BUFG | i2c_master/core/clock/byte_counter_reg[1][0]         |                                          |                6 |              8 |
|  clk_in_IBUF_BUFG | i2c_master/core/clock/E[0]                           |                                          |                4 |              9 |
|  clk_in_IBUF_BUFG | i2c_master/core/byte_counter_reg[0]                  | i2c_master/core/byte_counter_reg[0]_2    |                4 |             14 |
|  clk_in_IBUF_BUFG |                                                      |                                          |               14 |             24 |
+-------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+


