<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adab5c84300b81f6251e6d6591ade513c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8feccc6bab26fcd3c93b5ab859feb4dc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9b7c54f614875da9be9d8158a0ceae56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a9b7c54f614875da9be9d8158a0ceae56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8feccc6bab26fcd3c93b5ab859feb4dc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8feccc6bab26fcd3c93b5ab859feb4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab5c84300b81f6251e6d6591ade513c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a></td></tr>
<tr class="separator:adab5c84300b81f6251e6d6591ade513c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96695431b789e84df264b507a2b044a6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a758bbf86692eda846e7234b64d61249e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a758bbf86692eda846e7234b64d61249e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a758bbf86692eda846e7234b64d61249e">More...</a><br /></td></tr>
<tr class="separator:a758bbf86692eda846e7234b64d61249e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14eeda347893b07a94ae6e563aaa49e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:ac14eeda347893b07a94ae6e563aaa49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#ac14eeda347893b07a94ae6e563aaa49e">More...</a><br /></td></tr>
<tr class="separator:ac14eeda347893b07a94ae6e563aaa49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0fde165a3d62e44f5e238f002ba215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a6d0fde165a3d62e44f5e238f002ba215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a6d0fde165a3d62e44f5e238f002ba215">More...</a><br /></td></tr>
<tr class="separator:a6d0fde165a3d62e44f5e238f002ba215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f89e2403acce097abaff655be8f887"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a01f89e2403acce097abaff655be8f887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a01f89e2403acce097abaff655be8f887">More...</a><br /></td></tr>
<tr class="separator:a01f89e2403acce097abaff655be8f887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1d80a8d39ba1dca7cff0c4217c2139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a8b1d80a8d39ba1dca7cff0c4217c2139"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a8b1d80a8d39ba1dca7cff0c4217c2139">More...</a><br /></td></tr>
<tr class="separator:a8b1d80a8d39ba1dca7cff0c4217c2139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c758ba5b159ba03ec806cee0ebe7b19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a4c758ba5b159ba03ec806cee0ebe7b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a4c758ba5b159ba03ec806cee0ebe7b19">More...</a><br /></td></tr>
<tr class="separator:a4c758ba5b159ba03ec806cee0ebe7b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fca35c38ccf9ae934c5420944a90521"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a4fca35c38ccf9ae934c5420944a90521"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a4fca35c38ccf9ae934c5420944a90521">More...</a><br /></td></tr>
<tr class="separator:a4fca35c38ccf9ae934c5420944a90521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac072e474f223dd4d9b1f5cae5a20cb03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:ac072e474f223dd4d9b1f5cae5a20cb03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#ac072e474f223dd4d9b1f5cae5a20cb03">More...</a><br /></td></tr>
<tr class="separator:ac072e474f223dd4d9b1f5cae5a20cb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09ace2e98f3cea01e4a74a3137b9122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:ab09ace2e98f3cea01e4a74a3137b9122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#ab09ace2e98f3cea01e4a74a3137b9122">More...</a><br /></td></tr>
<tr class="separator:ab09ace2e98f3cea01e4a74a3137b9122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00ff9bb7ed05cf13377e23d19f68cef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:aa00ff9bb7ed05cf13377e23d19f68cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#aa00ff9bb7ed05cf13377e23d19f68cef">More...</a><br /></td></tr>
<tr class="separator:aa00ff9bb7ed05cf13377e23d19f68cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c14815f1ee634cfc9a53bcaca4ed8e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a3c14815f1ee634cfc9a53bcaca4ed8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a3c14815f1ee634cfc9a53bcaca4ed8e7">More...</a><br /></td></tr>
<tr class="separator:a3c14815f1ee634cfc9a53bcaca4ed8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c6bbfd1c3a8826a24f3415d6ff30c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:af5c6bbfd1c3a8826a24f3415d6ff30c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#af5c6bbfd1c3a8826a24f3415d6ff30c0">More...</a><br /></td></tr>
<tr class="separator:af5c6bbfd1c3a8826a24f3415d6ff30c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df23182cb6c979125e106da8c6f8986"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a4df23182cb6c979125e106da8c6f8986"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a4df23182cb6c979125e106da8c6f8986">More...</a><br /></td></tr>
<tr class="separator:a4df23182cb6c979125e106da8c6f8986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d0831d0b4a1684c000b43f4f96c90c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a32d0831d0b4a1684c000b43f4f96c90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a32d0831d0b4a1684c000b43f4f96c90c">More...</a><br /></td></tr>
<tr class="separator:a32d0831d0b4a1684c000b43f4f96c90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a2b6fe248761895379fec07519cb6b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a3a2b6fe248761895379fec07519cb6b8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a3a2b6fe248761895379fec07519cb6b8">More...</a><br /></td></tr>
<tr class="separator:a3a2b6fe248761895379fec07519cb6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2bc20bad5860ba2c463ef7606b935cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:af2bc20bad5860ba2c463ef7606b935cd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#af2bc20bad5860ba2c463ef7606b935cd">More...</a><br /></td></tr>
<tr class="separator:af2bc20bad5860ba2c463ef7606b935cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077aa44bf8dcf78368b866914e55a9c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a077aa44bf8dcf78368b866914e55a9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a077aa44bf8dcf78368b866914e55a9c7">More...</a><br /></td></tr>
<tr class="separator:a077aa44bf8dcf78368b866914e55a9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ebc6a74f75edbbe690fad13179f81d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a80ebc6a74f75edbbe690fad13179f81d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a80ebc6a74f75edbbe690fad13179f81d">More...</a><br /></td></tr>
<tr class="separator:a80ebc6a74f75edbbe690fad13179f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb423573ff556439fe43895a7da85959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:abb423573ff556439fe43895a7da85959"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#abb423573ff556439fe43895a7da85959">More...</a><br /></td></tr>
<tr class="separator:abb423573ff556439fe43895a7da85959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9464ae5ff64a54d67ac9e4892616ae4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a9464ae5ff64a54d67ac9e4892616ae4d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a9464ae5ff64a54d67ac9e4892616ae4d">More...</a><br /></td></tr>
<tr class="separator:a9464ae5ff64a54d67ac9e4892616ae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015dd2b1671a9d3c8e74729c2e228ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a015dd2b1671a9d3c8e74729c2e228ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a015dd2b1671a9d3c8e74729c2e228ac3">More...</a><br /></td></tr>
<tr class="separator:a015dd2b1671a9d3c8e74729c2e228ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac15673a4381957ae1b32607c613784b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:ac15673a4381957ae1b32607c613784b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#ac15673a4381957ae1b32607c613784b1">More...</a><br /></td></tr>
<tr class="separator:ac15673a4381957ae1b32607c613784b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9d875dad804aa1b6c70b958bbce809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:adb9d875dad804aa1b6c70b958bbce809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#adb9d875dad804aa1b6c70b958bbce809">More...</a><br /></td></tr>
<tr class="separator:adb9d875dad804aa1b6c70b958bbce809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781062c811f191bd3c76eb3306770ea9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a781062c811f191bd3c76eb3306770ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a781062c811f191bd3c76eb3306770ea9">More...</a><br /></td></tr>
<tr class="separator:a781062c811f191bd3c76eb3306770ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b6abb4aa10158fecd6b586702eb860"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a69b6abb4aa10158fecd6b586702eb860"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a69b6abb4aa10158fecd6b586702eb860">More...</a><br /></td></tr>
<tr class="separator:a69b6abb4aa10158fecd6b586702eb860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633b9126086317dd5a907b1bd9d543dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a633b9126086317dd5a907b1bd9d543dd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a633b9126086317dd5a907b1bd9d543dd">More...</a><br /></td></tr>
<tr class="separator:a633b9126086317dd5a907b1bd9d543dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3f2b2f03576bf340938ac9cd67493a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a3e3f2b2f03576bf340938ac9cd67493a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a3e3f2b2f03576bf340938ac9cd67493a">More...</a><br /></td></tr>
<tr class="separator:a3e3f2b2f03576bf340938ac9cd67493a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3ada16d070756bb886ec014d1f4622"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:aed3ada16d070756bb886ec014d1f4622"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#aed3ada16d070756bb886ec014d1f4622">More...</a><br /></td></tr>
<tr class="separator:aed3ada16d070756bb886ec014d1f4622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec8031f83bb359cb0a1c0de8a41ae80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:aaec8031f83bb359cb0a1c0de8a41ae80"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#aaec8031f83bb359cb0a1c0de8a41ae80">More...</a><br /></td></tr>
<tr class="separator:aaec8031f83bb359cb0a1c0de8a41ae80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00defbfe7fdfd2b0fddd4a1da07181e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a00defbfe7fdfd2b0fddd4a1da07181e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a00defbfe7fdfd2b0fddd4a1da07181e5">More...</a><br /></td></tr>
<tr class="separator:a00defbfe7fdfd2b0fddd4a1da07181e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c5c334e733abff39873cfa1d972c10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a56c5c334e733abff39873cfa1d972c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#a56c5c334e733abff39873cfa1d972c10">More...</a><br /></td></tr>
<tr class="separator:a56c5c334e733abff39873cfa1d972c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda81c20f77ee50276aee602de1f9527"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:abda81c20f77ee50276aee602de1f9527"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d9/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d210.html#abda81c20f77ee50276aee602de1f9527">More...</a><br /></td></tr>
<tr class="separator:abda81c20f77ee50276aee602de1f9527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96695431b789e84df264b507a2b044a6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a96695431b789e84df264b507a2b044a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99754f19eaf2764147fdcd9e657523d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a99754f19eaf2764147fdcd9e657523d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a></td></tr>
<tr class="separator:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e18ed5be53adec0dc5302f430a73461"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae0c959e3eda622544129f854813dd1ff"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a278290cccf93184861cb45da155ad666"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a278290cccf93184861cb45da155ad666"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a278290cccf93184861cb45da155ad666">More...</a><br /></td></tr>
<tr class="separator:a278290cccf93184861cb45da155ad666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f38eb50e7d34c49faca231afc082e1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a6f38eb50e7d34c49faca231afc082e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a6f38eb50e7d34c49faca231afc082e1a">More...</a><br /></td></tr>
<tr class="separator:a6f38eb50e7d34c49faca231afc082e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7a19caa770340097d9fe051f6668b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a9f7a19caa770340097d9fe051f6668b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a9f7a19caa770340097d9fe051f6668b4">More...</a><br /></td></tr>
<tr class="separator:a9f7a19caa770340097d9fe051f6668b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfab590de972263329a222a004df6b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a6cfab590de972263329a222a004df6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a6cfab590de972263329a222a004df6b0">More...</a><br /></td></tr>
<tr class="separator:a6cfab590de972263329a222a004df6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04378aab1524eec42708ebeaff3ac063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a04378aab1524eec42708ebeaff3ac063"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a04378aab1524eec42708ebeaff3ac063">More...</a><br /></td></tr>
<tr class="separator:a04378aab1524eec42708ebeaff3ac063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1956db26384e27fbd0aa0f233574f09f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a1956db26384e27fbd0aa0f233574f09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a1956db26384e27fbd0aa0f233574f09f">More...</a><br /></td></tr>
<tr class="separator:a1956db26384e27fbd0aa0f233574f09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95070dcfeaf7a46a21c29bff1a156fc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a95070dcfeaf7a46a21c29bff1a156fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a95070dcfeaf7a46a21c29bff1a156fc3">More...</a><br /></td></tr>
<tr class="separator:a95070dcfeaf7a46a21c29bff1a156fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355bf025636d01dcdbda4a7c61067fe1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a355bf025636d01dcdbda4a7c61067fe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a355bf025636d01dcdbda4a7c61067fe1">More...</a><br /></td></tr>
<tr class="separator:a355bf025636d01dcdbda4a7c61067fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdaf3f469e44d932765546facd5c098c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:afdaf3f469e44d932765546facd5c098c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#afdaf3f469e44d932765546facd5c098c">More...</a><br /></td></tr>
<tr class="separator:afdaf3f469e44d932765546facd5c098c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdf1773da0658a744c11a6dc57bff79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a9bdf1773da0658a744c11a6dc57bff79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a9bdf1773da0658a744c11a6dc57bff79">More...</a><br /></td></tr>
<tr class="separator:a9bdf1773da0658a744c11a6dc57bff79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09429fa11286ef7645b825a84fb1e4d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a09429fa11286ef7645b825a84fb1e4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a09429fa11286ef7645b825a84fb1e4d0">More...</a><br /></td></tr>
<tr class="separator:a09429fa11286ef7645b825a84fb1e4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3e8884bd2f72bffdfecea82ddfec16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a8b3e8884bd2f72bffdfecea82ddfec16"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a8b3e8884bd2f72bffdfecea82ddfec16">More...</a><br /></td></tr>
<tr class="separator:a8b3e8884bd2f72bffdfecea82ddfec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6f20b1986e0ca8d88a94910c3daf44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a4a6f20b1986e0ca8d88a94910c3daf44"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a4a6f20b1986e0ca8d88a94910c3daf44">More...</a><br /></td></tr>
<tr class="separator:a4a6f20b1986e0ca8d88a94910c3daf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a0576bd855b03c3cc9ae94766a64a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:ad0a0576bd855b03c3cc9ae94766a64a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#ad0a0576bd855b03c3cc9ae94766a64a2">More...</a><br /></td></tr>
<tr class="separator:ad0a0576bd855b03c3cc9ae94766a64a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08c3a09081e68cbe2a1c71805498b9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:ac08c3a09081e68cbe2a1c71805498b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#ac08c3a09081e68cbe2a1c71805498b9c">More...</a><br /></td></tr>
<tr class="separator:ac08c3a09081e68cbe2a1c71805498b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d3f4503376d08c452a69239f4a6b32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a21d3f4503376d08c452a69239f4a6b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a21d3f4503376d08c452a69239f4a6b32">More...</a><br /></td></tr>
<tr class="separator:a21d3f4503376d08c452a69239f4a6b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58a7e1951c980321057d5743b8d765d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ac58a7e1951c980321057d5743b8d765d"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#ac58a7e1951c980321057d5743b8d765d">More...</a><br /></td></tr>
<tr class="separator:ac58a7e1951c980321057d5743b8d765d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980da44fe88de33ab253fbd0ef55c066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a980da44fe88de33ab253fbd0ef55c066"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a980da44fe88de33ab253fbd0ef55c066">More...</a><br /></td></tr>
<tr class="separator:a980da44fe88de33ab253fbd0ef55c066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82638b5e7d97efcf634eaf9e2da7e1d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a82638b5e7d97efcf634eaf9e2da7e1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a82638b5e7d97efcf634eaf9e2da7e1d6">More...</a><br /></td></tr>
<tr class="separator:a82638b5e7d97efcf634eaf9e2da7e1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccaa16603e64c821d39aa0264af8801"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a0ccaa16603e64c821d39aa0264af8801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a0ccaa16603e64c821d39aa0264af8801">More...</a><br /></td></tr>
<tr class="separator:a0ccaa16603e64c821d39aa0264af8801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764d1ff7c18df695dc0c93df3e7247c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a764d1ff7c18df695dc0c93df3e7247c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a764d1ff7c18df695dc0c93df3e7247c1">More...</a><br /></td></tr>
<tr class="separator:a764d1ff7c18df695dc0c93df3e7247c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5bda5872677f58f03613a5f98badca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a8b5bda5872677f58f03613a5f98badca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a8b5bda5872677f58f03613a5f98badca">More...</a><br /></td></tr>
<tr class="separator:a8b5bda5872677f58f03613a5f98badca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de9f0a5392d21c1dbcb4bbb60736b36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a9de9f0a5392d21c1dbcb4bbb60736b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a9de9f0a5392d21c1dbcb4bbb60736b36">More...</a><br /></td></tr>
<tr class="separator:a9de9f0a5392d21c1dbcb4bbb60736b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad509865ef8d5c5bca65f0058228a7d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:ad509865ef8d5c5bca65f0058228a7d92"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#ad509865ef8d5c5bca65f0058228a7d92">More...</a><br /></td></tr>
<tr class="separator:ad509865ef8d5c5bca65f0058228a7d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966b74d145b058bf0b9337ff385de031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a966b74d145b058bf0b9337ff385de031"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a966b74d145b058bf0b9337ff385de031">More...</a><br /></td></tr>
<tr class="separator:a966b74d145b058bf0b9337ff385de031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d48f6d008499f0663aaaeecd5b387d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a4d48f6d008499f0663aaaeecd5b387d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#a4d48f6d008499f0663aaaeecd5b387d4">More...</a><br /></td></tr>
<tr class="separator:a4d48f6d008499f0663aaaeecd5b387d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ae41cf5a3984eb2e4e6ab837757bac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ae6ae41cf5a3984eb2e4e6ab837757bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d232.html#ae6ae41cf5a3984eb2e4e6ab837757bac">More...</a><br /></td></tr>
<tr class="separator:ae6ae41cf5a3984eb2e4e6ab837757bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c959e3eda622544129f854813dd1ff"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae0c959e3eda622544129f854813dd1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9c33071417f28b6da56b4339ac39a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5d9c33071417f28b6da56b4339ac39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e18ed5be53adec0dc5302f430a73461"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a></td></tr>
<tr class="separator:a6e18ed5be53adec0dc5302f430a73461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0fb8cd98434387608a9a1e18c38312"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1cbb103a274fb0f2fe912bcaf8a6bb96"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aff64c702b4eb2242b9f6a20eb5050c89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:aff64c702b4eb2242b9f6a20eb5050c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#aff64c702b4eb2242b9f6a20eb5050c89">More...</a><br /></td></tr>
<tr class="separator:aff64c702b4eb2242b9f6a20eb5050c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3c93354f2f6eabf190f02f56b631d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a2b3c93354f2f6eabf190f02f56b631d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a2b3c93354f2f6eabf190f02f56b631d4">More...</a><br /></td></tr>
<tr class="separator:a2b3c93354f2f6eabf190f02f56b631d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300dbec5895747513c9498fbd17fdac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a300dbec5895747513c9498fbd17fdac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a300dbec5895747513c9498fbd17fdac5">More...</a><br /></td></tr>
<tr class="separator:a300dbec5895747513c9498fbd17fdac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe0460e7d33b679b6b9b00de9bb78eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:adbe0460e7d33b679b6b9b00de9bb78eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#adbe0460e7d33b679b6b9b00de9bb78eb">More...</a><br /></td></tr>
<tr class="separator:adbe0460e7d33b679b6b9b00de9bb78eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62eaf2da253dc8e961ec9d26305a1c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:ac62eaf2da253dc8e961ec9d26305a1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#ac62eaf2da253dc8e961ec9d26305a1c0">More...</a><br /></td></tr>
<tr class="separator:ac62eaf2da253dc8e961ec9d26305a1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91333a2deda3e8839c267cbbc6c40ffd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a91333a2deda3e8839c267cbbc6c40ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a91333a2deda3e8839c267cbbc6c40ffd">More...</a><br /></td></tr>
<tr class="separator:a91333a2deda3e8839c267cbbc6c40ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f7ad19e2ab925cf9d5759ab2ea6952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:aa6f7ad19e2ab925cf9d5759ab2ea6952"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#aa6f7ad19e2ab925cf9d5759ab2ea6952">More...</a><br /></td></tr>
<tr class="separator:aa6f7ad19e2ab925cf9d5759ab2ea6952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01aff9e4b06c26440eb1d612ffc19579"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a01aff9e4b06c26440eb1d612ffc19579"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a01aff9e4b06c26440eb1d612ffc19579">More...</a><br /></td></tr>
<tr class="separator:a01aff9e4b06c26440eb1d612ffc19579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80389fa2211353c1e4144680c2e3fb46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a80389fa2211353c1e4144680c2e3fb46"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a80389fa2211353c1e4144680c2e3fb46">More...</a><br /></td></tr>
<tr class="separator:a80389fa2211353c1e4144680c2e3fb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6985da6af9bdeeeabb7c4f297b9e754e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a6985da6af9bdeeeabb7c4f297b9e754e"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a6985da6af9bdeeeabb7c4f297b9e754e">More...</a><br /></td></tr>
<tr class="separator:a6985da6af9bdeeeabb7c4f297b9e754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4efc9c3278500cf7873ce7ae844b707"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:aa4efc9c3278500cf7873ce7ae844b707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#aa4efc9c3278500cf7873ce7ae844b707">More...</a><br /></td></tr>
<tr class="separator:aa4efc9c3278500cf7873ce7ae844b707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b68b8add888b72eda948c118fca2fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:af0b68b8add888b72eda948c118fca2fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#af0b68b8add888b72eda948c118fca2fe">More...</a><br /></td></tr>
<tr class="separator:af0b68b8add888b72eda948c118fca2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ae3a74286b810dc1ca14568761197c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:af5ae3a74286b810dc1ca14568761197c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#af5ae3a74286b810dc1ca14568761197c">More...</a><br /></td></tr>
<tr class="separator:af5ae3a74286b810dc1ca14568761197c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac334cd72955734af7eddd793a141b812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:ac334cd72955734af7eddd793a141b812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#ac334cd72955734af7eddd793a141b812">More...</a><br /></td></tr>
<tr class="separator:ac334cd72955734af7eddd793a141b812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b13820b3169732edc29a8329e7db7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a99b13820b3169732edc29a8329e7db7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a99b13820b3169732edc29a8329e7db7d">More...</a><br /></td></tr>
<tr class="separator:a99b13820b3169732edc29a8329e7db7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b55db32a4f7888bae10a40e02b50ba8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a8b55db32a4f7888bae10a40e02b50ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a8b55db32a4f7888bae10a40e02b50ba8">More...</a><br /></td></tr>
<tr class="separator:a8b55db32a4f7888bae10a40e02b50ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2ae8eb899775edfe1f1c97689c8d08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a3d2ae8eb899775edfe1f1c97689c8d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a3d2ae8eb899775edfe1f1c97689c8d08">More...</a><br /></td></tr>
<tr class="separator:a3d2ae8eb899775edfe1f1c97689c8d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2641b16799c1251be3a3988cec9f758d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a2641b16799c1251be3a3988cec9f758d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a2641b16799c1251be3a3988cec9f758d">More...</a><br /></td></tr>
<tr class="separator:a2641b16799c1251be3a3988cec9f758d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e9f79251d7c94739ae4d06cd5678bc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a0e9f79251d7c94739ae4d06cd5678bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a0e9f79251d7c94739ae4d06cd5678bc0">More...</a><br /></td></tr>
<tr class="separator:a0e9f79251d7c94739ae4d06cd5678bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6009dbe6518707e507fc1abc1c842f8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a6009dbe6518707e507fc1abc1c842f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a6009dbe6518707e507fc1abc1c842f8f">More...</a><br /></td></tr>
<tr class="separator:a6009dbe6518707e507fc1abc1c842f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74302644109234587f10ed9d63279f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:ad74302644109234587f10ed9d63279f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#ad74302644109234587f10ed9d63279f0">More...</a><br /></td></tr>
<tr class="separator:ad74302644109234587f10ed9d63279f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2c31ccd057dce9914d827de4dc2e15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:afc2c31ccd057dce9914d827de4dc2e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#afc2c31ccd057dce9914d827de4dc2e15">More...</a><br /></td></tr>
<tr class="separator:afc2c31ccd057dce9914d827de4dc2e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee742bc1b0718a37a2280adb372addb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:aee742bc1b0718a37a2280adb372addb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#aee742bc1b0718a37a2280adb372addb0">More...</a><br /></td></tr>
<tr class="separator:aee742bc1b0718a37a2280adb372addb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c89e0e414f9f4c1d0480d0b5d9e47e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a06c89e0e414f9f4c1d0480d0b5d9e47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a06c89e0e414f9f4c1d0480d0b5d9e47e">More...</a><br /></td></tr>
<tr class="separator:a06c89e0e414f9f4c1d0480d0b5d9e47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b9bac16ee06b7fbc20ca62350c6172"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:ab2b9bac16ee06b7fbc20ca62350c6172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#ab2b9bac16ee06b7fbc20ca62350c6172">More...</a><br /></td></tr>
<tr class="separator:ab2b9bac16ee06b7fbc20ca62350c6172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda649b152e5a97ac21cef06f2229a85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:afda649b152e5a97ac21cef06f2229a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../df/d03/proc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#afda649b152e5a97ac21cef06f2229a85">More...</a><br /></td></tr>
<tr class="separator:afda649b152e5a97ac21cef06f2229a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad0a308c3b323032b46b8c31d957027"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a2ad0a308c3b323032b46b8c31d957027"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a2ad0a308c3b323032b46b8c31d957027">More...</a><br /></td></tr>
<tr class="separator:a2ad0a308c3b323032b46b8c31d957027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d299397b592caf84637813aa523089"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a98d299397b592caf84637813aa523089"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a98d299397b592caf84637813aa523089">More...</a><br /></td></tr>
<tr class="separator:a98d299397b592caf84637813aa523089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0831f9b184a28dc842cce1ca68880a5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a0831f9b184a28dc842cce1ca68880a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a0831f9b184a28dc842cce1ca68880a5c">More...</a><br /></td></tr>
<tr class="separator:a0831f9b184a28dc842cce1ca68880a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2523b3ddafecd82173e43e99dfc8a1a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a2523b3ddafecd82173e43e99dfc8a1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../de/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d261.html#a2523b3ddafecd82173e43e99dfc8a1a6">More...</a><br /></td></tr>
<tr class="separator:a2523b3ddafecd82173e43e99dfc8a1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbb103a274fb0f2fe912bcaf8a6bb96"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1cbb103a274fb0f2fe912bcaf8a6bb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0fb8cd98434387608a9a1e18c38312"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a></td></tr>
<tr class="separator:a9d0fb8cd98434387608a9a1e18c38312"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6e18ed5be53adec0dc5302f430a73461"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@202 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a88106b3d5f0dc17dfea3bcbbed361cda"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@201 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a9d0fb8cd98434387608a9a1e18c38312"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@203 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_adab5c84300b81f6251e6d6591ade513c"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@200 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="adab5c84300b81f6251e6d6591ade513c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab5c84300b81f6251e6d6591ade513c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a88106b3d5f0dc17dfea3bcbbed361cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88106b3d5f0dc17dfea3bcbbed361cda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a6e18ed5be53adec0dc5302f430a73461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e18ed5be53adec0dc5302f430a73461">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a9d0fb8cd98434387608a9a1e18c38312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0fb8cd98434387608a9a1e18c38312">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
