\hypertarget{struct_____d_m_a___handle_type_def}{}\doxysection{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____d_m_a___handle_type_def}\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}


D\+MA handle Structure definition ~\newline
  




{\ttfamily \#include $<$stm32f0xx\+\_\+hal\+\_\+dma.\+h$>$}



Collaboration diagram for \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{struct_____d_m_a___handle_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a9368ced5769abb92a56886ff879a7f5e}{Instance}}
\item 
\mbox{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3792cb34cedb0e2ab204e41b53ef75ad}{Init}}
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{H\+A\+L\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a005e867f695aa4b85aca665af7345b51}{Lock}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a9759b676141bec799cdab94c3e08e6e4}{State}}
\item 
void $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_af42684decd26b1c5d49a529fcf99be30}{Parent}}
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4f323d8234b3f5f454a639e9df3cba23}{Xfer\+Cplt\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2e343c6a9135222a8efb8ca5bb5dad8c}{Xfer\+Half\+Cplt\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5905bba1de7dc9d803a50dfb44d0a9e8}{Xfer\+Error\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5866f59e3a12760e559c4547ebf19d37}{Xfer\+Abort\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a67a2a8b907bc9b5c0af87f9de2bffc29}{Error\+Code}}
\item 
\mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a782724cfffb6bcdaa37360a93c3e8926}{Dma\+Base\+Address}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6bc83cac62e984f201c0e1b2eca70d57}{Channel\+Index}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+MA handle Structure definition ~\newline
 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a6bc83cac62e984f201c0e1b2eca70d57}\label{struct_____d_m_a___handle_type_def_a6bc83cac62e984f201c0e1b2eca70d57}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!ChannelIndex@{ChannelIndex}}
\index{ChannelIndex@{ChannelIndex}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ChannelIndex}{ChannelIndex}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Channel\+Index}

D\+MA Channel Index ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a782724cfffb6bcdaa37360a93c3e8926}\label{struct_____d_m_a___handle_type_def_a782724cfffb6bcdaa37360a93c3e8926}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!DmaBaseAddress@{DmaBaseAddress}}
\index{DmaBaseAddress@{DmaBaseAddress}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DmaBaseAddress}{DmaBaseAddress}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}}$\ast$ \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Dma\+Base\+Address}

D\+MA Channel Base Address ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a67a2a8b907bc9b5c0af87f9de2bffc29}\label{struct_____d_m_a___handle_type_def_a67a2a8b907bc9b5c0af87f9de2bffc29}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Error\+Code}

D\+MA Error code ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a3792cb34cedb0e2ab204e41b53ef75ad}\label{struct_____d_m_a___handle_type_def_a3792cb34cedb0e2ab204e41b53ef75ad}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def}} \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Init}

D\+MA communication parameters ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a9368ced5769abb92a56886ff879a7f5e}\label{struct_____d_m_a___handle_type_def_a9368ced5769abb92a56886ff879a7f5e}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}$\ast$ \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Instance}

Register base address ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a005e867f695aa4b85aca665af7345b51}\label{struct_____d_m_a___handle_type_def_a005e867f695aa4b85aca665af7345b51}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f0xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{H\+A\+L\+\_\+\+Lock\+Type\+Def}} \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Lock}

D\+MA locking object ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_af42684decd26b1c5d49a529fcf99be30}\label{struct_____d_m_a___handle_type_def_af42684decd26b1c5d49a529fcf99be30}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Parent@{Parent}}
\index{Parent@{Parent}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Parent}{Parent}}
{\footnotesize\ttfamily void$\ast$ \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Parent}

Parent object state ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a9759b676141bec799cdab94c3e08e6e4}\label{struct_____d_m_a___handle_type_def_a9759b676141bec799cdab94c3e08e6e4}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+State\+Type\+Def}} \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+State}

D\+MA transfer state ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a5866f59e3a12760e559c4547ebf19d37}\label{struct_____d_m_a___handle_type_def_a5866f59e3a12760e559c4547ebf19d37}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferAbortCallback@{XferAbortCallback}}
\index{XferAbortCallback@{XferAbortCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferAbortCallback}{XferAbortCallback}}
{\footnotesize\ttfamily void($\ast$  \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Xfer\+Abort\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

D\+MA transfer abort callback ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a4f323d8234b3f5f454a639e9df3cba23}\label{struct_____d_m_a___handle_type_def_a4f323d8234b3f5f454a639e9df3cba23}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferCpltCallback@{XferCpltCallback}}
\index{XferCpltCallback@{XferCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferCpltCallback}{XferCpltCallback}}
{\footnotesize\ttfamily void($\ast$  \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Xfer\+Cplt\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

D\+MA transfer complete callback ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a5905bba1de7dc9d803a50dfb44d0a9e8}\label{struct_____d_m_a___handle_type_def_a5905bba1de7dc9d803a50dfb44d0a9e8}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferErrorCallback@{XferErrorCallback}}
\index{XferErrorCallback@{XferErrorCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferErrorCallback}{XferErrorCallback}}
{\footnotesize\ttfamily void($\ast$  \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Xfer\+Error\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

D\+MA transfer error callback ~\newline
 \mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a2e343c6a9135222a8efb8ca5bb5dad8c}\label{struct_____d_m_a___handle_type_def_a2e343c6a9135222a8efb8ca5bb5dad8c}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferHalfCpltCallback@{XferHalfCpltCallback}}
\index{XferHalfCpltCallback@{XferHalfCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferHalfCpltCallback}{XferHalfCpltCallback}}
{\footnotesize\ttfamily void($\ast$  \+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def\+::\+Xfer\+Half\+Cplt\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

D\+MA Half transfer complete callback ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/sxlga/git/\+Serial\+Test\+Project/\+Drivers/\+S\+T\+M32\+F0xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f0xx__hal__dma_8h}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}\end{DoxyCompactItemize}
