// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Mon Feb 25 18:13:15 2019
// Host        : consti-002 running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/consti/2018WS/Lab_SoC/Abgabe/zedboard_cortex_m1/top_integration/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/ip/m1_for_arty_a7_cm1_ecu_0_0/m1_for_arty_a7_cm1_ecu_0_0_sim_netlist.v
// Design      : m1_for_arty_a7_cm1_ecu_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "m1_for_arty_a7_cm1_ecu_0_0,cm1_ecu_wrapper,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "cm1_ecu_wrapper,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module m1_for_arty_a7_cm1_ecu_0_0
   (DEBUG,
    ENGINE,
    I2C_SCL,
    I2C_SDA_RX,
    I2C_SDA_TX,
    RESET_INTERCONNECT,
    RESET_PERIPHERAL,
    RESET_TIMER,
    SYS_CLOCK,
    THROTTLE,
    TIMER_CLOCK,
    UART_RX,
    UART_TX);
  output [3:0]DEBUG;
  output [0:0]ENGINE;
  output I2C_SCL;
  input I2C_SDA_RX;
  output I2C_SDA_TX;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RESET_INTERCONNECT RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RESET_INTERCONNECT, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input RESET_INTERCONNECT;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RESET_PERIPHERAL RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RESET_PERIPHERAL, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input RESET_PERIPHERAL;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RESET_TIMER RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RESET_TIMER, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input RESET_TIMER;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 SYS_CLOCK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME SYS_CLOCK, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input SYS_CLOCK;
  input THROTTLE;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 TIMER_CLOCK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME TIMER_CLOCK, FREQ_HZ 8000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input TIMER_CLOCK;
  input UART_RX;
  output UART_TX;

  wire [3:0]DEBUG;
  wire [0:0]ENGINE;
  wire I2C_SCL;
  wire I2C_SDA_RX;
  wire I2C_SDA_TX;
  wire RESET_INTERCONNECT;
  wire RESET_PERIPHERAL;
  wire RESET_TIMER;
  wire SYS_CLOCK;
  wire THROTTLE;
  wire TIMER_CLOCK;
  wire UART_RX;
  wire UART_TX;

  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_wrapper U0
       (.DEBUG(DEBUG),
        .ENGINE(ENGINE),
        .I2C_SCL(I2C_SCL),
        .I2C_SDA_RX(I2C_SDA_RX),
        .I2C_SDA_TX(I2C_SDA_TX),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .RESET_PERIPHERAL(RESET_PERIPHERAL),
        .RESET_TIMER(RESET_TIMER),
        .SYS_CLOCK(SYS_CLOCK),
        .THROTTLE(THROTTLE),
        .TIMER_CLOCK(TIMER_CLOCK),
        .UART_RX(UART_RX),
        .UART_TX(UART_TX));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module m1_for_arty_a7_cm1_ecu_0_0_GPIO_Core
   (reg1,
    reg2,
    gpio_io_o,
    gpio_io_t,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    s_axi_aclk,
    SR,
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ,
    Q,
    bus2ip_rnw,
    bus2ip_cs,
    gpio_io_i,
    E,
    D,
    \Not_Dual.gpio_OE_reg[0]_0 );
  output [4:0]reg1;
  output [4:0]reg2;
  output [4:0]gpio_io_o;
  output [4:0]gpio_io_t;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  input s_axi_aclk;
  input [0:0]SR;
  input \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ;
  input [0:0]Q;
  input bus2ip_rnw;
  input bus2ip_cs;
  input [4:0]gpio_io_i;
  input [0:0]E;
  input [4:0]D;
  input [0:0]\Not_Dual.gpio_OE_reg[0]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire GPIO_xferAck_i;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[27]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2[27]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[28]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2[28]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1[29]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2[29]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1[30]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg2[30]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1[31]_i_2_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2[31]_i_1_n_0 ;
  wire \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ;
  wire [0:0]\Not_Dual.gpio_OE_reg[0]_0 ;
  wire [0:0]Q;
  wire Read_Reg_Rst;
  wire [0:0]SR;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:4]gpio_Data_In;
  wire [4:0]gpio_io_i;
  wire [0:4]gpio_io_i_d2;
  wire [4:0]gpio_io_o;
  wire [4:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire [4:0]reg1;
  wire [4:0]reg2;
  wire s_axi_aclk;

  LUT5 #(
    .INIT(32'h3232CF00)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[27]_i_1 
       (.I0(gpio_Data_In[0]),
        .I1(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I2(Q),
        .I3(gpio_io_o[4]),
        .I4(gpio_io_t[4]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[27]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[27]_i_1_n_0 ),
        .Q(reg1[4]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h33CB00C8)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2[27]_i_1 
       (.I0(gpio_Data_In[0]),
        .I1(gpio_io_t[4]),
        .I2(Q),
        .I3(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I4(reg2[4]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2[27]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2[27]_i_1_n_0 ),
        .Q(reg2[4]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h3232CF00)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[28]_i_1 
       (.I0(gpio_Data_In[1]),
        .I1(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I2(Q),
        .I3(gpio_io_o[3]),
        .I4(gpio_io_t[3]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[28]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg1[28]_i_1_n_0 ),
        .Q(reg1[3]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h33CB00C8)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2[28]_i_1 
       (.I0(gpio_Data_In[1]),
        .I1(gpio_io_t[3]),
        .I2(Q),
        .I3(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I4(reg2[3]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2[28]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].reg2[28]_i_1_n_0 ),
        .Q(reg2[3]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h3232CF00)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1[29]_i_1 
       (.I0(gpio_Data_In[2]),
        .I1(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I2(Q),
        .I3(gpio_io_o[2]),
        .I4(gpio_io_t[2]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1[29]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1[29]_i_1_n_0 ),
        .Q(reg1[2]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h33CB00C8)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2[29]_i_1 
       (.I0(gpio_Data_In[2]),
        .I1(gpio_io_t[2]),
        .I2(Q),
        .I3(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I4(reg2[2]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2[29]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2[29]_i_1_n_0 ),
        .Q(reg2[2]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h3232CF00)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1[30]_i_1 
       (.I0(gpio_Data_In[3]),
        .I1(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I2(Q),
        .I3(gpio_io_o[1]),
        .I4(gpio_io_t[1]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1[30]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1[30]_i_1_n_0 ),
        .Q(reg1[1]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h33CB00C8)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg2[30]_i_1 
       (.I0(gpio_Data_In[3]),
        .I1(gpio_io_t[1]),
        .I2(Q),
        .I3(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I4(reg2[1]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg2[30]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg2_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg2[30]_i_1_n_0 ),
        .Q(reg2[1]),
        .R(Read_Reg_Rst));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1[31]_i_1 
       (.I0(GPIO_xferAck_i),
        .I1(gpio_xferAck_Reg),
        .I2(bus2ip_cs),
        .I3(bus2ip_rnw),
        .O(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h3232CF00)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1[31]_i_2 
       (.I0(gpio_Data_In[4]),
        .I1(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I2(Q),
        .I3(gpio_io_o[0]),
        .I4(gpio_io_t[0]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1[31]_i_2_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1[31]_i_2_n_0 ),
        .Q(reg1[0]),
        .R(Read_Reg_Rst));
  LUT5 #(
    .INIT(32'h33CB00C8)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2[31]_i_1 
       (.I0(gpio_Data_In[4]),
        .I1(gpio_io_t[0]),
        .I2(Q),
        .I3(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 ),
        .I4(reg2[0]),
        .O(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2[31]_i_1_n_0 ));
  FDRE \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2[31]_i_1_n_0 ),
        .Q(reg2[0]),
        .R(Read_Reg_Rst));
  m1_for_arty_a7_cm1_ecu_0_0_cdc_sync \Not_Dual.INPUT_DOUBLE_REGS3 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1],gpio_io_i_d2[2],gpio_io_i_d2[3],gpio_io_i_d2[4]}));
  FDRE \Not_Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(gpio_Data_In[0]),
        .R(1'b0));
  FDRE \Not_Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(gpio_Data_In[1]),
        .R(1'b0));
  FDRE \Not_Dual.gpio_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[2]),
        .Q(gpio_Data_In[2]),
        .R(1'b0));
  FDRE \Not_Dual.gpio_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[3]),
        .Q(gpio_Data_In[3]),
        .R(1'b0));
  FDRE \Not_Dual.gpio_Data_In_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[4]),
        .Q(gpio_Data_In[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(gpio_io_o[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(gpio_io_o[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(gpio_io_o[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(gpio_io_o[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(gpio_io_o[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[4]),
        .Q(gpio_io_t[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[3]),
        .Q(gpio_io_t[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[2]),
        .Q(gpio_io_t[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[1]),
        .Q(gpio_io_t[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_OE_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[0]),
        .Q(gpio_io_t[0]),
        .R(SR));
  FDRE gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h04)) 
    iGPIO_xferAck_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_cs),
        .I2(gpio_xferAck_Reg),
        .O(iGPIO_xferAck));
  FDRE iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module m1_for_arty_a7_cm1_ecu_0_0_SRL_FIFO
   (Rc_Data_Exists,
    Rc_addr,
    Rc_fifo_data,
    msms_set_i_reg,
    D,
    \Addr_Counters[1].FDRE_I_0 ,
    Bus2IIC_Reset,
    D_0,
    s_axi_aclk,
    \s_axi_rdata_i[7]_i_11 ,
    Q,
    Msms_set,
    \Addr_Counters[0].FDRE_I_0 ,
    \Addr_Counters[0].FDRE_I_1 ,
    Rc_fifo_rd,
    Rc_fifo_rd_d,
    Rc_fifo_wr_d,
    Rc_fifo_wr);
  output Rc_Data_Exists;
  output [0:3]Rc_addr;
  output [0:7]Rc_fifo_data;
  output msms_set_i_reg;
  output [1:0]D;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Bus2IIC_Reset;
  input D_0;
  input s_axi_aclk;
  input [7:0]\s_axi_rdata_i[7]_i_11 ;
  input [3:0]Q;
  input Msms_set;
  input \Addr_Counters[0].FDRE_I_0 ;
  input \Addr_Counters[0].FDRE_I_1 ;
  input Rc_fifo_rd;
  input Rc_fifo_rd_d;
  input Rc_fifo_wr_d;
  input Rc_fifo_wr;

  wire \Addr_Counters[0].FDRE_I_0 ;
  wire \Addr_Counters[0].FDRE_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__1_n_0 ;
  wire Bus2IIC_Reset;
  wire CI;
  wire [1:0]D;
  wire D_0;
  wire Msms_set;
  wire [3:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0 ;
  wire \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ;
  wire Rc_Data_Exists;
  wire [0:3]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire S;
  wire S0_out;
  wire S1_out;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire msms_set_i_reg;
  wire s_axi_aclk;
  wire [7:0]\s_axi_rdata_i[7]_i_11 ;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_3),
        .Q(Rc_addr[0]),
        .R(Bus2IIC_Reset));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Rc_addr[2],Rc_addr[1],Rc_addr[0]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__1_n_0 ,S0_out,S1_out,S}));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .I4(\Addr_Counters[0].FDRE_I_0 ),
        .I5(\Addr_Counters[0].FDRE_I_1 ),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__1 
       (.I0(Rc_fifo_wr_d),
        .I1(Rc_fifo_wr),
        .I2(Rc_addr[0]),
        .I3(Rc_addr[3]),
        .I4(Rc_addr[2]),
        .I5(Rc_addr[1]),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_2),
        .Q(Rc_addr[1]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[1]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_1),
        .Q(Rc_addr[2]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[2]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_0),
        .Q(Rc_addr[3]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[3].XORCY_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[3]),
        .O(\Addr_Counters[3].XORCY_I_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(Rc_Data_Exists),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_2__0
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\s_axi_rdata_i[7]_i_11 [7]),
        .Q(Rc_fifo_data[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\s_axi_rdata_i[7]_i_11 [6]),
        .Q(Rc_fifo_data[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\s_axi_rdata_i[7]_i_11 [5]),
        .Q(Rc_fifo_data[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\s_axi_rdata_i[7]_i_11 [4]),
        .Q(Rc_fifo_data[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\s_axi_rdata_i[7]_i_11 [3]),
        .Q(Rc_fifo_data[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\s_axi_rdata_i[7]_i_11 [2]),
        .Q(Rc_fifo_data[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\s_axi_rdata_i[7]_i_11 [1]),
        .Q(Rc_fifo_data[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\s_axi_rdata_i[7]_i_11 [0]),
        .Q(Rc_fifo_data[7]));
  LUT6 #(
    .INIT(64'h0001000000000001)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_1 
       (.I0(Bus2IIC_Reset),
        .I1(Msms_set),
        .I2(\RD_FIFO_CNTRL.ro_prev_i_i_2_n_0 ),
        .I3(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ),
        .I4(Q[3]),
        .I5(Rc_addr[3]),
        .O(msms_set_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_2 
       (.I0(Rc_addr[1]),
        .I1(Q[1]),
        .I2(Rc_addr[2]),
        .I3(Q[2]),
        .O(\RD_FIFO_CNTRL.ro_prev_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_3 
       (.I0(Rc_addr[0]),
        .I1(Q[0]),
        .I2(Rc_Data_Exists),
        .O(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sr_i[1]_i_1 
       (.I0(Rc_Data_Exists),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[2]_i_1 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module m1_for_arty_a7_cm1_ecu_0_0_SRL_FIFO_11
   (Tx_data_exists,
    Tx_addr,
    Tx_fifo_data,
    \Addr_Counters[0].FDRE_I_0 ,
    Data_Exists_DFF_0,
    p_0_in,
    Data_Exists_DFF_1,
    shift_reg_ld_reg,
    Tx_fifo_rst,
    s_axi_aclk,
    s_axi_wdata,
    Data_Exists_DFF_2,
    \Addr_Counters[0].FDRE_I_1 ,
    Tx_fifo_wr,
    Tx_fifo_wr_d,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    dynamic_MSMS,
    shift_reg_ld,
    \data_int_reg[0] );
  output Tx_data_exists;
  output [0:3]Tx_addr;
  output [0:7]Tx_fifo_data;
  output [0:0]\Addr_Counters[0].FDRE_I_0 ;
  output Data_Exists_DFF_0;
  output p_0_in;
  output Data_Exists_DFF_1;
  output [0:0]shift_reg_ld_reg;
  input Tx_fifo_rst;
  input s_axi_aclk;
  input [7:0]s_axi_wdata;
  input Data_Exists_DFF_2;
  input \Addr_Counters[0].FDRE_I_1 ;
  input Tx_fifo_wr;
  input Tx_fifo_wr_d;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input [0:0]dynamic_MSMS;
  input shift_reg_ld;
  input \data_int_reg[0] ;

  wire [0:0]\Addr_Counters[0].FDRE_I_0 ;
  wire \Addr_Counters[0].FDRE_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__0_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire Data_Exists_DFF_2;
  wire Data_Exists_DFF_i_3_n_0;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [0:3]Tx_addr;
  wire Tx_data_exists;
  wire [0:7]Tx_fifo_data;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire \data_int_reg[0] ;
  wire [0:0]dynamic_MSMS;
  wire p_0_in;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;
  wire shift_reg_ld;
  wire [0:0]shift_reg_ld_reg;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists),
        .D(sum_A_3),
        .Q(Tx_addr[0]),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Tx_addr[2],Tx_addr[1],Tx_addr[0]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__0_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr[0]),
        .O(S));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(Data_Exists_DFF_2),
        .I1(Tx_addr[0]),
        .I2(Tx_addr[3]),
        .I3(Tx_addr[2]),
        .I4(Tx_addr[1]),
        .I5(\Addr_Counters[0].FDRE_I_1 ),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__0 
       (.I0(Tx_fifo_wr_d),
        .I1(Tx_fifo_wr),
        .I2(Tx_addr[1]),
        .I3(Tx_addr[2]),
        .I4(Tx_addr[3]),
        .I5(Tx_addr[0]),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists),
        .D(sum_A_2),
        .Q(Tx_addr[1]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr[1]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists),
        .D(sum_A_1),
        .Q(Tx_addr[2]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr[2]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists),
        .D(sum_A_0),
        .Q(Tx_addr[3]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr[3]),
        .O(\Addr_Counters[3].XORCY_I_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Tx_data_exists),
        .R(Tx_fifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hFFF20022)) 
    Data_Exists_DFF_i_1__0
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .I2(Data_Exists_DFF_2),
        .I3(Data_Exists_DFF_i_3_n_0),
        .I4(Tx_data_exists),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3
       (.I0(Tx_addr[0]),
        .I1(Tx_addr[3]),
        .I2(Tx_addr[2]),
        .I3(Tx_addr[1]),
        .O(Data_Exists_DFF_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1 
       (.I0(Tx_addr[3]),
        .O(p_0_in));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Tx_addr[0]),
        .A1(Tx_addr[1]),
        .A2(Tx_addr[2]),
        .A3(Tx_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[7]),
        .Q(Tx_fifo_data[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Tx_addr[0]),
        .A1(Tx_addr[1]),
        .A2(Tx_addr[2]),
        .A3(Tx_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[6]),
        .Q(Tx_fifo_data[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Tx_addr[0]),
        .A1(Tx_addr[1]),
        .A2(Tx_addr[2]),
        .A3(Tx_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[5]),
        .Q(Tx_fifo_data[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Tx_addr[0]),
        .A1(Tx_addr[1]),
        .A2(Tx_addr[2]),
        .A3(Tx_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[4]),
        .Q(Tx_fifo_data[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Tx_addr[0]),
        .A1(Tx_addr[1]),
        .A2(Tx_addr[2]),
        .A3(Tx_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[3]),
        .Q(Tx_fifo_data[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Tx_addr[0]),
        .A1(Tx_addr[1]),
        .A2(Tx_addr[2]),
        .A3(Tx_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[2]),
        .Q(Tx_fifo_data[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Tx_addr[0]),
        .A1(Tx_addr[1]),
        .A2(Tx_addr[2]),
        .A3(Tx_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[1]),
        .Q(Tx_fifo_data[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Tx_addr[0]),
        .A1(Tx_addr[1]),
        .A2(Tx_addr[2]),
        .A3(Tx_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[0]),
        .Q(Tx_fifo_data[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \cr_i[5]_i_2 
       (.I0(Tx_data_exists),
        .I1(dynamic_MSMS),
        .O(Data_Exists_DFF_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[0]_i_1 
       (.I0(Tx_fifo_data[7]),
        .I1(shift_reg_ld),
        .I2(\data_int_reg[0] ),
        .O(shift_reg_ld_reg));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sr_i[0]_i_1 
       (.I0(Tx_data_exists),
        .O(Data_Exists_DFF_0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[3]_i_1 
       (.I0(Tx_addr[0]),
        .I1(Tx_addr[3]),
        .I2(Tx_addr[2]),
        .I3(Tx_addr[1]),
        .O(\Addr_Counters[0].FDRE_I_0 ));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module m1_for_arty_a7_cm1_ecu_0_0_SRL_FIFO__parameterized0
   (Data_Exists_DFF_0,
    dynamic_MSMS,
    Data_Exists_DFF_1,
    \Addr_Counters[1].FDRE_I_0 ,
    Tx_fifo_rst,
    D,
    s_axi_aclk,
    ctrlFifoDin,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    \Addr_Counters[0].FDRE_I_0 ,
    \Addr_Counters[0].FDRE_I_1 ,
    Tx_data_exists);
  output Data_Exists_DFF_0;
  output [0:1]dynamic_MSMS;
  output Data_Exists_DFF_1;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Tx_fifo_rst;
  input D;
  input s_axi_aclk;
  input [0:1]ctrlFifoDin;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input \Addr_Counters[0].FDRE_I_0 ;
  input \Addr_Counters[0].FDRE_I_1 ;
  input Tx_data_exists;

  wire \Addr_Counters[0].FDRE_I_0 ;
  wire \Addr_Counters[0].FDRE_I_1 ;
  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire S;
  wire S0_out;
  wire S1_out;
  wire Tx_data_exists;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(\Addr_Counters[0].FDRE_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .I5(\Addr_Counters[0].FDRE_I_1 ),
        .O(CI));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(\Addr_Counters[0].FDRE_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[3].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[3].FDRE_I_n_0 ),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Data_Exists_DFF_0),
        .R(Tx_fifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3__0
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[0]),
        .Q(dynamic_MSMS[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[1]),
        .Q(dynamic_MSMS[1]));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \cr_i[2]_i_3 
       (.I0(dynamic_MSMS[1]),
        .I1(Tx_data_exists),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .O(Data_Exists_DFF_1));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module m1_for_arty_a7_cm1_ecu_0_0_address_decoder
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    D,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    E,
    bus2ip_rnw_i_reg,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ,
    Q,
    s_axi_aclk,
    s_axi_wdata,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    Bus_RNW_reg_reg_0,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ,
    ip2bus_wrack_i_D1,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ,
    reg1,
    reg2);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [4:0]D;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output [0:0]E;
  output [0:0]bus2ip_rnw_i_reg;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [5:0]\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  input Q;
  input s_axi_aclk;
  input [9:0]s_axi_wdata;
  input [2:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  input Bus_RNW_reg_reg_0;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  input [3:0]\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ;
  input ip2bus_wrack_i_D1;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ;
  input [4:0]reg1;
  input [4:0]reg2;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [4:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ;
  wire [5:0]\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  wire [3:0]\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ;
  wire [2:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  wire Q;
  wire [0:0]bus2ip_rnw_i_reg;
  wire cs_ce_clr;
  wire \ip2bus_data_i_D1[27]_i_2_n_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire p_1_out;
  wire p_2_in;
  wire p_2_out;
  wire p_3_in;
  wire p_3_out;
  wire p_4_in;
  wire [4:0]reg1;
  wire [4:0]reg2;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [9:0]s_axi_wdata;

  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(Bus_RNW_reg_reg_0),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ),
        .Q(p_4_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .O(p_2_out));
  FDRE \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(p_2_out),
        .Q(p_3_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .O(p_1_out));
  FDRE \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(p_1_out),
        .Q(p_2_in),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .O(p_3_out));
  FDRE \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(p_3_out),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .R(cs_ce_clr));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1[31]_i_3 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [2]),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \Not_Dual.gpio_Data_Out[0]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [2]),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[0]_i_2 
       (.I0(s_axi_wdata[9]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[1]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[2]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[3]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Not_Dual.gpio_Data_Out[4]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(s_axi_wdata[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \Not_Dual.gpio_OE[0]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [2]),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .O(bus2ip_rnw_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(p_3_in),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I2(p_4_in),
        .I3(Bus_RNW_reg),
        .I4(p_2_in),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 [5]));
  LUT6 #(
    .INIT(64'h000A0CF000000000)) 
    \ip2bus_data_i_D1[27]_i_1 
       (.I0(reg1[4]),
        .I1(reg2[4]),
        .I2(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(\ip2bus_data_i_D1[27]_i_2_n_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ip2bus_data_i_D1[27]_i_2 
       (.I0(Bus_RNW_reg),
        .I1(p_2_in),
        .O(\ip2bus_data_i_D1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000A0CF000000000)) 
    \ip2bus_data_i_D1[28]_i_1 
       (.I0(reg1[3]),
        .I1(reg2[3]),
        .I2(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(\ip2bus_data_i_D1[27]_i_2_n_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'h000A0CF000000000)) 
    \ip2bus_data_i_D1[29]_i_1 
       (.I0(reg1[2]),
        .I1(reg2[2]),
        .I2(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(\ip2bus_data_i_D1[27]_i_2_n_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h000A0CF000000000)) 
    \ip2bus_data_i_D1[30]_i_1 
       (.I0(reg1[1]),
        .I1(reg2[1]),
        .I2(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(\ip2bus_data_i_D1[27]_i_2_n_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h000A0CF000000000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(reg1[0]),
        .I1(reg2[0]),
        .I2(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(\ip2bus_data_i_D1[27]_i_2_n_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 [1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 [3]),
        .I5(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 [0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 [1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 [3]),
        .I5(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 [0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module m1_for_arty_a7_cm1_ecu_0_0_address_decoder__parameterized0
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ,
    Bus_RNW_reg_reg_0,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    reset_trig0,
    sw_rst_cond,
    AXI_IP2Bus_Error,
    \cr_i_reg[2] ,
    Bus2IIC_WrCE,
    \bus2ip_addr_i_reg[3] ,
    D,
    Bus2IIC_RdCE,
    \FSM_onehot_state_reg[2] ,
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ,
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]_0 ,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    Q,
    s_axi_aclk,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ,
    s_axi_aresetn,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_arready_INST_0_0,
    sw_rst_cond_d1,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    \cr_i_reg[2]_1 ,
    firstDynStartSeen,
    \cr_i_reg[2]_2 ,
    \s_axi_rdata_i_reg[8] ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 ,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[7] ,
    p_1_in8_in,
    \s_axi_rdata_i_reg[4] ,
    \s_axi_rdata_i_reg[5] ,
    p_1_in5_in,
    \s_axi_rdata_i_reg[6] ,
    p_1_in2_in,
    \s_axi_rdata_i_reg[7]_0 ,
    p_1_in,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    \s_axi_rdata_i_reg[0]_1 ,
    p_1_in17_in,
    \s_axi_rdata_i_reg[2] ,
    p_1_in14_in,
    \s_axi_rdata_i_reg[3] ,
    p_1_in11_in,
    ipif_glbl_irpt_enable_reg,
    \s_axi_bresp_i_reg[1] ,
    s_axi_bresp,
    gpo,
    AXI_IP2Bus_WrAck2_reg);
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  output Bus_RNW_reg_reg_0;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output reset_trig0;
  output sw_rst_cond;
  output AXI_IP2Bus_Error;
  output [1:0]\cr_i_reg[2] ;
  output [11:0]Bus2IIC_WrCE;
  output \bus2ip_addr_i_reg[3] ;
  output [8:0]D;
  output [0:0]Bus2IIC_RdCE;
  output \FSM_onehot_state_reg[2] ;
  output \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ;
  output \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]_0 ;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input Q;
  input s_axi_aclk;
  input [8:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  input s_axi_aresetn;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [3:0]s_axi_arready_INST_0_0;
  input sw_rst_cond_d1;
  input [5:0]s_axi_wdata;
  input \cr_i_reg[2]_0 ;
  input [1:0]\cr_i_reg[2]_1 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_2 ;
  input \s_axi_rdata_i_reg[8] ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input p_1_in8_in;
  input \s_axi_rdata_i_reg[4] ;
  input \s_axi_rdata_i_reg[5] ;
  input p_1_in5_in;
  input \s_axi_rdata_i_reg[6] ;
  input p_1_in2_in;
  input \s_axi_rdata_i_reg[7]_0 ;
  input p_1_in;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input \s_axi_rdata_i_reg[0]_1 ;
  input p_1_in17_in;
  input \s_axi_rdata_i_reg[2] ;
  input p_1_in14_in;
  input \s_axi_rdata_i_reg[3] ;
  input p_1_in11_in;
  input ipif_glbl_irpt_enable_reg;
  input [0:0]\s_axi_bresp_i_reg[1] ;
  input [0:0]s_axi_bresp;
  input [0:0]gpo;
  input AXI_IP2Bus_WrAck2_reg;

  wire [2:0]AXI_Bus2IP_CS;
  wire AXI_IP2Bus_Error;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire AXI_IP2Bus_WrAck2_reg;
  wire [0:0]Bus2IIC_RdCE;
  wire [11:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [8:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[29].ce_out_i[29]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[30].ce_out_i[30]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[32].ce_out_i[32]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ;
  wire \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ;
  wire \MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0 ;
  wire [8:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  wire Q;
  wire \bus2ip_addr_i_reg[3] ;
  wire [1:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire [1:0]\cr_i_reg[2]_1 ;
  wire \cr_i_reg[2]_2 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire cs_ce_clr;
  wire firstDynStartSeen;
  wire [0:0]gpo;
  wire ipif_glbl_irpt_enable_reg;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_16_out;
  wire p_17_in;
  wire p_17_out;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in14_in;
  wire p_1_in17_in;
  wire p_1_in2_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire p_25_in;
  wire p_28_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_5_out;
  wire p_6_in;
  wire p_7_in;
  wire p_7_out;
  wire p_8_in;
  wire p_8_out;
  wire p_9_in;
  wire pselect_hit_i_0;
  wire pselect_hit_i_2;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arready_INST_0_0;
  wire [0:0]s_axi_bresp;
  wire [0:0]\s_axi_bresp_i_reg[1] ;
  wire \s_axi_rdata_i[0]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_4_n_0 ;
  wire \s_axi_rdata_i[7]_i_3_n_0 ;
  wire \s_axi_rdata_i[7]_i_4_n_0 ;
  wire \s_axi_rdata_i[7]_i_5_n_0 ;
  wire \s_axi_rdata_i[9]_i_10_n_0 ;
  wire \s_axi_rdata_i[9]_i_5_n_0 ;
  wire \s_axi_rdata_i[9]_i_7_n_0 ;
  wire \s_axi_rdata_i[9]_i_8_n_0 ;
  wire \s_axi_rdata_i[9]_i_9_n_0 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[0]_1 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[6] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire \s_axi_rdata_i_reg[8] ;
  wire [5:0]s_axi_wdata;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    AXI_IP2Bus_RdAck2_i_1
       (.I0(AXI_Bus2IP_CS[1]),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_RdAck20));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    AXI_IP2Bus_WrAck2_i_1
       (.I0(AXI_Bus2IP_CS[1]),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_WrAck20));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(AXI_IP2Bus_WrAck2_reg),
        .I1(Q),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FIFO_GEN_DTR.Tx_fifo_wr_i_1 
       (.I0(p_16_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[10]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1 
       (.I0(pselect_hit_i_2),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(p_5_out));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(p_5_out),
        .Q(p_25_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(pselect_hit_i_0),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0 ),
        .Q(p_18_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1 
       (.I0(pselect_hit_i_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .O(p_16_out));
  FDRE \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(p_16_out),
        .Q(p_17_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I5(pselect_hit_i_0),
        .O(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0 ),
        .Q(p_16_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I2(pselect_hit_i_0),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .O(\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1_n_0 ),
        .Q(p_15_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(pselect_hit_i_0),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(\GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1_n_0 ),
        .Q(p_14_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I2(pselect_hit_i_0),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(\GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1_n_0 ),
        .Q(p_13_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(pselect_hit_i_0),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(\GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1_n_0 ),
        .Q(p_12_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I5(pselect_hit_i_0),
        .O(\GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1_n_0 ),
        .Q(p_11_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1_n_0 ),
        .Q(p_10_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(pselect_hit_i_0),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1_n_0 ),
        .Q(p_9_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I3(pselect_hit_i_0),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1_n_0 ),
        .Q(p_8_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1_n_0 ),
        .Q(p_7_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \GEN_BKEND_CE_REGISTERS[29].ce_out_i[29]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(\GEN_BKEND_CE_REGISTERS[29].ce_out_i[29]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[29].ce_out_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[29].ce_out_i[29]_i_1_n_0 ),
        .Q(p_6_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_BKEND_CE_REGISTERS[30].ce_out_i[30]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(\GEN_BKEND_CE_REGISTERS[30].ce_out_i[30]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[30].ce_out_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[30].ce_out_i[30]_i_1_n_0 ),
        .Q(p_5_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(pselect_hit_i_0),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(\GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[31].ce_out_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1_n_0 ),
        .Q(p_4_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \GEN_BKEND_CE_REGISTERS[32].ce_out_i[32]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(\GEN_BKEND_CE_REGISTERS[32].ce_out_i[32]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[32].ce_out_i_reg[32] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[32].ce_out_i[32]_i_1_n_0 ),
        .Q(p_3_in),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I1(pselect_hit_i_0),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1_n_0 ),
        .Q(p_2_in),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hFB)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1 
       (.I0(is_write_reg),
        .I1(s_axi_aresetn),
        .I2(is_read_reg),
        .O(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2 
       (.I0(pselect_hit_i_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .O(p_17_out));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_3 
       (.I0(Q),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .O(pselect_hit_i_0));
  FDRE \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(p_17_out),
        .Q(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1 
       (.I0(pselect_hit_i_2),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(p_8_out));
  FDRE \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(p_8_out),
        .Q(p_28_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1 
       (.I0(pselect_hit_i_2),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .O(p_7_out));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(p_7_out),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GPO_GEN.gpo_i[31]_i_2 
       (.I0(s_axi_wdata[0]),
        .I1(p_9_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(gpo),
        .O(\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [7]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .I2(Q),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .O(pselect_hit_i_2));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(pselect_hit_i_2),
        .Q(AXI_Bus2IP_CS[2]),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \MEM_DECODE_GEN[1].cs_out_i[1]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I2(\MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0 ),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .I5(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [7]),
        .O(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ));
  LUT2 #(
    .INIT(4'hB)) 
    \MEM_DECODE_GEN[1].cs_out_i[1]_i_2 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .O(\MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0 ));
  FDRE \MEM_DECODE_GEN[1].cs_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ),
        .Q(AXI_Bus2IP_CS[1]),
        .R(cs_ce_clr));
  FDRE \MEM_DECODE_GEN[2].cs_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [8]),
        .Q(AXI_Bus2IP_CS[0]),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RD_FIFO_CNTRL.Rc_fifo_rd_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_15_in),
        .O(Bus2IIC_RdCE));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1 
       (.I0(p_10_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[8]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adr_i[0]_i_1 
       (.I0(p_14_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[9]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[0]_i_1 
       (.I0(p_18_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[11]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \cr_i[2]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(Bus2IIC_WrCE[11]),
        .I2(\cr_i_reg[2]_0 ),
        .I3(\cr_i_reg[2]_1 [1]),
        .I4(firstDynStartSeen),
        .I5(\cr_i_reg[2]_2 ),
        .O(\cr_i_reg[2] [1]));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \cr_i[4]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(p_18_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\cr_i_reg[2]_1 [0]),
        .I4(cr_txModeSelect_set),
        .I5(cr_txModeSelect_clr),
        .O(\cr_i_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ip_irpt_enable_reg[7]_i_1 
       (.I0(p_25_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ipif_glbl_irpt_enable_reg_i_1
       (.I0(s_axi_wdata[5]),
        .I1(p_28_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(ipif_glbl_irpt_enable_reg),
        .O(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h0F0E)) 
    irpt_wrack_d1_i_1
       (.I0(p_25_in),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(p_28_in),
        .O(irpt_wrack));
  LUT2 #(
    .INIT(4'h2)) 
    reset_trig_i_1
       (.I0(sw_rst_cond),
        .I1(sw_rst_cond_d1),
        .O(reset_trig0));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_arready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(AXI_IP2Bus_RdAck1),
        .I3(AXI_IP2Bus_RdAck2),
        .O(is_read_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_bresp_i[1]_i_1 
       (.I0(AXI_IP2Bus_Error),
        .I1(\s_axi_bresp_i_reg[1] ),
        .I2(s_axi_bresp),
        .O(\FSM_onehot_state_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF1011)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\s_axi_rdata_i_reg[0] ),
        .I2(\s_axi_rdata_i_reg[0]_0 ),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\s_axi_rdata_i[0]_i_4_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \s_axi_rdata_i[0]_i_4 
       (.I0(\s_axi_rdata_i_reg[0]_1 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I3(\s_axi_rdata_i_reg[7] [0]),
        .I4(p_25_in),
        .O(\s_axi_rdata_i[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1011)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\s_axi_rdata_i_reg[1] ),
        .I2(\s_axi_rdata_i_reg[1]_0 ),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\s_axi_rdata_i[1]_i_4_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \s_axi_rdata_i[1]_i_4 
       (.I0(p_1_in17_in),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I3(\s_axi_rdata_i_reg[7] [1]),
        .I4(p_25_in),
        .O(\s_axi_rdata_i[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \s_axi_rdata_i[2]_i_1 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\s_axi_rdata_i_reg[2] ),
        .I2(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I3(\s_axi_rdata_i_reg[7] [2]),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(p_1_in14_in),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(p_28_in),
        .I1(ipif_glbl_irpt_enable_reg),
        .I2(Bus_RNW_reg_reg_0),
        .I3(p_25_in),
        .I4(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\s_axi_rdata_i_reg[3] ),
        .I2(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I3(\s_axi_rdata_i_reg[7] [3]),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(p_1_in11_in),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
    \s_axi_rdata_i[4]_i_1 
       (.I0(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I1(\s_axi_rdata_i_reg[7] [4]),
        .I2(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I3(p_1_in8_in),
        .I4(\s_axi_rdata_i_reg[4] ),
        .I5(\s_axi_rdata_i[7]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
    \s_axi_rdata_i[5]_i_1 
       (.I0(\s_axi_rdata_i_reg[5] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I3(\s_axi_rdata_i_reg[7] [5]),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(p_1_in5_in),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
    \s_axi_rdata_i[6]_i_1 
       (.I0(\s_axi_rdata_i_reg[6] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I3(\s_axi_rdata_i_reg[7] [6]),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(p_1_in2_in),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(\s_axi_rdata_i_reg[7]_0 ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I3(\s_axi_rdata_i_reg[7] [7]),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(p_1_in),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_axi_rdata_i[7]_i_3 
       (.I0(\s_axi_rdata_i[9]_i_5_n_0 ),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [7]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(\s_axi_rdata_i[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rdata_i[7]_i_4 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_25_in),
        .O(\s_axi_rdata_i[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rdata_i[7]_i_5 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .O(\s_axi_rdata_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_axi_rdata_i[9]_i_10 
       (.I0(p_8_in),
        .I1(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .I2(p_5_in),
        .I3(p_18_in),
        .I4(p_16_in),
        .I5(p_17_in),
        .O(\s_axi_rdata_i[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEABFF)) 
    \s_axi_rdata_i[9]_i_4 
       (.I0(\s_axi_rdata_i[9]_i_5_n_0 ),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [5]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [6]),
        .I5(\s_axi_rdata_i_reg[8] ),
        .O(\bus2ip_addr_i_reg[3] ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \s_axi_rdata_i[9]_i_5 
       (.I0(\s_axi_rdata_i[9]_i_7_n_0 ),
        .I1(\s_axi_rdata_i[9]_i_8_n_0 ),
        .I2(\s_axi_rdata_i[9]_i_9_n_0 ),
        .I3(\s_axi_rdata_i[9]_i_10_n_0 ),
        .I4(Bus_RNW_reg_reg_0),
        .O(\s_axi_rdata_i[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_axi_rdata_i[9]_i_7 
       (.I0(p_11_in),
        .I1(p_9_in),
        .I2(p_10_in),
        .I3(p_3_in),
        .O(\s_axi_rdata_i[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_axi_rdata_i[9]_i_8 
       (.I0(p_14_in),
        .I1(p_6_in),
        .I2(p_13_in),
        .I3(p_2_in),
        .O(\s_axi_rdata_i[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_axi_rdata_i[9]_i_9 
       (.I0(p_15_in),
        .I1(p_4_in),
        .I2(p_12_in),
        .I3(p_7_in),
        .O(\s_axi_rdata_i[9]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444404444444444)) 
    \s_axi_rresp_i[1]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(AXI_Bus2IP_CS[1]),
        .I2(s_axi_wdata[0]),
        .I3(s_axi_wdata[1]),
        .I4(s_axi_wdata[2]),
        .I5(s_axi_wdata[3]),
        .O(AXI_IP2Bus_Error));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_wready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I2(AXI_IP2Bus_WrAck1),
        .I3(AXI_IP2Bus_WrAck2),
        .O(is_write_reg));
  LUT4 #(
    .INIT(16'hFFEF)) 
    s_axi_wready_INST_0_i_1
       (.I0(s_axi_arready_INST_0_0[1]),
        .I1(s_axi_arready_INST_0_0[0]),
        .I2(s_axi_arready_INST_0_0[3]),
        .I3(s_axi_arready_INST_0_0[2]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    sw_rst_cond_d1_i_1
       (.I0(Bus_RNW_reg_reg_0),
        .I1(AXI_Bus2IP_CS[1]),
        .I2(s_axi_wdata[0]),
        .I3(s_axi_wdata[1]),
        .I4(s_axi_wdata[2]),
        .I5(s_axi_wdata[3]),
        .O(sw_rst_cond));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tbuf_i[9]_i_1 
       (.I0(p_4_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[3]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thddat_i[9]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[0]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thdsta_i[9]_i_1 
       (.I0(p_6_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[5]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thigh_i[9]_i_1 
       (.I0(p_3_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[2]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tlow_i[9]_i_1 
       (.I0(p_2_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[1]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsudat_i[9]_i_1 
       (.I0(p_5_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[4]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusta_i[9]_i_1 
       (.I0(p_8_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[7]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusto_i[9]_i_1 
       (.I0(p_7_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[6]));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module m1_for_arty_a7_cm1_ecu_0_0_address_decoder__parameterized1
   (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ,
    Bus_RNW_reg_reg_0,
    \dest_hsdata_ff_reg[0] ,
    \dest_hsdata_ff_reg[1] ,
    \dest_hsdata_ff_reg[2] ,
    \dest_hsdata_ff_reg[3] ,
    \dest_hsdata_ff_reg[4] ,
    \dest_hsdata_ff_reg[5] ,
    \dest_hsdata_ff_reg[6] ,
    \dest_hsdata_ff_reg[7] ,
    \dest_hsdata_ff_reg[8] ,
    \dest_hsdata_ff_reg[9] ,
    \dest_hsdata_ff_reg[10] ,
    \dest_hsdata_ff_reg[11] ,
    \dest_hsdata_ff_reg[12] ,
    \dest_hsdata_ff_reg[13] ,
    \dest_hsdata_ff_reg[14] ,
    \dest_hsdata_ff_reg[15] ,
    \dest_hsdata_ff_reg[16] ,
    \dest_hsdata_ff_reg[17] ,
    \dest_hsdata_ff_reg[18] ,
    \dest_hsdata_ff_reg[19] ,
    \dest_hsdata_ff_reg[20] ,
    \dest_hsdata_ff_reg[21] ,
    \dest_hsdata_ff_reg[22] ,
    \dest_hsdata_ff_reg[23] ,
    \dest_hsdata_ff_reg[24] ,
    \dest_hsdata_ff_reg[25] ,
    \dest_hsdata_ff_reg[26] ,
    \dest_hsdata_ff_reg[27] ,
    \dest_hsdata_ff_reg[28] ,
    \dest_hsdata_ff_reg[29] ,
    \dest_hsdata_ff_reg[30] ,
    D_0,
    is_write_reg,
    is_read_reg,
    D,
    m_valid_i_reg,
    pair0_Select,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    \dest_hsdata_ff_reg[10]_0 ,
    bus2ip_wrce,
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0 ,
    \dest_hsdata_ff_reg[10]_1 ,
    Bus_RNW_reg_reg_1,
    Bus_RNW_reg_reg_2,
    Bus_RNW_reg_reg_3,
    Bus_RNW_reg_reg_4,
    Bus_RNW_reg_reg_5,
    Bus_RNW_reg_reg_6,
    Bus_RNW_reg_reg_7,
    Bus_RNW_reg_reg_8,
    Bus_RNW_reg_reg_9,
    Bus_RNW_reg_reg_10,
    Bus_RNW_reg_reg_11,
    Bus_RNW_reg_reg_12,
    Bus_RNW_reg_reg_13,
    Bus_RNW_reg_reg_14,
    Bus_RNW_reg_reg_15,
    Bus_RNW_reg_reg_16,
    Bus_RNW_reg_reg_17,
    Bus_RNW_reg_reg_18,
    Bus_RNW_reg_reg_19,
    Bus_RNW_reg_reg_20,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ,
    \TCSR0_GENERATE[21].TCSR0_FF_I ,
    \TCSR0_GENERATE[22].TCSR0_FF_I ,
    \TCSR0_GENERATE[23].TCSR0_FF_I ,
    \TCSR0_GENERATE[24].TCSR0_FF_I ,
    \TCSR0_GENERATE[25].TCSR0_FF_I ,
    \TCSR0_GENERATE[26].TCSR0_FF_I ,
    \TCSR0_GENERATE[27].TCSR0_FF_I ,
    \TCSR0_GENERATE[28].TCSR0_FF_I ,
    \TCSR0_GENERATE[29].TCSR0_FF_I ,
    \TCSR0_GENERATE[30].TCSR0_FF_I ,
    \TCSR0_GENERATE[31].TCSR0_FF_I ,
    Bus_RNW_reg_reg_21,
    Bus_RNW_reg_reg_22,
    Bus_RNW_reg_reg_23,
    Bus_RNW_reg_reg_24,
    Bus_RNW_reg_reg_25,
    Bus_RNW_reg_reg_26,
    Bus_RNW_reg_reg_27,
    Bus_RNW_reg_reg_28,
    Bus_RNW_reg_reg_29,
    Bus_RNW_reg_reg_30,
    Bus_RNW_reg_reg_31,
    Bus_RNW_reg_reg_32,
    Bus_RNW_reg_reg_33,
    Bus_RNW_reg_reg_34,
    Bus_RNW_reg_reg_35,
    Bus_RNW_reg_reg_36,
    Bus_RNW_reg_reg_37,
    Bus_RNW_reg_reg_38,
    Bus_RNW_reg_reg_39,
    Bus_RNW_reg_reg_40,
    Bus_RNW_reg_reg_41,
    Bus_RNW_reg_reg_42,
    Bus_RNW_reg_reg_43,
    Bus_RNW_reg_reg_44,
    Bus_RNW_reg_reg_45,
    Bus_RNW_reg_reg_46,
    Bus_RNW_reg_reg_47,
    Bus_RNW_reg_reg_48,
    Bus_RNW_reg_reg_49,
    Bus_RNW_reg_reg_50,
    Bus_RNW_reg_reg_51,
    Bus_RNW_reg_reg_52,
    \state_reg[0] ,
    \state_reg[1] ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_2 ,
    start2,
    s_axi_aclk,
    s_axi_wdata,
    counterReg_DBus_32,
    s_axi_aresetn,
    Q,
    state1__2,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    tCSR0_Reg,
    tCSR1_Reg,
    loadReg_DBus_32,
    p_5_in,
    s_axi_rvalid_i_reg_0,
    s_axi_wready_INST_0_0,
    s_axi_rready,
    s_axi_rvalid_i_reg_1,
    s_axi_bready,
    s_axi_bvalid_i_reg_0,
    bus2ip_rnw_i,
    D_1,
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 );
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  output Bus_RNW_reg_reg_0;
  output \dest_hsdata_ff_reg[0] ;
  output \dest_hsdata_ff_reg[1] ;
  output \dest_hsdata_ff_reg[2] ;
  output \dest_hsdata_ff_reg[3] ;
  output \dest_hsdata_ff_reg[4] ;
  output \dest_hsdata_ff_reg[5] ;
  output \dest_hsdata_ff_reg[6] ;
  output \dest_hsdata_ff_reg[7] ;
  output \dest_hsdata_ff_reg[8] ;
  output \dest_hsdata_ff_reg[9] ;
  output \dest_hsdata_ff_reg[10] ;
  output \dest_hsdata_ff_reg[11] ;
  output \dest_hsdata_ff_reg[12] ;
  output \dest_hsdata_ff_reg[13] ;
  output \dest_hsdata_ff_reg[14] ;
  output \dest_hsdata_ff_reg[15] ;
  output \dest_hsdata_ff_reg[16] ;
  output \dest_hsdata_ff_reg[17] ;
  output \dest_hsdata_ff_reg[18] ;
  output \dest_hsdata_ff_reg[19] ;
  output \dest_hsdata_ff_reg[20] ;
  output \dest_hsdata_ff_reg[21] ;
  output \dest_hsdata_ff_reg[22] ;
  output \dest_hsdata_ff_reg[23] ;
  output \dest_hsdata_ff_reg[24] ;
  output \dest_hsdata_ff_reg[25] ;
  output \dest_hsdata_ff_reg[26] ;
  output \dest_hsdata_ff_reg[27] ;
  output \dest_hsdata_ff_reg[28] ;
  output \dest_hsdata_ff_reg[29] ;
  output \dest_hsdata_ff_reg[30] ;
  output D_0;
  output is_write_reg;
  output is_read_reg;
  output [2:0]D;
  output [1:0]m_valid_i_reg;
  output pair0_Select;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  output \dest_hsdata_ff_reg[10]_0 ;
  output [1:0]bus2ip_wrce;
  output \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0 ;
  output \dest_hsdata_ff_reg[10]_1 ;
  output Bus_RNW_reg_reg_1;
  output Bus_RNW_reg_reg_2;
  output Bus_RNW_reg_reg_3;
  output Bus_RNW_reg_reg_4;
  output Bus_RNW_reg_reg_5;
  output Bus_RNW_reg_reg_6;
  output Bus_RNW_reg_reg_7;
  output Bus_RNW_reg_reg_8;
  output Bus_RNW_reg_reg_9;
  output Bus_RNW_reg_reg_10;
  output Bus_RNW_reg_reg_11;
  output Bus_RNW_reg_reg_12;
  output Bus_RNW_reg_reg_13;
  output Bus_RNW_reg_reg_14;
  output Bus_RNW_reg_reg_15;
  output Bus_RNW_reg_reg_16;
  output Bus_RNW_reg_reg_17;
  output Bus_RNW_reg_reg_18;
  output Bus_RNW_reg_reg_19;
  output Bus_RNW_reg_reg_20;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ;
  output \TCSR0_GENERATE[21].TCSR0_FF_I ;
  output \TCSR0_GENERATE[22].TCSR0_FF_I ;
  output \TCSR0_GENERATE[23].TCSR0_FF_I ;
  output \TCSR0_GENERATE[24].TCSR0_FF_I ;
  output \TCSR0_GENERATE[25].TCSR0_FF_I ;
  output \TCSR0_GENERATE[26].TCSR0_FF_I ;
  output \TCSR0_GENERATE[27].TCSR0_FF_I ;
  output \TCSR0_GENERATE[28].TCSR0_FF_I ;
  output \TCSR0_GENERATE[29].TCSR0_FF_I ;
  output \TCSR0_GENERATE[30].TCSR0_FF_I ;
  output \TCSR0_GENERATE[31].TCSR0_FF_I ;
  output Bus_RNW_reg_reg_21;
  output Bus_RNW_reg_reg_22;
  output Bus_RNW_reg_reg_23;
  output Bus_RNW_reg_reg_24;
  output Bus_RNW_reg_reg_25;
  output Bus_RNW_reg_reg_26;
  output Bus_RNW_reg_reg_27;
  output Bus_RNW_reg_reg_28;
  output Bus_RNW_reg_reg_29;
  output Bus_RNW_reg_reg_30;
  output Bus_RNW_reg_reg_31;
  output Bus_RNW_reg_reg_32;
  output Bus_RNW_reg_reg_33;
  output Bus_RNW_reg_reg_34;
  output Bus_RNW_reg_reg_35;
  output Bus_RNW_reg_reg_36;
  output Bus_RNW_reg_reg_37;
  output Bus_RNW_reg_reg_38;
  output Bus_RNW_reg_reg_39;
  output Bus_RNW_reg_reg_40;
  output Bus_RNW_reg_reg_41;
  output Bus_RNW_reg_reg_42;
  output Bus_RNW_reg_reg_43;
  output Bus_RNW_reg_reg_44;
  output Bus_RNW_reg_reg_45;
  output Bus_RNW_reg_reg_46;
  output Bus_RNW_reg_reg_47;
  output Bus_RNW_reg_reg_48;
  output Bus_RNW_reg_reg_49;
  output Bus_RNW_reg_reg_50;
  output Bus_RNW_reg_reg_51;
  output Bus_RNW_reg_reg_52;
  output \state_reg[0] ;
  output \state_reg[1] ;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_2 ;
  input start2;
  input s_axi_aclk;
  input [31:0]s_axi_wdata;
  input [31:0]counterReg_DBus_32;
  input s_axi_aresetn;
  input [3:0]Q;
  input state1__2;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input [1:0]s_axi_rvalid_i_reg;
  input s_axi_bvalid_i_reg;
  input [20:31]tCSR0_Reg;
  input [21:31]tCSR1_Reg;
  input [31:0]loadReg_DBus_32;
  input p_5_in;
  input s_axi_rvalid_i_reg_0;
  input [5:0]s_axi_wready_INST_0_0;
  input s_axi_rready;
  input s_axi_rvalid_i_reg_1;
  input s_axi_bready;
  input s_axi_bvalid_i_reg_0;
  input bus2ip_rnw_i;
  input D_1;
  input [2:0]\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ;

  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire Bus_RNW_reg_reg_1;
  wire Bus_RNW_reg_reg_10;
  wire Bus_RNW_reg_reg_11;
  wire Bus_RNW_reg_reg_12;
  wire Bus_RNW_reg_reg_13;
  wire Bus_RNW_reg_reg_14;
  wire Bus_RNW_reg_reg_15;
  wire Bus_RNW_reg_reg_16;
  wire Bus_RNW_reg_reg_17;
  wire Bus_RNW_reg_reg_18;
  wire Bus_RNW_reg_reg_19;
  wire Bus_RNW_reg_reg_2;
  wire Bus_RNW_reg_reg_20;
  wire Bus_RNW_reg_reg_21;
  wire Bus_RNW_reg_reg_22;
  wire Bus_RNW_reg_reg_23;
  wire Bus_RNW_reg_reg_24;
  wire Bus_RNW_reg_reg_25;
  wire Bus_RNW_reg_reg_26;
  wire Bus_RNW_reg_reg_27;
  wire Bus_RNW_reg_reg_28;
  wire Bus_RNW_reg_reg_29;
  wire Bus_RNW_reg_reg_3;
  wire Bus_RNW_reg_reg_30;
  wire Bus_RNW_reg_reg_31;
  wire Bus_RNW_reg_reg_32;
  wire Bus_RNW_reg_reg_33;
  wire Bus_RNW_reg_reg_34;
  wire Bus_RNW_reg_reg_35;
  wire Bus_RNW_reg_reg_36;
  wire Bus_RNW_reg_reg_37;
  wire Bus_RNW_reg_reg_38;
  wire Bus_RNW_reg_reg_39;
  wire Bus_RNW_reg_reg_4;
  wire Bus_RNW_reg_reg_40;
  wire Bus_RNW_reg_reg_41;
  wire Bus_RNW_reg_reg_42;
  wire Bus_RNW_reg_reg_43;
  wire Bus_RNW_reg_reg_44;
  wire Bus_RNW_reg_reg_45;
  wire Bus_RNW_reg_reg_46;
  wire Bus_RNW_reg_reg_47;
  wire Bus_RNW_reg_reg_48;
  wire Bus_RNW_reg_reg_49;
  wire Bus_RNW_reg_reg_5;
  wire Bus_RNW_reg_reg_50;
  wire Bus_RNW_reg_reg_51;
  wire Bus_RNW_reg_reg_52;
  wire Bus_RNW_reg_reg_6;
  wire Bus_RNW_reg_reg_7;
  wire Bus_RNW_reg_reg_8;
  wire Bus_RNW_reg_reg_9;
  wire [2:0]D;
  wire D_0;
  wire D_1;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ;
  wire [2:0]\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ;
  wire [3:0]Q;
  wire \TCSR0_GENERATE[21].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[22].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[23].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[24].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[25].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[26].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[27].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[28].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[29].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[30].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[31].TCSR0_FF_I ;
  wire [0:4]bus2ip_rdce;
  wire bus2ip_rnw_i;
  wire [1:0]bus2ip_wrce;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire ce_expnd_i_5;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire [31:0]counterReg_DBus_32;
  wire cs_ce_clr;
  wire \dest_hsdata_ff_reg[0] ;
  wire \dest_hsdata_ff_reg[10] ;
  wire \dest_hsdata_ff_reg[10]_0 ;
  wire \dest_hsdata_ff_reg[10]_1 ;
  wire \dest_hsdata_ff_reg[11] ;
  wire \dest_hsdata_ff_reg[12] ;
  wire \dest_hsdata_ff_reg[13] ;
  wire \dest_hsdata_ff_reg[14] ;
  wire \dest_hsdata_ff_reg[15] ;
  wire \dest_hsdata_ff_reg[16] ;
  wire \dest_hsdata_ff_reg[17] ;
  wire \dest_hsdata_ff_reg[18] ;
  wire \dest_hsdata_ff_reg[19] ;
  wire \dest_hsdata_ff_reg[1] ;
  wire \dest_hsdata_ff_reg[20] ;
  wire \dest_hsdata_ff_reg[21] ;
  wire \dest_hsdata_ff_reg[22] ;
  wire \dest_hsdata_ff_reg[23] ;
  wire \dest_hsdata_ff_reg[24] ;
  wire \dest_hsdata_ff_reg[25] ;
  wire \dest_hsdata_ff_reg[26] ;
  wire \dest_hsdata_ff_reg[27] ;
  wire \dest_hsdata_ff_reg[28] ;
  wire \dest_hsdata_ff_reg[29] ;
  wire \dest_hsdata_ff_reg[2] ;
  wire \dest_hsdata_ff_reg[30] ;
  wire \dest_hsdata_ff_reg[3] ;
  wire \dest_hsdata_ff_reg[4] ;
  wire \dest_hsdata_ff_reg[5] ;
  wire \dest_hsdata_ff_reg[6] ;
  wire \dest_hsdata_ff_reg[7] ;
  wire \dest_hsdata_ff_reg[8] ;
  wire \dest_hsdata_ff_reg[9] ;
  wire eqOp__4;
  wire is_read_reg;
  wire is_write_reg;
  wire [31:0]loadReg_DBus_32;
  wire [1:0]m_valid_i_reg;
  wire p_5_in;
  wire pair0_Select;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready_INST_0_i_1_n_0;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire s_axi_bvalid_i_reg_0;
  wire s_axi_rready;
  wire [1:0]s_axi_rvalid_i_reg;
  wire s_axi_rvalid_i_reg_0;
  wire s_axi_rvalid_i_reg_1;
  wire [31:0]s_axi_wdata;
  wire [5:0]s_axi_wready_INST_0_0;
  wire s_axi_wready_INST_0_i_2_n_0;
  wire s_axi_wvalid;
  wire start2;
  wire state1__2;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [20:31]tCSR0_Reg;
  wire [21:31]tCSR1_Reg;

  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(bus2ip_rnw_i),
        .I1(start2),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(Q[0]),
        .I2(is_read_reg),
        .I3(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(is_write_reg),
        .I1(Q[2]),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(Q[0]),
        .I5(s_axi_arvalid),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(Q[2]),
        .I1(is_write_reg),
        .I2(Q[3]),
        .I3(state1__2),
        .I4(is_read_reg),
        .I5(Q[1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[31]),
        .O(Bus_RNW_reg_reg_1));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[31]),
        .O(Bus_RNW_reg_reg_21));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[21]),
        .O(Bus_RNW_reg_reg_11));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[21]),
        .O(Bus_RNW_reg_reg_31));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[20]),
        .O(Bus_RNW_reg_reg_12));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[20]),
        .O(Bus_RNW_reg_reg_32));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[19]),
        .O(Bus_RNW_reg_reg_13));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[19]),
        .O(Bus_RNW_reg_reg_33));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[18]),
        .O(Bus_RNW_reg_reg_14));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[18]),
        .O(Bus_RNW_reg_reg_34));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[17]),
        .O(Bus_RNW_reg_reg_15));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[17]),
        .O(Bus_RNW_reg_reg_35));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[16]),
        .O(Bus_RNW_reg_reg_16));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[16]),
        .O(Bus_RNW_reg_reg_36));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[15]),
        .O(Bus_RNW_reg_reg_17));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[15]),
        .O(Bus_RNW_reg_reg_37));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[14]),
        .O(Bus_RNW_reg_reg_18));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[14]),
        .O(Bus_RNW_reg_reg_38));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[13]),
        .O(Bus_RNW_reg_reg_19));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[13]),
        .O(Bus_RNW_reg_reg_39));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[12]),
        .O(Bus_RNW_reg_reg_20));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[12]),
        .O(Bus_RNW_reg_reg_40));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[30]),
        .O(Bus_RNW_reg_reg_2));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[30]),
        .O(Bus_RNW_reg_reg_22));
  LUT5 #(
    .INIT(32'h0F7F7F7F)) 
    \GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I1(loadReg_DBus_32[11]),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I4(tCSR0_Reg[20]),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[11]),
        .O(Bus_RNW_reg_reg_41));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[21]),
        .I2(tCSR1_Reg[21]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[10]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[21].TCSR0_FF_I ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(Bus_RNW_reg_reg_0),
        .O(bus2ip_rdce[0]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .I1(Bus_RNW_reg_reg_0),
        .O(bus2ip_rdce[4]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .O(bus2ip_rdce[1]));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[10]),
        .O(Bus_RNW_reg_reg_42));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[22]),
        .I2(tCSR1_Reg[22]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[9]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[22].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[9]),
        .O(Bus_RNW_reg_reg_43));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[23]),
        .I2(tCSR1_Reg[23]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[8]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[23].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[8]),
        .O(Bus_RNW_reg_reg_44));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[24]),
        .I2(tCSR1_Reg[24]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[7]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[24].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[7]),
        .O(Bus_RNW_reg_reg_45));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[25]),
        .I2(tCSR1_Reg[25]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[6]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[25].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[6]),
        .O(Bus_RNW_reg_reg_46));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[26]),
        .I2(tCSR1_Reg[26]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[5]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[26].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[5]),
        .O(Bus_RNW_reg_reg_47));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[27]),
        .I2(tCSR1_Reg[27]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[4]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[27].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[4]),
        .O(Bus_RNW_reg_reg_48));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[28]),
        .I2(tCSR1_Reg[28]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[3]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[28].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[3]),
        .O(Bus_RNW_reg_reg_49));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[29]),
        .I2(tCSR1_Reg[29]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[2]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[29].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[2]),
        .O(Bus_RNW_reg_reg_50));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[29]),
        .O(Bus_RNW_reg_reg_3));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[29]),
        .O(Bus_RNW_reg_reg_23));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[30]),
        .I2(tCSR1_Reg[30]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[1]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[30].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[1]),
        .O(Bus_RNW_reg_reg_51));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(bus2ip_rdce[0]),
        .I1(tCSR0_Reg[31]),
        .I2(tCSR1_Reg[31]),
        .I3(bus2ip_rdce[4]),
        .I4(loadReg_DBus_32[0]),
        .I5(bus2ip_rdce[1]),
        .O(\TCSR0_GENERATE[31].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[0]),
        .O(Bus_RNW_reg_reg_52));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[28]),
        .O(Bus_RNW_reg_reg_4));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[28]),
        .O(Bus_RNW_reg_reg_24));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[27]),
        .O(Bus_RNW_reg_reg_5));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[27]),
        .O(Bus_RNW_reg_reg_25));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[26]),
        .O(Bus_RNW_reg_reg_6));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[26]),
        .O(Bus_RNW_reg_reg_26));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[25]),
        .O(Bus_RNW_reg_reg_7));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[25]),
        .O(Bus_RNW_reg_reg_27));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[24]),
        .O(Bus_RNW_reg_reg_8));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[24]),
        .O(Bus_RNW_reg_reg_28));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[23]),
        .O(Bus_RNW_reg_reg_9));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[23]),
        .O(Bus_RNW_reg_reg_29));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(loadReg_DBus_32[22]),
        .O(Bus_RNW_reg_reg_10));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(counterReg_DBus_32[22]),
        .O(Bus_RNW_reg_reg_30));
  FDRE \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(ce_expnd_i_7),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 [2]),
        .I1(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 [0]),
        .O(ce_expnd_i_6));
  FDRE \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(ce_expnd_i_6),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(ce_expnd_i_5),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1 
       (.I0(is_write_reg),
        .I1(is_read_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[0].LOAD_REG_I_i_2 
       (.I0(s_axi_wdata[31]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[31]),
        .O(D_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[10].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[21]),
        .O(\dest_hsdata_ff_reg[21] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[11].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[20]),
        .O(\dest_hsdata_ff_reg[20] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[12].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[19]),
        .O(\dest_hsdata_ff_reg[19] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[13].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[18]),
        .O(\dest_hsdata_ff_reg[18] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[14].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[17]),
        .O(\dest_hsdata_ff_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[15].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[16]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[16]),
        .O(\dest_hsdata_ff_reg[16] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[16].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[15]),
        .O(\dest_hsdata_ff_reg[15] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[17].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[14]),
        .O(\dest_hsdata_ff_reg[14] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[18].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[13]),
        .O(\dest_hsdata_ff_reg[13] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[19].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[12]),
        .O(\dest_hsdata_ff_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[1].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[30]),
        .O(\dest_hsdata_ff_reg[30] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[20].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[11]),
        .O(\dest_hsdata_ff_reg[11] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[21].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[10]),
        .O(\dest_hsdata_ff_reg[10] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[22].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[9]),
        .O(\dest_hsdata_ff_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[23].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[8]),
        .O(\dest_hsdata_ff_reg[8] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[24].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[7]),
        .O(\dest_hsdata_ff_reg[7] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[25].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[6]),
        .O(\dest_hsdata_ff_reg[6] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[26].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[5]),
        .O(\dest_hsdata_ff_reg[5] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[27].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[4]),
        .O(\dest_hsdata_ff_reg[4] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[28].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[3]),
        .O(\dest_hsdata_ff_reg[3] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[29].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[2]),
        .O(\dest_hsdata_ff_reg[2] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[2].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[29]),
        .O(\dest_hsdata_ff_reg[29] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[30].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[1]),
        .O(\dest_hsdata_ff_reg[1] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[31].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[0]),
        .O(\dest_hsdata_ff_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[3].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[28]),
        .O(\dest_hsdata_ff_reg[28] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[4].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[27]),
        .O(\dest_hsdata_ff_reg[27] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[5].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[26]),
        .O(\dest_hsdata_ff_reg[26] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[6].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[25]),
        .O(\dest_hsdata_ff_reg[25] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[7].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[24]),
        .O(\dest_hsdata_ff_reg[24] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[8].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[23]),
        .O(\dest_hsdata_ff_reg[23] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \LOAD_REG_GEN[9].LOAD_REG_I_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(counterReg_DBus_32[22]),
        .O(\dest_hsdata_ff_reg[22] ));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized40 \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ),
        .ce_expnd_i_7(ce_expnd_i_7));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized42 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ),
        .ce_expnd_i_5(ce_expnd_i_5));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized44 \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] (\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ),
        .ce_expnd_i_3(ce_expnd_i_3));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized45 \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] (\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ),
        .ce_expnd_i_2(ce_expnd_i_2));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized46 \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] (\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ),
        .ce_expnd_i_1(ce_expnd_i_1));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized47 \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] (\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ),
        .ce_expnd_i_0(ce_expnd_i_0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'hE)) 
    READ_DONE0_I_i_2
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I1(D_1),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TCSR0_GENERATE[20].TCSR0_FF_I_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(Bus_RNW_reg_reg_0),
        .O(bus2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \TCSR0_GENERATE[21].TCSR0_FF_I_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .O(pair0_Select));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \TCSR0_GENERATE[23].TCSR0_FF_I_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(s_axi_wdata[8]),
        .I3(s_axi_aresetn),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'hEEEEFAEE)) 
    \TCSR0_GENERATE[24].TCSR0_FF_I_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(tCSR0_Reg[24]),
        .I2(s_axi_wdata[7]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I4(Bus_RNW_reg_reg_0),
        .O(\dest_hsdata_ff_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TCSR1_GENERATE[22].TCSR1_FF_I_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .I1(Bus_RNW_reg_reg_0),
        .O(bus2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \TCSR1_GENERATE[23].TCSR1_FF_I_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(s_axi_wdata[8]),
        .I3(s_axi_aresetn),
        .O(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hEEEEFAEE)) 
    \TCSR1_GENERATE[24].TCSR1_FF_I_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(tCSR1_Reg[24]),
        .I2(s_axi_wdata[7]),
        .I3(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .I4(Bus_RNW_reg_reg_0),
        .O(\dest_hsdata_ff_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF88F888)) 
    s_axi_arready_INST_0
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(eqOp__4),
        .I2(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I5(s_axi_arready_INST_0_i_1_n_0),
        .O(is_read_reg));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0E0)) 
    s_axi_arready_INST_0_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ),
        .O(s_axi_arready_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(is_write_reg),
        .I1(s_axi_rvalid_i_reg[1]),
        .I2(s_axi_rvalid_i_reg[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(\state_reg[1] ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(is_read_reg),
        .I1(s_axi_rvalid_i_reg[0]),
        .I2(s_axi_rvalid_i_reg[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_1),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88FF88F8)) 
    s_axi_wready_INST_0
       (.I0(eqOp__4),
        .I1(s_axi_bvalid_i_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I5(s_axi_wready_INST_0_i_2_n_0),
        .O(is_write_reg));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    s_axi_wready_INST_0_i_1
       (.I0(s_axi_wready_INST_0_0[2]),
        .I1(s_axi_wready_INST_0_0[3]),
        .I2(s_axi_wready_INST_0_0[0]),
        .I3(s_axi_wready_INST_0_0[1]),
        .I4(s_axi_wready_INST_0_0[4]),
        .I5(s_axi_wready_INST_0_0[5]),
        .O(eqOp__4));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F0E)) 
    s_axi_wready_INST_0_i_2
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ),
        .O(s_axi_wready_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'h33FFE2E2)) 
    \state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_rvalid_i_reg[1]),
        .I2(is_write_reg),
        .I3(state1__2),
        .I4(s_axi_rvalid_i_reg[0]),
        .O(m_valid_i_reg[0]));
  LUT6 #(
    .INIT(64'h33FF33FFAA0FAA00)) 
    \state[1]_i_1 
       (.I0(is_read_reg),
        .I1(state1__2),
        .I2(s_axi_arvalid),
        .I3(s_axi_rvalid_i_reg[0]),
        .I4(p_5_in),
        .I5(s_axi_rvalid_i_reg[1]),
        .O(m_valid_i_reg[1]));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module m1_for_arty_a7_cm1_ecu_0_0_address_decoder__parameterized2
   (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ,
    Bus_RNW_reg_reg_0,
    ip2bus_error,
    RESET_INTERCONNECT,
    D,
    s_axi_wready,
    fifo_wr,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ,
    reset_TX_FIFO,
    reset_RX_FIFO,
    s_axi_arready,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 ,
    Bus_RNW_reg_reg_1,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    bus2ip_rdce,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 ,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    start2,
    s_axi_aclk,
    Q,
    tx_Buffer_Full,
    s_axi_aresetn,
    tx_Buffer_Empty_Pre_reg,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[3] ,
    s_axi_wdata,
    s_axi_arvalid,
    \FSM_onehot_state_reg[2] ,
    out,
    rx_Buffer_Full,
    enable_interrupts,
    status_reg,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_bresp,
    bus2ip_rnw_i,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1 ,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_2 );
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  output Bus_RNW_reg_reg_0;
  output ip2bus_error;
  output RESET_INTERCONNECT;
  output [2:0]D;
  output s_axi_wready;
  output fifo_wr;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ;
  output reset_TX_FIFO;
  output reset_RX_FIFO;
  output s_axi_arready;
  output [7:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 ;
  output Bus_RNW_reg_reg_1;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  output [0:0]bus2ip_rdce;
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 ;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input start2;
  input s_axi_aclk;
  input [0:0]Q;
  input tx_Buffer_Full;
  input s_axi_aresetn;
  input [0:0]tx_Buffer_Empty_Pre_reg;
  input \FSM_onehot_state_reg[0] ;
  input [3:0]\FSM_onehot_state_reg[3] ;
  input [2:0]s_axi_wdata;
  input s_axi_arvalid;
  input \FSM_onehot_state_reg[2] ;
  input [7:0]out;
  input rx_Buffer_Full;
  input enable_interrupts;
  input [1:0]status_reg;
  input s_axi_rready;
  input s_axi_rvalid;
  input s_axi_bready;
  input s_axi_bvalid;
  input [0:0]s_axi_bresp;
  input bus2ip_rnw_i;
  input \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1 ;
  input \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_2 ;

  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire Bus_RNW_reg_reg_1;
  wire [2:0]D;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[2] ;
  wire [3:0]\FSM_onehot_state_reg[3] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ;
  wire [7:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I_n_0 ;
  wire [0:0]Q;
  wire RESET_INTERCONNECT;
  wire [0:0]bus2ip_rdce;
  wire bus2ip_rnw_i;
  wire cs_ce_clr;
  wire enable_interrupts;
  wire fifo_wr;
  wire ip2bus_error;
  wire [7:0]out;
  wire p_1_out;
  wire p_2_in;
  wire p_3_out;
  wire p_4_in;
  wire reset_RX_FIFO;
  wire reset_TX_FIFO;
  wire rx_Buffer_Full;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire \s_axi_bresp_i[1]_i_3_n_0 ;
  wire s_axi_bvalid;
  wire s_axi_bvalid_i0;
  wire s_axi_bvalid_i_reg;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_i0;
  wire s_axi_rvalid_i_reg;
  wire [2:0]s_axi_wdata;
  wire s_axi_wready;
  wire start2;
  wire [1:0]status_reg;
  wire [0:0]tx_Buffer_Empty_Pre_reg;
  wire tx_Buffer_Full;

  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(bus2ip_rnw_i),
        .I1(start2),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_rvalid_i0),
        .I1(s_axi_bvalid_i0),
        .I2(\FSM_onehot_state_reg[0] ),
        .I3(\FSM_onehot_state_reg[3] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAABAFFFF00300030)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_state_reg[3] [1]),
        .I3(\FSM_onehot_state_reg[2] ),
        .I4(\FSM_onehot_state[3]_i_2_n_0 ),
        .I5(\FSM_onehot_state_reg[3] [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg[3] [1]),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg[3] [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I1(p_2_in),
        .I2(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I3(p_4_in),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(\MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I_n_0 ),
        .Q(p_4_in),
        .R(cs_ce_clr));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1 ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_2 ),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(\GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1_n_0 ),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_1_out),
        .Q(p_2_in),
        .R(cs_ce_clr));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(p_4_in),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I2(p_2_in),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I4(s_axi_aresetn),
        .O(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(start2),
        .D(p_3_out),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \INFERRED_GEN.cnt_i[3]_i_3 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_4_in),
        .I2(Q),
        .O(Bus_RNW_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \INFERRED_GEN.cnt_i[4]_i_5 
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(tx_Buffer_Full),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \INFERRED_GEN.data_reg[15][7]_srl16_i_1 
       (.I0(tx_Buffer_Full),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .O(fifo_wr));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_2 ),
        .\bus2ip_addr_i_reg[2] (\MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I_n_0 ));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1 ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_2 ),
        .p_1_out(p_1_out));
  m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized2 \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_2 ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1 ),
        .p_3_out(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h8)) 
    clr_Status_i_1
       (.I0(p_2_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(bus2ip_rdce));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    enable_interrupts_i_1
       (.I0(s_axi_wdata[2]),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(enable_interrupts),
        .O(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h40)) 
    reset_RX_FIFO_i_1
       (.I0(Bus_RNW_reg_reg_0),
        .I1(s_axi_wdata[1]),
        .I2(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .O(reset_RX_FIFO));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h40)) 
    reset_TX_FIFO_i_1
       (.I0(Bus_RNW_reg_reg_0),
        .I1(s_axi_wdata[0]),
        .I2(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .O(reset_TX_FIFO));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    rx_Data_Present_Pre_i_1
       (.I0(Q),
        .I1(s_axi_aresetn),
        .I2(Bus_RNW_reg_reg_0),
        .I3(p_4_in),
        .O(\INFERRED_GEN.cnt_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    s_axi_arready_INST_0
       (.I0(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I1(p_2_in),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(p_4_in),
        .O(s_axi_arready));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \s_axi_bresp_i[1]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ),
        .I1(Q),
        .I2(\s_axi_bresp_i[1]_i_3_n_0 ),
        .I3(tx_Buffer_Full),
        .I4(\FSM_onehot_state_reg[3] [2]),
        .I5(s_axi_bresp),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_bresp_i[1]_i_2 
       (.I0(p_4_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axi_bresp_i[1]_i_3 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .O(\s_axi_bresp_i[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bvalid_i0),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid),
        .O(s_axi_bvalid_i_reg));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    s_axi_bvalid_i_i_2
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I2(p_4_in),
        .I3(p_2_in),
        .I4(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I5(\FSM_onehot_state_reg[3] [2]),
        .O(s_axi_bvalid_i0));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'h0F880000)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(out[0]),
        .I1(p_4_in),
        .I2(Q),
        .I3(p_2_in),
        .I4(Bus_RNW_reg_reg_0),
        .O(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'hF0880000)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(out[1]),
        .I1(p_4_in),
        .I2(rx_Buffer_Full),
        .I3(p_2_in),
        .I4(Bus_RNW_reg_reg_0),
        .O(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'hF0880000)) 
    \s_axi_rdata_i[2]_i_1 
       (.I0(out[2]),
        .I1(p_4_in),
        .I2(tx_Buffer_Empty_Pre_reg),
        .I3(p_2_in),
        .I4(Bus_RNW_reg_reg_0),
        .O(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT5 #(
    .INIT(32'hF0880000)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(out[3]),
        .I1(p_4_in),
        .I2(tx_Buffer_Full),
        .I3(p_2_in),
        .I4(Bus_RNW_reg_reg_0),
        .O(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 [3]));
  LUT5 #(
    .INIT(32'hF0880000)) 
    \s_axi_rdata_i[4]_i_1 
       (.I0(out[4]),
        .I1(p_4_in),
        .I2(enable_interrupts),
        .I3(p_2_in),
        .I4(Bus_RNW_reg_reg_0),
        .O(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 [4]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \s_axi_rdata_i[5]_i_1 
       (.I0(status_reg[0]),
        .I1(out[5]),
        .I2(Bus_RNW_reg_reg_0),
        .I3(p_4_in),
        .I4(p_2_in),
        .O(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 [5]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \s_axi_rdata_i[6]_i_1 
       (.I0(status_reg[1]),
        .I1(out[6]),
        .I2(Bus_RNW_reg_reg_0),
        .I3(p_4_in),
        .I4(p_2_in),
        .O(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 [6]));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(p_2_in),
        .I1(p_4_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(out[7]),
        .O(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \s_axi_rresp_i[1]_i_1 
       (.I0(p_4_in),
        .I1(Q),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I4(tx_Buffer_Full),
        .O(ip2bus_error));
  LUT3 #(
    .INIT(8'hBA)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rvalid_i0),
        .I1(s_axi_rready),
        .I2(s_axi_rvalid),
        .O(s_axi_rvalid_i_reg));
  LUT6 #(
    .INIT(64'hCCCCCCC800000000)) 
    s_axi_rvalid_i_i_2
       (.I0(p_4_in),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I3(p_2_in),
        .I4(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I5(\FSM_onehot_state_reg[3] [3]),
        .O(s_axi_rvalid_i0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    s_axi_wready_INST_0
       (.I0(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg_n_0_[3] ),
        .I1(p_2_in),
        .I2(p_4_in),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I4(Bus_RNW_reg_reg_0),
        .O(s_axi_wready));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    tx_Buffer_Empty_Pre_i_1
       (.I0(s_axi_aresetn),
        .I1(tx_Buffer_Empty_Pre_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .O(RESET_INTERCONNECT));
endmodule

(* C_ARADDR_RIGHT = "3" *) (* C_ARADDR_WIDTH = "5" *) (* C_ARBURST_RIGHT = "3" *) 
(* C_ARBURST_WIDTH = "0" *) (* C_ARCACHE_RIGHT = "3" *) (* C_ARCACHE_WIDTH = "0" *) 
(* C_ARID_RIGHT = "8" *) (* C_ARID_WIDTH = "0" *) (* C_ARLEN_RIGHT = "3" *) 
(* C_ARLEN_WIDTH = "0" *) (* C_ARLOCK_RIGHT = "3" *) (* C_ARLOCK_WIDTH = "0" *) 
(* C_ARPROT_RIGHT = "0" *) (* C_ARPROT_WIDTH = "3" *) (* C_ARQOS_RIGHT = "0" *) 
(* C_ARQOS_WIDTH = "0" *) (* C_ARREGION_RIGHT = "0" *) (* C_ARREGION_WIDTH = "0" *) 
(* C_ARSIZE_RIGHT = "3" *) (* C_ARSIZE_WIDTH = "0" *) (* C_ARUSER_RIGHT = "0" *) 
(* C_ARUSER_WIDTH = "0" *) (* C_AR_WIDTH = "8" *) (* C_AWADDR_RIGHT = "3" *) 
(* C_AWADDR_WIDTH = "5" *) (* C_AWBURST_RIGHT = "3" *) (* C_AWBURST_WIDTH = "0" *) 
(* C_AWCACHE_RIGHT = "3" *) (* C_AWCACHE_WIDTH = "0" *) (* C_AWID_RIGHT = "8" *) 
(* C_AWID_WIDTH = "0" *) (* C_AWLEN_RIGHT = "3" *) (* C_AWLEN_WIDTH = "0" *) 
(* C_AWLOCK_RIGHT = "3" *) (* C_AWLOCK_WIDTH = "0" *) (* C_AWPROT_RIGHT = "0" *) 
(* C_AWPROT_WIDTH = "3" *) (* C_AWQOS_RIGHT = "0" *) (* C_AWQOS_WIDTH = "0" *) 
(* C_AWREGION_RIGHT = "0" *) (* C_AWREGION_WIDTH = "0" *) (* C_AWSIZE_RIGHT = "3" *) 
(* C_AWSIZE_WIDTH = "0" *) (* C_AWUSER_RIGHT = "0" *) (* C_AWUSER_WIDTH = "0" *) 
(* C_AW_WIDTH = "8" *) (* C_AXI_ADDR_WIDTH = "5" *) (* C_AXI_ARUSER_WIDTH = "1" *) 
(* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) 
(* C_AXI_ID_WIDTH = "1" *) (* C_AXI_IS_ACLK_ASYNC = "1" *) (* C_AXI_PROTOCOL = "2" *) 
(* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_READ = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_SUPPORTS_WRITE = "1" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_BID_RIGHT = "2" *) 
(* C_BID_WIDTH = "0" *) (* C_BRESP_RIGHT = "0" *) (* C_BRESP_WIDTH = "2" *) 
(* C_BUSER_RIGHT = "0" *) (* C_BUSER_WIDTH = "0" *) (* C_B_WIDTH = "2" *) 
(* C_FAMILY = "zynq" *) (* C_FIFO_AR_WIDTH = "8" *) (* C_FIFO_AW_WIDTH = "8" *) 
(* C_FIFO_B_WIDTH = "2" *) (* C_FIFO_R_WIDTH = "34" *) (* C_FIFO_W_WIDTH = "36" *) 
(* C_M_AXI_ACLK_RATIO = "2" *) (* C_RDATA_RIGHT = "2" *) (* C_RDATA_WIDTH = "32" *) 
(* C_RID_RIGHT = "34" *) (* C_RID_WIDTH = "0" *) (* C_RLAST_RIGHT = "0" *) 
(* C_RLAST_WIDTH = "0" *) (* C_RRESP_RIGHT = "0" *) (* C_RRESP_WIDTH = "2" *) 
(* C_RUSER_RIGHT = "0" *) (* C_RUSER_WIDTH = "0" *) (* C_R_WIDTH = "34" *) 
(* C_SYNCHRONIZER_STAGE = "3" *) (* C_S_AXI_ACLK_RATIO = "1" *) (* C_WDATA_RIGHT = "4" *) 
(* C_WDATA_WIDTH = "32" *) (* C_WID_RIGHT = "36" *) (* C_WID_WIDTH = "0" *) 
(* C_WLAST_RIGHT = "0" *) (* C_WLAST_WIDTH = "0" *) (* C_WSTRB_RIGHT = "0" *) 
(* C_WSTRB_WIDTH = "4" *) (* C_WUSER_RIGHT = "0" *) (* C_WUSER_WIDTH = "0" *) 
(* C_W_WIDTH = "36" *) (* ORIG_REF_NAME = "axi_clock_converter_v2_1_17_axi_clock_converter" *) (* P_ACLK_RATIO = "2" *) 
(* P_AXI3 = "1" *) (* P_AXI4 = "0" *) (* P_AXILITE = "2" *) 
(* P_FULLY_REG = "1" *) (* P_LIGHT_WT = "0" *) (* P_LUTRAM_ASYNC = "12" *) 
(* P_ROUNDING_OFFSET = "0" *) (* P_SI_LT_MI = "1'b1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_axi_clock_converter
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_aclk,
    m_axi_aresetn,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  (* keep = "true" *) input s_axi_aclk;
  (* keep = "true" *) input s_axi_aresetn;
  input [0:0]s_axi_awid;
  input [4:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input [4:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  (* keep = "true" *) input m_axi_aclk;
  (* keep = "true" *) input m_axi_aresetn;
  output [0:0]m_axi_awid;
  output [4:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [4:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire \<const0> ;
  wire [3:3]m_areset_dly;
  (* RTL_KEEP = "true" *) wire m_axi_aclk;
  wire [4:0]m_axi_araddr;
  (* RTL_KEEP = "true" *) wire m_axi_aresetn;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [4:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [3:3]s_areset_dly;
  (* RTL_KEEP = "true" *) wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  (* RTL_KEEP = "true" *) wire s_axi_aresetn;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar 
       (.dest_out({m_axi_arprot,m_axi_araddr}),
        .m_areset_dly(m_areset_dly),
        .m_axi_arready(m_axi_arready),
        .m_valid_i_reg_0(m_axi_arvalid),
        .m_valid_i_reg_1(m_axi_aclk),
        .out(s_axi_aclk),
        .s_areset_dly(s_areset_dly),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .src_in({s_axi_arprot,s_axi_araddr}));
  m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async__xdcDup__1 \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw 
       (.dest_ack_reg_0(m_axi_aclk),
        .dest_out({m_axi_awprot,m_axi_awaddr}),
        .\m_areset_dly_reg[0]_0 (m_axi_aresetn),
        .\m_areset_dly_reg[3]_0 (m_areset_dly),
        .m_axi_awready(m_axi_awready),
        .m_valid_i_reg_0(m_axi_awvalid),
        .out(s_axi_aclk),
        .\s_areset_dly_reg[0]_0 (s_axi_aresetn),
        .\s_areset_dly_reg[3]_0 (s_areset_dly),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .src_in({s_axi_awprot,s_axi_awaddr}));
  m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async__parameterized0 \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w 
       (.dest_ack_reg_0(m_axi_aclk),
        .dest_ack_reg_1(m_areset_dly),
        .dest_out({m_axi_wstrb,m_axi_wdata}),
        .m_axi_wready(m_axi_wready),
        .m_valid_i_reg_0(m_axi_wvalid),
        .out(s_axi_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .src_in({s_axi_wstrb,s_axi_wdata}),
        .src_send_reg_0(s_areset_dly));
  m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async__parameterized1 \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b 
       (.\FSM_sequential_dest_state_reg[1]_0 (s_areset_dly),
        .\FSM_sequential_src_state_reg[1]_0 (m_areset_dly),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_valid_i_reg_0(s_axi_bvalid),
        .m_valid_i_reg_1(s_axi_aclk),
        .out(m_axi_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp));
  m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async__parameterized2 \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r 
       (.\FSM_sequential_dest_state_reg[1]_0 (s_areset_dly),
        .\FSM_sequential_src_state_reg[1]_0 (m_areset_dly),
        .dest_ack_reg_0(s_axi_aclk),
        .dest_out({s_axi_rresp,s_axi_rdata}),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg_0(s_axi_rvalid),
        .out(m_axi_aclk),
        .s_axi_rready(s_axi_rready),
        .src_in({m_axi_rresp,m_axi_rdata}));
endmodule

(* ORIG_REF_NAME = "axi_clock_converter_v2_1_17_lite_async" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async
   (dest_out,
    s_axi_arready,
    m_valid_i_reg_0,
    out,
    src_in,
    m_valid_i_reg_1,
    s_areset_dly,
    m_areset_dly,
    m_axi_arready,
    s_axi_arvalid);
  output [7:0]dest_out;
  output s_axi_arready;
  output m_valid_i_reg_0;
  input out;
  input [7:0]src_in;
  input m_valid_i_reg_1;
  input [0:0]s_areset_dly;
  input [0:0]m_areset_dly;
  input m_axi_arready;
  input s_axi_arvalid;

  wire \FSM_sequential_dest_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_dest_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_src_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_src_state[1]_i_1__0_n_0 ;
  wire dest_ack_i_1__0_n_0;
  wire dest_ack_reg_n_0;
  wire [7:0]dest_out;
  wire dest_req;
  wire [1:0]dest_state;
  wire [0:0]m_areset_dly;
  wire m_axi_arready;
  wire m_valid_i_i_1__0_n_0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire out;
  wire [0:0]s_areset_dly;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_ready_i_i_1__0_n_0;
  wire [7:0]src_in;
  wire src_rcv;
  wire src_send_i_1__0_n_0;
  wire src_send_reg_n_0;
  wire [1:0]src_state;

  LUT5 #(
    .INIT(32'h04545454)) 
    \FSM_sequential_dest_state[0]_i_1__0 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(m_axi_arready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'h58080808)) 
    \FSM_sequential_dest_state[1]_i_1__0 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(m_axi_arready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[1]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[0] 
       (.C(m_valid_i_reg_1),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[0]_i_1__0_n_0 ),
        .Q(dest_state[0]),
        .R(m_areset_dly));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[1] 
       (.C(m_valid_i_reg_1),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[1]_i_1__0_n_0 ),
        .Q(dest_state[1]),
        .R(m_areset_dly));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h045C)) 
    \FSM_sequential_src_state[0]_i_1__0 
       (.I0(src_state[1]),
        .I1(s_axi_arvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .O(\FSM_sequential_src_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \FSM_sequential_src_state[1]_i_1__0 
       (.I0(src_state[1]),
        .I1(src_state[0]),
        .I2(src_rcv),
        .O(\FSM_sequential_src_state[1]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[0]_i_1__0_n_0 ),
        .Q(src_state[0]),
        .R(s_areset_dly));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[1]_i_1__0_n_0 ),
        .Q(src_state[1]),
        .R(s_areset_dly));
  LUT6 #(
    .INIT(64'h55FF550040004000)) 
    dest_ack_i_1__0
       (.I0(dest_state[1]),
        .I1(m_valid_i_reg_0),
        .I2(m_axi_arready),
        .I3(dest_state[0]),
        .I4(dest_req),
        .I5(dest_ack_reg_n_0),
        .O(dest_ack_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dest_ack_reg
       (.C(m_valid_i_reg_1),
        .CE(1'b1),
        .D(dest_ack_i_1__0_n_0),
        .Q(dest_ack_reg_n_0),
        .R(m_areset_dly));
  (* DEST_EXT_HSK = "1" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_SYNC_FF = "3" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake handshake
       (.dest_ack(dest_ack_reg_n_0),
        .dest_clk(m_valid_i_reg_1),
        .dest_out(dest_out),
        .dest_req(dest_req),
        .src_clk(out),
        .src_in(src_in),
        .src_rcv(src_rcv),
        .src_send(src_send_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'h0030F0AA)) 
    m_valid_i_i_1__0
       (.I0(dest_req),
        .I1(m_axi_arready),
        .I2(m_valid_i_reg_0),
        .I3(dest_state[1]),
        .I4(dest_state[0]),
        .O(m_valid_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(m_valid_i_reg_1),
        .CE(1'b1),
        .D(m_valid_i_i_1__0_n_0),
        .Q(m_valid_i_reg_0),
        .R(m_areset_dly));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    s_ready_i_i_1__0
       (.I0(src_state[1]),
        .I1(src_rcv),
        .I2(src_state[0]),
        .I3(s_axi_arready),
        .O(s_ready_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(out),
        .CE(1'b1),
        .D(s_ready_i_i_1__0_n_0),
        .Q(s_axi_arready),
        .R(s_areset_dly));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT5 #(
    .INIT(32'h0F5F040C)) 
    src_send_i_1__0
       (.I0(src_state[1]),
        .I1(s_axi_arvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .I4(src_send_reg_n_0),
        .O(src_send_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_send_reg
       (.C(out),
        .CE(1'b1),
        .D(src_send_i_1__0_n_0),
        .Q(src_send_reg_n_0),
        .R(s_areset_dly));
endmodule

(* ORIG_REF_NAME = "axi_clock_converter_v2_1_17_lite_async" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async__parameterized0
   (dest_out,
    s_axi_wready,
    m_valid_i_reg_0,
    out,
    src_in,
    dest_ack_reg_0,
    src_send_reg_0,
    dest_ack_reg_1,
    m_axi_wready,
    s_axi_wvalid);
  output [35:0]dest_out;
  output s_axi_wready;
  output m_valid_i_reg_0;
  input out;
  input [35:0]src_in;
  input dest_ack_reg_0;
  input [0:0]src_send_reg_0;
  input [0:0]dest_ack_reg_1;
  input m_axi_wready;
  input s_axi_wvalid;

  wire \FSM_sequential_dest_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_dest_state[1]_i_1__1_n_0 ;
  wire \FSM_sequential_src_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_src_state[1]_i_1__1_n_0 ;
  wire dest_ack_i_1__1_n_0;
  wire dest_ack_reg_0;
  wire [0:0]dest_ack_reg_1;
  wire dest_ack_reg_n_0;
  wire [35:0]dest_out;
  wire dest_req;
  wire [1:0]dest_state;
  wire m_axi_wready;
  wire m_valid_i_i_1__1_n_0;
  wire m_valid_i_reg_0;
  wire out;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire s_ready_i_i_1__1_n_0;
  wire [35:0]src_in;
  wire src_rcv;
  wire src_send_i_1__1_n_0;
  wire [0:0]src_send_reg_0;
  wire src_send_reg_n_0;
  wire [1:0]src_state;

  LUT5 #(
    .INIT(32'h04545454)) 
    \FSM_sequential_dest_state[0]_i_1__1 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(m_axi_wready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT5 #(
    .INIT(32'h58080808)) 
    \FSM_sequential_dest_state[1]_i_1__1 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(m_axi_wready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[1]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[0] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[0]_i_1__1_n_0 ),
        .Q(dest_state[0]),
        .R(dest_ack_reg_1));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[1] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[1]_i_1__1_n_0 ),
        .Q(dest_state[1]),
        .R(dest_ack_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h045C)) 
    \FSM_sequential_src_state[0]_i_1__1 
       (.I0(src_state[1]),
        .I1(s_axi_wvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .O(\FSM_sequential_src_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \FSM_sequential_src_state[1]_i_1__1 
       (.I0(src_state[1]),
        .I1(src_state[0]),
        .I2(src_rcv),
        .O(\FSM_sequential_src_state[1]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[0]_i_1__1_n_0 ),
        .Q(src_state[0]),
        .R(src_send_reg_0));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[1]_i_1__1_n_0 ),
        .Q(src_state[1]),
        .R(src_send_reg_0));
  LUT6 #(
    .INIT(64'h55FF550040004000)) 
    dest_ack_i_1__1
       (.I0(dest_state[1]),
        .I1(m_valid_i_reg_0),
        .I2(m_axi_wready),
        .I3(dest_state[0]),
        .I4(dest_req),
        .I5(dest_ack_reg_n_0),
        .O(dest_ack_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dest_ack_reg
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(dest_ack_i_1__1_n_0),
        .Q(dest_ack_reg_n_0),
        .R(dest_ack_reg_1));
  (* DEST_EXT_HSK = "1" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_SYNC_FF = "3" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "36" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake__parameterized0 handshake
       (.dest_ack(dest_ack_reg_n_0),
        .dest_clk(dest_ack_reg_0),
        .dest_out(dest_out),
        .dest_req(dest_req),
        .src_clk(out),
        .src_in(src_in),
        .src_rcv(src_rcv),
        .src_send(src_send_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT5 #(
    .INIT(32'h0030F0AA)) 
    m_valid_i_i_1__1
       (.I0(dest_req),
        .I1(m_axi_wready),
        .I2(m_valid_i_reg_0),
        .I3(dest_state[1]),
        .I4(dest_state[0]),
        .O(m_valid_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(m_valid_i_i_1__1_n_0),
        .Q(m_valid_i_reg_0),
        .R(dest_ack_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    s_ready_i_i_1__1
       (.I0(src_state[1]),
        .I1(src_rcv),
        .I2(src_state[0]),
        .I3(s_axi_wready),
        .O(s_ready_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(out),
        .CE(1'b1),
        .D(s_ready_i_i_1__1_n_0),
        .Q(s_axi_wready),
        .R(src_send_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT5 #(
    .INIT(32'h0F5F040C)) 
    src_send_i_1__1
       (.I0(src_state[1]),
        .I1(s_axi_wvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .I4(src_send_reg_n_0),
        .O(src_send_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_send_reg
       (.C(out),
        .CE(1'b1),
        .D(src_send_i_1__1_n_0),
        .Q(src_send_reg_n_0),
        .R(src_send_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_clock_converter_v2_1_17_lite_async" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async__parameterized1
   (s_axi_bresp,
    m_axi_bready,
    m_valid_i_reg_0,
    out,
    m_axi_bresp,
    m_valid_i_reg_1,
    \FSM_sequential_src_state_reg[1]_0 ,
    \FSM_sequential_dest_state_reg[1]_0 ,
    s_axi_bready,
    m_axi_bvalid);
  output [1:0]s_axi_bresp;
  output m_axi_bready;
  output m_valid_i_reg_0;
  input out;
  input [1:0]m_axi_bresp;
  input m_valid_i_reg_1;
  input [0:0]\FSM_sequential_src_state_reg[1]_0 ;
  input [0:0]\FSM_sequential_dest_state_reg[1]_0 ;
  input s_axi_bready;
  input m_axi_bvalid;

  wire \FSM_sequential_dest_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_dest_state[1]_i_1__2_n_0 ;
  wire [0:0]\FSM_sequential_dest_state_reg[1]_0 ;
  wire \FSM_sequential_src_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_src_state[1]_i_1__2_n_0 ;
  wire [0:0]\FSM_sequential_src_state_reg[1]_0 ;
  wire dest_ack_i_1__2_n_0;
  wire dest_ack_reg_n_0;
  wire dest_req;
  wire [1:0]dest_state;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_valid_i_i_1__2_n_0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire out;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_ready_i_i_1__2_n_0;
  wire src_rcv;
  wire src_send_i_1__2_n_0;
  wire src_send_reg_n_0;
  wire [1:0]src_state;

  LUT5 #(
    .INIT(32'h04545454)) 
    \FSM_sequential_dest_state[0]_i_1__2 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(s_axi_bready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'h58080808)) 
    \FSM_sequential_dest_state[1]_i_1__2 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(s_axi_bready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[1]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[0] 
       (.C(m_valid_i_reg_1),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[0]_i_1__2_n_0 ),
        .Q(dest_state[0]),
        .R(\FSM_sequential_dest_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[1] 
       (.C(m_valid_i_reg_1),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[1]_i_1__2_n_0 ),
        .Q(dest_state[1]),
        .R(\FSM_sequential_dest_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h045C)) 
    \FSM_sequential_src_state[0]_i_1__2 
       (.I0(src_state[1]),
        .I1(m_axi_bvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .O(\FSM_sequential_src_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \FSM_sequential_src_state[1]_i_1__2 
       (.I0(src_state[1]),
        .I1(src_state[0]),
        .I2(src_rcv),
        .O(\FSM_sequential_src_state[1]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[0]_i_1__2_n_0 ),
        .Q(src_state[0]),
        .R(\FSM_sequential_src_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[1]_i_1__2_n_0 ),
        .Q(src_state[1]),
        .R(\FSM_sequential_src_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h55FF550040004000)) 
    dest_ack_i_1__2
       (.I0(dest_state[1]),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_bready),
        .I3(dest_state[0]),
        .I4(dest_req),
        .I5(dest_ack_reg_n_0),
        .O(dest_ack_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dest_ack_reg
       (.C(m_valid_i_reg_1),
        .CE(1'b1),
        .D(dest_ack_i_1__2_n_0),
        .Q(dest_ack_reg_n_0),
        .R(\FSM_sequential_dest_state_reg[1]_0 ));
  (* DEST_EXT_HSK = "1" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_SYNC_FF = "3" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake__parameterized1 handshake
       (.dest_ack(dest_ack_reg_n_0),
        .dest_clk(m_valid_i_reg_1),
        .dest_out(s_axi_bresp),
        .dest_req(dest_req),
        .src_clk(out),
        .src_in(m_axi_bresp),
        .src_rcv(src_rcv),
        .src_send(src_send_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'h0030F0AA)) 
    m_valid_i_i_1__2
       (.I0(dest_req),
        .I1(s_axi_bready),
        .I2(m_valid_i_reg_0),
        .I3(dest_state[1]),
        .I4(dest_state[0]),
        .O(m_valid_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(m_valid_i_reg_1),
        .CE(1'b1),
        .D(m_valid_i_i_1__2_n_0),
        .Q(m_valid_i_reg_0),
        .R(\FSM_sequential_dest_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    s_ready_i_i_1__2
       (.I0(src_state[1]),
        .I1(src_rcv),
        .I2(src_state[0]),
        .I3(m_axi_bready),
        .O(s_ready_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(out),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(m_axi_bready),
        .R(\FSM_sequential_src_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'h0F5F040C)) 
    src_send_i_1__2
       (.I0(src_state[1]),
        .I1(m_axi_bvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .I4(src_send_reg_n_0),
        .O(src_send_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_send_reg
       (.C(out),
        .CE(1'b1),
        .D(src_send_i_1__2_n_0),
        .Q(src_send_reg_n_0),
        .R(\FSM_sequential_src_state_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_clock_converter_v2_1_17_lite_async" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async__parameterized2
   (dest_out,
    m_axi_rready,
    m_valid_i_reg_0,
    out,
    src_in,
    dest_ack_reg_0,
    \FSM_sequential_src_state_reg[1]_0 ,
    \FSM_sequential_dest_state_reg[1]_0 ,
    s_axi_rready,
    m_axi_rvalid);
  output [33:0]dest_out;
  output m_axi_rready;
  output m_valid_i_reg_0;
  input out;
  input [33:0]src_in;
  input dest_ack_reg_0;
  input [0:0]\FSM_sequential_src_state_reg[1]_0 ;
  input [0:0]\FSM_sequential_dest_state_reg[1]_0 ;
  input s_axi_rready;
  input m_axi_rvalid;

  wire \FSM_sequential_dest_state[0]_i_1__3_n_0 ;
  wire \FSM_sequential_dest_state[1]_i_1__3_n_0 ;
  wire [0:0]\FSM_sequential_dest_state_reg[1]_0 ;
  wire \FSM_sequential_src_state[0]_i_1__3_n_0 ;
  wire \FSM_sequential_src_state[1]_i_1__3_n_0 ;
  wire [0:0]\FSM_sequential_src_state_reg[1]_0 ;
  wire dest_ack_i_1__3_n_0;
  wire dest_ack_reg_0;
  wire dest_ack_reg_n_0;
  wire [33:0]dest_out;
  wire dest_req;
  wire [1:0]dest_state;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_valid_i_i_1__3_n_0;
  wire m_valid_i_reg_0;
  wire out;
  wire s_axi_rready;
  wire s_ready_i_i_1__3_n_0;
  wire [33:0]src_in;
  wire src_rcv;
  wire src_send_i_1__3_n_0;
  wire src_send_reg_n_0;
  wire [1:0]src_state;

  LUT5 #(
    .INIT(32'h04545454)) 
    \FSM_sequential_dest_state[0]_i_1__3 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(s_axi_rready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'h58080808)) 
    \FSM_sequential_dest_state[1]_i_1__3 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(s_axi_rready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[1]_i_1__3_n_0 ));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[0] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[0]_i_1__3_n_0 ),
        .Q(dest_state[0]),
        .R(\FSM_sequential_dest_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[1] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[1]_i_1__3_n_0 ),
        .Q(dest_state[1]),
        .R(\FSM_sequential_dest_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT4 #(
    .INIT(16'h045C)) 
    \FSM_sequential_src_state[0]_i_1__3 
       (.I0(src_state[1]),
        .I1(m_axi_rvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .O(\FSM_sequential_src_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \FSM_sequential_src_state[1]_i_1__3 
       (.I0(src_state[1]),
        .I1(src_state[0]),
        .I2(src_rcv),
        .O(\FSM_sequential_src_state[1]_i_1__3_n_0 ));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[0]_i_1__3_n_0 ),
        .Q(src_state[0]),
        .R(\FSM_sequential_src_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[1]_i_1__3_n_0 ),
        .Q(src_state[1]),
        .R(\FSM_sequential_src_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h55FF550040004000)) 
    dest_ack_i_1__3
       (.I0(dest_state[1]),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_rready),
        .I3(dest_state[0]),
        .I4(dest_req),
        .I5(dest_ack_reg_n_0),
        .O(dest_ack_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dest_ack_reg
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(dest_ack_i_1__3_n_0),
        .Q(dest_ack_reg_n_0),
        .R(\FSM_sequential_dest_state_reg[1]_0 ));
  (* DEST_EXT_HSK = "1" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_SYNC_FF = "3" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "34" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake__parameterized2 handshake
       (.dest_ack(dest_ack_reg_n_0),
        .dest_clk(dest_ack_reg_0),
        .dest_out(dest_out),
        .dest_req(dest_req),
        .src_clk(out),
        .src_in(src_in),
        .src_rcv(src_rcv),
        .src_send(src_send_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'h0030F0AA)) 
    m_valid_i_i_1__3
       (.I0(dest_req),
        .I1(s_axi_rready),
        .I2(m_valid_i_reg_0),
        .I3(dest_state[1]),
        .I4(dest_state[0]),
        .O(m_valid_i_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(m_valid_i_i_1__3_n_0),
        .Q(m_valid_i_reg_0),
        .R(\FSM_sequential_dest_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    s_ready_i_i_1__3
       (.I0(src_state[1]),
        .I1(src_rcv),
        .I2(src_state[0]),
        .I3(m_axi_rready),
        .O(s_ready_i_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(out),
        .CE(1'b1),
        .D(s_ready_i_i_1__3_n_0),
        .Q(m_axi_rready),
        .R(\FSM_sequential_src_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'h0F5F040C)) 
    src_send_i_1__3
       (.I0(src_state[1]),
        .I1(m_axi_rvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .I4(src_send_reg_n_0),
        .O(src_send_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_send_reg
       (.C(out),
        .CE(1'b1),
        .D(src_send_i_1__3_n_0),
        .Q(src_send_reg_n_0),
        .R(\FSM_sequential_src_state_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_clock_converter_v2_1_17_lite_async" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_lite_async__xdcDup__1
   (dest_out,
    \m_areset_dly_reg[3]_0 ,
    \s_areset_dly_reg[3]_0 ,
    s_axi_awready,
    m_valid_i_reg_0,
    out,
    src_in,
    dest_ack_reg_0,
    m_axi_awready,
    s_axi_awvalid,
    \s_areset_dly_reg[0]_0 ,
    \m_areset_dly_reg[0]_0 );
  output [7:0]dest_out;
  output [0:0]\m_areset_dly_reg[3]_0 ;
  output [0:0]\s_areset_dly_reg[3]_0 ;
  output s_axi_awready;
  output m_valid_i_reg_0;
  input out;
  input [7:0]src_in;
  input dest_ack_reg_0;
  input m_axi_awready;
  input s_axi_awvalid;
  input \s_areset_dly_reg[0]_0 ;
  input \m_areset_dly_reg[0]_0 ;

  wire \FSM_sequential_dest_state[0]_i_1_n_0 ;
  wire \FSM_sequential_dest_state[1]_i_1_n_0 ;
  wire \FSM_sequential_src_state[0]_i_1_n_0 ;
  wire \FSM_sequential_src_state[1]_i_1_n_0 ;
  wire dest_ack_i_1_n_0;
  wire dest_ack_reg_0;
  wire dest_ack_reg_n_0;
  wire [7:0]dest_out;
  wire dest_req;
  wire [1:0]dest_state;
  wire [2:0]m_areset_dly;
  wire \m_areset_dly[0]_i_1_n_0 ;
  wire \m_areset_dly[1]_i_1_n_0 ;
  wire \m_areset_dly[2]_i_1_n_0 ;
  wire \m_areset_dly[3]_i_1_n_0 ;
  wire \m_areset_dly_reg[0]_0 ;
  wire [0:0]\m_areset_dly_reg[3]_0 ;
  wire m_axi_awready;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire out;
  wire [2:0]s_areset_dly;
  wire \s_areset_dly[0]_i_1_n_0 ;
  wire \s_areset_dly[1]_i_1_n_0 ;
  wire \s_areset_dly[2]_i_1_n_0 ;
  wire \s_areset_dly[3]_i_1_n_0 ;
  wire \s_areset_dly_reg[0]_0 ;
  wire [0:0]\s_areset_dly_reg[3]_0 ;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_ready_i_i_1_n_0;
  wire [7:0]src_in;
  wire src_rcv;
  wire src_send_i_1_n_0;
  wire src_send_reg_n_0;
  wire [1:0]src_state;

  LUT5 #(
    .INIT(32'h04545454)) 
    \FSM_sequential_dest_state[0]_i_1 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(m_axi_awready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT5 #(
    .INIT(32'h58080808)) 
    \FSM_sequential_dest_state[1]_i_1 
       (.I0(dest_state[1]),
        .I1(dest_req),
        .I2(dest_state[0]),
        .I3(m_axi_awready),
        .I4(m_valid_i_reg_0),
        .O(\FSM_sequential_dest_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[0] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[0]_i_1_n_0 ),
        .Q(dest_state[0]),
        .R(\m_areset_dly_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "DEST_DRV_VALID:01,DEST_DRV_ACK:10,DEST_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dest_state_reg[1] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\FSM_sequential_dest_state[1]_i_1_n_0 ),
        .Q(dest_state[1]),
        .R(\m_areset_dly_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT4 #(
    .INIT(16'h045C)) 
    \FSM_sequential_src_state[0]_i_1 
       (.I0(src_state[1]),
        .I1(s_axi_awvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .O(\FSM_sequential_src_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \FSM_sequential_src_state[1]_i_1 
       (.I0(src_state[1]),
        .I1(src_state[0]),
        .I2(src_rcv),
        .O(\FSM_sequential_src_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[0]_i_1_n_0 ),
        .Q(src_state[0]),
        .R(\s_areset_dly_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "SRC_WAIT_RCV_DONE:10,SRC_DRV_SEND:01,SRC_IDLE:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_src_state_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\FSM_sequential_src_state[1]_i_1_n_0 ),
        .Q(src_state[1]),
        .R(\s_areset_dly_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h55FF550040004000)) 
    dest_ack_i_1
       (.I0(dest_state[1]),
        .I1(m_valid_i_reg_0),
        .I2(m_axi_awready),
        .I3(dest_state[0]),
        .I4(dest_req),
        .I5(dest_ack_reg_n_0),
        .O(dest_ack_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dest_ack_reg
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(dest_ack_i_1_n_0),
        .Q(dest_ack_reg_n_0),
        .R(\m_areset_dly_reg[3]_0 ));
  (* DEST_EXT_HSK = "1" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_SYNC_FF = "3" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake__xdcDup__1 handshake
       (.dest_ack(dest_ack_reg_n_0),
        .dest_clk(dest_ack_reg_0),
        .dest_out(dest_out),
        .dest_req(dest_req),
        .src_clk(out),
        .src_in(src_in),
        .src_rcv(src_rcv),
        .src_send(src_send_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \m_areset_dly[0]_i_1 
       (.I0(\m_areset_dly_reg[0]_0 ),
        .O(\m_areset_dly[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_areset_dly[1]_i_1 
       (.I0(m_areset_dly[0]),
        .I1(\m_areset_dly_reg[0]_0 ),
        .O(\m_areset_dly[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_areset_dly[2]_i_1 
       (.I0(m_areset_dly[1]),
        .I1(\m_areset_dly_reg[0]_0 ),
        .O(\m_areset_dly[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_areset_dly[3]_i_1 
       (.I0(m_areset_dly[2]),
        .I1(\m_areset_dly_reg[0]_0 ),
        .O(\m_areset_dly[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_areset_dly_reg[0] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\m_areset_dly[0]_i_1_n_0 ),
        .Q(m_areset_dly[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_areset_dly_reg[1] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\m_areset_dly[1]_i_1_n_0 ),
        .Q(m_areset_dly[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_areset_dly_reg[2] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\m_areset_dly[2]_i_1_n_0 ),
        .Q(m_areset_dly[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_areset_dly_reg[3] 
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(\m_areset_dly[3]_i_1_n_0 ),
        .Q(\m_areset_dly_reg[3]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT5 #(
    .INIT(32'h0030F0AA)) 
    m_valid_i_i_1
       (.I0(dest_req),
        .I1(m_axi_awready),
        .I2(m_valid_i_reg_0),
        .I3(dest_state[1]),
        .I4(dest_state[0]),
        .O(m_valid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(dest_ack_reg_0),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(m_valid_i_reg_0),
        .R(\m_areset_dly_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s_areset_dly[0]_i_1 
       (.I0(\s_areset_dly_reg[0]_0 ),
        .O(\s_areset_dly[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_areset_dly[1]_i_1 
       (.I0(s_areset_dly[0]),
        .I1(\s_areset_dly_reg[0]_0 ),
        .O(\s_areset_dly[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_areset_dly[2]_i_1 
       (.I0(s_areset_dly[1]),
        .I1(\s_areset_dly_reg[0]_0 ),
        .O(\s_areset_dly[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_areset_dly[3]_i_1 
       (.I0(s_areset_dly[2]),
        .I1(\s_areset_dly_reg[0]_0 ),
        .O(\s_areset_dly[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_areset_dly_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\s_areset_dly[0]_i_1_n_0 ),
        .Q(s_areset_dly[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_areset_dly_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\s_areset_dly[1]_i_1_n_0 ),
        .Q(s_areset_dly[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_areset_dly_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(\s_areset_dly[2]_i_1_n_0 ),
        .Q(s_areset_dly[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_areset_dly_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(\s_areset_dly[3]_i_1_n_0 ),
        .Q(\s_areset_dly_reg[3]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    s_ready_i_i_1
       (.I0(src_state[1]),
        .I1(src_rcv),
        .I2(src_state[0]),
        .I3(s_axi_awready),
        .O(s_ready_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(out),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(s_axi_awready),
        .R(\s_areset_dly_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT5 #(
    .INIT(32'h0F5F040C)) 
    src_send_i_1
       (.I0(src_state[1]),
        .I1(s_axi_awvalid),
        .I2(src_state[0]),
        .I3(src_rcv),
        .I4(src_send_reg_n_0),
        .O(src_send_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_send_reg
       (.C(out),
        .CE(1'b1),
        .D(src_send_i_1_n_0),
        .Q(src_send_reg_n_0),
        .R(\s_areset_dly_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_addr_arbiter_sasd" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_addr_arbiter_sasd
   (SR,
    m_ready_d0,
    s_axi_bvalid,
    s_axi_wready,
    m_axi_bready,
    m_axi_awvalid,
    m_axi_wvalid,
    \aresetn_d_reg[0] ,
    E,
    \aresetn_d_reg[1] ,
    m_ready_d0_0,
    m_axi_arvalid,
    mi_arvalid_en,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    D,
    \gen_no_arbiter.m_amesg_i_reg[19]_0 ,
    \gen_no_arbiter.m_amesg_i_reg[48]_0 ,
    \gen_no_arbiter.m_amesg_i_reg[24]_0 ,
    \m_atarget_hot_reg[4] ,
    \gen_axilite.s_axi_bvalid_i_reg ,
    aclk,
    s_axi_awvalid,
    s_axi_arvalid,
    aresetn_d,
    m_ready_d,
    f_mux_return__3,
    f_mux_return__1,
    s_axi_wvalid,
    \gen_no_arbiter.m_valid_i_reg_0 ,
    \gen_no_arbiter.m_valid_i_reg_1 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ,
    s_axi_bready,
    Q,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_3 ,
    m_valid_i_reg,
    m_ready_d_1,
    m_valid_i_reg_0,
    m_valid_i_reg_1,
    aa_rready,
    s_axi_rready,
    sr_rvalid,
    \gen_no_arbiter.m_valid_i_reg_2 ,
    \gen_no_arbiter.m_valid_i_reg_3 ,
    S_AXI_RLAST,
    s_axi_arprot,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr,
    mi_wready,
    mi_bvalid);
  output [0:0]SR;
  output [2:0]m_ready_d0;
  output [0:0]s_axi_bvalid;
  output [0:0]s_axi_wready;
  output [3:0]m_axi_bready;
  output [3:0]m_axi_awvalid;
  output [3:0]m_axi_wvalid;
  output \aresetn_d_reg[0] ;
  output [0:0]E;
  output \aresetn_d_reg[1] ;
  output [1:0]m_ready_d0_0;
  output [3:0]m_axi_arvalid;
  output mi_arvalid_en;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output [4:0]D;
  output \gen_no_arbiter.m_amesg_i_reg[19]_0 ;
  output [34:0]\gen_no_arbiter.m_amesg_i_reg[48]_0 ;
  output [0:0]\gen_no_arbiter.m_amesg_i_reg[24]_0 ;
  output \m_atarget_hot_reg[4] ;
  output \gen_axilite.s_axi_bvalid_i_reg ;
  input aclk;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_arvalid;
  input aresetn_d;
  input [2:0]m_ready_d;
  input f_mux_return__3;
  input f_mux_return__1;
  input [0:0]s_axi_wvalid;
  input \gen_no_arbiter.m_valid_i_reg_0 ;
  input \gen_no_arbiter.m_valid_i_reg_1 ;
  input \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  input \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ;
  input [0:0]s_axi_bready;
  input [4:0]Q;
  input \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ;
  input \gen_no_arbiter.m_grant_hot_i_reg[0]_3 ;
  input [1:0]m_valid_i_reg;
  input [1:0]m_ready_d_1;
  input m_valid_i_reg_0;
  input m_valid_i_reg_1;
  input aa_rready;
  input [0:0]s_axi_rready;
  input sr_rvalid;
  input \gen_no_arbiter.m_valid_i_reg_2 ;
  input \gen_no_arbiter.m_valid_i_reg_3 ;
  input [0:0]S_AXI_RLAST;
  input [2:0]s_axi_arprot;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;
  input [0:0]mi_wready;
  input [0:0]mi_bvalid;

  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]S_AXI_RLAST;
  wire aa_grant_any;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire aresetn_d;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1] ;
  wire f_mux_return__1;
  wire f_mux_return__3;
  wire \gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ;
  wire \gen_axilite.s_axi_bvalid_i_reg ;
  wire \gen_no_arbiter.grant_rnw_i_1_n_0 ;
  wire \gen_no_arbiter.m_amesg_i_reg[19]_0 ;
  wire [0:0]\gen_no_arbiter.m_amesg_i_reg[24]_0 ;
  wire [34:0]\gen_no_arbiter.m_amesg_i_reg[48]_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_1 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_2 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_3 ;
  wire \gen_no_arbiter.m_valid_i_i_1_n_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_1 ;
  wire \gen_no_arbiter.m_valid_i_reg_2 ;
  wire \gen_no_arbiter.m_valid_i_reg_3 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_1_n_0 ;
  wire \m_atarget_hot[4]_i_4_n_0 ;
  wire \m_atarget_hot_reg[4] ;
  wire [3:0]m_axi_arvalid;
  wire [3:0]m_axi_awvalid;
  wire [3:0]m_axi_bready;
  wire [3:0]m_axi_wvalid;
  wire [2:0]m_ready_d;
  wire [2:0]m_ready_d0;
  wire [1:0]m_ready_d0_0;
  wire [1:0]m_ready_d_1;
  wire m_valid_i;
  wire m_valid_i_i_2_n_0;
  wire [1:0]m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire mi_arvalid_en;
  wire mi_awvalid_en;
  wire [0:0]mi_bvalid;
  wire [0:0]mi_wready;
  wire p_0_in1_in;
  wire p_3_in;
  wire p_4_in;
  wire [48:1]s_amesg;
  wire \s_arvalid_reg[0]_i_1_n_0 ;
  wire \s_arvalid_reg_reg_n_0_[0] ;
  wire s_awvalid_reg;
  wire \s_awvalid_reg[0]_i_1_n_0 ;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i;
  wire sr_rvalid;

  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \gen_axilite.s_axi_awready_i_i_1 
       (.I0(p_4_in),
        .I1(mi_bvalid),
        .I2(Q[4]),
        .I3(mi_awvalid_en),
        .I4(mi_wready),
        .O(\gen_axilite.s_axi_bvalid_i_reg ));
  LUT6 #(
    .INIT(64'h5F5FC0005F5F0000)) 
    \gen_axilite.s_axi_bvalid_i_i_1 
       (.I0(p_3_in),
        .I1(p_4_in),
        .I2(Q[4]),
        .I3(mi_wready),
        .I4(mi_bvalid),
        .I5(mi_awvalid_en),
        .O(\m_atarget_hot_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \gen_axilite.s_axi_bvalid_i_i_2 
       (.I0(m_ready_d[0]),
        .I1(s_axi_bready),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .O(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \gen_axilite.s_axi_bvalid_i_i_3 
       (.I0(m_ready_d[1]),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_axilite.s_axi_bvalid_i_i_4 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d[2]),
        .O(mi_awvalid_en));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_axilite.s_axi_rvalid_i_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_1[1]),
        .O(mi_arvalid_en));
  LUT6 #(
    .INIT(64'hFDFCFDFF01000100)) 
    \gen_no_arbiter.grant_rnw_i_1 
       (.I0(s_awvalid_reg),
        .I1(m_valid_i),
        .I2(aa_grant_any),
        .I3(s_axi_arvalid),
        .I4(s_axi_awvalid),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.grant_rnw_i_1_n_0 ));
  FDRE \gen_no_arbiter.grant_rnw_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.grant_rnw_i_1_n_0 ),
        .Q(aa_grant_rnw),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[10]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[9]),
        .O(s_amesg[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[11]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[10]),
        .O(s_amesg[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[12]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[11]),
        .O(s_amesg[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[13]_i_1 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[12]),
        .O(s_amesg[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[14]_i_1 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[13]),
        .O(s_amesg[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[15]_i_1 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[14]),
        .O(s_amesg[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[16]_i_1 
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[15]),
        .O(s_amesg[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[17]_i_1 
       (.I0(s_axi_araddr[16]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[16]),
        .O(s_amesg[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[18]_i_1 
       (.I0(s_axi_araddr[17]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[17]),
        .O(s_amesg[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[19]_i_1 
       (.I0(s_axi_araddr[18]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[18]),
        .O(s_amesg[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[1]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[0]),
        .O(s_amesg[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[20]_i_1 
       (.I0(s_axi_araddr[19]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[19]),
        .O(s_amesg[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[21]_i_1 
       (.I0(s_axi_araddr[20]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[20]),
        .O(s_amesg[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[22]_i_1 
       (.I0(s_axi_araddr[21]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[21]),
        .O(s_amesg[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[23]_i_1 
       (.I0(s_axi_araddr[22]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[22]),
        .O(s_amesg[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[24]_i_1 
       (.I0(s_axi_araddr[23]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[23]),
        .O(s_amesg[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[25]_i_1 
       (.I0(s_axi_araddr[24]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[24]),
        .O(s_amesg[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[26]_i_1 
       (.I0(s_axi_araddr[25]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[25]),
        .O(s_amesg[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[27]_i_1 
       (.I0(s_axi_araddr[26]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[26]),
        .O(s_amesg[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[28]_i_1 
       (.I0(s_axi_araddr[27]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[27]),
        .O(s_amesg[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[29]_i_1 
       (.I0(s_axi_araddr[28]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[28]),
        .O(s_amesg[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[2]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[1]),
        .O(s_amesg[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[30]_i_1 
       (.I0(s_axi_araddr[29]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[29]),
        .O(s_amesg[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[31]_i_1 
       (.I0(s_axi_araddr[30]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[30]),
        .O(s_amesg[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_1 
       (.I0(aresetn_d),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_2 
       (.I0(aa_grant_any),
        .O(p_0_in1_in));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[32]_i_3 
       (.I0(s_axi_araddr[31]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[31]),
        .O(s_amesg[32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[3]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[2]),
        .O(s_amesg[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[46]_i_1 
       (.I0(s_axi_arprot[0]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[0]),
        .O(s_amesg[46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[47]_i_1 
       (.I0(s_axi_arprot[1]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[1]),
        .O(s_amesg[47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[48]_i_1 
       (.I0(s_axi_arprot[2]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[2]),
        .O(s_amesg[48]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[4]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[3]),
        .O(s_amesg[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[5]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[4]),
        .O(s_amesg[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[6]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[5]),
        .O(s_amesg[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[7]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[6]),
        .O(s_amesg[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[8]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[7]),
        .O(s_amesg[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[9]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[8]),
        .O(s_amesg[9]));
  FDRE \gen_no_arbiter.m_amesg_i_reg[10] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[10]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [9]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[11] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[11]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [10]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[12] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[12]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [11]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[13] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[13]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [12]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[14] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[14]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [13]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[15] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[15]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [14]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[16] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[16]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [15]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[17] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[17]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [16]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[18] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[18]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [17]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[19] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[19]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [18]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[1] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[1]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [0]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[20] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[20]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [19]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[21] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[21]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [20]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[22] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[22]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [21]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[23] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[23]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [22]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[24] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[24]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [23]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[25] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[25]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [24]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[26] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[26]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [25]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[27] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[27]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [26]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[28] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[28]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [27]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[29] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[29]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [28]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[2] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[2]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [1]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[30] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[30]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [29]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[31] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[31]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [30]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[32] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[32]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [31]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[3] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[3]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [2]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[46] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[46]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [32]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[47] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[47]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [33]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[48] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[48]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [34]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[4] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[4]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [3]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[5] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[5]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [4]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[6] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[6]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [5]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[7] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[7]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [6]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[8] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[8]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [7]),
        .R(SR));
  FDRE \gen_no_arbiter.m_amesg_i_reg[9] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[9]),
        .Q(\gen_no_arbiter.m_amesg_i_reg[48]_0 [8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h222A2A2A2A2A2A2A)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_1 
       (.I0(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ),
        .I1(m_valid_i),
        .I2(\gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ),
        .I3(m_ready_d0[2]),
        .I4(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ),
        .I5(m_ready_d0[0]),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'hF0FE0000)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(aa_grant_any),
        .I3(m_valid_i),
        .I4(aresetn_d),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8888800000000)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_3 
       (.I0(m_ready_d0_0[0]),
        .I1(m_ready_d_1[1]),
        .I2(\gen_no_arbiter.m_valid_i_reg_2 ),
        .I3(\gen_no_arbiter.m_valid_i_reg_3 ),
        .I4(m_valid_i),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEAEAAA)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_4 
       (.I0(m_ready_d[1]),
        .I1(m_valid_i),
        .I2(s_axi_wvalid),
        .I3(\gen_no_arbiter.m_valid_i_reg_0 ),
        .I4(\gen_no_arbiter.m_valid_i_reg_1 ),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ));
  FDRE \gen_no_arbiter.m_grant_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ),
        .Q(aa_grant_any),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222E2E2E2E2E2E2E)) 
    \gen_no_arbiter.m_valid_i_i_1 
       (.I0(aa_grant_any),
        .I1(m_valid_i),
        .I2(\gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0 ),
        .I3(m_ready_d0[2]),
        .I4(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ),
        .I5(m_ready_d0[0]),
        .O(\gen_no_arbiter.m_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_i_1_n_0 ),
        .Q(m_valid_i),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(m_valid_i),
        .I1(aa_grant_any),
        .I2(aresetn_d),
        .O(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ),
        .Q(s_ready_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7ECFFFF)) 
    \m_atarget_enc[2]_i_1 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[48]_0 [23]),
        .I1(\gen_no_arbiter.m_amesg_i_reg[48]_0 [24]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [20]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[48]_0 [22]),
        .I4(\gen_no_arbiter.m_amesg_i_reg[19]_0 ),
        .O(\gen_no_arbiter.m_amesg_i_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \m_atarget_hot[0]_i_1 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[19]_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[48]_0 [22]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [20]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[48]_0 [24]),
        .I4(\gen_no_arbiter.m_amesg_i_reg[48]_0 [23]),
        .I5(aa_grant_any),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \m_atarget_hot[1]_i_1 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[48]_0 [23]),
        .I1(\gen_no_arbiter.m_amesg_i_reg[48]_0 [24]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [20]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[48]_0 [22]),
        .I4(\gen_no_arbiter.m_amesg_i_reg[19]_0 ),
        .I5(aa_grant_any),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \m_atarget_hot[2]_i_1 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[48]_0 [23]),
        .I1(\gen_no_arbiter.m_amesg_i_reg[48]_0 [24]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [20]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[48]_0 [22]),
        .I4(\gen_no_arbiter.m_amesg_i_reg[19]_0 ),
        .I5(aa_grant_any),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \m_atarget_hot[3]_i_1 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[48]_0 [23]),
        .I1(\gen_no_arbiter.m_amesg_i_reg[48]_0 [24]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [20]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[48]_0 [22]),
        .I4(\gen_no_arbiter.m_amesg_i_reg[19]_0 ),
        .I5(aa_grant_any),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAA2AAAA2AAAAA2A2)) 
    \m_atarget_hot[4]_i_1 
       (.I0(aa_grant_any),
        .I1(\gen_no_arbiter.m_amesg_i_reg[19]_0 ),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [22]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[48]_0 [20]),
        .I4(\gen_no_arbiter.m_amesg_i_reg[48]_0 [24]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[48]_0 [23]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0400)) 
    \m_atarget_hot[4]_i_2 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[48]_0 [18]),
        .I1(\gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [21]),
        .I3(\m_atarget_hot[4]_i_4_n_0 ),
        .O(\gen_no_arbiter.m_amesg_i_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \m_atarget_hot[4]_i_3 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[48]_0 [28]),
        .I1(\gen_no_arbiter.m_amesg_i_reg[48]_0 [29]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [26]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[48]_0 [27]),
        .I4(\gen_no_arbiter.m_amesg_i_reg[48]_0 [31]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[48]_0 [30]),
        .O(\gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \m_atarget_hot[4]_i_4 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[48]_0 [19]),
        .I1(\gen_no_arbiter.m_amesg_i_reg[48]_0 [17]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[48]_0 [16]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[48]_0 [25]),
        .O(\m_atarget_hot[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[0]_INST_0 
       (.I0(Q[0]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[1]_INST_0 
       (.I0(Q[1]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[2]_INST_0 
       (.I0(Q[2]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[3]_INST_0 
       (.I0(Q[3]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[3]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(Q[0]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[1]_INST_0 
       (.I0(Q[1]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[2]_INST_0 
       (.I0(Q[2]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[3]_INST_0 
       (.I0(Q[3]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[3]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[0]_INST_0 
       (.I0(Q[0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_bready),
        .I4(m_ready_d[0]),
        .O(m_axi_bready[0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[1]_INST_0 
       (.I0(Q[1]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_bready),
        .I4(m_ready_d[0]),
        .O(m_axi_bready[1]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[2]_INST_0 
       (.I0(Q[2]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_bready),
        .I4(m_ready_d[0]),
        .O(m_axi_bready[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_bready[3]_INST_0 
       (.I0(Q[3]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_bready),
        .I4(m_ready_d[0]),
        .O(m_axi_bready[3]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(Q[0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_wvalid),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[1]_INST_0 
       (.I0(Q[1]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_wvalid),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[1]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[2]_INST_0 
       (.I0(Q[2]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_wvalid),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[3]_INST_0 
       (.I0(Q[3]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_wvalid),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[3]));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    \m_payload_i[34]_i_1 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_1[0]),
        .I3(s_axi_rready),
        .I4(sr_rvalid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \m_ready_d[1]_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(\gen_no_arbiter.m_valid_i_reg_3 ),
        .I3(\gen_no_arbiter.m_valid_i_reg_2 ),
        .I4(m_ready_d_1[1]),
        .O(m_ready_d0_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \m_ready_d[1]_i_3 
       (.I0(s_axi_rready),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(S_AXI_RLAST),
        .I4(sr_rvalid),
        .I5(m_ready_d_1[0]),
        .O(m_ready_d0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E00000)) 
    \m_ready_d[2]_i_2 
       (.I0(\gen_no_arbiter.m_valid_i_reg_1 ),
        .I1(\gen_no_arbiter.m_valid_i_reg_0 ),
        .I2(s_axi_wvalid),
        .I3(aa_grant_rnw),
        .I4(m_valid_i),
        .I5(m_ready_d[1]),
        .O(m_ready_d0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E00000)) 
    \m_ready_d[2]_i_3 
       (.I0(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I1(\gen_no_arbiter.m_grant_hot_i_reg[0]_1 ),
        .I2(s_axi_bready),
        .I3(aa_grant_rnw),
        .I4(m_valid_i),
        .I5(m_ready_d[0]),
        .O(m_ready_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    \m_ready_d[2]_i_4 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(\gen_no_arbiter.m_grant_hot_i_reg[0]_2 ),
        .I3(\gen_no_arbiter.m_grant_hot_i_reg[0]_3 ),
        .I4(m_ready_d[2]),
        .O(m_ready_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    m_valid_i_i_1
       (.I0(m_valid_i_i_2_n_0),
        .I1(E),
        .I2(m_valid_i_reg[1]),
        .O(\aresetn_d_reg[1] ));
  LUT6 #(
    .INIT(64'h08080800FFFFFFFF)) 
    m_valid_i_i_2
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_1[0]),
        .I3(m_valid_i_reg_0),
        .I4(m_valid_i_reg_1),
        .I5(aa_rready),
        .O(m_valid_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s_arvalid_reg[0]_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_arvalid),
        .I2(aresetn_d),
        .I3(s_ready_i),
        .O(\s_arvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_arvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arvalid_reg[0]_i_1_n_0 ),
        .Q(\s_arvalid_reg_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    \s_awvalid_reg[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awvalid),
        .I3(\s_arvalid_reg_reg_n_0_[0] ),
        .I4(aresetn_d),
        .I5(s_ready_i),
        .O(\s_awvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_awvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awvalid_reg[0]_i_1_n_0 ),
        .Q(s_awvalid_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_awready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_awready));
  LUT5 #(
    .INIT(32'h00200000)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(m_valid_i),
        .I1(aa_grant_rnw),
        .I2(aa_grant_any),
        .I3(m_ready_d[0]),
        .I4(f_mux_return__3),
        .O(s_axi_bvalid));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rvalid[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(sr_rvalid),
        .O(s_axi_rvalid));
  LUT5 #(
    .INIT(32'h00200000)) 
    \s_axi_wready[0]_INST_0 
       (.I0(m_valid_i),
        .I1(aa_grant_rnw),
        .I2(aa_grant_any),
        .I3(m_ready_d[1]),
        .I4(f_mux_return__1),
        .O(s_axi_wready));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    s_ready_i_i_1
       (.I0(m_valid_i_i_2_n_0),
        .I1(m_valid_i_reg[0]),
        .I2(E),
        .O(\aresetn_d_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_axi_crossbar" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_axi_crossbar
   (Q,
    \m_payload_i_reg[34] ,
    s_axi_bvalid,
    s_axi_wready,
    m_axi_bready,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    s_axi_bresp,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    m_axi_rready,
    aresetn,
    aclk,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_rready,
    m_axi_bresp,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_arready,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_awready,
    s_axi_arprot,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr);
  output [34:0]Q;
  output [33:0]\m_payload_i_reg[34] ;
  output [0:0]s_axi_bvalid;
  output [0:0]s_axi_wready;
  output [3:0]m_axi_bready;
  output [3:0]m_axi_awvalid;
  output [3:0]m_axi_wvalid;
  output [3:0]m_axi_arvalid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output [3:0]m_axi_rready;
  input aresetn;
  input aclk;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_rready;
  input [7:0]m_axi_bresp;
  input [7:0]m_axi_rresp;
  input [127:0]m_axi_rdata;
  input [3:0]m_axi_rvalid;
  input [3:0]m_axi_arready;
  input [3:0]m_axi_wready;
  input [3:0]m_axi_bvalid;
  input [3:0]m_axi_awready;
  input [2:0]s_axi_arprot;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;

  wire [34:0]Q;
  wire aclk;
  wire aresetn;
  wire [3:0]m_axi_arready;
  wire [3:0]m_axi_arvalid;
  wire [3:0]m_axi_awready;
  wire [3:0]m_axi_awvalid;
  wire [3:0]m_axi_bready;
  wire [7:0]m_axi_bresp;
  wire [3:0]m_axi_bvalid;
  wire [127:0]m_axi_rdata;
  wire [3:0]m_axi_rready;
  wire [7:0]m_axi_rresp;
  wire [3:0]m_axi_rvalid;
  wire [3:0]m_axi_wready;
  wire [3:0]m_axi_wvalid;
  wire [33:0]\m_payload_i_reg[34] ;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;

  m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_crossbar_sasd \gen_sasd.crossbar_sasd_0 
       (.Q(Q),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_payload_i_reg[34] (\m_payload_i_reg[34] ),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_crossbar_sasd" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_crossbar_sasd
   (Q,
    \m_payload_i_reg[34] ,
    s_axi_bvalid,
    s_axi_wready,
    m_axi_bready,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    s_axi_bresp,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    m_axi_rready,
    aresetn,
    aclk,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_rready,
    m_axi_bresp,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_arready,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_awready,
    s_axi_arprot,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr);
  output [34:0]Q;
  output [33:0]\m_payload_i_reg[34] ;
  output [0:0]s_axi_bvalid;
  output [0:0]s_axi_wready;
  output [3:0]m_axi_bready;
  output [3:0]m_axi_awvalid;
  output [3:0]m_axi_wvalid;
  output [3:0]m_axi_arvalid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output [3:0]m_axi_rready;
  input aresetn;
  input aclk;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_rready;
  input [7:0]m_axi_bresp;
  input [7:0]m_axi_rresp;
  input [127:0]m_axi_rdata;
  input [3:0]m_axi_rvalid;
  input [3:0]m_axi_arready;
  input [3:0]m_axi_wready;
  input [3:0]m_axi_bvalid;
  input [3:0]m_axi_awready;
  input [2:0]s_axi_arprot;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;

  wire [34:0]Q;
  wire aa_rready;
  wire aclk;
  wire addr_arbiter_inst_n_18;
  wire addr_arbiter_inst_n_20;
  wire addr_arbiter_inst_n_36;
  wire addr_arbiter_inst_n_73;
  wire addr_arbiter_inst_n_74;
  wire any_error;
  wire aresetn;
  wire aresetn_d;
  wire f_mux_return__1;
  wire f_mux_return__3;
  wire \gen_decerr.decerr_slave_inst_n_4 ;
  wire \gen_decerr.decerr_slave_inst_n_5 ;
  wire \gen_decerr.decerr_slave_inst_n_6 ;
  wire \gen_decerr.decerr_slave_inst_n_7 ;
  wire \gen_decerr.decerr_slave_inst_n_8 ;
  wire [2:0]m_atarget_enc;
  wire \m_atarget_enc[0]_i_1_n_0 ;
  wire \m_atarget_enc[1]_i_1_n_0 ;
  wire [4:0]m_atarget_hot;
  wire [4:0]m_atarget_hot0;
  wire [3:0]m_axi_arready;
  wire [3:0]m_axi_arvalid;
  wire [3:0]m_axi_awready;
  wire [3:0]m_axi_awvalid;
  wire [3:0]m_axi_bready;
  wire [7:0]m_axi_bresp;
  wire [3:0]m_axi_bvalid;
  wire [127:0]m_axi_rdata;
  wire [3:0]m_axi_rready;
  wire [7:0]m_axi_rresp;
  wire [3:0]m_axi_rvalid;
  wire [3:0]m_axi_wready;
  wire [3:0]m_axi_wvalid;
  wire [33:0]\m_payload_i_reg[34] ;
  wire [1:0]m_ready_d;
  wire [1:0]m_ready_d0;
  wire [2:0]m_ready_d0_0;
  wire [2:0]m_ready_d_1;
  wire mi_arvalid_en;
  wire [4:4]mi_bvalid;
  wire [4:4]mi_wready;
  wire p_1_in;
  wire reg_slice_r_n_2;
  wire reg_slice_r_n_43;
  wire reg_slice_r_n_7;
  wire reg_slice_r_n_8;
  wire reset;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire \s_axi_bresp[0]_INST_0_i_1_n_0 ;
  wire \s_axi_bresp[1]_INST_0_i_1_n_0 ;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire splitter_ar_n_0;
  wire splitter_aw_n_0;
  wire splitter_aw_n_1;
  wire splitter_aw_n_2;
  wire sr_rvalid;

  m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_addr_arbiter_sasd addr_arbiter_inst
       (.D(m_atarget_hot0),
        .E(p_1_in),
        .Q(m_atarget_hot),
        .SR(reset),
        .S_AXI_RLAST(reg_slice_r_n_43),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\aresetn_d_reg[0] (addr_arbiter_inst_n_18),
        .\aresetn_d_reg[1] (addr_arbiter_inst_n_20),
        .f_mux_return__1(f_mux_return__1),
        .f_mux_return__3(f_mux_return__3),
        .\gen_axilite.s_axi_bvalid_i_reg (addr_arbiter_inst_n_74),
        .\gen_no_arbiter.m_amesg_i_reg[19]_0 (addr_arbiter_inst_n_36),
        .\gen_no_arbiter.m_amesg_i_reg[24]_0 (any_error),
        .\gen_no_arbiter.m_amesg_i_reg[48]_0 (Q),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (\gen_decerr.decerr_slave_inst_n_4 ),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_1 (splitter_aw_n_1),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_2 (\gen_decerr.decerr_slave_inst_n_8 ),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_3 (splitter_aw_n_2),
        .\gen_no_arbiter.m_valid_i_reg_0 (\gen_decerr.decerr_slave_inst_n_5 ),
        .\gen_no_arbiter.m_valid_i_reg_1 (splitter_aw_n_0),
        .\gen_no_arbiter.m_valid_i_reg_2 (splitter_ar_n_0),
        .\gen_no_arbiter.m_valid_i_reg_3 (\gen_decerr.decerr_slave_inst_n_7 ),
        .\m_atarget_hot_reg[4] (addr_arbiter_inst_n_73),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d_1),
        .m_ready_d0(m_ready_d0_0),
        .m_ready_d0_0(m_ready_d0),
        .m_ready_d_1(m_ready_d),
        .m_valid_i_reg({reg_slice_r_n_7,reg_slice_r_n_8}),
        .m_valid_i_reg_0(\gen_decerr.decerr_slave_inst_n_6 ),
        .m_valid_i_reg_1(reg_slice_r_n_2),
        .mi_arvalid_en(mi_arvalid_en),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .sr_rvalid(sr_rvalid));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
  m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_decerr_slave \gen_decerr.decerr_slave_inst 
       (.Q(m_atarget_hot[4]),
        .SR(reset),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .f_mux_return__1(f_mux_return__1),
        .f_mux_return__3(f_mux_return__3),
        .\gen_axilite.s_axi_arready_i_reg_0 (\gen_decerr.decerr_slave_inst_n_7 ),
        .\gen_axilite.s_axi_awready_i_reg_0 (\gen_decerr.decerr_slave_inst_n_5 ),
        .\gen_axilite.s_axi_awready_i_reg_1 (\gen_decerr.decerr_slave_inst_n_8 ),
        .\gen_axilite.s_axi_awready_i_reg_2 (addr_arbiter_inst_n_74),
        .\gen_axilite.s_axi_bvalid_i_reg_0 (addr_arbiter_inst_n_73),
        .m_atarget_enc(m_atarget_enc),
        .m_axi_arready(m_axi_arready[1:0]),
        .m_axi_awready(m_axi_awready[1:0]),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rvalid(m_axi_rvalid[1:0]),
        .m_axi_wready(m_axi_wready[2]),
        .mi_arvalid_en(mi_arvalid_en),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready),
        .s_axi_bvalid_i_reg(\gen_decerr.decerr_slave_inst_n_4 ),
        .s_axi_rvalid_i_reg(\gen_decerr.decerr_slave_inst_n_6 ),
        .\s_axi_wready[0]_INST_0 (splitter_aw_n_0));
  LUT6 #(
    .INIT(64'h0080000200000000)) 
    \m_atarget_enc[0]_i_1 
       (.I0(aresetn_d),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(addr_arbiter_inst_n_36),
        .O(\m_atarget_enc[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000800000000)) 
    \m_atarget_enc[1]_i_1 
       (.I0(aresetn_d),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(addr_arbiter_inst_n_36),
        .O(\m_atarget_enc[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[0]_i_1_n_0 ),
        .Q(m_atarget_enc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[1]_i_1_n_0 ),
        .Q(m_atarget_enc[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(any_error),
        .Q(m_atarget_enc[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[0]),
        .Q(m_atarget_hot[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[1]),
        .Q(m_atarget_hot[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[2]),
        .Q(m_atarget_hot[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[3]),
        .Q(m_atarget_hot[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[4]),
        .Q(m_atarget_hot[4]),
        .R(reset));
  m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized7 reg_slice_r
       (.E(p_1_in),
        .Q(m_atarget_hot[3:0]),
        .SR(reset),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .\aresetn_d_reg[1]_0 ({reg_slice_r_n_7,reg_slice_r_n_8}),
        .m_atarget_enc(m_atarget_enc),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid[3:2]),
        .\m_payload_i_reg[34]_0 ({\m_payload_i_reg[34] ,reg_slice_r_n_43}),
        .m_valid_i_reg_0(addr_arbiter_inst_n_20),
        .s_axi_rvalid_i_reg(reg_slice_r_n_2),
        .s_ready_i_reg_0(addr_arbiter_inst_n_18),
        .sr_rvalid(sr_rvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFF13111210)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[2]),
        .I3(m_axi_bresp[2]),
        .I4(m_axi_bresp[0]),
        .I5(\s_axi_bresp[0]_INST_0_i_1_n_0 ),
        .O(s_axi_bresp[0]));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    \s_axi_bresp[0]_INST_0_i_1 
       (.I0(m_axi_bresp[4]),
        .I1(m_axi_bresp[6]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(\s_axi_bresp[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF13111210)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[2]),
        .I3(m_axi_bresp[3]),
        .I4(m_axi_bresp[1]),
        .I5(\s_axi_bresp[1]_INST_0_i_1_n_0 ),
        .O(s_axi_bresp[1]));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    \s_axi_bresp[1]_INST_0_i_1 
       (.I0(m_axi_bresp[5]),
        .I1(m_axi_bresp[7]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(\s_axi_bresp[1]_INST_0_i_1_n_0 ));
  m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_splitter__parameterized0 splitter_ar
       (.aclk(aclk),
        .aresetn_d(aresetn_d),
        .m_atarget_enc(m_atarget_enc),
        .m_axi_arready(m_axi_arready[3:2]),
        .m_ready_d(m_ready_d),
        .m_ready_d0(m_ready_d0),
        .s_ready_i_reg(splitter_ar_n_0));
  m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_splitter splitter_aw
       (.aclk(aclk),
        .aresetn_d(aresetn_d),
        .m_atarget_enc(m_atarget_enc),
        .m_axi_awready(m_axi_awready[3:2]),
        .m_axi_bvalid(m_axi_bvalid[3:2]),
        .m_axi_wready({m_axi_wready[3],m_axi_wready[1:0]}),
        .m_ready_d(m_ready_d_1),
        .m_ready_d0(m_ready_d0_0),
        .s_axi_bvalid_i_reg(splitter_aw_n_1),
        .s_ready_i_reg(splitter_aw_n_0),
        .s_ready_i_reg_0(splitter_aw_n_2));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_decerr_slave" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_decerr_slave
   (mi_bvalid,
    mi_wready,
    f_mux_return__1,
    f_mux_return__3,
    s_axi_bvalid_i_reg,
    \gen_axilite.s_axi_awready_i_reg_0 ,
    s_axi_rvalid_i_reg,
    \gen_axilite.s_axi_arready_i_reg_0 ,
    \gen_axilite.s_axi_awready_i_reg_1 ,
    SR,
    \gen_axilite.s_axi_bvalid_i_reg_0 ,
    aclk,
    \gen_axilite.s_axi_awready_i_reg_2 ,
    aresetn_d,
    mi_arvalid_en,
    Q,
    \s_axi_wready[0]_INST_0 ,
    m_atarget_enc,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_arready,
    m_axi_awready,
    aa_rready);
  output [0:0]mi_bvalid;
  output [0:0]mi_wready;
  output f_mux_return__1;
  output f_mux_return__3;
  output s_axi_bvalid_i_reg;
  output \gen_axilite.s_axi_awready_i_reg_0 ;
  output s_axi_rvalid_i_reg;
  output \gen_axilite.s_axi_arready_i_reg_0 ;
  output \gen_axilite.s_axi_awready_i_reg_1 ;
  input [0:0]SR;
  input \gen_axilite.s_axi_bvalid_i_reg_0 ;
  input aclk;
  input \gen_axilite.s_axi_awready_i_reg_2 ;
  input aresetn_d;
  input mi_arvalid_en;
  input [0:0]Q;
  input \s_axi_wready[0]_INST_0 ;
  input [2:0]m_atarget_enc;
  input [0:0]m_axi_wready;
  input [3:0]m_axi_bvalid;
  input [1:0]m_axi_rvalid;
  input [1:0]m_axi_arready;
  input [1:0]m_axi_awready;
  input aa_rready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aa_rready;
  wire aclk;
  wire aresetn_d;
  wire f_mux_return__1;
  wire f_mux_return__3;
  wire \gen_axilite.s_axi_arready_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_arready_i_reg_0 ;
  wire \gen_axilite.s_axi_awready_i_reg_0 ;
  wire \gen_axilite.s_axi_awready_i_reg_1 ;
  wire \gen_axilite.s_axi_awready_i_reg_2 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_0 ;
  wire \gen_axilite.s_axi_rvalid_i_i_1_n_0 ;
  wire [2:0]m_atarget_enc;
  wire [1:0]m_axi_arready;
  wire [1:0]m_axi_awready;
  wire [3:0]m_axi_bvalid;
  wire [1:0]m_axi_rvalid;
  wire [0:0]m_axi_wready;
  wire [4:4]mi_arready;
  wire mi_arvalid_en;
  wire [0:0]mi_bvalid;
  wire [4:4]mi_rvalid;
  wire [0:0]mi_wready;
  wire s_axi_bvalid_i_reg;
  wire s_axi_rvalid_i_reg;
  wire \s_axi_wready[0]_INST_0 ;

  LUT5 #(
    .INIT(32'hAA2A00AA)) 
    \gen_axilite.s_axi_arready_i_i_1 
       (.I0(aresetn_d),
        .I1(mi_arvalid_en),
        .I2(Q),
        .I3(mi_rvalid),
        .I4(mi_arready),
        .O(\gen_axilite.s_axi_arready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_arready_i_i_1_n_0 ),
        .Q(mi_arready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_awready_i_reg_2 ),
        .Q(mi_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_bvalid_i_reg_0 ),
        .Q(mi_bvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h5FC05F00)) 
    \gen_axilite.s_axi_rvalid_i_i_1 
       (.I0(aa_rready),
        .I1(mi_arvalid_en),
        .I2(Q),
        .I3(mi_rvalid),
        .I4(mi_arready),
        .O(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_rvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ),
        .Q(mi_rvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000F00000CCAA)) 
    \m_ready_d[1]_i_4 
       (.I0(m_axi_arready[0]),
        .I1(mi_arready),
        .I2(m_axi_arready[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[1]),
        .I5(m_atarget_enc[0]),
        .O(\gen_axilite.s_axi_arready_i_reg_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \m_ready_d[2]_i_5 
       (.I0(m_axi_wready),
        .I1(mi_wready),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[0]),
        .O(\gen_axilite.s_axi_awready_i_reg_0 ));
  LUT6 #(
    .INIT(64'h000000F00000CCAA)) 
    \m_ready_d[2]_i_7 
       (.I0(m_axi_awready[0]),
        .I1(mi_wready),
        .I2(m_axi_awready[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[1]),
        .I5(m_atarget_enc[0]),
        .O(\gen_axilite.s_axi_awready_i_reg_1 ));
  LUT6 #(
    .INIT(64'h000000F00000CCAA)) 
    m_valid_i_i_3
       (.I0(m_axi_rvalid[0]),
        .I1(mi_rvalid),
        .I2(m_axi_rvalid[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[1]),
        .I5(m_atarget_enc[0]),
        .O(s_axi_rvalid_i_reg));
  LUT6 #(
    .INIT(64'hAAFAAABAAAEAAAAA)) 
    \s_axi_bvalid[0]_INST_0_i_1 
       (.I0(s_axi_bvalid_i_reg),
        .I1(m_atarget_enc[0]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_axi_bvalid[3]),
        .I5(m_axi_bvalid[2]),
        .O(f_mux_return__3));
  LUT6 #(
    .INIT(64'h000000F00000CCAA)) 
    \s_axi_bvalid[0]_INST_0_i_2 
       (.I0(m_axi_bvalid[0]),
        .I1(mi_bvalid),
        .I2(m_axi_bvalid[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[1]),
        .I5(m_atarget_enc[0]),
        .O(s_axi_bvalid_i_reg));
  LUT6 #(
    .INIT(64'hABBAABAAAABAAAAA)) 
    \s_axi_wready[0]_INST_0_i_1 
       (.I0(\s_axi_wready[0]_INST_0 ),
        .I1(m_atarget_enc[0]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(mi_wready),
        .I5(m_axi_wready),
        .O(f_mux_return__1));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_splitter" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_splitter
   (s_ready_i_reg,
    s_axi_bvalid_i_reg,
    s_ready_i_reg_0,
    m_ready_d,
    m_axi_wready,
    m_atarget_enc,
    m_axi_bvalid,
    m_axi_awready,
    aresetn_d,
    m_ready_d0,
    aclk);
  output s_ready_i_reg;
  output s_axi_bvalid_i_reg;
  output s_ready_i_reg_0;
  output [2:0]m_ready_d;
  input [2:0]m_axi_wready;
  input [2:0]m_atarget_enc;
  input [1:0]m_axi_bvalid;
  input [1:0]m_axi_awready;
  input aresetn_d;
  input [2:0]m_ready_d0;
  input aclk;

  wire aclk;
  wire aresetn_d;
  wire [2:0]m_atarget_enc;
  wire [1:0]m_axi_awready;
  wire [1:0]m_axi_bvalid;
  wire [2:0]m_axi_wready;
  wire [2:0]m_ready_d;
  wire [2:0]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d[2]_i_1_n_0 ;
  wire s_axi_bvalid_i_reg;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;

  LUT4 #(
    .INIT(16'h20A0)) 
    \m_ready_d[0]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0[1]),
        .I2(m_ready_d0[0]),
        .I3(m_ready_d0[2]),
        .O(\m_ready_d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \m_ready_d[1]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0[1]),
        .I2(m_ready_d0[0]),
        .I3(m_ready_d0[2]),
        .O(\m_ready_d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \m_ready_d[2]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0[1]),
        .I2(m_ready_d0[0]),
        .I3(m_ready_d0[2]),
        .O(\m_ready_d[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    \m_ready_d[2]_i_6 
       (.I0(m_axi_bvalid[0]),
        .I1(m_axi_bvalid[1]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(s_axi_bvalid_i_reg));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    \m_ready_d[2]_i_8 
       (.I0(m_axi_awready[0]),
        .I1(m_axi_awready[1]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(s_ready_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[2]_i_1_n_0 ),
        .Q(m_ready_d[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00CC00F0000000AA)) 
    \s_axi_wready[0]_INST_0_i_2 
       (.I0(m_axi_wready[0]),
        .I1(m_axi_wready[2]),
        .I2(m_axi_wready[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[1]),
        .I5(m_atarget_enc[0]),
        .O(s_ready_i_reg));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_splitter" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_splitter__parameterized0
   (s_ready_i_reg,
    m_ready_d,
    m_axi_arready,
    m_atarget_enc,
    aresetn_d,
    m_ready_d0,
    aclk);
  output s_ready_i_reg;
  output [1:0]m_ready_d;
  input [1:0]m_axi_arready;
  input [2:0]m_atarget_enc;
  input aresetn_d;
  input [1:0]m_ready_d0;
  input aclk;

  wire aclk;
  wire aresetn_d;
  wire [2:0]m_atarget_enc;
  wire [1:0]m_axi_arready;
  wire [1:0]m_ready_d;
  wire [1:0]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire s_ready_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \m_ready_d[0]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0[1]),
        .I2(m_ready_d0[0]),
        .O(\m_ready_d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_ready_d[1]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d0[1]),
        .I2(m_ready_d0[0]),
        .O(\m_ready_d[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    \m_ready_d[1]_i_5 
       (.I0(m_axi_arready[0]),
        .I1(m_axi_arready[1]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(s_ready_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "32" *) (* C_GPIO_WIDTH = "5" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "0" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-2" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [4:0]gpio_io_i;
  output [4:0]gpio_io_o;
  output [4:0]gpio_io_t;
  input [31:0]gpio2_io_i;
  output [31:0]gpio2_io_o;
  output [31:0]gpio2_io_t;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_IPIF_I_n_11;
  wire AXI_LITE_IPIF_I_n_12;
  wire AXI_LITE_IPIF_I_n_13;
  wire [0:4]DBus_Reg;
  wire [6:6]bus2ip_addr;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [4:0]gpio_io_i;
  wire [4:0]gpio_io_o;
  wire [4:0]gpio_io_t;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire [27:31]reg1;
  wire [27:31]reg2;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign gpio2_io_o[31] = \<const0> ;
  assign gpio2_io_o[30] = \<const0> ;
  assign gpio2_io_o[29] = \<const0> ;
  assign gpio2_io_o[28] = \<const0> ;
  assign gpio2_io_o[27] = \<const0> ;
  assign gpio2_io_o[26] = \<const0> ;
  assign gpio2_io_o[25] = \<const0> ;
  assign gpio2_io_o[24] = \<const0> ;
  assign gpio2_io_o[23] = \<const0> ;
  assign gpio2_io_o[22] = \<const0> ;
  assign gpio2_io_o[21] = \<const0> ;
  assign gpio2_io_o[20] = \<const0> ;
  assign gpio2_io_o[19] = \<const0> ;
  assign gpio2_io_o[18] = \<const0> ;
  assign gpio2_io_o[17] = \<const0> ;
  assign gpio2_io_o[16] = \<const0> ;
  assign gpio2_io_o[15] = \<const0> ;
  assign gpio2_io_o[14] = \<const0> ;
  assign gpio2_io_o[13] = \<const0> ;
  assign gpio2_io_o[12] = \<const0> ;
  assign gpio2_io_o[11] = \<const0> ;
  assign gpio2_io_o[10] = \<const0> ;
  assign gpio2_io_o[9] = \<const0> ;
  assign gpio2_io_o[8] = \<const0> ;
  assign gpio2_io_o[7] = \<const0> ;
  assign gpio2_io_o[6] = \<const0> ;
  assign gpio2_io_o[5] = \<const0> ;
  assign gpio2_io_o[4] = \<const0> ;
  assign gpio2_io_o[3] = \<const0> ;
  assign gpio2_io_o[2] = \<const0> ;
  assign gpio2_io_o[1] = \<const0> ;
  assign gpio2_io_o[0] = \<const0> ;
  assign gpio2_io_t[31] = \<const1> ;
  assign gpio2_io_t[30] = \<const1> ;
  assign gpio2_io_t[29] = \<const1> ;
  assign gpio2_io_t[28] = \<const1> ;
  assign gpio2_io_t[27] = \<const1> ;
  assign gpio2_io_t[26] = \<const1> ;
  assign gpio2_io_t[25] = \<const1> ;
  assign gpio2_io_t[24] = \<const1> ;
  assign gpio2_io_t[23] = \<const1> ;
  assign gpio2_io_t[22] = \<const1> ;
  assign gpio2_io_t[21] = \<const1> ;
  assign gpio2_io_t[20] = \<const1> ;
  assign gpio2_io_t[19] = \<const1> ;
  assign gpio2_io_t[18] = \<const1> ;
  assign gpio2_io_t[17] = \<const1> ;
  assign gpio2_io_t[16] = \<const1> ;
  assign gpio2_io_t[15] = \<const1> ;
  assign gpio2_io_t[14] = \<const1> ;
  assign gpio2_io_t[13] = \<const1> ;
  assign gpio2_io_t[12] = \<const1> ;
  assign gpio2_io_t[11] = \<const1> ;
  assign gpio2_io_t[10] = \<const1> ;
  assign gpio2_io_t[9] = \<const1> ;
  assign gpio2_io_t[8] = \<const1> ;
  assign gpio2_io_t[7] = \<const1> ;
  assign gpio2_io_t[6] = \<const1> ;
  assign gpio2_io_t[5] = \<const1> ;
  assign gpio2_io_t[4] = \<const1> ;
  assign gpio2_io_t[3] = \<const1> ;
  assign gpio2_io_t[2] = \<const1> ;
  assign gpio2_io_t[1] = \<const1> ;
  assign gpio2_io_t[0] = \<const1> ;
  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15] = \^s_axi_rdata [30];
  assign s_axi_rdata[14] = \^s_axi_rdata [30];
  assign s_axi_rdata[13] = \^s_axi_rdata [30];
  assign s_axi_rdata[12] = \^s_axi_rdata [30];
  assign s_axi_rdata[11] = \^s_axi_rdata [30];
  assign s_axi_rdata[10] = \^s_axi_rdata [30];
  assign s_axi_rdata[9] = \^s_axi_rdata [30];
  assign s_axi_rdata[8] = \^s_axi_rdata [30];
  assign s_axi_rdata[7] = \^s_axi_rdata [30];
  assign s_axi_rdata[6] = \^s_axi_rdata [30];
  assign s_axi_rdata[5] = \^s_axi_rdata [30];
  assign s_axi_rdata[4:0] = \^s_axi_rdata [4:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  m1_for_arty_a7_cm1_ecu_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4]}),
        .E(AXI_LITE_IPIF_I_n_12),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ({ip2bus_data[0],ip2bus_data[27],ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31]}),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (AXI_LITE_IPIF_I_n_11),
        .Q(bus2ip_addr),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .bus2ip_rnw_i_reg(AXI_LITE_IPIF_I_n_13),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .reg1({reg1[27],reg1[28],reg1[29],reg1[30],reg1[31]}),
        .reg2({reg2[27],reg2[28],reg2[29],reg2[30],reg2[31]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [4:0]}),
        .\s_axi_rdata_i_reg[31] ({ip2bus_data_i_D1[0],ip2bus_data_i_D1[27],ip2bus_data_i_D1[28],ip2bus_data_i_D1[29],ip2bus_data_i_D1[30],ip2bus_data_i_D1[31]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[31:27],s_axi_wdata[4:0]}),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  m1_for_arty_a7_cm1_ecu_0_0_GPIO_Core gpio_core_1
       (.D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4]}),
        .E(AXI_LITE_IPIF_I_n_12),
        .\Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[31]_0 (AXI_LITE_IPIF_I_n_11),
        .\Not_Dual.gpio_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_13),
        .Q(bus2ip_addr),
        .SR(bus2ip_reset),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .reg1({reg1[27],reg1[28],reg1[29],reg1[30],reg1[31]}),
        .reg2({reg2[27],reg2[28],reg2[29],reg2[30],reg2[31]}),
        .s_axi_aclk(s_axi_aclk));
  FDRE \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[27]),
        .Q(ip2bus_data_i_D1[27]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[28]),
        .Q(ip2bus_data_i_D1[28]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[29]),
        .Q(ip2bus_data_i_D1[29]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[30]),
        .Q(ip2bus_data_i_D1[30]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(bus2ip_reset));
  FDRE ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* C_DEFAULT_VALUE = "8'b00000000" *) (* C_FAMILY = "zynq" *) (* C_GPO_WIDTH = "1" *) 
(* C_IIC_FREQ = "100000" *) (* C_SCL_INERTIAL_DELAY = "0" *) (* C_SDA_INERTIAL_DELAY = "0" *) 
(* C_SDA_LEVEL = "1" *) (* C_SMBUS_PMBUS_HOST = "0" *) (* C_S_AXI_ACLK_FREQ_HZ = "100000000" *) 
(* C_S_AXI_ADDR_WIDTH = "9" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_TEN_BIT_ADR = "0" *) 
(* ORIG_REF_NAME = "axi_iic" *) (* downgradeipidentifiedwarnings = "yes" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_iic
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  input s_axi_aclk;
  input s_axi_aresetn;
  output iic2intc_irpt;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sda_i;
  output sda_o;
  output sda_t;
  input scl_i;
  output scl_o;
  output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire [0:0]gpo;
  wire iic2intc_irpt;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [31:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;

  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [31];
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9:0] = \^s_axi_rdata [9:0];
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_wready = s_axi_awready;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  m1_for_arty_a7_cm1_ecu_0_0_iic X_IIC
       (.gpo(gpo),
        .iic2intc_irpt(iic2intc_irpt),
        .is_read_reg(s_axi_arready),
        .is_write_reg(s_axi_awready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\^s_axi_bresp ),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [31],\^s_axi_rdata [9:0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[31],s_axi_wdata[9:0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_t(sda_t));
endmodule

(* ORIG_REF_NAME = "axi_ipif_ssp1" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_ipif_ssp1
   (s_axi_rresp,
    Bus2IIC_Reset,
    Q,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    s_axi_bresp,
    is_write_reg,
    is_read_reg,
    ctrlFifoDin,
    \cr_i_reg[2] ,
    Bus2IIC_WrCE,
    \bus2ip_addr_i_reg[3] ,
    Bus2IIC_RdCE,
    iic2intc_irpt,
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_7 ,
    \s_axi_rdata_i_reg[7]_i_7_0 ,
    Tx_fifo_data,
    \s_axi_rdata_i_reg[7]_i_6 ,
    \s_axi_rdata_i_reg[7]_i_6_0 ,
    \s_axi_rdata_i[7]_i_8 ,
    \s_axi_rdata_i[7]_i_8_0 ,
    \s_axi_rdata_i[0]_i_2 ,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awvalid,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    Tx_fifo_rst,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    Rc_addr,
    \s_axi_rdata_i_reg[7]_i_6_1 ,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[4]_i_2 ,
    \s_axi_rdata_i_reg[5]_i_2 ,
    \s_axi_rdata_i_reg[6]_i_2 ,
    \s_axi_rdata_i_reg[7]_i_2 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[7]_i_6_2 ,
    \s_axi_rdata_i_reg[3] ,
    Tx_addr,
    \s_axi_rdata_i[3]_i_2 ,
    \s_axi_rdata_i[3]_i_2_0 ,
    \s_axi_rdata_i_reg[2] ,
    \s_axi_rdata_i[2]_i_2 ,
    \s_axi_rdata_i[1]_i_2 ,
    \s_axi_rdata_i[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    gpo,
    D);
  output [0:0]s_axi_rresp;
  output Bus2IIC_Reset;
  output [4:0]Q;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [0:0]s_axi_bresp;
  output is_write_reg;
  output is_read_reg;
  output [0:1]ctrlFifoDin;
  output [1:0]\cr_i_reg[2] ;
  output [11:0]Bus2IIC_WrCE;
  output \bus2ip_addr_i_reg[3] ;
  output [0:0]Bus2IIC_RdCE;
  output iic2intc_irpt;
  output \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ;
  output [10:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_7 ;
  input [7:0]\s_axi_rdata_i_reg[7]_i_7_0 ;
  input [5:0]Tx_fifo_data;
  input [5:0]\s_axi_rdata_i_reg[7]_i_6 ;
  input [5:0]\s_axi_rdata_i_reg[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[7]_i_8 ;
  input [4:0]\s_axi_rdata_i[7]_i_8_0 ;
  input [0:0]\s_axi_rdata_i[0]_i_2 ;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [0:7]IIC2Bus_IntrEvent;
  input [10:0]s_axi_wdata;
  input Tx_fifo_rst;
  input \cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input [1:0]Rc_addr;
  input [4:0]\s_axi_rdata_i_reg[7]_i_6_1 ;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[4]_i_2 ;
  input \s_axi_rdata_i_reg[5]_i_2 ;
  input \s_axi_rdata_i_reg[6]_i_2 ;
  input \s_axi_rdata_i_reg[7]_i_2 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input s_axi_rready;
  input s_axi_bready;
  input [3:0]\s_axi_rdata_i_reg[7]_i_6_2 ;
  input \s_axi_rdata_i_reg[3] ;
  input [0:3]Tx_addr;
  input [3:0]\s_axi_rdata_i[3]_i_2 ;
  input \s_axi_rdata_i[3]_i_2_0 ;
  input \s_axi_rdata_i_reg[2] ;
  input \s_axi_rdata_i[2]_i_2 ;
  input \s_axi_rdata_i[1]_i_2 ;
  input \s_axi_rdata_i[0]_i_2_0 ;
  input [8:0]s_axi_araddr;
  input [8:0]s_axi_awaddr;
  input [0:0]gpo;
  input [1:0]D;

  wire AXI_Bus2IP_Reset;
  wire [10:10]AXI_Bus2IP_WrCE;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire AXI_LITE_IPIF_I_n_33;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [11:0]Bus2IIC_WrCE;
  wire [1:0]D;
  wire \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ;
  wire [0:7]IIC2Bus_IntrEvent;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_27_in ;
  wire [4:0]Q;
  wire [1:0]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire [0:3]Tx_addr;
  wire [5:0]Tx_fifo_data;
  wire Tx_fifo_rst;
  wire X_INTERRUPT_CONTROL_n_0;
  wire X_INTERRUPT_CONTROL_n_17;
  wire \bus2ip_addr_i_reg[3] ;
  wire [1:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire firstDynStartSeen;
  wire [0:0]gpo;
  wire iic2intc_irpt;
  wire ipif_glbl_irpt_enable_reg;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_0_in;
  wire p_0_in10_in;
  wire p_0_in13_in;
  wire p_0_in16_in;
  wire p_0_in1_in;
  wire p_0_in4_in;
  wire p_0_in7_in;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in14_in;
  wire p_1_in17_in;
  wire p_1_in2_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid_i_reg;
  wire [10:0]s_axi_rdata;
  wire [0:0]\s_axi_rdata_i[0]_i_2 ;
  wire \s_axi_rdata_i[0]_i_2_0 ;
  wire \s_axi_rdata_i[1]_i_2 ;
  wire \s_axi_rdata_i[2]_i_2 ;
  wire [3:0]\s_axi_rdata_i[3]_i_2 ;
  wire \s_axi_rdata_i[3]_i_2_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_8 ;
  wire [4:0]\s_axi_rdata_i[7]_i_8_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[4]_i_2 ;
  wire \s_axi_rdata_i_reg[5]_i_2 ;
  wire \s_axi_rdata_i_reg[6]_i_2 ;
  wire \s_axi_rdata_i_reg[7]_i_2 ;
  wire [5:0]\s_axi_rdata_i_reg[7]_i_6 ;
  wire [5:0]\s_axi_rdata_i_reg[7]_i_6_0 ;
  wire [4:0]\s_axi_rdata_i_reg[7]_i_6_1 ;
  wire [3:0]\s_axi_rdata_i_reg[7]_i_6_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_7 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_7_0 ;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid_i_reg;
  wire [10:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  FDRE AXI_IP2Bus_RdAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck2),
        .Q(AXI_IP2Bus_RdAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_RdAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck20),
        .Q(AXI_IP2Bus_RdAck2),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck2),
        .Q(AXI_IP2Bus_WrAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck20),
        .Q(AXI_IP2Bus_WrAck2),
        .R(1'b0));
  m1_for_arty_a7_cm1_ecu_0_0_axi_lite_ipif__parameterized0 AXI_LITE_IPIF_I
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .D(D),
        .E(AXI_Bus2IP_WrCE),
        .\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] (\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ),
        .\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] (AXI_LITE_IPIF_I_n_33),
        .Q(Q),
        .Rc_addr(Rc_addr),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_addr(Tx_addr),
        .Tx_fifo_data(Tx_fifo_data),
        .\bus2ip_addr_i_reg[3] (\bus2ip_addr_i_reg[3] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .\cr_i_reg[2]_1 (\cr_i_reg[2]_1 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .gpo(gpo),
        .ipif_glbl_irpt_enable_reg(ipif_glbl_irpt_enable_reg),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in11_in(p_1_in11_in),
        .p_1_in14_in(p_1_in14_in),
        .p_1_in17_in(p_1_in17_in),
        .p_1_in2_in(p_1_in2_in),
        .p_1_in5_in(p_1_in5_in),
        .p_1_in8_in(p_1_in8_in),
        .p_27_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_27_in ),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[0]_i_2 (\s_axi_rdata_i[0]_i_2 ),
        .\s_axi_rdata_i[0]_i_2_0 (\s_axi_rdata_i[0]_i_2_0 ),
        .\s_axi_rdata_i[1]_i_2 (\s_axi_rdata_i[1]_i_2 ),
        .\s_axi_rdata_i[2]_i_2 (\s_axi_rdata_i[2]_i_2 ),
        .\s_axi_rdata_i[3]_i_2 (\s_axi_rdata_i[3]_i_2 ),
        .\s_axi_rdata_i[3]_i_2_0 (\s_axi_rdata_i[3]_i_2_0 ),
        .\s_axi_rdata_i[7]_i_8 (\s_axi_rdata_i[7]_i_8 ),
        .\s_axi_rdata_i[7]_i_8_0 (\s_axi_rdata_i[7]_i_8_0 ),
        .\s_axi_rdata_i_reg[0] (X_INTERRUPT_CONTROL_n_0),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i_reg[2] ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[4]_i_2 (\s_axi_rdata_i_reg[4]_i_2 ),
        .\s_axi_rdata_i_reg[5]_i_2 (\s_axi_rdata_i_reg[5]_i_2 ),
        .\s_axi_rdata_i_reg[6]_i_2 (\s_axi_rdata_i_reg[6]_i_2 ),
        .\s_axi_rdata_i_reg[7] ({p_0_in16_in,p_0_in13_in,p_0_in10_in,p_0_in7_in,p_0_in4_in,p_0_in1_in,p_0_in,X_INTERRUPT_CONTROL_n_17}),
        .\s_axi_rdata_i_reg[7]_i_2 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_6 (\s_axi_rdata_i_reg[7]_i_6 ),
        .\s_axi_rdata_i_reg[7]_i_6_0 (\s_axi_rdata_i_reg[7]_i_6_0 ),
        .\s_axi_rdata_i_reg[7]_i_6_1 (\s_axi_rdata_i_reg[7]_i_6_1 ),
        .\s_axi_rdata_i_reg[7]_i_6_2 (\s_axi_rdata_i_reg[7]_i_6_2 ),
        .\s_axi_rdata_i_reg[7]_i_7 (\s_axi_rdata_i_reg[7]_i_7 ),
        .\s_axi_rdata_i_reg[7]_i_7_0 (\s_axi_rdata_i_reg[7]_i_7_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata({s_axi_wdata[10],s_axi_wdata[5],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  m1_for_arty_a7_cm1_ecu_0_0_interrupt_control X_INTERRUPT_CONTROL
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .E(AXI_Bus2IP_WrCE),
        .\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 (X_INTERRUPT_CONTROL_n_0),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .Q({p_0_in16_in,p_0_in13_in,p_0_in10_in,p_0_in7_in,p_0_in4_in,p_0_in1_in,p_0_in,X_INTERRUPT_CONTROL_n_17}),
        .SR(Bus2IIC_Reset),
        .iic2intc_irpt(iic2intc_irpt),
        .ipif_glbl_irpt_enable_reg(ipif_glbl_irpt_enable_reg),
        .ipif_glbl_irpt_enable_reg_reg_0(AXI_LITE_IPIF_I_n_33),
        .irpt_wrack(irpt_wrack),
        .p_1_in(p_1_in),
        .p_1_in11_in(p_1_in11_in),
        .p_1_in14_in(p_1_in14_in),
        .p_1_in17_in(p_1_in17_in),
        .p_1_in2_in(p_1_in2_in),
        .p_1_in5_in(p_1_in5_in),
        .p_1_in8_in(p_1_in8_in),
        .p_27_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_27_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]));
  m1_for_arty_a7_cm1_ecu_0_0_soft_reset X_SOFT_RESET
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .SR(Bus2IIC_Reset),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ctrlFifoDin(ctrlFifoDin),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[9:8]),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_lite_ipif
   (bus2ip_reset,
    bus2ip_rnw,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    D,
    Q,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    E,
    bus2ip_rnw_i_reg,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_rdata,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_wdata,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    \s_axi_rdata_i_reg[31] ,
    reg1,
    reg2,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output bus2ip_reset;
  output bus2ip_rnw;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output [4:0]D;
  output [0:0]Q;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output [0:0]E;
  output [0:0]bus2ip_rnw_i_reg;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [5:0]s_axi_rdata;
  output [5:0]\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input s_axi_aclk;
  input s_axi_arvalid;
  input [9:0]s_axi_wdata;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [5:0]\s_axi_rdata_i_reg[31] ;
  input [4:0]reg1;
  input [4:0]reg2;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [4:0]D;
  wire [0:0]E;
  wire [5:0]\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [0:0]Q;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [0:0]bus2ip_rnw_i_reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [4:0]reg1;
  wire [4:0]reg2;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [5:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i_reg[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;

  m1_for_arty_a7_cm1_ecu_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .Q(Q),
        .SR(bus2ip_reset),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .bus2ip_rnw_i_reg_1(bus2ip_rnw_i_reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg2(reg2),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i_reg[31]_0 (\s_axi_rdata_i_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_lite_ipif__parameterized0
   (p_27_in,
    s_axi_rresp,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    s_axi_bresp,
    Q,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    reset_trig0,
    sw_rst_cond,
    \cr_i_reg[2] ,
    Bus2IIC_WrCE,
    \bus2ip_addr_i_reg[3] ,
    Bus2IIC_RdCE,
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ,
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_7 ,
    \s_axi_rdata_i_reg[7]_i_7_0 ,
    Tx_fifo_data,
    \s_axi_rdata_i_reg[7]_i_6 ,
    \s_axi_rdata_i_reg[7]_i_6_0 ,
    \s_axi_rdata_i[7]_i_8 ,
    \s_axi_rdata_i[7]_i_8_0 ,
    \s_axi_rdata_i[0]_i_2 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    sw_rst_cond_d1,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    Rc_addr,
    \s_axi_rdata_i_reg[7]_i_6_1 ,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[7] ,
    p_1_in8_in,
    \s_axi_rdata_i_reg[4]_i_2 ,
    p_1_in5_in,
    \s_axi_rdata_i_reg[5]_i_2 ,
    p_1_in2_in,
    \s_axi_rdata_i_reg[6]_i_2 ,
    p_1_in,
    \s_axi_rdata_i_reg[7]_i_2 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0] ,
    p_1_in17_in,
    p_1_in14_in,
    p_1_in11_in,
    ipif_glbl_irpt_enable_reg,
    \s_axi_rdata_i_reg[7]_i_6_2 ,
    \s_axi_rdata_i_reg[3] ,
    Tx_addr,
    \s_axi_rdata_i[3]_i_2 ,
    \s_axi_rdata_i[3]_i_2_0 ,
    \s_axi_rdata_i_reg[2] ,
    \s_axi_rdata_i[2]_i_2 ,
    \s_axi_rdata_i[1]_i_2 ,
    \s_axi_rdata_i[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    gpo,
    D);
  output p_27_in;
  output [0:0]s_axi_rresp;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [0:0]s_axi_bresp;
  output [4:0]Q;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output reset_trig0;
  output sw_rst_cond;
  output [1:0]\cr_i_reg[2] ;
  output [11:0]Bus2IIC_WrCE;
  output \bus2ip_addr_i_reg[3] ;
  output [0:0]Bus2IIC_RdCE;
  output \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ;
  output \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ;
  output [10:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_7 ;
  input [7:0]\s_axi_rdata_i_reg[7]_i_7_0 ;
  input [5:0]Tx_fifo_data;
  input [5:0]\s_axi_rdata_i_reg[7]_i_6 ;
  input [5:0]\s_axi_rdata_i_reg[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[7]_i_8 ;
  input [4:0]\s_axi_rdata_i[7]_i_8_0 ;
  input [0:0]\s_axi_rdata_i[0]_i_2 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input sw_rst_cond_d1;
  input [5:0]s_axi_wdata;
  input \cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input [1:0]Rc_addr;
  input [4:0]\s_axi_rdata_i_reg[7]_i_6_1 ;
  input \s_axi_rdata_i_reg[1] ;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input p_1_in8_in;
  input \s_axi_rdata_i_reg[4]_i_2 ;
  input p_1_in5_in;
  input \s_axi_rdata_i_reg[5]_i_2 ;
  input p_1_in2_in;
  input \s_axi_rdata_i_reg[6]_i_2 ;
  input p_1_in;
  input \s_axi_rdata_i_reg[7]_i_2 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0] ;
  input p_1_in17_in;
  input p_1_in14_in;
  input p_1_in11_in;
  input ipif_glbl_irpt_enable_reg;
  input [3:0]\s_axi_rdata_i_reg[7]_i_6_2 ;
  input \s_axi_rdata_i_reg[3] ;
  input [0:3]Tx_addr;
  input [3:0]\s_axi_rdata_i[3]_i_2 ;
  input \s_axi_rdata_i[3]_i_2_0 ;
  input \s_axi_rdata_i_reg[2] ;
  input \s_axi_rdata_i[2]_i_2 ;
  input \s_axi_rdata_i[1]_i_2 ;
  input \s_axi_rdata_i[0]_i_2_0 ;
  input [8:0]s_axi_araddr;
  input [8:0]s_axi_awaddr;
  input [0:0]gpo;
  input [1:0]D;

  wire AXI_Bus2IP_Reset;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire [11:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg;
  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ;
  wire \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ;
  wire [4:0]Q;
  wire [1:0]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire [0:3]Tx_addr;
  wire [5:0]Tx_fifo_data;
  wire \bus2ip_addr_i_reg[3] ;
  wire [1:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire [0:0]gpo;
  wire ipif_glbl_irpt_enable_reg;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in14_in;
  wire p_1_in17_in;
  wire p_1_in2_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire p_27_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid_i_reg;
  wire [10:0]s_axi_rdata;
  wire [0:0]\s_axi_rdata_i[0]_i_2 ;
  wire \s_axi_rdata_i[0]_i_2_0 ;
  wire \s_axi_rdata_i[1]_i_2 ;
  wire \s_axi_rdata_i[2]_i_2 ;
  wire [3:0]\s_axi_rdata_i[3]_i_2 ;
  wire \s_axi_rdata_i[3]_i_2_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_8 ;
  wire [4:0]\s_axi_rdata_i[7]_i_8_0 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[4]_i_2 ;
  wire \s_axi_rdata_i_reg[5]_i_2 ;
  wire \s_axi_rdata_i_reg[6]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_i_2 ;
  wire [5:0]\s_axi_rdata_i_reg[7]_i_6 ;
  wire [5:0]\s_axi_rdata_i_reg[7]_i_6_0 ;
  wire [4:0]\s_axi_rdata_i_reg[7]_i_6_1 ;
  wire [3:0]\s_axi_rdata_i_reg[7]_i_6_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_7 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_7_0 ;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid_i_reg;
  wire [5:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  m1_for_arty_a7_cm1_ecu_0_0_slave_attachment__parameterized0 I_SLAVE_ATTACHMENT
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg(Bus_RNW_reg),
        .D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] (\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ),
        .\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] (\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] (p_27_in),
        .Q(Q),
        .Rc_addr(Rc_addr),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_addr(Tx_addr),
        .Tx_fifo_data(Tx_fifo_data),
        .\bus2ip_addr_i_reg[3]_0 (\bus2ip_addr_i_reg[3] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .\cr_i_reg[2]_1 (\cr_i_reg[2]_1 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .gpo(gpo),
        .ipif_glbl_irpt_enable_reg(ipif_glbl_irpt_enable_reg),
        .irpt_wrack(irpt_wrack),
        .is_read_reg_0(is_read_reg),
        .is_write_reg_0(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in11_in(p_1_in11_in),
        .p_1_in14_in(p_1_in14_in),
        .p_1_in17_in(p_1_in17_in),
        .p_1_in2_in(p_1_in2_in),
        .p_1_in5_in(p_1_in5_in),
        .p_1_in8_in(p_1_in8_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[0]_i_2_0 (\s_axi_rdata_i[0]_i_2 ),
        .\s_axi_rdata_i[0]_i_2_1 (\s_axi_rdata_i[0]_i_2_0 ),
        .\s_axi_rdata_i[1]_i_2_0 (\s_axi_rdata_i[1]_i_2 ),
        .\s_axi_rdata_i[2]_i_2_0 (\s_axi_rdata_i[2]_i_2 ),
        .\s_axi_rdata_i[3]_i_2_0 (\s_axi_rdata_i[3]_i_2 ),
        .\s_axi_rdata_i[3]_i_2_1 (\s_axi_rdata_i[3]_i_2_0 ),
        .\s_axi_rdata_i[7]_i_8_0 (\s_axi_rdata_i[7]_i_8 ),
        .\s_axi_rdata_i[7]_i_8_1 (\s_axi_rdata_i[7]_i_8_0 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0] ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_0 (\s_axi_rdata_i_reg[2] ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[4]_i_2_0 (\s_axi_rdata_i_reg[4]_i_2 ),
        .\s_axi_rdata_i_reg[5]_i_2_0 (\s_axi_rdata_i_reg[5]_i_2 ),
        .\s_axi_rdata_i_reg[6]_i_2_0 (\s_axi_rdata_i_reg[6]_i_2 ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7] ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_6_0 (\s_axi_rdata_i_reg[7]_i_6 ),
        .\s_axi_rdata_i_reg[7]_i_6_1 (\s_axi_rdata_i_reg[7]_i_6_0 ),
        .\s_axi_rdata_i_reg[7]_i_6_2 (\s_axi_rdata_i_reg[7]_i_6_1 ),
        .\s_axi_rdata_i_reg[7]_i_6_3 (\s_axi_rdata_i_reg[7]_i_6_2 ),
        .\s_axi_rdata_i_reg[7]_i_7_0 (\s_axi_rdata_i_reg[7]_i_7 ),
        .\s_axi_rdata_i_reg[7]_i_7_1 (\s_axi_rdata_i_reg[7]_i_7_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_lite_ipif__parameterized1
   (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    \dest_hsdata_ff_reg[0] ,
    \dest_hsdata_ff_reg[1] ,
    \dest_hsdata_ff_reg[2] ,
    \dest_hsdata_ff_reg[3] ,
    \dest_hsdata_ff_reg[4] ,
    \dest_hsdata_ff_reg[5] ,
    \dest_hsdata_ff_reg[6] ,
    \dest_hsdata_ff_reg[7] ,
    \dest_hsdata_ff_reg[8] ,
    \dest_hsdata_ff_reg[9] ,
    \dest_hsdata_ff_reg[10] ,
    \dest_hsdata_ff_reg[11] ,
    \dest_hsdata_ff_reg[12] ,
    \dest_hsdata_ff_reg[13] ,
    \dest_hsdata_ff_reg[14] ,
    \dest_hsdata_ff_reg[15] ,
    \dest_hsdata_ff_reg[16] ,
    \dest_hsdata_ff_reg[17] ,
    \dest_hsdata_ff_reg[18] ,
    \dest_hsdata_ff_reg[19] ,
    \dest_hsdata_ff_reg[20] ,
    \dest_hsdata_ff_reg[21] ,
    \dest_hsdata_ff_reg[22] ,
    \dest_hsdata_ff_reg[23] ,
    \dest_hsdata_ff_reg[24] ,
    \dest_hsdata_ff_reg[25] ,
    \dest_hsdata_ff_reg[26] ,
    \dest_hsdata_ff_reg[27] ,
    \dest_hsdata_ff_reg[28] ,
    \dest_hsdata_ff_reg[29] ,
    \dest_hsdata_ff_reg[30] ,
    D_0,
    is_write_reg,
    is_read_reg,
    pair0_Select,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    \dest_hsdata_ff_reg[10]_0 ,
    bus2ip_wrce,
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ,
    \dest_hsdata_ff_reg[10]_1 ,
    Bus_RNW_reg_reg,
    Bus_RNW_reg_reg_0,
    Bus_RNW_reg_reg_1,
    Bus_RNW_reg_reg_2,
    Bus_RNW_reg_reg_3,
    Bus_RNW_reg_reg_4,
    Bus_RNW_reg_reg_5,
    Bus_RNW_reg_reg_6,
    Bus_RNW_reg_reg_7,
    Bus_RNW_reg_reg_8,
    Bus_RNW_reg_reg_9,
    Bus_RNW_reg_reg_10,
    Bus_RNW_reg_reg_11,
    Bus_RNW_reg_reg_12,
    Bus_RNW_reg_reg_13,
    Bus_RNW_reg_reg_14,
    Bus_RNW_reg_reg_15,
    Bus_RNW_reg_reg_16,
    Bus_RNW_reg_reg_17,
    Bus_RNW_reg_reg_18,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    \TCSR0_GENERATE[21].TCSR0_FF_I ,
    \TCSR0_GENERATE[22].TCSR0_FF_I ,
    \TCSR0_GENERATE[23].TCSR0_FF_I ,
    \TCSR0_GENERATE[24].TCSR0_FF_I ,
    \TCSR0_GENERATE[25].TCSR0_FF_I ,
    \TCSR0_GENERATE[26].TCSR0_FF_I ,
    \TCSR0_GENERATE[27].TCSR0_FF_I ,
    \TCSR0_GENERATE[28].TCSR0_FF_I ,
    \TCSR0_GENERATE[29].TCSR0_FF_I ,
    \TCSR0_GENERATE[30].TCSR0_FF_I ,
    \TCSR0_GENERATE[31].TCSR0_FF_I ,
    Bus_RNW_reg_reg_19,
    Bus_RNW_reg_reg_20,
    Bus_RNW_reg_reg_21,
    Bus_RNW_reg_reg_22,
    Bus_RNW_reg_reg_23,
    Bus_RNW_reg_reg_24,
    Bus_RNW_reg_reg_25,
    Bus_RNW_reg_reg_26,
    Bus_RNW_reg_reg_27,
    Bus_RNW_reg_reg_28,
    Bus_RNW_reg_reg_29,
    Bus_RNW_reg_reg_30,
    Bus_RNW_reg_reg_31,
    Bus_RNW_reg_reg_32,
    Bus_RNW_reg_reg_33,
    Bus_RNW_reg_reg_34,
    Bus_RNW_reg_reg_35,
    Bus_RNW_reg_reg_36,
    Bus_RNW_reg_reg_37,
    Bus_RNW_reg_reg_38,
    Bus_RNW_reg_reg_39,
    Bus_RNW_reg_reg_40,
    Bus_RNW_reg_reg_41,
    Bus_RNW_reg_reg_42,
    Bus_RNW_reg_reg_43,
    Bus_RNW_reg_reg_44,
    Bus_RNW_reg_reg_45,
    Bus_RNW_reg_reg_46,
    Bus_RNW_reg_reg_47,
    Bus_RNW_reg_reg_48,
    Bus_RNW_reg_reg_49,
    Bus_RNW_reg_reg_50,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ,
    s_axi_rdata,
    bus2ip_reset,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_wdata,
    counterReg_DBus_32,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    tCSR0_Reg,
    tCSR1_Reg,
    loadReg_DBus_32,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr,
    D_1,
    D);
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output \dest_hsdata_ff_reg[0] ;
  output \dest_hsdata_ff_reg[1] ;
  output \dest_hsdata_ff_reg[2] ;
  output \dest_hsdata_ff_reg[3] ;
  output \dest_hsdata_ff_reg[4] ;
  output \dest_hsdata_ff_reg[5] ;
  output \dest_hsdata_ff_reg[6] ;
  output \dest_hsdata_ff_reg[7] ;
  output \dest_hsdata_ff_reg[8] ;
  output \dest_hsdata_ff_reg[9] ;
  output \dest_hsdata_ff_reg[10] ;
  output \dest_hsdata_ff_reg[11] ;
  output \dest_hsdata_ff_reg[12] ;
  output \dest_hsdata_ff_reg[13] ;
  output \dest_hsdata_ff_reg[14] ;
  output \dest_hsdata_ff_reg[15] ;
  output \dest_hsdata_ff_reg[16] ;
  output \dest_hsdata_ff_reg[17] ;
  output \dest_hsdata_ff_reg[18] ;
  output \dest_hsdata_ff_reg[19] ;
  output \dest_hsdata_ff_reg[20] ;
  output \dest_hsdata_ff_reg[21] ;
  output \dest_hsdata_ff_reg[22] ;
  output \dest_hsdata_ff_reg[23] ;
  output \dest_hsdata_ff_reg[24] ;
  output \dest_hsdata_ff_reg[25] ;
  output \dest_hsdata_ff_reg[26] ;
  output \dest_hsdata_ff_reg[27] ;
  output \dest_hsdata_ff_reg[28] ;
  output \dest_hsdata_ff_reg[29] ;
  output \dest_hsdata_ff_reg[30] ;
  output D_0;
  output is_write_reg;
  output is_read_reg;
  output pair0_Select;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  output \dest_hsdata_ff_reg[10]_0 ;
  output [1:0]bus2ip_wrce;
  output \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ;
  output \dest_hsdata_ff_reg[10]_1 ;
  output Bus_RNW_reg_reg;
  output Bus_RNW_reg_reg_0;
  output Bus_RNW_reg_reg_1;
  output Bus_RNW_reg_reg_2;
  output Bus_RNW_reg_reg_3;
  output Bus_RNW_reg_reg_4;
  output Bus_RNW_reg_reg_5;
  output Bus_RNW_reg_reg_6;
  output Bus_RNW_reg_reg_7;
  output Bus_RNW_reg_reg_8;
  output Bus_RNW_reg_reg_9;
  output Bus_RNW_reg_reg_10;
  output Bus_RNW_reg_reg_11;
  output Bus_RNW_reg_reg_12;
  output Bus_RNW_reg_reg_13;
  output Bus_RNW_reg_reg_14;
  output Bus_RNW_reg_reg_15;
  output Bus_RNW_reg_reg_16;
  output Bus_RNW_reg_reg_17;
  output Bus_RNW_reg_reg_18;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  output \TCSR0_GENERATE[21].TCSR0_FF_I ;
  output \TCSR0_GENERATE[22].TCSR0_FF_I ;
  output \TCSR0_GENERATE[23].TCSR0_FF_I ;
  output \TCSR0_GENERATE[24].TCSR0_FF_I ;
  output \TCSR0_GENERATE[25].TCSR0_FF_I ;
  output \TCSR0_GENERATE[26].TCSR0_FF_I ;
  output \TCSR0_GENERATE[27].TCSR0_FF_I ;
  output \TCSR0_GENERATE[28].TCSR0_FF_I ;
  output \TCSR0_GENERATE[29].TCSR0_FF_I ;
  output \TCSR0_GENERATE[30].TCSR0_FF_I ;
  output \TCSR0_GENERATE[31].TCSR0_FF_I ;
  output Bus_RNW_reg_reg_19;
  output Bus_RNW_reg_reg_20;
  output Bus_RNW_reg_reg_21;
  output Bus_RNW_reg_reg_22;
  output Bus_RNW_reg_reg_23;
  output Bus_RNW_reg_reg_24;
  output Bus_RNW_reg_reg_25;
  output Bus_RNW_reg_reg_26;
  output Bus_RNW_reg_reg_27;
  output Bus_RNW_reg_reg_28;
  output Bus_RNW_reg_reg_29;
  output Bus_RNW_reg_reg_30;
  output Bus_RNW_reg_reg_31;
  output Bus_RNW_reg_reg_32;
  output Bus_RNW_reg_reg_33;
  output Bus_RNW_reg_reg_34;
  output Bus_RNW_reg_reg_35;
  output Bus_RNW_reg_reg_36;
  output Bus_RNW_reg_reg_37;
  output Bus_RNW_reg_reg_38;
  output Bus_RNW_reg_reg_39;
  output Bus_RNW_reg_reg_40;
  output Bus_RNW_reg_reg_41;
  output Bus_RNW_reg_reg_42;
  output Bus_RNW_reg_reg_43;
  output Bus_RNW_reg_reg_44;
  output Bus_RNW_reg_reg_45;
  output Bus_RNW_reg_reg_46;
  output Bus_RNW_reg_reg_47;
  output Bus_RNW_reg_reg_48;
  output Bus_RNW_reg_reg_49;
  output Bus_RNW_reg_reg_50;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  output [31:0]s_axi_rdata;
  input bus2ip_reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input [31:0]counterReg_DBus_32;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [20:31]tCSR0_Reg;
  input [21:31]tCSR1_Reg;
  input [31:0]loadReg_DBus_32;
  input s_axi_rready;
  input s_axi_bready;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;
  input D_1;
  input [31:0]D;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_reg;
  wire Bus_RNW_reg_reg_0;
  wire Bus_RNW_reg_reg_1;
  wire Bus_RNW_reg_reg_10;
  wire Bus_RNW_reg_reg_11;
  wire Bus_RNW_reg_reg_12;
  wire Bus_RNW_reg_reg_13;
  wire Bus_RNW_reg_reg_14;
  wire Bus_RNW_reg_reg_15;
  wire Bus_RNW_reg_reg_16;
  wire Bus_RNW_reg_reg_17;
  wire Bus_RNW_reg_reg_18;
  wire Bus_RNW_reg_reg_19;
  wire Bus_RNW_reg_reg_2;
  wire Bus_RNW_reg_reg_20;
  wire Bus_RNW_reg_reg_21;
  wire Bus_RNW_reg_reg_22;
  wire Bus_RNW_reg_reg_23;
  wire Bus_RNW_reg_reg_24;
  wire Bus_RNW_reg_reg_25;
  wire Bus_RNW_reg_reg_26;
  wire Bus_RNW_reg_reg_27;
  wire Bus_RNW_reg_reg_28;
  wire Bus_RNW_reg_reg_29;
  wire Bus_RNW_reg_reg_3;
  wire Bus_RNW_reg_reg_30;
  wire Bus_RNW_reg_reg_31;
  wire Bus_RNW_reg_reg_32;
  wire Bus_RNW_reg_reg_33;
  wire Bus_RNW_reg_reg_34;
  wire Bus_RNW_reg_reg_35;
  wire Bus_RNW_reg_reg_36;
  wire Bus_RNW_reg_reg_37;
  wire Bus_RNW_reg_reg_38;
  wire Bus_RNW_reg_reg_39;
  wire Bus_RNW_reg_reg_4;
  wire Bus_RNW_reg_reg_40;
  wire Bus_RNW_reg_reg_41;
  wire Bus_RNW_reg_reg_42;
  wire Bus_RNW_reg_reg_43;
  wire Bus_RNW_reg_reg_44;
  wire Bus_RNW_reg_reg_45;
  wire Bus_RNW_reg_reg_46;
  wire Bus_RNW_reg_reg_47;
  wire Bus_RNW_reg_reg_48;
  wire Bus_RNW_reg_reg_49;
  wire Bus_RNW_reg_reg_5;
  wire Bus_RNW_reg_reg_50;
  wire Bus_RNW_reg_reg_6;
  wire Bus_RNW_reg_reg_7;
  wire Bus_RNW_reg_reg_8;
  wire Bus_RNW_reg_reg_9;
  wire [31:0]D;
  wire D_0;
  wire D_1;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ;
  wire \TCSR0_GENERATE[21].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[22].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[23].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[24].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[25].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[26].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[27].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[28].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[29].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[30].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[31].TCSR0_FF_I ;
  wire bus2ip_reset;
  wire [1:0]bus2ip_wrce;
  wire [31:0]counterReg_DBus_32;
  wire \dest_hsdata_ff_reg[0] ;
  wire \dest_hsdata_ff_reg[10] ;
  wire \dest_hsdata_ff_reg[10]_0 ;
  wire \dest_hsdata_ff_reg[10]_1 ;
  wire \dest_hsdata_ff_reg[11] ;
  wire \dest_hsdata_ff_reg[12] ;
  wire \dest_hsdata_ff_reg[13] ;
  wire \dest_hsdata_ff_reg[14] ;
  wire \dest_hsdata_ff_reg[15] ;
  wire \dest_hsdata_ff_reg[16] ;
  wire \dest_hsdata_ff_reg[17] ;
  wire \dest_hsdata_ff_reg[18] ;
  wire \dest_hsdata_ff_reg[19] ;
  wire \dest_hsdata_ff_reg[1] ;
  wire \dest_hsdata_ff_reg[20] ;
  wire \dest_hsdata_ff_reg[21] ;
  wire \dest_hsdata_ff_reg[22] ;
  wire \dest_hsdata_ff_reg[23] ;
  wire \dest_hsdata_ff_reg[24] ;
  wire \dest_hsdata_ff_reg[25] ;
  wire \dest_hsdata_ff_reg[26] ;
  wire \dest_hsdata_ff_reg[27] ;
  wire \dest_hsdata_ff_reg[28] ;
  wire \dest_hsdata_ff_reg[29] ;
  wire \dest_hsdata_ff_reg[2] ;
  wire \dest_hsdata_ff_reg[30] ;
  wire \dest_hsdata_ff_reg[3] ;
  wire \dest_hsdata_ff_reg[4] ;
  wire \dest_hsdata_ff_reg[5] ;
  wire \dest_hsdata_ff_reg[6] ;
  wire \dest_hsdata_ff_reg[7] ;
  wire \dest_hsdata_ff_reg[8] ;
  wire \dest_hsdata_ff_reg[9] ;
  wire is_read_reg;
  wire is_write_reg;
  wire [31:0]loadReg_DBus_32;
  wire pair0_Select;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire [20:31]tCSR0_Reg;
  wire [21:31]tCSR1_Reg;

  m1_for_arty_a7_cm1_ecu_0_0_slave_attachment__parameterized1 I_SLAVE_ATTACHMENT
       (.Bus_RNW_reg_reg(Bus_RNW_reg),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .Bus_RNW_reg_reg_1(Bus_RNW_reg_reg_0),
        .Bus_RNW_reg_reg_10(Bus_RNW_reg_reg_9),
        .Bus_RNW_reg_reg_11(Bus_RNW_reg_reg_10),
        .Bus_RNW_reg_reg_12(Bus_RNW_reg_reg_11),
        .Bus_RNW_reg_reg_13(Bus_RNW_reg_reg_12),
        .Bus_RNW_reg_reg_14(Bus_RNW_reg_reg_13),
        .Bus_RNW_reg_reg_15(Bus_RNW_reg_reg_14),
        .Bus_RNW_reg_reg_16(Bus_RNW_reg_reg_15),
        .Bus_RNW_reg_reg_17(Bus_RNW_reg_reg_16),
        .Bus_RNW_reg_reg_18(Bus_RNW_reg_reg_17),
        .Bus_RNW_reg_reg_19(Bus_RNW_reg_reg_18),
        .Bus_RNW_reg_reg_2(Bus_RNW_reg_reg_1),
        .Bus_RNW_reg_reg_20(Bus_RNW_reg_reg_19),
        .Bus_RNW_reg_reg_21(Bus_RNW_reg_reg_20),
        .Bus_RNW_reg_reg_22(Bus_RNW_reg_reg_21),
        .Bus_RNW_reg_reg_23(Bus_RNW_reg_reg_22),
        .Bus_RNW_reg_reg_24(Bus_RNW_reg_reg_23),
        .Bus_RNW_reg_reg_25(Bus_RNW_reg_reg_24),
        .Bus_RNW_reg_reg_26(Bus_RNW_reg_reg_25),
        .Bus_RNW_reg_reg_27(Bus_RNW_reg_reg_26),
        .Bus_RNW_reg_reg_28(Bus_RNW_reg_reg_27),
        .Bus_RNW_reg_reg_29(Bus_RNW_reg_reg_28),
        .Bus_RNW_reg_reg_3(Bus_RNW_reg_reg_2),
        .Bus_RNW_reg_reg_30(Bus_RNW_reg_reg_29),
        .Bus_RNW_reg_reg_31(Bus_RNW_reg_reg_30),
        .Bus_RNW_reg_reg_32(Bus_RNW_reg_reg_31),
        .Bus_RNW_reg_reg_33(Bus_RNW_reg_reg_32),
        .Bus_RNW_reg_reg_34(Bus_RNW_reg_reg_33),
        .Bus_RNW_reg_reg_35(Bus_RNW_reg_reg_34),
        .Bus_RNW_reg_reg_36(Bus_RNW_reg_reg_35),
        .Bus_RNW_reg_reg_37(Bus_RNW_reg_reg_36),
        .Bus_RNW_reg_reg_38(Bus_RNW_reg_reg_37),
        .Bus_RNW_reg_reg_39(Bus_RNW_reg_reg_38),
        .Bus_RNW_reg_reg_4(Bus_RNW_reg_reg_3),
        .Bus_RNW_reg_reg_40(Bus_RNW_reg_reg_39),
        .Bus_RNW_reg_reg_41(Bus_RNW_reg_reg_40),
        .Bus_RNW_reg_reg_42(Bus_RNW_reg_reg_41),
        .Bus_RNW_reg_reg_43(Bus_RNW_reg_reg_42),
        .Bus_RNW_reg_reg_44(Bus_RNW_reg_reg_43),
        .Bus_RNW_reg_reg_45(Bus_RNW_reg_reg_44),
        .Bus_RNW_reg_reg_46(Bus_RNW_reg_reg_45),
        .Bus_RNW_reg_reg_47(Bus_RNW_reg_reg_46),
        .Bus_RNW_reg_reg_48(Bus_RNW_reg_reg_47),
        .Bus_RNW_reg_reg_49(Bus_RNW_reg_reg_48),
        .Bus_RNW_reg_reg_5(Bus_RNW_reg_reg_4),
        .Bus_RNW_reg_reg_50(Bus_RNW_reg_reg_49),
        .Bus_RNW_reg_reg_51(Bus_RNW_reg_reg_50),
        .Bus_RNW_reg_reg_6(Bus_RNW_reg_reg_5),
        .Bus_RNW_reg_reg_7(Bus_RNW_reg_reg_6),
        .Bus_RNW_reg_reg_8(Bus_RNW_reg_reg_7),
        .Bus_RNW_reg_reg_9(Bus_RNW_reg_reg_8),
        .D(D),
        .D_0(D_0),
        .D_1(D_1),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] (\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ),
        .\TCSR0_GENERATE[21].TCSR0_FF_I (\TCSR0_GENERATE[21].TCSR0_FF_I ),
        .\TCSR0_GENERATE[22].TCSR0_FF_I (\TCSR0_GENERATE[22].TCSR0_FF_I ),
        .\TCSR0_GENERATE[23].TCSR0_FF_I (\TCSR0_GENERATE[23].TCSR0_FF_I ),
        .\TCSR0_GENERATE[24].TCSR0_FF_I (\TCSR0_GENERATE[24].TCSR0_FF_I ),
        .\TCSR0_GENERATE[25].TCSR0_FF_I (\TCSR0_GENERATE[25].TCSR0_FF_I ),
        .\TCSR0_GENERATE[26].TCSR0_FF_I (\TCSR0_GENERATE[26].TCSR0_FF_I ),
        .\TCSR0_GENERATE[27].TCSR0_FF_I (\TCSR0_GENERATE[27].TCSR0_FF_I ),
        .\TCSR0_GENERATE[28].TCSR0_FF_I (\TCSR0_GENERATE[28].TCSR0_FF_I ),
        .\TCSR0_GENERATE[29].TCSR0_FF_I (\TCSR0_GENERATE[29].TCSR0_FF_I ),
        .\TCSR0_GENERATE[30].TCSR0_FF_I (\TCSR0_GENERATE[30].TCSR0_FF_I ),
        .\TCSR0_GENERATE[31].TCSR0_FF_I (\TCSR0_GENERATE[31].TCSR0_FF_I ),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wrce(bus2ip_wrce),
        .counterReg_DBus_32(counterReg_DBus_32),
        .\dest_hsdata_ff_reg[0] (\dest_hsdata_ff_reg[0] ),
        .\dest_hsdata_ff_reg[10] (\dest_hsdata_ff_reg[10] ),
        .\dest_hsdata_ff_reg[10]_0 (\dest_hsdata_ff_reg[10]_0 ),
        .\dest_hsdata_ff_reg[10]_1 (\dest_hsdata_ff_reg[10]_1 ),
        .\dest_hsdata_ff_reg[11] (\dest_hsdata_ff_reg[11] ),
        .\dest_hsdata_ff_reg[12] (\dest_hsdata_ff_reg[12] ),
        .\dest_hsdata_ff_reg[13] (\dest_hsdata_ff_reg[13] ),
        .\dest_hsdata_ff_reg[14] (\dest_hsdata_ff_reg[14] ),
        .\dest_hsdata_ff_reg[15] (\dest_hsdata_ff_reg[15] ),
        .\dest_hsdata_ff_reg[16] (\dest_hsdata_ff_reg[16] ),
        .\dest_hsdata_ff_reg[17] (\dest_hsdata_ff_reg[17] ),
        .\dest_hsdata_ff_reg[18] (\dest_hsdata_ff_reg[18] ),
        .\dest_hsdata_ff_reg[19] (\dest_hsdata_ff_reg[19] ),
        .\dest_hsdata_ff_reg[1] (\dest_hsdata_ff_reg[1] ),
        .\dest_hsdata_ff_reg[20] (\dest_hsdata_ff_reg[20] ),
        .\dest_hsdata_ff_reg[21] (\dest_hsdata_ff_reg[21] ),
        .\dest_hsdata_ff_reg[22] (\dest_hsdata_ff_reg[22] ),
        .\dest_hsdata_ff_reg[23] (\dest_hsdata_ff_reg[23] ),
        .\dest_hsdata_ff_reg[24] (\dest_hsdata_ff_reg[24] ),
        .\dest_hsdata_ff_reg[25] (\dest_hsdata_ff_reg[25] ),
        .\dest_hsdata_ff_reg[26] (\dest_hsdata_ff_reg[26] ),
        .\dest_hsdata_ff_reg[27] (\dest_hsdata_ff_reg[27] ),
        .\dest_hsdata_ff_reg[28] (\dest_hsdata_ff_reg[28] ),
        .\dest_hsdata_ff_reg[29] (\dest_hsdata_ff_reg[29] ),
        .\dest_hsdata_ff_reg[2] (\dest_hsdata_ff_reg[2] ),
        .\dest_hsdata_ff_reg[30] (\dest_hsdata_ff_reg[30] ),
        .\dest_hsdata_ff_reg[3] (\dest_hsdata_ff_reg[3] ),
        .\dest_hsdata_ff_reg[4] (\dest_hsdata_ff_reg[4] ),
        .\dest_hsdata_ff_reg[5] (\dest_hsdata_ff_reg[5] ),
        .\dest_hsdata_ff_reg[6] (\dest_hsdata_ff_reg[6] ),
        .\dest_hsdata_ff_reg[7] (\dest_hsdata_ff_reg[7] ),
        .\dest_hsdata_ff_reg[8] (\dest_hsdata_ff_reg[8] ),
        .\dest_hsdata_ff_reg[9] (\dest_hsdata_ff_reg[9] ),
        .is_read_reg_0(is_read_reg),
        .is_write_reg_0(is_write_reg),
        .loadReg_DBus_32(loadReg_DBus_32),
        .pair0_Select(pair0_Select),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .tCSR0_Reg(tCSR0_Reg),
        .tCSR1_Reg(tCSR1_Reg));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_lite_ipif__parameterized2
   (p_3_in,
    s_axi_rresp,
    Bus_RNW_reg,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_bresp,
    RESET_INTERCONNECT,
    s_axi_wready,
    fifo_wr,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    reset_TX_FIFO,
    reset_RX_FIFO,
    s_axi_arready,
    Bus_RNW_reg_reg,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    bus2ip_rdce,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ,
    s_axi_rdata,
    bus2ip_reset,
    s_axi_aclk,
    Q,
    tx_Buffer_Full,
    s_axi_aresetn,
    tx_Buffer_Empty_Pre_reg,
    s_axi_wdata,
    s_axi_arvalid,
    out,
    rx_Buffer_Full,
    enable_interrupts,
    status_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr);
  output p_3_in;
  output [0:0]s_axi_rresp;
  output Bus_RNW_reg;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]s_axi_bresp;
  output RESET_INTERCONNECT;
  output s_axi_wready;
  output fifo_wr;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  output reset_TX_FIFO;
  output reset_RX_FIFO;
  output s_axi_arready;
  output Bus_RNW_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  output [0:0]bus2ip_rdce;
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ;
  output [7:0]s_axi_rdata;
  input bus2ip_reset;
  input s_axi_aclk;
  input [0:0]Q;
  input tx_Buffer_Full;
  input s_axi_aresetn;
  input [0:0]tx_Buffer_Empty_Pre_reg;
  input [2:0]s_axi_wdata;
  input s_axi_arvalid;
  input [7:0]out;
  input rx_Buffer_Full;
  input enable_interrupts;
  input [1:0]status_reg;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_rready;
  input [1:0]s_axi_awaddr;
  input [1:0]s_axi_araddr;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_reg;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire RESET_INTERCONNECT;
  wire [0:0]bus2ip_rdce;
  wire bus2ip_reset;
  wire enable_interrupts;
  wire fifo_wr;
  wire [7:0]out;
  wire p_3_in;
  wire reset_RX_FIFO;
  wire reset_TX_FIFO;
  wire rx_Buffer_Full;
  wire s_axi_aclk;
  wire [1:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [1:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [2:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [1:0]status_reg;
  wire [0:0]tx_Buffer_Empty_Pre_reg;
  wire tx_Buffer_Full;

  m1_for_arty_a7_cm1_ecu_0_0_slave_attachment__parameterized2 I_SLAVE_ATTACHMENT
       (.Bus_RNW_reg_reg(Bus_RNW_reg),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (p_3_in),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .bus2ip_rdce(bus2ip_rdce),
        .bus2ip_reset(bus2ip_reset),
        .enable_interrupts(enable_interrupts),
        .fifo_wr(fifo_wr),
        .out(out),
        .reset_RX_FIFO(reset_RX_FIFO),
        .reset_TX_FIFO(reset_TX_FIFO),
        .rx_Buffer_Full(rx_Buffer_Full),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .status_reg(status_reg),
        .tx_Buffer_Empty_Pre_reg(tx_Buffer_Empty_Pre_reg),
        .tx_Buffer_Full(tx_Buffer_Full));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_axi_protocol_converter" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_axi_protocol_converter
   (s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    Q,
    \m_payload_i_reg[34] ,
    s_axi_bresp,
    s_axi_rvalid,
    \m_payload_i_reg[34]_0 ,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_araddr,
    s_axi_bready,
    s_axi_awvalid,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_arready,
    m_axi_awready,
    m_axi_bvalid,
    s_axi_rready,
    m_axi_rvalid,
    aresetn);
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output [22:0]Q;
  output [22:0]\m_payload_i_reg[34] ;
  output [1:0]s_axi_bresp;
  output s_axi_rvalid;
  output [34:0]\m_payload_i_reg[34]_0 ;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input s_axi_bready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_bvalid;
  input s_axi_rready;
  input m_axi_rvalid;
  input aresetn;

  wire [22:0]Q;
  wire aclk;
  wire aresetn;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [22:0]\m_payload_i_reg[34] ;
  wire [34:0]\m_payload_i_reg[34]_0 ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;

  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.Q(Q),
        .aclk(aclk),
        .aresetn(aresetn),
        .in(in),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[34] (\m_payload_i_reg[34] ),
        .\m_payload_i_reg[34]_0 (\m_payload_i_reg[34]_0 ),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s
   (s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    Q,
    \m_payload_i_reg[34] ,
    s_axi_bresp,
    s_axi_rvalid,
    \m_payload_i_reg[34]_0 ,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_araddr,
    s_axi_bready,
    s_axi_awvalid,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_arready,
    m_axi_awready,
    m_axi_bvalid,
    s_axi_rready,
    m_axi_rvalid,
    aresetn);
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output [22:0]Q;
  output [22:0]\m_payload_i_reg[34] ;
  output [1:0]s_axi_bresp;
  output s_axi_rvalid;
  output [34:0]\m_payload_i_reg[34]_0 ;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input s_axi_bready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_bvalid;
  input s_axi_rready;
  input m_axi_rvalid;
  input aresetn;

  wire [22:0]Q;
  wire \RD.ar_channel_0_n_1 ;
  wire \RD.ar_channel_0_n_14 ;
  wire \RD.ar_channel_0_n_16 ;
  wire \RD.ar_channel_0_n_17 ;
  wire \RD.ar_channel_0_n_18 ;
  wire \RD.ar_channel_0_n_19 ;
  wire \RD.ar_channel_0_n_20 ;
  wire \RD.ar_channel_0_n_21 ;
  wire \RD.ar_channel_0_n_22 ;
  wire \RD.ar_channel_0_n_23 ;
  wire \RD.ar_channel_0_n_24 ;
  wire \RD.ar_channel_0_n_25 ;
  wire \RD.ar_channel_0_n_26 ;
  wire \RD.ar_channel_0_n_27 ;
  wire \RD.ar_channel_0_n_28 ;
  wire \RD.ar_channel_0_n_29 ;
  wire \RD.ar_channel_0_n_30 ;
  wire \RD.ar_channel_0_n_31 ;
  wire \RD.ar_channel_0_n_32 ;
  wire \RD.ar_channel_0_n_33 ;
  wire \RD.ar_channel_0_n_34 ;
  wire \RD.ar_channel_0_n_35 ;
  wire \RD.ar_channel_0_n_36 ;
  wire \RD.ar_channel_0_n_37 ;
  wire \RD.ar_channel_0_n_38 ;
  wire \RD.ar_channel_0_n_39 ;
  wire \RD.ar_channel_0_n_44 ;
  wire \RD.ar_channel_0_n_45 ;
  wire \RD.ar_channel_0_n_46 ;
  wire \RD.ar_channel_0_n_47 ;
  wire \RD.ar_channel_0_n_6 ;
  wire \RD.r_channel_0_n_1 ;
  wire SI_REG_n_100;
  wire SI_REG_n_101;
  wire SI_REG_n_102;
  wire SI_REG_n_109;
  wire SI_REG_n_115;
  wire SI_REG_n_116;
  wire SI_REG_n_117;
  wire SI_REG_n_122;
  wire SI_REG_n_127;
  wire SI_REG_n_128;
  wire SI_REG_n_129;
  wire SI_REG_n_130;
  wire SI_REG_n_131;
  wire SI_REG_n_132;
  wire SI_REG_n_133;
  wire SI_REG_n_134;
  wire SI_REG_n_135;
  wire SI_REG_n_136;
  wire SI_REG_n_137;
  wire SI_REG_n_138;
  wire SI_REG_n_139;
  wire SI_REG_n_140;
  wire SI_REG_n_15;
  wire SI_REG_n_177;
  wire SI_REG_n_178;
  wire SI_REG_n_179;
  wire SI_REG_n_180;
  wire SI_REG_n_181;
  wire SI_REG_n_182;
  wire SI_REG_n_183;
  wire SI_REG_n_184;
  wire SI_REG_n_185;
  wire SI_REG_n_186;
  wire SI_REG_n_187;
  wire SI_REG_n_188;
  wire SI_REG_n_53;
  wire SI_REG_n_54;
  wire SI_REG_n_55;
  wire SI_REG_n_56;
  wire SI_REG_n_62;
  wire SI_REG_n_63;
  wire SI_REG_n_64;
  wire SI_REG_n_8;
  wire SI_REG_n_9;
  wire \WR.aw_channel_0_n_12 ;
  wire \WR.aw_channel_0_n_2 ;
  wire \WR.aw_channel_0_n_25 ;
  wire \WR.aw_channel_0_n_26 ;
  wire \WR.aw_channel_0_n_27 ;
  wire \WR.aw_channel_0_n_28 ;
  wire \WR.aw_channel_0_n_29 ;
  wire \WR.aw_channel_0_n_30 ;
  wire \WR.aw_channel_0_n_31 ;
  wire \WR.aw_channel_0_n_32 ;
  wire \WR.aw_channel_0_n_33 ;
  wire \WR.aw_channel_0_n_34 ;
  wire \WR.aw_channel_0_n_35 ;
  wire \WR.aw_channel_0_n_36 ;
  wire \WR.aw_channel_0_n_45 ;
  wire \WR.aw_channel_0_n_46 ;
  wire \WR.aw_channel_0_n_47 ;
  wire \WR.aw_channel_0_n_48 ;
  wire \WR.b_channel_0_n_1 ;
  wire aclk;
  wire \ar.ar_pipe/m_valid_i0 ;
  wire \ar.ar_pipe/p_1_in ;
  wire \ar.ar_pipe/s_ready_i0 ;
  wire [1:0]\ar_cmd_fsm_0/state ;
  wire areset_d1;
  wire areset_d1_i_1_n_0;
  wire aresetn;
  wire \aw.aw_pipe/p_1_in ;
  wire [1:0]\aw_cmd_fsm_0/state ;
  wire [11:0]axaddr_incr;
  wire [11:0]axaddr_wrap;
  wire [1:0]axsize;
  wire [3:0]b_awlen;
  wire b_push;
  wire [1:0]\bid_fifo_0/cnt_read ;
  wire \cmd_translator_0/incr_cmd_0/sel_first ;
  wire \cmd_translator_0/incr_cmd_0/sel_first_4 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [22:0]\m_payload_i_reg[34] ;
  wire [34:0]\m_payload_i_reg[34]_0 ;
  wire r_full;
  wire r_push;
  wire r_rlast;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire sel_first;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [3:0]si_rs_arlen;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;
  wire [3:2]wrap_cnt;

  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_ar_channel \RD.ar_channel_0 
       (.D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\ar.ar_pipe/p_1_in ),
        .\FSM_sequential_state_reg[0] (\RD.ar_channel_0_n_6 ),
        .O({SI_REG_n_185,SI_REG_n_186,SI_REG_n_187,SI_REG_n_188}),
        .Q(\ar_cmd_fsm_0/state ),
        .S({SI_REG_n_55,SI_REG_n_56}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[11] ({\RD.ar_channel_0_n_28 ,\RD.ar_channel_0_n_29 ,\RD.ar_channel_0_n_30 ,\RD.ar_channel_0_n_31 ,\RD.ar_channel_0_n_32 ,\RD.ar_channel_0_n_33 ,\RD.ar_channel_0_n_34 ,\RD.ar_channel_0_n_35 ,\RD.ar_channel_0_n_36 ,\RD.ar_channel_0_n_37 ,\RD.ar_channel_0_n_38 ,\RD.ar_channel_0_n_39 }),
        .\axaddr_incr_reg[3] ({SI_REG_n_177,SI_REG_n_178,SI_REG_n_179,SI_REG_n_180}),
        .\axaddr_incr_reg[3]_0 ({SI_REG_n_100,SI_REG_n_101}),
        .\axaddr_incr_reg[7] ({SI_REG_n_181,SI_REG_n_182,SI_REG_n_183,SI_REG_n_184}),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_wrap_reg[11] ({\RD.ar_channel_0_n_16 ,\RD.ar_channel_0_n_17 ,\RD.ar_channel_0_n_18 ,\RD.ar_channel_0_n_19 ,\RD.ar_channel_0_n_20 ,\RD.ar_channel_0_n_21 ,\RD.ar_channel_0_n_22 ,\RD.ar_channel_0_n_23 ,\RD.ar_channel_0_n_24 ,\RD.ar_channel_0_n_25 ,\RD.ar_channel_0_n_26 ,\RD.ar_channel_0_n_27 }),
        .\axlen_cnt_reg[3] ({si_rs_arlen,si_rs_arburst,SI_REG_n_62,SI_REG_n_63,SI_REG_n_64,si_rs_araddr}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[3] ({\RD.ar_channel_0_n_44 ,\RD.ar_channel_0_n_45 ,\RD.ar_channel_0_n_46 ,\RD.ar_channel_0_n_47 }),
        .m_valid_i0(\ar.ar_pipe/m_valid_i0 ),
        .m_valid_i_reg(s_axi_arready),
        .next_pending_r_reg(SI_REG_n_115),
        .r_full(r_full),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i0(\ar.ar_pipe/s_ready_i0 ),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first ),
        .sel_first_reg(\RD.ar_channel_0_n_1 ),
        .sel_first_reg_0(\RD.ar_channel_0_n_14 ),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_134,SI_REG_n_135,SI_REG_n_136,SI_REG_n_137,SI_REG_n_138,SI_REG_n_139,SI_REG_n_140}),
        .\wrap_cnt_r_reg[1] (SI_REG_n_122),
        .\wrap_cnt_r_reg[3] ({SI_REG_n_116,SI_REG_n_117}),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_r_channel \RD.r_channel_0 
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[2] (\RD.r_channel_0_n_1 ),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_full(r_full),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .si_rs_rlast(si_rs_rlast),
        .si_rs_rready(si_rs_rready));
  m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axi_register_slice SI_REG
       (.D(wrap_cnt),
        .E(\aw.aw_pipe/p_1_in ),
        .O({SI_REG_n_185,SI_REG_n_186,SI_REG_n_187,SI_REG_n_188}),
        .Q({\WR.aw_channel_0_n_25 ,\WR.aw_channel_0_n_26 ,\WR.aw_channel_0_n_27 ,\WR.aw_channel_0_n_28 ,\WR.aw_channel_0_n_29 ,\WR.aw_channel_0_n_30 ,\WR.aw_channel_0_n_31 ,\WR.aw_channel_0_n_32 ,\WR.aw_channel_0_n_33 ,\WR.aw_channel_0_n_34 ,\WR.aw_channel_0_n_35 ,\WR.aw_channel_0_n_36 }),
        .S({SI_REG_n_8,SI_REG_n_9}),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] ({SI_REG_n_100,SI_REG_n_101}),
        .\axaddr_incr_reg[3]_0 ({\WR.aw_channel_0_n_45 ,\WR.aw_channel_0_n_46 ,\WR.aw_channel_0_n_47 ,\WR.aw_channel_0_n_48 }),
        .\axaddr_incr_reg[3]_1 ({\RD.ar_channel_0_n_44 ,\RD.ar_channel_0_n_45 ,\RD.ar_channel_0_n_46 ,\RD.ar_channel_0_n_47 }),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .axaddr_offset_0(\cmd_translator_0/wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[0] (\aw_cmd_fsm_0/state ),
        .\axaddr_offset_r_reg[0]_0 (\ar_cmd_fsm_0/state ),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ),
        .\axaddr_offset_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_wrap_reg[3] ({SI_REG_n_53,SI_REG_n_54}),
        .\axaddr_wrap_reg[3]_0 ({SI_REG_n_55,SI_REG_n_56}),
        .b_push(b_push),
        .\gen_no_arbiter.m_amesg_i_reg[12] (axaddr_wrap),
        .\gen_no_arbiter.m_amesg_i_reg[12]_0 ({\RD.ar_channel_0_n_16 ,\RD.ar_channel_0_n_17 ,\RD.ar_channel_0_n_18 ,\RD.ar_channel_0_n_19 ,\RD.ar_channel_0_n_20 ,\RD.ar_channel_0_n_21 ,\RD.ar_channel_0_n_22 ,\RD.ar_channel_0_n_23 ,\RD.ar_channel_0_n_24 ,\RD.ar_channel_0_n_25 ,\RD.ar_channel_0_n_26 ,\RD.ar_channel_0_n_27 }),
        .\gen_no_arbiter.m_amesg_i_reg[12]_1 ({\RD.ar_channel_0_n_28 ,\RD.ar_channel_0_n_29 ,\RD.ar_channel_0_n_30 ,\RD.ar_channel_0_n_31 ,\RD.ar_channel_0_n_32 ,\RD.ar_channel_0_n_33 ,\RD.ar_channel_0_n_34 ,\RD.ar_channel_0_n_35 ,\RD.ar_channel_0_n_36 ,\RD.ar_channel_0_n_37 ,\RD.ar_channel_0_n_38 ,\RD.ar_channel_0_n_39 }),
        .\gen_no_arbiter.m_amesg_i_reg[12]_2 (\WR.aw_channel_0_n_12 ),
        .\gen_no_arbiter.m_amesg_i_reg[12]_3 (\RD.ar_channel_0_n_14 ),
        .m_axi_araddr(m_axi_araddr),
        .\m_axi_araddr[0]_INST_0 (\RD.ar_channel_0_n_1 ),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[0] (\ar.ar_pipe/p_1_in ),
        .\m_payload_i_reg[34] (\m_payload_i_reg[34]_0 ),
        .\m_payload_i_reg[35] ({SI_REG_n_127,SI_REG_n_128,SI_REG_n_129,SI_REG_n_130,SI_REG_n_131,SI_REG_n_132,SI_REG_n_133}),
        .\m_payload_i_reg[35]_0 ({SI_REG_n_134,SI_REG_n_135,SI_REG_n_136,SI_REG_n_137,SI_REG_n_138,SI_REG_n_139,SI_REG_n_140}),
        .\m_payload_i_reg[3] ({SI_REG_n_177,SI_REG_n_178,SI_REG_n_179,SI_REG_n_180}),
        .\m_payload_i_reg[45] (SI_REG_n_102),
        .\m_payload_i_reg[45]_0 (SI_REG_n_115),
        .\m_payload_i_reg[46] (SI_REG_n_109),
        .\m_payload_i_reg[46]_0 (SI_REG_n_122),
        .\m_payload_i_reg[47] ({si_rs_awlen,si_rs_awburst,SI_REG_n_15,axsize,Q,si_rs_awaddr}),
        .\m_payload_i_reg[47]_0 ({si_rs_arlen,si_rs_arburst,SI_REG_n_62,SI_REG_n_63,SI_REG_n_64,\m_payload_i_reg[34] ,si_rs_araddr}),
        .\m_payload_i_reg[7] ({SI_REG_n_181,SI_REG_n_182,SI_REG_n_183,SI_REG_n_184}),
        .m_valid_i0(\ar.ar_pipe/m_valid_i0 ),
        .m_valid_i_reg(s_axi_bvalid),
        .m_valid_i_reg_0(s_axi_rvalid),
        .m_valid_i_reg_1(\RD.r_channel_0_n_1 ),
        .out(si_rs_bresp),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_rready(s_axi_rready),
        .s_ready_i0(\ar.ar_pipe/s_ready_i0 ),
        .s_ready_i_reg(s_axi_awready),
        .s_ready_i_reg_0(s_axi_arready),
        .sel_first(sel_first),
        .sel_first_1(\cmd_translator_0/incr_cmd_0/sel_first_4 ),
        .sel_first_2(\cmd_translator_0/incr_cmd_0/sel_first ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rlast(si_rs_rlast),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[33] ({si_rs_rresp,si_rs_rdata}),
        .\wrap_second_len_r_reg[2] ({SI_REG_n_116,SI_REG_n_117}),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ),
        .\wrap_second_len_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[3]_1 (\WR.aw_channel_0_n_2 ),
        .\wrap_second_len_r_reg[3]_2 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ),
        .\wrap_second_len_r_reg[3]_3 (\RD.ar_channel_0_n_6 ),
        .\wrap_second_len_r_reg[3]_4 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_aw_channel \WR.aw_channel_0 
       (.D(wrap_cnt),
        .E(\aw.aw_pipe/p_1_in ),
        .Q(\aw_cmd_fsm_0/state ),
        .S({SI_REG_n_8,SI_REG_n_9}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[11] ({\WR.aw_channel_0_n_25 ,\WR.aw_channel_0_n_26 ,\WR.aw_channel_0_n_27 ,\WR.aw_channel_0_n_28 ,\WR.aw_channel_0_n_29 ,\WR.aw_channel_0_n_30 ,\WR.aw_channel_0_n_31 ,\WR.aw_channel_0_n_32 ,\WR.aw_channel_0_n_33 ,\WR.aw_channel_0_n_34 ,\WR.aw_channel_0_n_35 ,\WR.aw_channel_0_n_36 }),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ),
        .\axaddr_offset_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .\axaddr_wrap_reg[11] (axaddr_wrap),
        .\axaddr_wrap_reg[3] ({SI_REG_n_53,SI_REG_n_54}),
        .b_push(b_push),
        .cnt_read(\bid_fifo_0/cnt_read ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[3] ({\WR.aw_channel_0_n_45 ,\WR.aw_channel_0_n_46 ,\WR.aw_channel_0_n_47 ,\WR.aw_channel_0_n_48 }),
        .next_pending_r_reg(SI_REG_n_102),
        .\s_awlen_r_reg[3]_0 (b_awlen),
        .\s_awlen_r_reg[3]_1 ({si_rs_awlen,si_rs_awburst,SI_REG_n_15,axsize,si_rs_awaddr}),
        .sel_first(sel_first),
        .sel_first_0(\cmd_translator_0/incr_cmd_0/sel_first_4 ),
        .sel_first_reg(\WR.aw_channel_0_n_12 ),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0] (\WR.b_channel_0_n_1 ),
        .\state_reg[1] (\WR.aw_channel_0_n_2 ),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_127,SI_REG_n_128,SI_REG_n_129,SI_REG_n_130,SI_REG_n_131,SI_REG_n_132,SI_REG_n_133}),
        .\wrap_cnt_r_reg[1] (SI_REG_n_109),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ),
        .\wrap_second_len_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_b_channel \WR.b_channel_0 
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .cnt_read(\bid_fifo_0/cnt_read ),
        .\cnt_read_reg[1] (\WR.b_channel_0_n_1 ),
        .in(b_awlen),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bresp),
        .shandshake(shandshake),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  LUT1 #(
    .INIT(2'h1)) 
    areset_d1_i_1
       (.I0(aresetn),
        .O(areset_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_d1_i_1_n_0),
        .Q(areset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_ar_channel" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_ar_channel
   (sel_first,
    sel_first_reg,
    s_ready_i0,
    Q,
    m_valid_i0,
    \FSM_sequential_state_reg[0] ,
    r_push,
    \wrap_second_len_r_reg[3] ,
    m_axi_arvalid,
    r_rlast,
    sel_first_reg_0,
    E,
    \axaddr_wrap_reg[11] ,
    \axaddr_incr_reg[11] ,
    \axaddr_offset_r_reg[3] ,
    \m_payload_i_reg[3] ,
    aclk,
    si_rs_arvalid,
    s_axi_arvalid,
    m_valid_i_reg,
    next_pending_r_reg,
    m_axi_arready,
    areset_d1,
    \axlen_cnt_reg[3] ,
    axaddr_offset,
    \wrap_cnt_r_reg[1] ,
    r_full,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[3] ,
    S,
    \axaddr_incr_reg[3]_0 ,
    D,
    \wrap_cnt_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] );
  output sel_first;
  output sel_first_reg;
  output s_ready_i0;
  output [1:0]Q;
  output m_valid_i0;
  output \FSM_sequential_state_reg[0] ;
  output r_push;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output m_axi_arvalid;
  output r_rlast;
  output sel_first_reg_0;
  output [0:0]E;
  output [11:0]\axaddr_wrap_reg[11] ;
  output [11:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input si_rs_arvalid;
  input s_axi_arvalid;
  input m_valid_i_reg;
  input next_pending_r_reg;
  input m_axi_arready;
  input areset_d1;
  input [19:0]\axlen_cnt_reg[3] ;
  input [3:0]axaddr_offset;
  input \wrap_cnt_r_reg[1] ;
  input r_full;
  input [3:0]O;
  input [3:0]\axaddr_incr_reg[7] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input [1:0]S;
  input [1:0]\axaddr_incr_reg[3]_0 ;
  input [3:0]D;
  input [1:0]\wrap_cnt_r_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [3:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire aclk;
  wire ar_cmd_fsm_0_n_10;
  wire ar_cmd_fsm_0_n_12;
  wire ar_cmd_fsm_0_n_13;
  wire ar_cmd_fsm_0_n_14;
  wire ar_cmd_fsm_0_n_15;
  wire ar_cmd_fsm_0_n_16;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_18;
  wire ar_cmd_fsm_0_n_19;
  wire ar_cmd_fsm_0_n_20;
  wire ar_cmd_fsm_0_n_21;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_23;
  wire ar_cmd_fsm_0_n_24;
  wire ar_cmd_fsm_0_n_25;
  wire ar_cmd_fsm_0_n_4;
  wire ar_cmd_fsm_0_n_5;
  wire ar_cmd_fsm_0_n_6;
  wire ar_cmd_fsm_0_n_7;
  wire areset_d1;
  wire [11:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [1:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [19:0]\axlen_cnt_reg[3] ;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_12;
  wire cmd_translator_0_n_13;
  wire cmd_translator_0_n_14;
  wire cmd_translator_0_n_27;
  wire cmd_translator_0_n_28;
  wire cmd_translator_0_n_29;
  wire cmd_translator_0_n_3;
  wire cmd_translator_0_n_30;
  wire cmd_translator_0_n_31;
  wire cmd_translator_0_n_32;
  wire cmd_translator_0_n_33;
  wire cmd_translator_0_n_34;
  wire cmd_translator_0_n_51;
  wire cmd_translator_0_n_52;
  wire cmd_translator_0_n_53;
  wire cmd_translator_0_n_54;
  wire cmd_translator_0_n_55;
  wire cmd_translator_0_n_56;
  wire cmd_translator_0_n_57;
  wire cmd_translator_0_n_58;
  wire cmd_translator_0_n_59;
  wire cmd_translator_0_n_60;
  wire cmd_translator_0_n_61;
  wire cmd_translator_0_n_62;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [3:0]\m_payload_i_reg[3] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire next_pending;
  wire next_pending_r_reg;
  wire r_full;
  wire r_push;
  wire r_rlast;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire si_rs_arvalid;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r_reg[1] ;
  wire [1:0]\wrap_cnt_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;

  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.D(ar_cmd_fsm_0_n_12),
        .E(ar_cmd_fsm_0_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[1]_0 (r_push),
        .\FSM_sequential_state_reg[1]_1 (E),
        .O({cmd_translator_0_n_11,cmd_translator_0_n_12,cmd_translator_0_n_13,cmd_translator_0_n_14}),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .areset_d1_reg(ar_cmd_fsm_0_n_5),
        .areset_d1_reg_0(ar_cmd_fsm_0_n_6),
        .areset_d1_reg_1(ar_cmd_fsm_0_n_7),
        .\axaddr_incr_reg[0] (sel_first),
        .axaddr_offset(axaddr_offset[0]),
        .\axaddr_wrap_reg[11] ({cmd_translator_0_n_51,cmd_translator_0_n_52,cmd_translator_0_n_53,cmd_translator_0_n_54,cmd_translator_0_n_55,cmd_translator_0_n_56,cmd_translator_0_n_57,cmd_translator_0_n_58,cmd_translator_0_n_59,cmd_translator_0_n_60,cmd_translator_0_n_61,cmd_translator_0_n_62}),
        .\axaddr_wrap_reg[11]_0 ({cmd_translator_0_n_31,cmd_translator_0_n_32,cmd_translator_0_n_33,cmd_translator_0_n_34}),
        .\axaddr_wrap_reg[11]_1 (cmd_translator_0_n_3),
        .\axaddr_wrap_reg[7] ({cmd_translator_0_n_27,cmd_translator_0_n_28,cmd_translator_0_n_29,cmd_translator_0_n_30}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[11] ({ar_cmd_fsm_0_n_14,ar_cmd_fsm_0_n_15,ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17,ar_cmd_fsm_0_n_18,ar_cmd_fsm_0_n_19,ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25}),
        .\m_payload_i_reg[39] (ar_cmd_fsm_0_n_10),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg(m_valid_i_reg),
        .next_pending(next_pending),
        .r_full(r_full),
        .s_axburst_eq1_reg({\axlen_cnt_reg[3] [15],\axlen_cnt_reg[3] [11:0]}),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i0(s_ready_i0),
        .sel_first_i(sel_first_i),
        .sel_first_reg(ar_cmd_fsm_0_n_13),
        .sel_first_reg_0(sel_first_reg),
        .sel_first_reg_1(cmd_translator_0_n_0),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_cnt_r_reg[0] (\wrap_second_len_r_reg[3] [0]),
        .\wrap_cnt_r_reg[0]_0 (\wrap_cnt_r_reg[1] ));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator_1 cmd_translator_0
       (.D(D),
        .E(ar_cmd_fsm_0_n_4),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0] (ar_cmd_fsm_0_n_13),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[11] (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[11]_0 ({cmd_translator_0_n_31,cmd_translator_0_n_32,cmd_translator_0_n_33,cmd_translator_0_n_34}),
        .\axaddr_wrap_reg[11]_1 ({ar_cmd_fsm_0_n_14,ar_cmd_fsm_0_n_15,ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17,ar_cmd_fsm_0_n_18,ar_cmd_fsm_0_n_19,ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25}),
        .\axaddr_wrap_reg[3] ({cmd_translator_0_n_11,cmd_translator_0_n_12,cmd_translator_0_n_13,cmd_translator_0_n_14}),
        .\axaddr_wrap_reg[7] ({cmd_translator_0_n_27,cmd_translator_0_n_28,cmd_translator_0_n_29,cmd_translator_0_n_30}),
        .\axlen_cnt_reg[2] (cmd_translator_0_n_3),
        .\axlen_cnt_reg[3] ({\axlen_cnt_reg[3] [19:7],\axlen_cnt_reg[3] [3:0]}),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next_pending(next_pending),
        .next_pending_r_reg(next_pending_r_reg),
        .next_pending_r_reg_0(r_push),
        .r_rlast(r_rlast),
        .s_axburst_eq0_reg_0(ar_cmd_fsm_0_n_7),
        .s_axburst_eq1_reg_0(ar_cmd_fsm_0_n_10),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_0),
        .sel_first_reg_1(sel_first),
        .sel_first_reg_2(sel_first_reg),
        .sel_first_reg_3(sel_first_reg_0),
        .sel_first_reg_4(ar_cmd_fsm_0_n_6),
        .sel_first_reg_5(ar_cmd_fsm_0_n_5),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11] ({cmd_translator_0_n_51,cmd_translator_0_n_52,cmd_translator_0_n_53,cmd_translator_0_n_54,cmd_translator_0_n_55,cmd_translator_0_n_56,cmd_translator_0_n_57,cmd_translator_0_n_58,cmd_translator_0_n_59,cmd_translator_0_n_60,cmd_translator_0_n_61,cmd_translator_0_n_62}),
        .\wrap_boundary_axaddr_r_reg[11]_0 (\FSM_sequential_state_reg[0] ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1] (\wrap_cnt_r_reg[1] ),
        .\wrap_cnt_r_reg[3] ({\wrap_cnt_r_reg[3] ,ar_cmd_fsm_0_n_12}),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_aw_channel" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_aw_channel
   (sel_first_0,
    sel_first,
    \state_reg[1] ,
    Q,
    \wrap_second_len_r_reg[3] ,
    E,
    b_push,
    m_axi_awvalid,
    sel_first_reg,
    \axaddr_wrap_reg[11] ,
    \axaddr_incr_reg[11] ,
    \axaddr_offset_r_reg[3] ,
    \s_awlen_r_reg[3]_0 ,
    \m_payload_i_reg[3] ,
    aclk,
    \s_awlen_r_reg[3]_1 ,
    next_pending_r_reg,
    si_rs_awvalid,
    areset_d1,
    D,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_cnt_r_reg[1] ,
    m_axi_awready,
    \state_reg[0] ,
    cnt_read,
    axaddr_incr,
    \axaddr_wrap_reg[3] ,
    S,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6] );
  output sel_first_0;
  output sel_first;
  output \state_reg[1] ;
  output [1:0]Q;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [0:0]E;
  output b_push;
  output m_axi_awvalid;
  output sel_first_reg;
  output [11:0]\axaddr_wrap_reg[11] ;
  output [11:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\s_awlen_r_reg[3]_0 ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input [19:0]\s_awlen_r_reg[3]_1 ;
  input next_pending_r_reg;
  input si_rs_awvalid;
  input areset_d1;
  input [1:0]D;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input \wrap_cnt_r_reg[1] ;
  input m_axi_awready;
  input \state_reg[0] ;
  input [1:0]cnt_read;
  input [11:0]axaddr_incr;
  input [1:0]\axaddr_wrap_reg[3] ;
  input [1:0]S;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire aclk;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_0;
  wire aw_cmd_fsm_0_n_4;
  wire aw_cmd_fsm_0_n_5;
  wire aw_cmd_fsm_0_n_7;
  wire aw_cmd_fsm_0_n_8;
  wire [11:0]axaddr_incr;
  wire [11:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire [0:0]axlen_cnt;
  wire b_push;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_3;
  wire cmd_translator_0_n_4;
  wire cmd_translator_0_n_5;
  wire cmd_translator_0_n_7;
  wire [1:0]cnt_read;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_reg;
  wire [3:0]\s_awlen_r_reg[3]_0 ;
  wire [19:0]\s_awlen_r_reg[3]_1 ;
  wire sel_first;
  wire sel_first_0;
  wire sel_first_i;
  wire sel_first_reg;
  wire si_rs_awvalid;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [0:0]wrap_cnt;
  wire \wrap_cnt_r_reg[1] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D(aw_cmd_fsm_0_n_7),
        .E(aw_cmd_fsm_0_n_0),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axlen_cnt_reg[0] (\s_awlen_r_reg[3]_1 [16]),
        .\axlen_cnt_reg[0]_0 (cmd_translator_0_n_5),
        .\axlen_cnt_reg[0]_1 (cmd_translator_0_n_4),
        .\axlen_cnt_reg[0]_2 (axlen_cnt),
        .\axlen_cnt_reg[0]_3 (cmd_translator_0_n_3),
        .b_push(b_push),
        .cnt_read(cnt_read),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_valid_i_reg(E),
        .next(next),
        .sel_first(sel_first),
        .sel_first_i(sel_first_i),
        .sel_first_reg(sel_first_0),
        .sel_first_reg_0(cmd_translator_0_n_0),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0]_0 (cmd_translator_0_n_7),
        .\state_reg[0]_1 (\state_reg[0] ),
        .\state_reg[1]_0 (aw_cmd_fsm_0_n_4),
        .\state_reg[1]_1 (aw_cmd_fsm_0_n_5),
        .\state_reg[1]_2 (aw_cmd_fsm_0_n_8),
        .\state_reg[1]_3 (\state_reg[1] ),
        .\wrap_cnt_r_reg[0] (\wrap_second_len_r_reg[3] [0]),
        .\wrap_cnt_r_reg[0]_0 (\axaddr_offset_r_reg[3]_0 [0]),
        .\wrap_cnt_r_reg[0]_1 (\wrap_cnt_r_reg[1] ),
        .\wrap_second_len_r_reg[0] (wrap_cnt));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator cmd_translator_0
       (.D({D,wrap_cnt}),
        .E(\state_reg[1] ),
        .Q(cmd_translator_0_n_5),
        .S(S),
        .aclk(aclk),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_0 ),
        .\axaddr_wrap_reg[0] (aw_cmd_fsm_0_n_0),
        .\axaddr_wrap_reg[11] (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3] ),
        .\axlen_cnt_reg[0] (axlen_cnt),
        .\axlen_cnt_reg[0]_0 (aw_cmd_fsm_0_n_8),
        .\axlen_cnt_reg[0]_1 (aw_cmd_fsm_0_n_7),
        .\axlen_cnt_reg[3] (cmd_translator_0_n_4),
        .\axlen_cnt_reg[3]_0 ({\s_awlen_r_reg[3]_1 [19:17],\s_awlen_r_reg[3]_1 [15:0]}),
        .\axlen_cnt_reg[8] (cmd_translator_0_n_3),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next(next),
        .next_pending_r_reg(next_pending_r_reg),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_7),
        .sel_first(sel_first),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_0),
        .sel_first_reg_1(sel_first_0),
        .sel_first_reg_2(sel_first_reg),
        .sel_first_reg_3(aw_cmd_fsm_0_n_5),
        .sel_first_reg_4(aw_cmd_fsm_0_n_4),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1] (\wrap_cnt_r_reg[1] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_0 ));
  FDRE \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awlen_r_reg[3]_1 [16]),
        .Q(\s_awlen_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awlen_r_reg[3]_1 [17]),
        .Q(\s_awlen_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awlen_r_reg[3]_1 [18]),
        .Q(\s_awlen_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awlen_r_reg[3]_1 [19]),
        .Q(\s_awlen_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_b_channel" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_b_channel
   (si_rs_bvalid,
    \cnt_read_reg[1] ,
    cnt_read,
    m_axi_bready,
    out,
    areset_d1,
    shandshake,
    aclk,
    si_rs_bready,
    m_axi_bvalid,
    b_push,
    in,
    m_axi_bresp);
  output si_rs_bvalid;
  output \cnt_read_reg[1] ;
  output [1:0]cnt_read;
  output m_axi_bready;
  output [1:0]out;
  input areset_d1;
  input shandshake;
  input aclk;
  input si_rs_bready;
  input m_axi_bvalid;
  input b_push;
  input [3:0]in;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bid_fifo_0_n_5;
  wire \bresp_cnt[7]_i_3_n_0 ;
  wire [7:0]bresp_cnt_reg__0;
  wire bresp_fifo_0_n_0;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire \cnt_read_reg[1] ;
  wire [3:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [1:0]out;
  wire [7:0]p_0_in;
  wire s_bresp_acc0;
  wire \s_bresp_acc[0]_i_1_n_0 ;
  wire \s_bresp_acc[1]_i_1_n_0 ;
  wire \s_bresp_acc_reg_n_0_[0] ;
  wire \s_bresp_acc_reg_n_0_[1] ;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo bid_fifo_0
       (.Q(bresp_cnt_reg__0),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .addr(cnt_read),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .bresp_push(bresp_push),
        .\cnt_read_reg[1]_0 (\cnt_read_reg[1] ),
        .\cnt_read_reg[1]_1 (bid_fifo_0_n_5),
        .in(in),
        .mhandshake_r(mhandshake_r),
        .shandshake_r(shandshake_r));
  LUT1 #(
    .INIT(2'h1)) 
    \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .I1(bresp_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg__0[3]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .I4(bresp_cnt_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[3]),
        .I4(bresp_cnt_reg__0[4]),
        .I5(bresp_cnt_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bresp_cnt[6]_i_1 
       (.I0(\bresp_cnt[7]_i_3_n_0 ),
        .I1(bresp_cnt_reg__0[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg__0[6]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .I2(bresp_cnt_reg__0[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bresp_cnt[7]_i_3 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[3]),
        .I4(bresp_cnt_reg__0[4]),
        .I5(bresp_cnt_reg__0[5]),
        .O(\bresp_cnt[7]_i_3_n_0 ));
  FDRE \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg__0[0]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg__0[1]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg__0[2]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg__0[3]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg__0[4]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg__0[5]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg__0[6]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg__0[7]),
        .R(s_bresp_acc0));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .areset_d1_reg(bresp_fifo_0_n_0),
        .bresp_push(bresp_push),
        .bvalid_i_reg(bid_fifo_0_n_5),
        .in({\s_bresp_acc_reg_n_0_[1] ,\s_bresp_acc_reg_n_0_[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .shandshake_r(shandshake_r),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bresp_fifo_0_n_0),
        .Q(si_rs_bvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'h00000000EACECCCC)) 
    \s_bresp_acc[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\s_bresp_acc_reg_n_0_[0] ),
        .I2(\s_bresp_acc_reg_n_0_[1] ),
        .I3(m_axi_bresp[1]),
        .I4(mhandshake),
        .I5(s_bresp_acc0),
        .O(\s_bresp_acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \s_bresp_acc[1]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[1] ),
        .I1(m_axi_bresp[1]),
        .I2(mhandshake),
        .I3(s_bresp_acc0),
        .O(\s_bresp_acc[1]_i_1_n_0 ));
  FDRE \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[0]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[1]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_cmd_translator" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator
   (sel_first_reg_0,
    sel_first_reg_1,
    sel_first,
    \axlen_cnt_reg[8] ,
    \axlen_cnt_reg[3] ,
    Q,
    \axlen_cnt_reg[0] ,
    s_axburst_eq1_reg_0,
    sel_first_reg_2,
    \wrap_second_len_r_reg[3] ,
    \axaddr_wrap_reg[11] ,
    \axaddr_incr_reg[11] ,
    \axaddr_offset_r_reg[3] ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_i,
    sel_first_reg_3,
    sel_first_reg_4,
    next,
    \axlen_cnt_reg[3]_0 ,
    E,
    next_pending_r_reg,
    axaddr_incr,
    D,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_cnt_r_reg[1] ,
    \axaddr_wrap_reg[3] ,
    S,
    \axaddr_wrap_reg[0] ,
    \axlen_cnt_reg[0]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \axlen_cnt_reg[0]_1 ,
    \wrap_boundary_axaddr_r_reg[6] );
  output sel_first_reg_0;
  output sel_first_reg_1;
  output sel_first;
  output \axlen_cnt_reg[8] ;
  output \axlen_cnt_reg[3] ;
  output [0:0]Q;
  output [0:0]\axlen_cnt_reg[0] ;
  output s_axburst_eq1_reg_0;
  output sel_first_reg_2;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [11:0]\axaddr_wrap_reg[11] ;
  output [11:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_i;
  input sel_first_reg_3;
  input sel_first_reg_4;
  input next;
  input [18:0]\axlen_cnt_reg[3]_0 ;
  input [0:0]E;
  input next_pending_r_reg;
  input [11:0]axaddr_incr;
  input [2:0]D;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input \wrap_cnt_r_reg[1] ;
  input [1:0]\axaddr_wrap_reg[3] ;
  input [1:0]S;
  input [0:0]\axaddr_wrap_reg[0] ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [0:0]\axlen_cnt_reg[0]_1 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire aclk;
  wire [11:0]axaddr_incr;
  wire [11:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [0:0]\axaddr_wrap_reg[0] ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[0]_1 ;
  wire \axlen_cnt_reg[3] ;
  wire [18:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[8] ;
  wire incr_cmd_0_n_2;
  wire incr_next_pending;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_reg;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg_0;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire sel_first_reg_4;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire wrap_cmd_0_n_2;
  wire \wrap_cnt_r_reg[1] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd incr_cmd_0
       (.E(E),
        .Q(\axlen_cnt_reg[0] ),
        .S(S),
        .aclk(aclk),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[11]_0 (\axaddr_incr_reg[11] ),
        .\axlen_cnt_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axlen_cnt_reg[0]_1 (\axlen_cnt_reg[0]_0 ),
        .\axlen_cnt_reg[3]_0 ({\axlen_cnt_reg[3]_0 [18:15],\axlen_cnt_reg[3]_0 [13:12],\axlen_cnt_reg[3]_0 [3:0]}),
        .\axlen_cnt_reg[8]_0 (\axlen_cnt_reg[8] ),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[39] (incr_cmd_0_n_2),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next(next),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_3),
        .wrap_next_pending(wrap_next_pending));
  LUT3 #(
    .INIT(8'h47)) 
    \memory_reg[3][0]_srl4_i_3 
       (.I0(s_axburst_eq1),
        .I1(\axlen_cnt_reg[3]_0 [15]),
        .I2(s_axburst_eq0),
        .O(s_axburst_eq1_reg_0));
  FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_cmd_0_n_2),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cmd_0_n_2),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd wrap_cmd_0
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3]_0 ),
        .\axaddr_wrap_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axaddr_wrap_reg[11]_0 (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[3]_0 (\axaddr_wrap_reg[3] ),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0]_1 ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_0 ),
        .incr_next_pending(incr_next_pending),
        .\m_axi_awaddr[0]_INST_0 (sel_first_reg_1),
        .\m_payload_i_reg[39] (wrap_cmd_0_n_2),
        .next(next),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first(sel_first),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(sel_first_reg_2),
        .sel_first_reg_1(sel_first_reg_4),
        .\wrap_boundary_axaddr_r_reg[6]_0 (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1]_0 (\wrap_cnt_r_reg[1] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_cmd_translator" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator_1
   (sel_first_reg_0,
    sel_first_reg_1,
    sel_first_reg_2,
    \axlen_cnt_reg[2] ,
    r_rlast,
    next_pending,
    sel_first_reg_3,
    \wrap_second_len_r_reg[3] ,
    \axaddr_wrap_reg[3] ,
    \axaddr_wrap_reg[11] ,
    \axaddr_wrap_reg[7] ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_incr_reg[11] ,
    \axaddr_offset_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[11] ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_i,
    sel_first_reg_4,
    sel_first_reg_5,
    E,
    next_pending_r_reg,
    s_axburst_eq0_reg_0,
    s_axburst_eq1_reg_0,
    \wrap_boundary_axaddr_r_reg[11]_0 ,
    next_pending_r_reg_0,
    \axlen_cnt_reg[3] ,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[3] ,
    si_rs_arvalid,
    Q,
    axaddr_offset,
    \wrap_cnt_r_reg[1] ,
    S,
    \axaddr_incr_reg[3]_0 ,
    D,
    \wrap_cnt_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_wrap_reg[11]_1 ,
    \axaddr_incr_reg[0] ,
    m_axi_arready);
  output sel_first_reg_0;
  output sel_first_reg_1;
  output sel_first_reg_2;
  output \axlen_cnt_reg[2] ;
  output r_rlast;
  output next_pending;
  output sel_first_reg_3;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [11:0]\axaddr_wrap_reg[11] ;
  output [3:0]\axaddr_wrap_reg[7] ;
  output [3:0]\axaddr_wrap_reg[11]_0 ;
  output [11:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_i;
  input sel_first_reg_4;
  input sel_first_reg_5;
  input [0:0]E;
  input next_pending_r_reg;
  input s_axburst_eq0_reg_0;
  input s_axburst_eq1_reg_0;
  input [0:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  input next_pending_r_reg_0;
  input [16:0]\axlen_cnt_reg[3] ;
  input [3:0]O;
  input [3:0]\axaddr_incr_reg[7] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input si_rs_arvalid;
  input [1:0]Q;
  input [3:0]axaddr_offset;
  input \wrap_cnt_r_reg[1] ;
  input [1:0]S;
  input [1:0]\axaddr_incr_reg[3]_0 ;
  input [3:0]D;
  input [2:0]\wrap_cnt_r_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  input [11:0]\axaddr_wrap_reg[11]_1 ;
  input [0:0]\axaddr_incr_reg[0] ;
  input m_axi_arready;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire aclk;
  wire [0:0]\axaddr_incr_reg[0] ;
  wire [11:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [1:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [3:0]\axaddr_wrap_reg[11]_0 ;
  wire [11:0]\axaddr_wrap_reg[11]_1 ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[7] ;
  wire \axlen_cnt_reg[2] ;
  wire [16:0]\axlen_cnt_reg[3] ;
  wire incr_cmd_0_n_1;
  wire incr_cmd_0_n_2;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next_pending;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq0_reg_0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg_0;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire sel_first_reg_4;
  wire sel_first_reg_5;
  wire si_rs_arvalid;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  wire [0:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r_reg[1] ;
  wire [2:0]\wrap_cnt_r_reg[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(s_axburst_eq1),
        .I1(\axlen_cnt_reg[3] [12]),
        .I2(s_axburst_eq0),
        .O(next_pending));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd_2 incr_cmd_0
       (.E(E),
        .O(O),
        .Q(Q),
        .aclk(aclk),
        .\axaddr_incr_reg[0]_0 (\axaddr_incr_reg[0] ),
        .\axaddr_incr_reg[11]_0 (\axaddr_incr_reg[11] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_1 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[7]_0 (\axaddr_incr_reg[7] ),
        .\axlen_cnt_reg[3]_0 ({\axlen_cnt_reg[3] [16:13],\axlen_cnt_reg[3] [10:9],\axlen_cnt_reg[3] [3:0]}),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next_pending_r_reg_0(incr_cmd_0_n_1),
        .next_pending_r_reg_1(incr_cmd_0_n_2),
        .next_pending_r_reg_2(\wrap_boundary_axaddr_r_reg[11]_0 ),
        .next_pending_r_reg_3(next_pending_r_reg_0),
        .s_axburst_eq0_reg(next_pending_r_reg),
        .s_axburst_eq0_reg_0(s_axburst_eq0_reg_0),
        .s_axburst_eq1_reg(s_axburst_eq1_reg_0),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_4),
        .si_rs_arvalid(si_rs_arvalid),
        .wrap_next_pending(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    r_rlast_r_i_1
       (.I0(s_axburst_eq0),
        .I1(\axlen_cnt_reg[3] [12]),
        .I2(s_axburst_eq1),
        .O(r_rlast));
  FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_cmd_0_n_1),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_cmd_0_n_2),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3 wrap_cmd_0
       (.D(D),
        .E(E),
        .Q(Q[1]),
        .S(S),
        .aclk(aclk),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[11]_0 (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[11]_1 (\axaddr_wrap_reg[11]_0 ),
        .\axaddr_wrap_reg[11]_2 (\axaddr_wrap_reg[11]_1 ),
        .\axaddr_wrap_reg[3]_0 (\axaddr_wrap_reg[3] ),
        .\axaddr_wrap_reg[7]_0 (\axaddr_wrap_reg[7] ),
        .\axlen_cnt_reg[2]_0 (\axlen_cnt_reg[2] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] [16:4]),
        .\m_axi_araddr[0]_INST_0 (sel_first_reg_1),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .sel_first_reg_0(sel_first_reg_2),
        .sel_first_reg_1(sel_first_reg_3),
        .sel_first_reg_2(sel_first_reg_5),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11]_0 (\wrap_boundary_axaddr_r_reg[11] ),
        .\wrap_boundary_axaddr_r_reg[11]_1 (\wrap_boundary_axaddr_r_reg[11]_0 ),
        .\wrap_boundary_axaddr_r_reg[6]_0 (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1]_0 (\wrap_cnt_r_reg[1] ),
        .\wrap_cnt_r_reg[3]_0 (\wrap_cnt_r_reg[3] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_incr_cmd" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd
   (incr_next_pending,
    sel_first_reg_0,
    \m_payload_i_reg[39] ,
    \axlen_cnt_reg[8]_0 ,
    Q,
    \axaddr_incr_reg[11]_0 ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_reg_1,
    sel_first_i,
    \axlen_cnt_reg[3]_0 ,
    wrap_next_pending,
    E,
    next_pending_r_reg_0,
    next,
    axaddr_incr,
    S,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[0]_1 );
  output incr_next_pending;
  output sel_first_reg_0;
  output \m_payload_i_reg[39] ;
  output \axlen_cnt_reg[8]_0 ;
  output [0:0]Q;
  output [11:0]\axaddr_incr_reg[11]_0 ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_reg_1;
  input sel_first_i;
  input [9:0]\axlen_cnt_reg[3]_0 ;
  input wrap_next_pending;
  input [0:0]E;
  input next_pending_r_reg_0;
  input next;
  input [11:0]axaddr_incr;
  input [1:0]S;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [0:0]\axlen_cnt_reg[0]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire aclk;
  wire [11:0]axaddr_incr;
  wire \axaddr_incr[11]_i_1_n_0 ;
  wire \axaddr_incr[3]_i_12_n_0 ;
  wire \axaddr_incr[3]_i_13_n_0 ;
  wire [11:0]\axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[11]_i_4_n_1 ;
  wire \axaddr_incr_reg[11]_i_4_n_2 ;
  wire \axaddr_incr_reg[11]_i_4_n_3 ;
  wire \axaddr_incr_reg[11]_i_4_n_4 ;
  wire \axaddr_incr_reg[11]_i_4_n_5 ;
  wire \axaddr_incr_reg[11]_i_4_n_6 ;
  wire \axaddr_incr_reg[11]_i_4_n_7 ;
  wire \axaddr_incr_reg[3]_i_3_n_0 ;
  wire \axaddr_incr_reg[3]_i_3_n_1 ;
  wire \axaddr_incr_reg[3]_i_3_n_2 ;
  wire \axaddr_incr_reg[3]_i_3_n_3 ;
  wire \axaddr_incr_reg[3]_i_3_n_4 ;
  wire \axaddr_incr_reg[3]_i_3_n_5 ;
  wire \axaddr_incr_reg[3]_i_3_n_6 ;
  wire \axaddr_incr_reg[3]_i_3_n_7 ;
  wire \axaddr_incr_reg[7]_i_3_n_0 ;
  wire \axaddr_incr_reg[7]_i_3_n_1 ;
  wire \axaddr_incr_reg[7]_i_3_n_2 ;
  wire \axaddr_incr_reg[7]_i_3_n_3 ;
  wire \axaddr_incr_reg[7]_i_3_n_4 ;
  wire \axaddr_incr_reg[7]_i_3_n_5 ;
  wire \axaddr_incr_reg[7]_i_3_n_6 ;
  wire \axaddr_incr_reg[7]_i_3_n_7 ;
  wire [8:1]axlen_cnt;
  wire \axlen_cnt[1]_i_1__0_n_0 ;
  wire \axlen_cnt[2]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_2__0_n_0 ;
  wire \axlen_cnt[4]_i_1__0_n_0 ;
  wire \axlen_cnt[5]_i_1_n_0 ;
  wire \axlen_cnt[5]_i_2_n_0 ;
  wire \axlen_cnt[6]_i_1_n_0 ;
  wire \axlen_cnt[7]_i_1_n_0 ;
  wire \axlen_cnt[8]_i_2_n_0 ;
  wire \axlen_cnt[8]_i_3_n_0 ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[0]_1 ;
  wire [9:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[8]_0 ;
  wire incr_next_pending;
  wire \m_payload_i_reg[39] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_i_3_n_0;
  wire next_pending_r_i_6_n_0;
  wire next_pending_r_i_7_n_0;
  wire next_pending_r_i_8_n_0;
  wire next_pending_r_i_9_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_n_0;
  wire [11:0]p_1_in;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire wrap_next_pending;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[0]_i_1 
       (.I0(axaddr_incr[0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_7 ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_1 
       (.I0(axaddr_incr[10]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_5 ),
        .O(p_1_in[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \axaddr_incr[11]_i_1 
       (.I0(sel_first_reg_0),
        .I1(next),
        .O(\axaddr_incr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2 
       (.I0(axaddr_incr[11]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_4 ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[1]_i_1 
       (.I0(axaddr_incr[1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_6 ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[2]_i_1 
       (.I0(axaddr_incr[2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_5 ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[3]_i_1 
       (.I0(axaddr_incr[3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_4 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h0102)) 
    \axaddr_incr[3]_i_10 
       (.I0(\axlen_cnt_reg[3]_0 [0]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(next),
        .O(\m_payload_i_reg[3] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_12 
       (.I0(\axaddr_incr_reg[11]_0 [2]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_incr[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_13 
       (.I0(\axaddr_incr_reg[11]_0 [1]),
        .I1(\axlen_cnt_reg[3]_0 [5]),
        .I2(\axlen_cnt_reg[3]_0 [4]),
        .O(\axaddr_incr[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \axaddr_incr[3]_i_7 
       (.I0(\axlen_cnt_reg[3]_0 [3]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(next),
        .O(\m_payload_i_reg[3] [3]));
  LUT4 #(
    .INIT(16'h0A6A)) 
    \axaddr_incr[3]_i_8 
       (.I0(\axlen_cnt_reg[3]_0 [2]),
        .I1(next),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(\axlen_cnt_reg[3]_0 [4]),
        .O(\m_payload_i_reg[3] [2]));
  LUT4 #(
    .INIT(16'h006A)) 
    \axaddr_incr[3]_i_9 
       (.I0(\axlen_cnt_reg[3]_0 [1]),
        .I1(next),
        .I2(\axlen_cnt_reg[3]_0 [4]),
        .I3(\axlen_cnt_reg[3]_0 [5]),
        .O(\m_payload_i_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_1 
       (.I0(axaddr_incr[4]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_7 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_1 
       (.I0(axaddr_incr[5]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_6 ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_1 
       (.I0(axaddr_incr[6]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_5 ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_1 
       (.I0(axaddr_incr[7]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_4 ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_1 
       (.I0(axaddr_incr[8]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_7 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_1 
       (.I0(axaddr_incr[9]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_6 ),
        .O(p_1_in[9]));
  FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\axaddr_incr_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\axaddr_incr_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\axaddr_incr_reg[11]_0 [11]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[11]_i_4 
       (.CI(\axaddr_incr_reg[7]_i_3_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_4_n_1 ,\axaddr_incr_reg[11]_i_4_n_2 ,\axaddr_incr_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_4_n_4 ,\axaddr_incr_reg[11]_i_4_n_5 ,\axaddr_incr_reg[11]_i_4_n_6 ,\axaddr_incr_reg[11]_i_4_n_7 }),
        .S(\axaddr_incr_reg[11]_0 [11:8]));
  FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\axaddr_incr_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\axaddr_incr_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\axaddr_incr_reg[11]_0 [3]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_3_n_0 ,\axaddr_incr_reg[3]_i_3_n_1 ,\axaddr_incr_reg[3]_i_3_n_2 ,\axaddr_incr_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_incr_reg[11]_0 [3:0]),
        .O({\axaddr_incr_reg[3]_i_3_n_4 ,\axaddr_incr_reg[3]_i_3_n_5 ,\axaddr_incr_reg[3]_i_3_n_6 ,\axaddr_incr_reg[3]_i_3_n_7 }),
        .S({S[1],\axaddr_incr[3]_i_12_n_0 ,\axaddr_incr[3]_i_13_n_0 ,S[0]}));
  FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\axaddr_incr_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\axaddr_incr_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\axaddr_incr_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\axaddr_incr_reg[11]_0 [7]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[7]_i_3 
       (.CI(\axaddr_incr_reg[3]_i_3_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_3_n_0 ,\axaddr_incr_reg[7]_i_3_n_1 ,\axaddr_incr_reg[7]_i_3_n_2 ,\axaddr_incr_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_3_n_4 ,\axaddr_incr_reg[7]_i_3_n_5 ,\axaddr_incr_reg[7]_i_3_n_6 ,\axaddr_incr_reg[7]_i_3_n_7 }),
        .S(\axaddr_incr_reg[11]_0 [7:4]));
  FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\axaddr_incr_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\axaddr_incr_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(\axlen_cnt_reg[8]_0 ),
        .I1(axlen_cnt[1]),
        .I2(Q),
        .I3(E),
        .I4(\axlen_cnt_reg[3]_0 [7]),
        .O(\axlen_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF888288828882)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(\axlen_cnt_reg[8]_0 ),
        .I1(axlen_cnt[2]),
        .I2(Q),
        .I3(axlen_cnt[1]),
        .I4(E),
        .I5(\axlen_cnt_reg[3]_0 [8]),
        .O(\axlen_cnt[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(E),
        .I1(\axlen_cnt_reg[3]_0 [9]),
        .I2(\axlen_cnt_reg[8]_0 ),
        .I3(axlen_cnt[3]),
        .I4(\axlen_cnt[3]_i_2__0_n_0 ),
        .O(\axlen_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(axlen_cnt[1]),
        .I1(Q),
        .I2(axlen_cnt[2]),
        .O(\axlen_cnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(axlen_cnt[2]),
        .I1(Q),
        .I2(axlen_cnt[1]),
        .I3(axlen_cnt[3]),
        .I4(\axlen_cnt_reg[8]_0 ),
        .I5(axlen_cnt[4]),
        .O(\axlen_cnt[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE100)) 
    \axlen_cnt[5]_i_1 
       (.I0(axlen_cnt[4]),
        .I1(\axlen_cnt[5]_i_2_n_0 ),
        .I2(axlen_cnt[5]),
        .I3(\axlen_cnt_reg[8]_0 ),
        .O(\axlen_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axlen_cnt[5]_i_2 
       (.I0(axlen_cnt[2]),
        .I1(Q),
        .I2(axlen_cnt[1]),
        .I3(axlen_cnt[3]),
        .O(\axlen_cnt[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h84)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt[8]_i_3_n_0 ),
        .I1(\axlen_cnt_reg[8]_0 ),
        .I2(axlen_cnt[6]),
        .O(\axlen_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \axlen_cnt[7]_i_1 
       (.I0(axlen_cnt[6]),
        .I1(\axlen_cnt[8]_i_3_n_0 ),
        .I2(axlen_cnt[7]),
        .I3(\axlen_cnt_reg[8]_0 ),
        .O(\axlen_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT5 #(
    .INIT(32'hFE000100)) 
    \axlen_cnt[8]_i_2 
       (.I0(axlen_cnt[6]),
        .I1(\axlen_cnt[8]_i_3_n_0 ),
        .I2(axlen_cnt[7]),
        .I3(\axlen_cnt_reg[8]_0 ),
        .I4(axlen_cnt[8]),
        .O(\axlen_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axlen_cnt[8]_i_3 
       (.I0(axlen_cnt[4]),
        .I1(axlen_cnt[2]),
        .I2(Q),
        .I3(axlen_cnt[1]),
        .I4(axlen_cnt[3]),
        .I5(axlen_cnt[5]),
        .O(\axlen_cnt[8]_i_3_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt_reg[0]_1 ),
        .Q(Q),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1__0_n_0 ),
        .Q(axlen_cnt[1]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1__0_n_0 ),
        .Q(axlen_cnt[2]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[3]_i_1__0_n_0 ),
        .Q(axlen_cnt[3]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[4]_i_1__0_n_0 ),
        .Q(axlen_cnt[4]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[5]_i_1_n_0 ),
        .Q(axlen_cnt[5]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[6]_i_1_n_0 ),
        .Q(axlen_cnt[6]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[7]_i_1_n_0 ),
        .Q(axlen_cnt[7]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[8] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[8]_i_2_n_0 ),
        .Q(axlen_cnt[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F2F2F0F0F2F2)) 
    next_pending_r_i_1__0
       (.I0(next_pending_r_reg_n_0),
        .I1(E),
        .I2(next_pending_r_reg_0),
        .I3(next_pending_r_i_3_n_0),
        .I4(next),
        .I5(\axlen_cnt_reg[8]_0 ),
        .O(incr_next_pending));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEF)) 
    next_pending_r_i_3
       (.I0(next_pending_r_i_6_n_0),
        .I1(next_pending_r_i_7_n_0),
        .I2(axlen_cnt[7]),
        .I3(\axlen_cnt[8]_i_3_n_0 ),
        .I4(axlen_cnt[6]),
        .I5(next_pending_r_i_8_n_0),
        .O(next_pending_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    next_pending_r_i_5
       (.I0(next_pending_r_i_9_n_0),
        .I1(axlen_cnt[8]),
        .I2(axlen_cnt[7]),
        .I3(axlen_cnt[6]),
        .I4(axlen_cnt[5]),
        .I5(E),
        .O(\axlen_cnt_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEF)) 
    next_pending_r_i_6
       (.I0(axlen_cnt[8]),
        .I1(axlen_cnt[6]),
        .I2(axlen_cnt[2]),
        .I3(Q),
        .I4(axlen_cnt[1]),
        .I5(axlen_cnt[3]),
        .O(next_pending_r_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFAAFFAB)) 
    next_pending_r_i_7
       (.I0(axlen_cnt[4]),
        .I1(axlen_cnt[2]),
        .I2(Q),
        .I3(axlen_cnt[1]),
        .I4(axlen_cnt[3]),
        .I5(axlen_cnt[5]),
        .O(next_pending_r_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'hB)) 
    next_pending_r_i_8
       (.I0(axlen_cnt[2]),
        .I1(Q),
        .O(next_pending_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_pending_r_i_9
       (.I0(axlen_cnt[4]),
        .I1(axlen_cnt[3]),
        .I2(axlen_cnt[2]),
        .I3(axlen_cnt[1]),
        .O(next_pending_r_i_9_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    s_axburst_eq0_i_1
       (.I0(incr_next_pending),
        .I1(sel_first_i),
        .I2(\axlen_cnt_reg[3]_0 [6]),
        .I3(wrap_next_pending),
        .O(\m_payload_i_reg[39] ));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_incr_cmd" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd_2
   (sel_first_reg_0,
    next_pending_r_reg_0,
    next_pending_r_reg_1,
    \axaddr_incr_reg[11]_0 ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_reg_1,
    E,
    s_axburst_eq0_reg,
    s_axburst_eq0_reg_0,
    wrap_next_pending,
    s_axburst_eq1_reg,
    next_pending_r_reg_2,
    next_pending_r_reg_3,
    \axlen_cnt_reg[3]_0 ,
    O,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3]_0 ,
    si_rs_arvalid,
    Q,
    \axaddr_incr_reg[3]_1 ,
    \axaddr_incr_reg[0]_0 ,
    m_axi_arready);
  output sel_first_reg_0;
  output next_pending_r_reg_0;
  output next_pending_r_reg_1;
  output [11:0]\axaddr_incr_reg[11]_0 ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input s_axburst_eq0_reg;
  input s_axburst_eq0_reg_0;
  input wrap_next_pending;
  input s_axburst_eq1_reg;
  input [0:0]next_pending_r_reg_2;
  input next_pending_r_reg_3;
  input [9:0]\axlen_cnt_reg[3]_0 ;
  input [3:0]O;
  input [3:0]\axaddr_incr_reg[7]_0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input si_rs_arvalid;
  input [1:0]Q;
  input [1:0]\axaddr_incr_reg[3]_1 ;
  input [0:0]\axaddr_incr_reg[0]_0 ;
  input m_axi_arready;

  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire aclk;
  wire \axaddr_incr[0]_i_1__0_n_0 ;
  wire \axaddr_incr[10]_i_1__0_n_0 ;
  wire \axaddr_incr[11]_i_2__0_n_0 ;
  wire \axaddr_incr[1]_i_1__0_n_0 ;
  wire \axaddr_incr[2]_i_1__0_n_0 ;
  wire \axaddr_incr[3]_i_12_n_0 ;
  wire \axaddr_incr[3]_i_13_n_0 ;
  wire \axaddr_incr[3]_i_1__0_n_0 ;
  wire \axaddr_incr[4]_i_1__0_n_0 ;
  wire \axaddr_incr[5]_i_1__0_n_0 ;
  wire \axaddr_incr[6]_i_1__0_n_0 ;
  wire \axaddr_incr[7]_i_1__0_n_0 ;
  wire \axaddr_incr[8]_i_1__0_n_0 ;
  wire \axaddr_incr[9]_i_1__0_n_0 ;
  wire [0:0]\axaddr_incr_reg[0]_0 ;
  wire [11:0]\axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_1 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_2 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_3 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_4 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_5 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_6 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_7 ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [1:0]\axaddr_incr_reg[3]_1 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_3 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_4 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_5 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_6 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_7 ;
  wire [3:0]\axaddr_incr_reg[7]_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_3 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_4 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_5 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_6 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_7 ;
  wire \axlen_cnt[0]_i_1__1_n_0 ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_2__2_n_0 ;
  wire \axlen_cnt[4]_i_1__2_n_0 ;
  wire \axlen_cnt[5]_i_1__0_n_0 ;
  wire \axlen_cnt[5]_i_2__0_n_0 ;
  wire \axlen_cnt[6]_i_1__0_n_0 ;
  wire \axlen_cnt[7]_i_1__0_n_0 ;
  wire \axlen_cnt[8]_i_2__0_n_0 ;
  wire \axlen_cnt[8]_i_3__0_n_0 ;
  wire [9:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire \axlen_cnt_reg_n_0_[8] ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next_pending_r_i_3__0_n_0;
  wire next_pending_r_i_4_n_0;
  wire next_pending_r_i_5__0_n_0;
  wire next_pending_r_i_6__0_n_0;
  wire next_pending_r_i_7__0_n_0;
  wire next_pending_r_i_8__0_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire [0:0]next_pending_r_reg_2;
  wire next_pending_r_reg_3;
  wire next_pending_r_reg_n_0;
  wire s_axburst_eq0_i_2_n_0;
  wire s_axburst_eq0_i_4_n_0;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq0_reg_0;
  wire s_axburst_eq1_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire wrap_next_pending;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_7 ),
        .O(\axaddr_incr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_1__0 
       (.I0(O[2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_5 ),
        .O(\axaddr_incr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2__0 
       (.I0(O[3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_4 ),
        .O(\axaddr_incr[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[1]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_6 ),
        .O(\axaddr_incr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[2]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_5 ),
        .O(\axaddr_incr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0102020202020202)) 
    \axaddr_incr[3]_i_10 
       (.I0(\axlen_cnt_reg[3]_0 [0]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\m_payload_i_reg[3] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_12 
       (.I0(\axaddr_incr_reg[11]_0 [2]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_incr[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_13 
       (.I0(\axaddr_incr_reg[11]_0 [1]),
        .I1(\axlen_cnt_reg[3]_0 [5]),
        .I2(\axlen_cnt_reg[3]_0 [4]),
        .O(\axaddr_incr[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[3]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_4 ),
        .O(\axaddr_incr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \axaddr_incr[3]_i_7 
       (.I0(\axlen_cnt_reg[3]_0 [3]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\m_payload_i_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000AAAA6AAAAAAA)) 
    \axaddr_incr[3]_i_8 
       (.I0(\axlen_cnt_reg[3]_0 [2]),
        .I1(m_axi_arready),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\axlen_cnt_reg[3]_0 [5]),
        .I5(\axlen_cnt_reg[3]_0 [4]),
        .O(\m_payload_i_reg[3] [2]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \axaddr_incr[3]_i_9 
       (.I0(\axlen_cnt_reg[3]_0 [1]),
        .I1(m_axi_arready),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\axlen_cnt_reg[3]_0 [4]),
        .I5(\axlen_cnt_reg[3]_0 [5]),
        .O(\m_payload_i_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_7 ),
        .O(\axaddr_incr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_6 ),
        .O(\axaddr_incr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_5 ),
        .O(\axaddr_incr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_4 ),
        .O(\axaddr_incr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_1__0 
       (.I0(O[0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_7 ),
        .O(\axaddr_incr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_1__0 
       (.I0(O[1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_6 ),
        .O(\axaddr_incr[9]_i_1__0_n_0 ));
  FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[0]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[10]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[11]_i_2__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [11]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[11]_i_4__0 
       (.CI(\axaddr_incr_reg[7]_i_3__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_4__0_n_1 ,\axaddr_incr_reg[11]_i_4__0_n_2 ,\axaddr_incr_reg[11]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_4__0_n_4 ,\axaddr_incr_reg[11]_i_4__0_n_5 ,\axaddr_incr_reg[11]_i_4__0_n_6 ,\axaddr_incr_reg[11]_i_4__0_n_7 }),
        .S(\axaddr_incr_reg[11]_0 [11:8]));
  FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[1]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[2]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[3]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [3]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_3__0_n_0 ,\axaddr_incr_reg[3]_i_3__0_n_1 ,\axaddr_incr_reg[3]_i_3__0_n_2 ,\axaddr_incr_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_incr_reg[11]_0 [3:0]),
        .O({\axaddr_incr_reg[3]_i_3__0_n_4 ,\axaddr_incr_reg[3]_i_3__0_n_5 ,\axaddr_incr_reg[3]_i_3__0_n_6 ,\axaddr_incr_reg[3]_i_3__0_n_7 }),
        .S({\axaddr_incr_reg[3]_1 [1],\axaddr_incr[3]_i_12_n_0 ,\axaddr_incr[3]_i_13_n_0 ,\axaddr_incr_reg[3]_1 [0]}));
  FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[4]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[5]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[6]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[7]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [7]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[7]_i_3__0 
       (.CI(\axaddr_incr_reg[3]_i_3__0_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_3__0_n_0 ,\axaddr_incr_reg[7]_i_3__0_n_1 ,\axaddr_incr_reg[7]_i_3__0_n_2 ,\axaddr_incr_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_3__0_n_4 ,\axaddr_incr_reg[7]_i_3__0_n_5 ,\axaddr_incr_reg[7]_i_3__0_n_6 ,\axaddr_incr_reg[7]_i_3__0_n_7 }),
        .S(\axaddr_incr_reg[11]_0 [7:4]));
  FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[8]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[9]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(si_rs_arvalid),
        .I1(Q[1]),
        .I2(\axlen_cnt_reg[3]_0 [6]),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(next_pending_r_i_4_n_0),
        .O(\axlen_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(next_pending_r_i_4_n_0),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(next_pending_r_reg_2),
        .I4(\axlen_cnt_reg[3]_0 [7]),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF888288828882)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(next_pending_r_i_4_n_0),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(next_pending_r_reg_2),
        .I5(\axlen_cnt_reg[3]_0 [8]),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(next_pending_r_reg_2),
        .I1(\axlen_cnt_reg[3]_0 [9]),
        .I2(next_pending_r_i_4_n_0),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt[3]_i_2__2_n_0 ),
        .O(\axlen_cnt[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_2__2 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \axlen_cnt[4]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .I5(next_pending_r_i_4_n_0),
        .O(\axlen_cnt[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt[5]_i_2__0_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(next_pending_r_i_4_n_0),
        .O(\axlen_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axlen_cnt[5]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt[8]_i_3__0_n_0 ),
        .I1(next_pending_r_i_4_n_0),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .O(\axlen_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt[8]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[7] ),
        .I3(next_pending_r_i_4_n_0),
        .O(\axlen_cnt[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'hFE000100)) 
    \axlen_cnt[8]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt[8]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[7] ),
        .I3(next_pending_r_i_4_n_0),
        .I4(\axlen_cnt_reg_n_0_[8] ),
        .O(\axlen_cnt[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axlen_cnt[8]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .I5(\axlen_cnt_reg_n_0_[5] ),
        .O(\axlen_cnt[8]_i_3__0_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[0]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[3]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[4]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[5]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[6]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[7]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[8]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F0F0F2F2F2F2)) 
    next_pending_r_i_1__2
       (.I0(next_pending_r_reg_n_0),
        .I1(next_pending_r_reg_2),
        .I2(s_axburst_eq0_reg),
        .I3(next_pending_r_i_3__0_n_0),
        .I4(next_pending_r_i_4_n_0),
        .I5(next_pending_r_reg_3),
        .O(incr_next_pending));
  LUT6 #(
    .INIT(64'hFFFFEEEBFFFFFFFF)) 
    next_pending_r_i_3__0
       (.I0(next_pending_r_i_5__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[7] ),
        .I2(\axlen_cnt[8]_i_3__0_n_0 ),
        .I3(\axlen_cnt_reg_n_0_[6] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(next_pending_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    next_pending_r_i_4
       (.I0(next_pending_r_i_6__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[8] ),
        .I2(\axlen_cnt_reg_n_0_[7] ),
        .I3(\axlen_cnt_reg_n_0_[6] ),
        .I4(\axlen_cnt_reg_n_0_[5] ),
        .I5(next_pending_r_reg_2),
        .O(next_pending_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    next_pending_r_i_5__0
       (.I0(next_pending_r_i_7__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(next_pending_r_i_8__0_n_0),
        .I4(\axlen_cnt_reg_n_0_[6] ),
        .I5(\axlen_cnt_reg_n_0_[8] ),
        .O(next_pending_r_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_pending_r_i_6__0
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .O(next_pending_r_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    next_pending_r_i_7__0
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[4] ),
        .O(next_pending_r_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    next_pending_r_i_8__0
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .O(next_pending_r_i_8__0_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF2FFFFFFF20000)) 
    s_axburst_eq0_i_1__0
       (.I0(next_pending_r_reg_n_0),
        .I1(E),
        .I2(s_axburst_eq0_reg),
        .I3(s_axburst_eq0_i_2_n_0),
        .I4(s_axburst_eq0_reg_0),
        .I5(wrap_next_pending),
        .O(next_pending_r_reg_0));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    s_axburst_eq0_i_2
       (.I0(next_pending_r_reg_3),
        .I1(next_pending_r_i_4_n_0),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(s_axburst_eq0_i_4_n_0),
        .I5(next_pending_r_i_5__0_n_0),
        .O(s_axburst_eq0_i_2_n_0));
  LUT3 #(
    .INIT(8'hA9)) 
    s_axburst_eq0_i_4
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt[8]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .O(s_axburst_eq0_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB88B8)) 
    s_axburst_eq1_i_1__0
       (.I0(wrap_next_pending),
        .I1(s_axburst_eq1_reg),
        .I2(next_pending_r_reg_n_0),
        .I3(E),
        .I4(s_axburst_eq0_reg),
        .I5(s_axburst_eq0_i_2_n_0),
        .O(next_pending_r_reg_1));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_r_channel" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_r_channel
   (si_rs_rlast,
    \cnt_read_reg[2] ,
    r_full,
    m_axi_rready,
    out,
    aclk,
    r_push,
    r_rlast,
    si_rs_rready,
    m_axi_rvalid,
    in,
    areset_d1);
  output si_rs_rlast;
  output \cnt_read_reg[2] ;
  output r_full;
  output m_axi_rready;
  output [33:0]out;
  input aclk;
  input r_push;
  input r_rlast;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input areset_d1;

  wire a_full0;
  wire aclk;
  wire areset_d1;
  wire \cnt_read_reg[2] ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire r_full;
  wire r_push;
  wire r_push_r;
  wire r_rlast;
  wire rd_a_full;
  wire rd_data_fifo_0_n_0;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [0:0]trans_in;
  wire transaction_fifo_0_n_1;

  FDRE r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_push),
        .Q(r_push_r),
        .R(1'b0));
  FDRE r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in),
        .R(1'b0));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.E(transaction_fifo_0_n_1),
        .a_full0(a_full0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[1]_0 (rd_data_fifo_0_n_0),
        .\cnt_read_reg[4]_0 (\cnt_read_reg[2] ),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .rd_a_full(rd_a_full),
        .si_rs_rready(si_rs_rready));
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.E(transaction_fifo_0_n_1),
        .a_full0(a_full0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[2]_0 (\cnt_read_reg[2] ),
        .\cnt_read_reg[4]_0 (rd_data_fifo_0_n_0),
        .r_full(r_full),
        .r_push_r(r_push_r),
        .rd_a_full(rd_a_full),
        .si_rs_rlast(si_rs_rlast),
        .si_rs_rready(si_rs_rready),
        .trans_in(trans_in));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm
   (s_ready_i0,
    Q,
    m_valid_i0,
    E,
    areset_d1_reg,
    areset_d1_reg_0,
    areset_d1_reg_1,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    \m_payload_i_reg[39] ,
    sel_first_i,
    D,
    sel_first_reg,
    \m_payload_i_reg[11] ,
    m_axi_arvalid,
    \FSM_sequential_state_reg[1]_1 ,
    si_rs_arvalid,
    s_axi_arvalid,
    m_valid_i_reg,
    m_axi_arready,
    areset_d1,
    sel_first_reg_0,
    \axaddr_incr_reg[0] ,
    sel_first_reg_1,
    s_axburst_eq1_reg,
    \wrap_cnt_r_reg[0] ,
    axaddr_offset,
    \wrap_cnt_r_reg[0]_0 ,
    r_full,
    next_pending,
    O,
    \axaddr_wrap_reg[11] ,
    \axaddr_wrap_reg[7] ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_wrap_reg[11]_1 ,
    aclk);
  output s_ready_i0;
  output [1:0]Q;
  output m_valid_i0;
  output [0:0]E;
  output areset_d1_reg;
  output areset_d1_reg_0;
  output areset_d1_reg_1;
  output [0:0]\FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[1]_0 ;
  output \m_payload_i_reg[39] ;
  output sel_first_i;
  output [0:0]D;
  output [0:0]sel_first_reg;
  output [11:0]\m_payload_i_reg[11] ;
  output m_axi_arvalid;
  output [0:0]\FSM_sequential_state_reg[1]_1 ;
  input si_rs_arvalid;
  input s_axi_arvalid;
  input m_valid_i_reg;
  input m_axi_arready;
  input areset_d1;
  input sel_first_reg_0;
  input \axaddr_incr_reg[0] ;
  input sel_first_reg_1;
  input [12:0]s_axburst_eq1_reg;
  input [0:0]\wrap_cnt_r_reg[0] ;
  input [0:0]axaddr_offset;
  input \wrap_cnt_r_reg[0]_0 ;
  input r_full;
  input next_pending;
  input [3:0]O;
  input [11:0]\axaddr_wrap_reg[11] ;
  input [3:0]\axaddr_wrap_reg[7] ;
  input [3:0]\axaddr_wrap_reg[11]_0 ;
  input \axaddr_wrap_reg[11]_1 ;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_1 ;
  wire [3:0]O;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire areset_d1_reg;
  wire areset_d1_reg_0;
  wire areset_d1_reg_1;
  wire \axaddr_incr_reg[0] ;
  wire [0:0]axaddr_offset;
  wire \axaddr_wrap[11]_i_2__0_n_0 ;
  wire \axaddr_wrap[11]_i_4_n_0 ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [3:0]\axaddr_wrap_reg[11]_0 ;
  wire \axaddr_wrap_reg[11]_1 ;
  wire [3:0]\axaddr_wrap_reg[7] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[39] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire next_pending;
  wire [1:0]next_state__0;
  wire r_full;
  wire [12:0]s_axburst_eq1_reg;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire sel_first_i;
  wire [0:0]sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire [0:0]\wrap_cnt_r_reg[0] ;
  wire \wrap_cnt_r_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT5 #(
    .INIT(32'h51DDFFFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(r_full),
        .I1(Q[0]),
        .I2(next_pending),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .O(next_state__0[0]));
  LUT6 #(
    .INIT(64'hCE02CECECCCCCCCC)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(si_rs_arvalid),
        .I1(Q[1]),
        .I2(r_full),
        .I3(next_pending),
        .I4(m_axi_arready),
        .I5(Q[0]),
        .O(next_state__0[1]));
  (* FSM_ENCODED_STATES = "SM_IDLE:01,SM_DONE:00,SM_CMD_ACCEPTED:10,SM_CMD_EN:11" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0[0]),
        .Q(Q[0]),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "SM_IDLE:01,SM_DONE:00,SM_CMD_ACCEPTED:10,SM_CMD_EN:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0[1]),
        .Q(Q[1]),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \axaddr_incr[11]_i_1__0 
       (.I0(\axaddr_incr_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axi_arready),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[0]_i_1 
       (.I0(s_axburst_eq1_reg[0]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(O[0]),
        .I4(\axaddr_wrap_reg[11] [0]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[10]_i_1 
       (.I0(s_axburst_eq1_reg[10]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[11]_0 [2]),
        .I4(\axaddr_wrap_reg[11] [10]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[11]_i_1 
       (.I0(s_axburst_eq1_reg[11]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[11]_0 [3]),
        .I4(\axaddr_wrap_reg[11] [11]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \axaddr_wrap[11]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(m_axi_arready),
        .I3(\axaddr_wrap_reg[11]_1 ),
        .O(\axaddr_wrap[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axaddr_wrap[11]_i_4 
       (.I0(\axaddr_wrap_reg[11]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axi_arready),
        .O(\axaddr_wrap[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[1]_i_1 
       (.I0(s_axburst_eq1_reg[1]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(O[1]),
        .I4(\axaddr_wrap_reg[11] [1]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[2]_i_1 
       (.I0(s_axburst_eq1_reg[2]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(O[2]),
        .I4(\axaddr_wrap_reg[11] [2]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[3]_i_1 
       (.I0(s_axburst_eq1_reg[3]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(O[3]),
        .I4(\axaddr_wrap_reg[11] [3]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[4]_i_1 
       (.I0(s_axburst_eq1_reg[4]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[7] [0]),
        .I4(\axaddr_wrap_reg[11] [4]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[5]_i_1 
       (.I0(s_axburst_eq1_reg[5]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[7] [1]),
        .I4(\axaddr_wrap_reg[11] [5]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[6]_i_1 
       (.I0(s_axburst_eq1_reg[6]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[7] [2]),
        .I4(\axaddr_wrap_reg[11] [6]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[7]_i_1 
       (.I0(s_axburst_eq1_reg[7]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[7] [3]),
        .I4(\axaddr_wrap_reg[11] [7]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[8]_i_1 
       (.I0(s_axburst_eq1_reg[8]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[11]_0 [0]),
        .I4(\axaddr_wrap_reg[11] [8]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[9]_i_1 
       (.I0(s_axburst_eq1_reg[9]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[11]_0 [1]),
        .I4(\axaddr_wrap_reg[11] [9]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [9]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \axlen_cnt[8]_i_1__0 
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(si_rs_arvalid),
        .I3(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_arvalid_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \m_payload_i[31]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .O(\FSM_sequential_state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    m_valid_i_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .I3(m_valid_i_reg),
        .I4(s_axi_arvalid),
        .O(m_valid_i0));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h80)) 
    r_push_r_i_1
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'hEEFEFFFF)) 
    s_axburst_eq0_i_3
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(areset_d1),
        .I2(sel_first_reg_1),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s_axburst_eq1_reg[12]),
        .O(areset_d1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    s_axburst_eq1_i_2
       (.I0(s_axburst_eq1_reg[12]),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(areset_d1),
        .I3(sel_first_reg_1),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .O(\m_payload_i_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'h1FFF1F1F)) 
    s_ready_i_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .I3(s_axi_arvalid),
        .I4(m_valid_i_reg),
        .O(s_ready_i0));
  LUT6 #(
    .INIT(64'hAFFFFFFFAAEEAAAA)) 
    sel_first_i_1__2
       (.I0(areset_d1),
        .I1(si_rs_arvalid),
        .I2(m_axi_arready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sel_first_reg_0),
        .O(areset_d1_reg));
  LUT6 #(
    .INIT(64'hAFFFFFFFAAEEAAAA)) 
    sel_first_i_1__3
       (.I0(areset_d1),
        .I1(si_rs_arvalid),
        .I2(m_axi_arready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\axaddr_incr_reg[0] ),
        .O(areset_d1_reg_0));
  LUT6 #(
    .INIT(64'hF4FCF4FCFFFCFCFC)) 
    sel_first_i_1__4
       (.I0(m_axi_arready),
        .I1(sel_first_reg_1),
        .I2(areset_d1),
        .I3(Q[0]),
        .I4(si_rs_arvalid),
        .I5(Q[1]),
        .O(sel_first_i));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(Q[0]),
        .I1(si_rs_arvalid),
        .I2(Q[1]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h755545558AAA8AAA)) 
    \wrap_cnt_r[0]_i_1__0 
       (.I0(\wrap_cnt_r_reg[0] ),
        .I1(Q[1]),
        .I2(si_rs_arvalid),
        .I3(Q[0]),
        .I4(axaddr_offset),
        .I5(\wrap_cnt_r_reg[0]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_simple_fifo" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo
   (\cnt_read_reg[1]_0 ,
    addr,
    SR,
    bresp_push,
    \cnt_read_reg[1]_1 ,
    areset_d1,
    Q,
    mhandshake_r,
    b_push,
    in,
    aclk,
    shandshake_r);
  output \cnt_read_reg[1]_0 ;
  output [1:0]addr;
  output [0:0]SR;
  output bresp_push;
  output \cnt_read_reg[1]_1 ;
  input areset_d1;
  input [7:0]Q;
  input mhandshake_r;
  input b_push;
  input [3:0]in;
  input aclk;
  input shandshake_r;

  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [1:0]addr;
  wire areset_d1;
  wire b_push;
  wire bresp_push;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[1]_1 ;
  wire [3:0]in;
  wire \memory_reg[3][0]_srl4_i_2__0_n_0 ;
  wire \memory_reg[3][0]_srl4_i_3__0_n_0 ;
  wire \memory_reg[3][0]_srl4_n_0 ;
  wire \memory_reg[3][1]_srl4_n_0 ;
  wire \memory_reg[3][2]_srl4_n_0 ;
  wire \memory_reg[3][3]_srl4_n_0 ;
  wire mhandshake_r;
  wire shandshake_r;

  LUT2 #(
    .INIT(4'hE)) 
    \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(bresp_push),
        .O(SR));
  LUT2 #(
    .INIT(4'h7)) 
    bvalid_i_i_3
       (.I0(addr[1]),
        .I1(addr[0]),
        .O(\cnt_read_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(shandshake_r),
        .I1(b_push),
        .I2(addr[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1 
       (.I0(addr[0]),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(addr[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(addr[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(addr[1]),
        .S(areset_d1));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\memory_reg[3][0]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \memory_reg[3][0]_srl4_i_1 
       (.I0(\memory_reg[3][0]_srl4_i_2__0_n_0 ),
        .I1(Q[2]),
        .I2(\memory_reg[3][2]_srl4_n_0 ),
        .I3(Q[1]),
        .I4(\memory_reg[3][1]_srl4_n_0 ),
        .I5(\memory_reg[3][0]_srl4_i_3__0_n_0 ),
        .O(bresp_push));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \memory_reg[3][0]_srl4_i_2 
       (.I0(addr[1]),
        .I1(addr[0]),
        .O(\cnt_read_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT5 #(
    .INIT(32'h00040404)) 
    \memory_reg[3][0]_srl4_i_2__0 
       (.I0(Q[6]),
        .I1(mhandshake_r),
        .I2(Q[7]),
        .I3(addr[0]),
        .I4(addr[1]),
        .O(\memory_reg[3][0]_srl4_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \memory_reg[3][0]_srl4_i_3__0 
       (.I0(\memory_reg[3][3]_srl4_n_0 ),
        .I1(Q[3]),
        .I2(\memory_reg[3][0]_srl4_n_0 ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\memory_reg[3][0]_srl4_i_3__0_n_0 ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\memory_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[2]),
        .Q(\memory_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[3]),
        .Q(\memory_reg[3][3]_srl4_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_simple_fifo" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0
   (areset_d1_reg,
    m_axi_bready,
    mhandshake,
    out,
    areset_d1,
    bvalid_i_reg,
    shandshake_r,
    si_rs_bready,
    si_rs_bvalid,
    mhandshake_r,
    m_axi_bvalid,
    bresp_push,
    in,
    aclk);
  output areset_d1_reg;
  output m_axi_bready;
  output mhandshake;
  output [1:0]out;
  input areset_d1;
  input bvalid_i_reg;
  input shandshake_r;
  input si_rs_bready;
  input si_rs_bvalid;
  input mhandshake_r;
  input m_axi_bvalid;
  input bresp_push;
  input [1:0]in;
  input aclk;

  wire aclk;
  wire areset_d1;
  wire areset_d1_reg;
  wire bresp_push;
  wire bvalid_i_i_2_n_0;
  wire bvalid_i_reg;
  wire [1:0]cnt_read;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire [1:0]in;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [1:0]out;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

  LUT6 #(
    .INIT(64'h0000555500400040)) 
    bvalid_i_i_1
       (.I0(areset_d1),
        .I1(bvalid_i_i_2_n_0),
        .I2(bvalid_i_reg),
        .I3(shandshake_r),
        .I4(si_rs_bready),
        .I5(si_rs_bvalid),
        .O(areset_d1_reg));
  LUT2 #(
    .INIT(4'h7)) 
    bvalid_i_i_2
       (.I0(cnt_read[0]),
        .I1(cnt_read[1]),
        .O(bvalid_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(shandshake_r),
        .I1(bresp_push),
        .I2(cnt_read[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read[0]),
        .I1(bresp_push),
        .I2(shandshake_r),
        .I3(cnt_read[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_bready_INST_0
       (.I0(cnt_read[1]),
        .I1(cnt_read[0]),
        .I2(mhandshake_r),
        .O(m_axi_bready));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    mhandshake_r_i_1
       (.I0(mhandshake_r),
        .I1(m_axi_bvalid),
        .I2(cnt_read[1]),
        .I3(cnt_read[0]),
        .O(mhandshake));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_simple_fifo" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1
   (\cnt_read_reg[1]_0 ,
    m_axi_rready,
    rd_a_full,
    a_full0,
    out,
    \cnt_read_reg[4]_0 ,
    si_rs_rready,
    m_axi_rvalid,
    in,
    aclk,
    areset_d1,
    E);
  output \cnt_read_reg[1]_0 ;
  output m_axi_rready;
  output rd_a_full;
  output a_full0;
  output [33:0]out;
  input \cnt_read_reg[4]_0 ;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input aclk;
  input areset_d1;
  input [0:0]E;

  wire [0:0]E;
  wire a_full0;
  wire aclk;
  wire areset_d1;
  wire cnt_read10_out;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2__0_n_0 ;
  wire \cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[4]_0 ;
  wire [4:0]cnt_read_reg__0;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire rd_a_full;
  wire si_rs_rready;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT5 #(
    .INIT(32'h7000C000)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(cnt_read_reg__0[0]),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[4]),
        .I3(cnt_read_reg__0[3]),
        .I4(cnt_read_reg__0[1]),
        .O(rd_a_full));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[1]_i_1__0 
       (.I0(cnt_read_reg__0[1]),
        .I1(cnt_read_reg__0[0]),
        .I2(cnt_read10_out),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \cnt_read[2]_i_1__0 
       (.I0(cnt_read_reg__0[2]),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[0]),
        .I3(cnt_read10_out),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \cnt_read[3]_i_1__0 
       (.I0(cnt_read_reg__0[3]),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[1]),
        .I3(cnt_read_reg__0[0]),
        .I4(cnt_read10_out),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \cnt_read[4]_i_2__0 
       (.I0(cnt_read_reg__0[4]),
        .I1(cnt_read_reg__0[3]),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[1]),
        .I4(cnt_read_reg__0[0]),
        .I5(cnt_read10_out),
        .O(\cnt_read[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4080C080FFFFFFFF)) 
    \cnt_read[4]_i_3__0 
       (.I0(cnt_read_reg__0[1]),
        .I1(cnt_read_reg__0[3]),
        .I2(cnt_read_reg__0[4]),
        .I3(cnt_read_reg__0[2]),
        .I4(cnt_read_reg__0[0]),
        .I5(m_axi_rvalid),
        .O(\cnt_read_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \cnt_read[4]_i_4 
       (.I0(\cnt_read_reg[1]_0 ),
        .I1(\cnt_read_reg[4]_0 ),
        .I2(si_rs_rready),
        .O(cnt_read10_out));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[3]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[4]_i_2__0_n_0 ),
        .Q(cnt_read_reg__0[4]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'hBF7F3F7F)) 
    m_axi_rready_INST_0
       (.I0(cnt_read_reg__0[1]),
        .I1(cnt_read_reg__0[3]),
        .I2(cnt_read_reg__0[4]),
        .I3(cnt_read_reg__0[2]),
        .I4(cnt_read_reg__0[0]),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    m_valid_i_i_3
       (.I0(cnt_read_reg__0[1]),
        .I1(cnt_read_reg__0[3]),
        .I2(cnt_read_reg__0[4]),
        .I3(cnt_read_reg__0[2]),
        .I4(cnt_read_reg__0[0]),
        .O(a_full0));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h80AAAAAA0AAAAAAA)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(cnt_read_reg__0[0]),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[4]),
        .I4(cnt_read_reg__0[3]),
        .I5(cnt_read_reg__0[1]),
        .O(wr_en0));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read_reg__0),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_simple_fifo" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2
   (si_rs_rlast,
    E,
    \cnt_read_reg[2]_0 ,
    r_full,
    r_push_r,
    trans_in,
    aclk,
    si_rs_rready,
    \cnt_read_reg[4]_0 ,
    a_full0,
    rd_a_full,
    areset_d1);
  output si_rs_rlast;
  output [0:0]E;
  output \cnt_read_reg[2]_0 ;
  output r_full;
  input r_push_r;
  input [0:0]trans_in;
  input aclk;
  input si_rs_rready;
  input \cnt_read_reg[4]_0 ;
  input a_full0;
  input rd_a_full;
  input areset_d1;

  wire [0:0]E;
  wire a_full0;
  wire aclk;
  wire areset_d1;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[4]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire \cnt_read_reg[2]_0 ;
  wire \cnt_read_reg[4]_0 ;
  wire [4:0]cnt_read_reg__0;
  wire r_full;
  wire r_push_r;
  wire rd_a_full;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [0:0]trans_in;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4080C080)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(cnt_read_reg__0[2]),
        .I1(cnt_read_reg__0[4]),
        .I2(cnt_read_reg__0[3]),
        .I3(cnt_read_reg__0[1]),
        .I4(cnt_read_reg__0[0]),
        .I5(rd_a_full),
        .O(r_full));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__0 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read_reg__0[1]),
        .I1(cnt_read_reg__0[0]),
        .I2(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \cnt_read[2]_i_1 
       (.I0(cnt_read_reg__0[2]),
        .I1(cnt_read_reg__0[0]),
        .I2(cnt_read_reg__0[1]),
        .I3(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \cnt_read[3]_i_1 
       (.I0(cnt_read_reg__0[3]),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[0]),
        .I3(cnt_read_reg__0[1]),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \cnt_read[4]_i_1 
       (.I0(si_rs_rready),
        .I1(\cnt_read_reg[2]_0 ),
        .I2(\cnt_read_reg[4]_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt_read[4]_i_1__0 
       (.I0(si_rs_rready),
        .I1(\cnt_read_reg[2]_0 ),
        .I2(r_push_r),
        .O(\cnt_read[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \cnt_read[4]_i_2 
       (.I0(cnt_read_reg__0[4]),
        .I1(cnt_read_reg__0[3]),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[0]),
        .I4(cnt_read_reg__0[1]),
        .I5(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \cnt_read[4]_i_3 
       (.I0(\cnt_read_reg[2]_0 ),
        .I1(si_rs_rready),
        .I2(r_push_r),
        .O(\cnt_read[4]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read_reg__0[3]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[4]_i_2_n_0 ),
        .Q(cnt_read_reg__0[4]),
        .S(areset_d1));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    m_valid_i_i_2
       (.I0(cnt_read_reg__0[2]),
        .I1(cnt_read_reg__0[4]),
        .I2(cnt_read_reg__0[3]),
        .I3(cnt_read_reg__0[1]),
        .I4(cnt_read_reg__0[0]),
        .I5(a_full0),
        .O(\cnt_read_reg[2]_0 ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_interconnect_0/s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A(cnt_read_reg__0),
        .CE(r_push_r),
        .CLK(aclk),
        .D(trans_in),
        .Q(si_rs_rlast),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm
   (E,
    next,
    Q,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    sel_first_i,
    D,
    \state_reg[1]_2 ,
    \wrap_second_len_r_reg[0] ,
    \state_reg[1]_3 ,
    m_valid_i_reg,
    b_push,
    m_axi_awvalid,
    si_rs_awvalid,
    areset_d1,
    sel_first,
    sel_first_reg,
    sel_first_reg_0,
    \axlen_cnt_reg[0] ,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[0]_1 ,
    \axlen_cnt_reg[0]_2 ,
    \axlen_cnt_reg[0]_3 ,
    \wrap_cnt_r_reg[0] ,
    \wrap_cnt_r_reg[0]_0 ,
    \wrap_cnt_r_reg[0]_1 ,
    \state_reg[0]_0 ,
    m_axi_awready,
    \state_reg[0]_1 ,
    cnt_read,
    aclk);
  output [0:0]E;
  output next;
  output [1:0]Q;
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  output sel_first_i;
  output [0:0]D;
  output [0:0]\state_reg[1]_2 ;
  output [0:0]\wrap_second_len_r_reg[0] ;
  output [0:0]\state_reg[1]_3 ;
  output [0:0]m_valid_i_reg;
  output b_push;
  output m_axi_awvalid;
  input si_rs_awvalid;
  input areset_d1;
  input sel_first;
  input sel_first_reg;
  input sel_first_reg_0;
  input [0:0]\axlen_cnt_reg[0] ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input \axlen_cnt_reg[0]_1 ;
  input [0:0]\axlen_cnt_reg[0]_2 ;
  input \axlen_cnt_reg[0]_3 ;
  input [0:0]\wrap_cnt_r_reg[0] ;
  input [0:0]\wrap_cnt_r_reg[0]_0 ;
  input \wrap_cnt_r_reg[0]_1 ;
  input \state_reg[0]_0 ;
  input m_axi_awready;
  input \state_reg[0]_1 ;
  input [1:0]cnt_read;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[0]_1 ;
  wire [0:0]\axlen_cnt_reg[0]_2 ;
  wire \axlen_cnt_reg[0]_3 ;
  wire b_push;
  wire [1:0]cnt_read;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [0:0]m_valid_i_reg;
  wire next;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire si_rs_awvalid;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire [0:0]\state_reg[1]_2 ;
  wire [0:0]\state_reg[1]_3 ;
  wire [0:0]\wrap_cnt_r_reg[0] ;
  wire [0:0]\wrap_cnt_r_reg[0]_0 ;
  wire \wrap_cnt_r_reg[0]_1 ;
  wire [0:0]\wrap_second_len_r_reg[0] ;

  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(\axlen_cnt_reg[0] ),
        .I4(\axlen_cnt_reg[0]_0 ),
        .I5(\axlen_cnt_reg[0]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(\axlen_cnt_reg[0] ),
        .I4(\axlen_cnt_reg[0]_2 ),
        .I5(\axlen_cnt_reg[0]_3 ),
        .O(\state_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \axlen_cnt[8]_i_1 
       (.I0(next),
        .I1(Q[0]),
        .I2(si_rs_awvalid),
        .I3(Q[1]),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_awvalid));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1 
       (.I0(b_push),
        .I1(si_rs_awvalid),
        .O(m_valid_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    \memory_reg[3][0]_srl4_i_1__0 
       (.I0(\state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axi_awready),
        .I4(\state_reg[0]_0 ),
        .O(b_push));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT5 #(
    .INIT(32'h00F0F8F0)) 
    next_pending_r_i_4__0
       (.I0(\state_reg[0]_0 ),
        .I1(m_axi_awready),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\state_reg[0]_1 ),
        .O(next));
  LUT6 #(
    .INIT(64'hFF04FFFFFF04FF04)) 
    sel_first_i_1
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(areset_d1),
        .I4(next),
        .I5(sel_first),
        .O(\state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF04FF04)) 
    sel_first_i_1__0
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(areset_d1),
        .I4(next),
        .I5(sel_first_reg),
        .O(\state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
    sel_first_i_1__1
       (.I0(next),
        .I1(sel_first_reg_0),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hFFAFFFCC000FFFCC)) 
    \state[0]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(si_rs_awvalid),
        .I2(m_axi_awready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\state_reg[0]_1 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000044C40000)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(m_axi_awready),
        .I2(cnt_read[1]),
        .I3(cnt_read[0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .O(\state_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h55755545AA8AAA8A)) 
    \wrap_cnt_r[0]_i_1 
       (.I0(\wrap_cnt_r_reg[0] ),
        .I1(Q[0]),
        .I2(si_rs_awvalid),
        .I3(Q[1]),
        .I4(\wrap_cnt_r_reg[0]_0 ),
        .I5(\wrap_cnt_r_reg[0]_1 ),
        .O(\wrap_second_len_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_wrap_cmd" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd
   (wrap_next_pending,
    sel_first,
    \m_payload_i_reg[39] ,
    \axlen_cnt_reg[3]_0 ,
    Q,
    sel_first_reg_0,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    aclk,
    sel_first_reg_1,
    next,
    \axlen_cnt_reg[3]_1 ,
    sel_first_i,
    incr_next_pending,
    E,
    next_pending_r_reg_0,
    \m_axi_awaddr[0]_INST_0 ,
    \axaddr_offset_r_reg[3]_1 ,
    \wrap_cnt_r_reg[1]_0 ,
    \axaddr_wrap_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_wrap_reg[0]_0 ,
    \axlen_cnt_reg[0]_0 ,
    D,
    \wrap_boundary_axaddr_r_reg[6]_0 );
  output wrap_next_pending;
  output sel_first;
  output \m_payload_i_reg[39] ;
  output \axlen_cnt_reg[3]_0 ;
  output [0:0]Q;
  output sel_first_reg_0;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [11:0]\axaddr_wrap_reg[11]_0 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  input aclk;
  input sel_first_reg_1;
  input next;
  input [18:0]\axlen_cnt_reg[3]_1 ;
  input sel_first_i;
  input incr_next_pending;
  input [0:0]E;
  input next_pending_r_reg_0;
  input \m_axi_awaddr[0]_INST_0 ;
  input [3:0]\axaddr_offset_r_reg[3]_1 ;
  input \wrap_cnt_r_reg[1]_0 ;
  input [1:0]\axaddr_wrap_reg[3]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]\axaddr_wrap_reg[0]_0 ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [2:0]D;
  input [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [3:0]\axaddr_offset_r_reg[3]_1 ;
  wire [11:0]axaddr_wrap0;
  wire axaddr_wrap1;
  wire \axaddr_wrap[0]_i_1__0_n_0 ;
  wire \axaddr_wrap[10]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_4__0_n_0 ;
  wire \axaddr_wrap[1]_i_1__0_n_0 ;
  wire \axaddr_wrap[2]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[4]_i_1__0_n_0 ;
  wire \axaddr_wrap[5]_i_1__0_n_0 ;
  wire \axaddr_wrap[6]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_1__0_n_0 ;
  wire \axaddr_wrap[8]_i_1__0_n_0 ;
  wire \axaddr_wrap[9]_i_1__0_n_0 ;
  wire [0:0]\axaddr_wrap_reg[0]_0 ;
  wire [11:0]\axaddr_wrap_reg[11]_0 ;
  wire \axaddr_wrap_reg[11]_i_3_n_1 ;
  wire \axaddr_wrap_reg[11]_i_3_n_2 ;
  wire \axaddr_wrap_reg[11]_i_3_n_3 ;
  wire [1:0]\axaddr_wrap_reg[3]_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2_n_3 ;
  wire \axlen_cnt[1]_i_1_n_0 ;
  wire \axlen_cnt[2]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_3_n_0 ;
  wire \axlen_cnt[4]_i_1_n_0 ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire [18:0]\axlen_cnt_reg[3]_1 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire incr_next_pending;
  wire \m_axi_awaddr[0]_INST_0 ;
  wire \m_payload_i_reg[39] ;
  wire next;
  wire next_pending_r_i_2__2_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_n_0;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire [1:1]wrap_cnt;
  wire [3:0]wrap_cnt_r;
  wire \wrap_cnt_r_reg[1]_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED ;

  FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[0]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [0]),
        .I3(axaddr_wrap0[0]),
        .I4(wrap_boundary_axaddr_r[0]),
        .O(\axaddr_wrap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[10]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [10]),
        .I3(axaddr_wrap0[10]),
        .I4(wrap_boundary_axaddr_r[10]),
        .O(\axaddr_wrap[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[11]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [11]),
        .I3(axaddr_wrap0[11]),
        .I4(wrap_boundary_axaddr_r[11]),
        .O(\axaddr_wrap[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0802)) 
    \axaddr_wrap[11]_i_2 
       (.I0(\axaddr_wrap[11]_i_4__0_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(wrap_cnt_r[2]),
        .O(axaddr_wrap1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axaddr_wrap[11]_i_4__0 
       (.I0(wrap_cnt_r[0]),
        .I1(Q),
        .I2(wrap_cnt_r[3]),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(wrap_cnt_r[1]),
        .O(\axaddr_wrap[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[1]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [1]),
        .I3(axaddr_wrap0[1]),
        .I4(wrap_boundary_axaddr_r[1]),
        .O(\axaddr_wrap[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[2]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [2]),
        .I3(axaddr_wrap0[2]),
        .I4(wrap_boundary_axaddr_r[2]),
        .O(\axaddr_wrap[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[3]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [3]),
        .I3(axaddr_wrap0[3]),
        .I4(wrap_boundary_axaddr_r[3]),
        .O(\axaddr_wrap[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg[11]_0 [2]),
        .I1(\axlen_cnt_reg[3]_1 [12]),
        .I2(\axlen_cnt_reg[3]_1 [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg[11]_0 [1]),
        .I1(\axlen_cnt_reg[3]_1 [13]),
        .I2(\axlen_cnt_reg[3]_1 [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[4]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [4]),
        .I3(axaddr_wrap0[4]),
        .I4(wrap_boundary_axaddr_r[4]),
        .O(\axaddr_wrap[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[5]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [5]),
        .I3(axaddr_wrap0[5]),
        .I4(wrap_boundary_axaddr_r[5]),
        .O(\axaddr_wrap[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[6]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [6]),
        .I3(axaddr_wrap0[6]),
        .I4(wrap_boundary_axaddr_r[6]),
        .O(\axaddr_wrap[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[7]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [7]),
        .I3(axaddr_wrap0[7]),
        .I4(wrap_boundary_axaddr_r[7]),
        .O(\axaddr_wrap[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[8]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [8]),
        .I3(axaddr_wrap0[8]),
        .I4(wrap_boundary_axaddr_r[8]),
        .O(\axaddr_wrap[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[9]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [9]),
        .I3(axaddr_wrap0[9]),
        .I4(wrap_boundary_axaddr_r[9]),
        .O(\axaddr_wrap[9]_i_1__0_n_0 ));
  FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[0]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[10]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[11]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [11]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_3 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_3_n_1 ,\axaddr_wrap_reg[11]_i_3_n_2 ,\axaddr_wrap_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S(\axaddr_wrap_reg[11]_0 [11:8]));
  FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[1]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[2]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[3]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [3]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\axaddr_wrap_reg[3]_i_2_n_1 ,\axaddr_wrap_reg[3]_i_2_n_2 ,\axaddr_wrap_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_wrap_reg[11]_0 [3:0]),
        .O(axaddr_wrap0[3:0]),
        .S({\axaddr_wrap_reg[3]_0 [1],\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap_reg[3]_0 [0]}));
  FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[4]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[5]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[6]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[7]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [7]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\axaddr_wrap_reg[7]_i_2_n_1 ,\axaddr_wrap_reg[7]_i_2_n_2 ,\axaddr_wrap_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S(\axaddr_wrap_reg[11]_0 [7:4]));
  FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[8]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[9]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \axlen_cnt[1]_i_1 
       (.I0(\axlen_cnt_reg[3]_0 ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(Q),
        .I3(E),
        .I4(\axlen_cnt_reg[3]_1 [16]),
        .O(\axlen_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF888288828882)) 
    \axlen_cnt[2]_i_1 
       (.I0(\axlen_cnt_reg[3]_0 ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(Q),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(\axlen_cnt_reg[3]_1 [17]),
        .O(\axlen_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \axlen_cnt[3]_i_1 
       (.I0(E),
        .I1(\axlen_cnt_reg[3]_1 [18]),
        .I2(\axlen_cnt_reg[3]_0 ),
        .I3(\axlen_cnt[3]_i_3_n_0 ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \axlen_cnt[3]_i_2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .O(\axlen_cnt_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_3 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(Q),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F00000F0E0)) 
    \axlen_cnt[4]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(Q),
        .O(\axlen_cnt[4]_i_1_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt_reg[0]_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[3]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[4]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \m_axi_awaddr[11]_INST_0_i_3 
       (.I0(sel_first),
        .I1(\axlen_cnt_reg[3]_1 [15]),
        .I2(\m_axi_awaddr[0]_INST_0 ),
        .I3(\axlen_cnt_reg[3]_1 [14]),
        .O(sel_first_reg_0));
  LUT5 #(
    .INIT(32'hFFF2F0F2)) 
    next_pending_r_i_1
       (.I0(next_pending_r_reg_n_0),
        .I1(E),
        .I2(next_pending_r_reg_0),
        .I3(next),
        .I4(next_pending_r_i_2__2_n_0),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    next_pending_r_i_2__2
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_i_2__2_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1
       (.I0(wrap_next_pending),
        .I1(sel_first_i),
        .I2(\axlen_cnt_reg[3]_1 [15]),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39] ));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC50FCA00)) 
    \wrap_cnt_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(\axaddr_offset_r_reg[3]_1 [1]),
        .I2(E),
        .I3(\wrap_cnt_r_reg[1]_0 ),
        .I4(\wrap_second_len_r_reg[3]_0 [1]),
        .O(wrap_cnt));
  FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cnt),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_18_b2s_wrap_cmd" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3
   (wrap_next_pending,
    sel_first_reg_0,
    \axlen_cnt_reg[2]_0 ,
    sel_first_reg_1,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_wrap_reg[3]_0 ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_wrap_reg[7]_0 ,
    \axaddr_wrap_reg[11]_1 ,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[11]_0 ,
    aclk,
    sel_first_reg_2,
    \wrap_boundary_axaddr_r_reg[11]_1 ,
    next_pending_r_reg_0,
    next_pending_r_reg_1,
    \axlen_cnt_reg[3]_0 ,
    \m_axi_araddr[0]_INST_0 ,
    si_rs_arvalid,
    Q,
    axaddr_offset,
    \wrap_cnt_r_reg[1]_0 ,
    S,
    D,
    E,
    \wrap_cnt_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6]_0 ,
    \axaddr_wrap_reg[11]_2 );
  output wrap_next_pending;
  output sel_first_reg_0;
  output \axlen_cnt_reg[2]_0 ;
  output sel_first_reg_1;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [3:0]\axaddr_wrap_reg[3]_0 ;
  output [11:0]\axaddr_wrap_reg[11]_0 ;
  output [3:0]\axaddr_wrap_reg[7]_0 ;
  output [3:0]\axaddr_wrap_reg[11]_1 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  input aclk;
  input sel_first_reg_2;
  input [0:0]\wrap_boundary_axaddr_r_reg[11]_1 ;
  input next_pending_r_reg_0;
  input next_pending_r_reg_1;
  input [12:0]\axlen_cnt_reg[3]_0 ;
  input \m_axi_araddr[0]_INST_0 ;
  input si_rs_arvalid;
  input [0:0]Q;
  input [3:0]axaddr_offset;
  input \wrap_cnt_r_reg[1]_0 ;
  input [1:0]S;
  input [3:0]D;
  input [0:0]E;
  input [2:0]\wrap_cnt_r_reg[3]_0 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  input [11:0]\axaddr_wrap_reg[11]_2 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire aclk;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_wrap[11]_i_6_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire [11:0]\axaddr_wrap_reg[11]_0 ;
  wire [3:0]\axaddr_wrap_reg[11]_1 ;
  wire [11:0]\axaddr_wrap_reg[11]_2 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_1 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_2 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_3 ;
  wire [3:0]\axaddr_wrap_reg[3]_0 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_3 ;
  wire [3:0]\axaddr_wrap_reg[7]_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_3 ;
  wire \axlen_cnt[0]_i_1__2_n_0 ;
  wire \axlen_cnt[1]_i_1__1_n_0 ;
  wire \axlen_cnt[2]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_2__1_n_0 ;
  wire \axlen_cnt[3]_i_3__0_n_0 ;
  wire \axlen_cnt[4]_i_1__1_n_0 ;
  wire \axlen_cnt_reg[2]_0 ;
  wire [12:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \m_axi_araddr[0]_INST_0 ;
  wire next_pending_r_i_2__1_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire next_pending_r_reg_n_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_arvalid;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  wire [0:0]\wrap_boundary_axaddr_r_reg[11]_1 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire \wrap_cnt_r[1]_i_1__0_n_0 ;
  wire \wrap_cnt_r_reg[1]_0 ;
  wire [2:0]\wrap_cnt_r_reg[3]_0 ;
  wire \wrap_cnt_r_reg_n_0_[0] ;
  wire \wrap_cnt_r_reg_n_0_[1] ;
  wire \wrap_cnt_r_reg_n_0_[2] ;
  wire \wrap_cnt_r_reg_n_0_[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED ;

  FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0802)) 
    \axaddr_wrap[11]_i_5 
       (.I0(\axaddr_wrap[11]_i_6_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\wrap_cnt_r_reg_n_0_[2] ),
        .O(\axlen_cnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axaddr_wrap[11]_i_6 
       (.I0(\wrap_cnt_r_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\wrap_cnt_r_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\wrap_cnt_r_reg_n_0_[1] ),
        .O(\axaddr_wrap[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg[11]_0 [2]),
        .I1(\axlen_cnt_reg[3]_0 [5]),
        .I2(\axlen_cnt_reg[3]_0 [6]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg[11]_0 [1]),
        .I1(\axlen_cnt_reg[3]_0 [6]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [0]),
        .Q(\axaddr_wrap_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [10]),
        .Q(\axaddr_wrap_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [11]),
        .Q(\axaddr_wrap_reg[11]_0 [11]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_3__0 
       (.CI(\axaddr_wrap_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_3__0_n_1 ,\axaddr_wrap_reg[11]_i_3__0_n_2 ,\axaddr_wrap_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_wrap_reg[11]_1 ),
        .S(\axaddr_wrap_reg[11]_0 [11:8]));
  FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [1]),
        .Q(\axaddr_wrap_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [2]),
        .Q(\axaddr_wrap_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [3]),
        .Q(\axaddr_wrap_reg[11]_0 [3]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2__0_n_0 ,\axaddr_wrap_reg[3]_i_2__0_n_1 ,\axaddr_wrap_reg[3]_i_2__0_n_2 ,\axaddr_wrap_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_wrap_reg[11]_0 [3:0]),
        .O(\axaddr_wrap_reg[3]_0 ),
        .S({S[1],\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,S[0]}));
  FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [4]),
        .Q(\axaddr_wrap_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [5]),
        .Q(\axaddr_wrap_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [6]),
        .Q(\axaddr_wrap_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [7]),
        .Q(\axaddr_wrap_reg[11]_0 [7]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2__0 
       (.CI(\axaddr_wrap_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2__0_n_0 ,\axaddr_wrap_reg[7]_i_2__0_n_1 ,\axaddr_wrap_reg[7]_i_2__0_n_2 ,\axaddr_wrap_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_wrap_reg[7]_0 ),
        .S(\axaddr_wrap_reg[11]_0 [7:4]));
  FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [8]),
        .Q(\axaddr_wrap_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [9]),
        .Q(\axaddr_wrap_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(si_rs_arvalid),
        .I1(Q),
        .I2(\axlen_cnt_reg[3]_0 [9]),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt[3]_i_2__1_n_0 ),
        .O(\axlen_cnt[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(\axlen_cnt[3]_i_2__1_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I4(\axlen_cnt_reg[3]_0 [10]),
        .O(\axlen_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF888288828882)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(\axlen_cnt[3]_i_2__1_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I5(\axlen_cnt_reg[3]_0 [11]),
        .O(\axlen_cnt[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I1(\axlen_cnt_reg[3]_0 [12]),
        .I2(\axlen_cnt[3]_i_2__1_n_0 ),
        .I3(\axlen_cnt[3]_i_3__0_n_0 ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \axlen_cnt[3]_i_2__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .O(\axlen_cnt[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F00000F0E0)) 
    \axlen_cnt[4]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[4]_i_1__1_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[0]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[1]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[2]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[3]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[4]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \m_axi_araddr[11]_INST_0_i_3 
       (.I0(sel_first_reg_0),
        .I1(\axlen_cnt_reg[3]_0 [8]),
        .I2(\m_axi_araddr[0]_INST_0 ),
        .I3(\axlen_cnt_reg[3]_0 [7]),
        .O(sel_first_reg_1));
  LUT6 #(
    .INIT(64'hFFF0F0F0F2F2F2F2)) 
    next_pending_r_i_1__1
       (.I0(next_pending_r_reg_n_0),
        .I1(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I2(next_pending_r_reg_0),
        .I3(next_pending_r_i_2__1_n_0),
        .I4(\axlen_cnt[3]_i_2__1_n_0 ),
        .I5(next_pending_r_reg_1),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    next_pending_r_i_2__1
       (.I0(\axlen_cnt_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[4] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .O(next_pending_r_i_2__1_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_2),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [0]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [3]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [4]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [1]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [2]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [3]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [4]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [5]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [6]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [0]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [1]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [2]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC50FCA00)) 
    \wrap_cnt_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(axaddr_offset[1]),
        .I2(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I3(\wrap_cnt_r_reg[1]_0 ),
        .I4(\wrap_second_len_r_reg[3]_0 [1]),
        .O(\wrap_cnt_r[1]_i_1__0_n_0 ));
  FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [0]),
        .Q(\wrap_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r[1]_i_1__0_n_0 ),
        .Q(\wrap_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [1]),
        .Q(\wrap_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [2]),
        .Q(\wrap_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axi_register_slice" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axi_register_slice
   (s_ready_i_reg,
    s_ready_i_reg_0,
    si_rs_awvalid,
    m_valid_i_reg,
    si_rs_bready,
    si_rs_arvalid,
    m_valid_i_reg_0,
    si_rs_rready,
    S,
    \m_payload_i_reg[47] ,
    \axaddr_wrap_reg[3] ,
    \axaddr_wrap_reg[3]_0 ,
    \m_payload_i_reg[47]_0 ,
    \axaddr_incr_reg[3] ,
    \m_payload_i_reg[45] ,
    D,
    \wrap_second_len_r_reg[3] ,
    \m_payload_i_reg[46] ,
    axaddr_offset,
    shandshake,
    \m_payload_i_reg[45]_0 ,
    \wrap_second_len_r_reg[2] ,
    \wrap_second_len_r_reg[3]_0 ,
    \m_payload_i_reg[46]_0 ,
    axaddr_offset_0,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[35]_0 ,
    m_axi_awaddr,
    m_axi_araddr,
    axaddr_incr,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[7] ,
    O,
    s_axi_bresp,
    \m_payload_i_reg[34] ,
    aclk,
    s_ready_i0,
    m_valid_i0,
    aresetn,
    s_axi_bready,
    si_rs_bvalid,
    Q,
    \gen_no_arbiter.m_amesg_i_reg[12] ,
    \gen_no_arbiter.m_amesg_i_reg[12]_0 ,
    \gen_no_arbiter.m_amesg_i_reg[12]_1 ,
    b_push,
    s_axi_awvalid,
    \wrap_second_len_r_reg[3]_1 ,
    \wrap_second_len_r_reg[3]_2 ,
    \axaddr_offset_r_reg[0] ,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3]_3 ,
    \wrap_second_len_r_reg[3]_4 ,
    \axaddr_offset_r_reg[0]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    m_valid_i_reg_1,
    s_axi_rready,
    out,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    \gen_no_arbiter.m_amesg_i_reg[12]_2 ,
    sel_first_1,
    sel_first,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \gen_no_arbiter.m_amesg_i_reg[12]_3 ,
    sel_first_2,
    \m_axi_araddr[0]_INST_0 ,
    si_rs_rlast,
    \skid_buffer_reg[33] ,
    \axaddr_incr_reg[3]_0 ,
    \axaddr_incr_reg[3]_1 ,
    E,
    \m_payload_i_reg[0] );
  output s_ready_i_reg;
  output s_ready_i_reg_0;
  output si_rs_awvalid;
  output m_valid_i_reg;
  output si_rs_bready;
  output si_rs_arvalid;
  output m_valid_i_reg_0;
  output si_rs_rready;
  output [1:0]S;
  output [42:0]\m_payload_i_reg[47] ;
  output [1:0]\axaddr_wrap_reg[3] ;
  output [1:0]\axaddr_wrap_reg[3]_0 ;
  output [42:0]\m_payload_i_reg[47]_0 ;
  output [1:0]\axaddr_incr_reg[3] ;
  output \m_payload_i_reg[45] ;
  output [1:0]D;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output \m_payload_i_reg[46] ;
  output [3:0]axaddr_offset;
  output shandshake;
  output \m_payload_i_reg[45]_0 ;
  output [1:0]\wrap_second_len_r_reg[2] ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output \m_payload_i_reg[46]_0 ;
  output [3:0]axaddr_offset_0;
  output [6:0]\m_payload_i_reg[35] ;
  output [6:0]\m_payload_i_reg[35]_0 ;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  output [11:0]axaddr_incr;
  output [3:0]\m_payload_i_reg[3] ;
  output [3:0]\m_payload_i_reg[7] ;
  output [3:0]O;
  output [1:0]s_axi_bresp;
  output [34:0]\m_payload_i_reg[34] ;
  input aclk;
  input s_ready_i0;
  input m_valid_i0;
  input aresetn;
  input s_axi_bready;
  input si_rs_bvalid;
  input [11:0]Q;
  input [11:0]\gen_no_arbiter.m_amesg_i_reg[12] ;
  input [11:0]\gen_no_arbiter.m_amesg_i_reg[12]_0 ;
  input [11:0]\gen_no_arbiter.m_amesg_i_reg[12]_1 ;
  input b_push;
  input s_axi_awvalid;
  input \wrap_second_len_r_reg[3]_1 ;
  input [3:0]\wrap_second_len_r_reg[3]_2 ;
  input [1:0]\axaddr_offset_r_reg[0] ;
  input [3:0]\axaddr_offset_r_reg[3] ;
  input \wrap_second_len_r_reg[3]_3 ;
  input [3:0]\wrap_second_len_r_reg[3]_4 ;
  input [1:0]\axaddr_offset_r_reg[0]_0 ;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input m_valid_i_reg_1;
  input s_axi_rready;
  input [1:0]out;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input \gen_no_arbiter.m_amesg_i_reg[12]_2 ;
  input sel_first_1;
  input sel_first;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input \gen_no_arbiter.m_amesg_i_reg[12]_3 ;
  input sel_first_2;
  input \m_axi_araddr[0]_INST_0 ;
  input si_rs_rlast;
  input [33:0]\skid_buffer_reg[33] ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [3:0]\axaddr_incr_reg[3]_1 ;
  input [0:0]E;
  input [0:0]\m_payload_i_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [11:0]Q;
  wire [1:0]S;
  wire aclk;
  wire \ar.ar_pipe_n_2 ;
  wire aresetn;
  wire \aw.aw_pipe_n_1 ;
  wire \aw.aw_pipe_n_93 ;
  wire [11:0]axaddr_incr;
  wire [1:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[3]_1 ;
  wire [3:0]axaddr_offset;
  wire [3:0]axaddr_offset_0;
  wire [1:0]\axaddr_offset_r_reg[0] ;
  wire [1:0]\axaddr_offset_r_reg[0]_0 ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire [1:0]\axaddr_wrap_reg[3]_0 ;
  wire b_push;
  wire [11:0]\gen_no_arbiter.m_amesg_i_reg[12] ;
  wire [11:0]\gen_no_arbiter.m_amesg_i_reg[12]_0 ;
  wire [11:0]\gen_no_arbiter.m_amesg_i_reg[12]_1 ;
  wire \gen_no_arbiter.m_amesg_i_reg[12]_2 ;
  wire \gen_no_arbiter.m_amesg_i_reg[12]_3 ;
  wire [11:0]m_axi_araddr;
  wire \m_axi_araddr[0]_INST_0 ;
  wire [11:0]m_axi_awaddr;
  wire [0:0]\m_payload_i_reg[0] ;
  wire [34:0]\m_payload_i_reg[34] ;
  wire [6:0]\m_payload_i_reg[35] ;
  wire [6:0]\m_payload_i_reg[35]_0 ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[45] ;
  wire \m_payload_i_reg[45]_0 ;
  wire \m_payload_i_reg[46] ;
  wire \m_payload_i_reg[46]_0 ;
  wire [42:0]\m_payload_i_reg[47] ;
  wire [42:0]\m_payload_i_reg[47]_0 ;
  wire [3:0]\m_payload_i_reg[7] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [1:0]out;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_rready;
  wire s_ready_i0;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire sel_first;
  wire sel_first_1;
  wire sel_first_2;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [33:0]\skid_buffer_reg[33] ;
  wire [1:0]\wrap_second_len_r_reg[2] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire \wrap_second_len_r_reg[3]_1 ;
  wire [3:0]\wrap_second_len_r_reg[3]_2 ;
  wire \wrap_second_len_r_reg[3]_3 ;
  wire [3:0]\wrap_second_len_r_reg[3]_4 ;

  m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice \ar.ar_pipe 
       (.O(O),
        .Q(\m_payload_i_reg[47]_0 ),
        .aclk(aclk),
        .\aresetn_d_reg[1]_inv_0 (\ar.ar_pipe_n_2 ),
        .\aresetn_d_reg[1]_inv_1 (\aw.aw_pipe_n_93 ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_1 ),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0]_0 ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3]_0 ),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3]_0 ),
        .\gen_no_arbiter.m_amesg_i_reg[12] (\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .\gen_no_arbiter.m_amesg_i_reg[12]_0 (\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .\gen_no_arbiter.m_amesg_i_reg[12]_1 (\gen_no_arbiter.m_amesg_i_reg[12]_3 ),
        .m_axi_araddr(m_axi_araddr),
        .\m_axi_araddr[0]_INST_0_0 (\m_axi_araddr[0]_INST_0 ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35]_0 ),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44]_0 (axaddr_offset_0[0]),
        .\m_payload_i_reg[45]_0 (\m_payload_i_reg[45]_0 ),
        .\m_payload_i_reg[45]_1 (axaddr_offset_0[1]),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46]_0 ),
        .\m_payload_i_reg[46]_1 (axaddr_offset_0[2]),
        .\m_payload_i_reg[47]_0 (axaddr_offset_0[3]),
        .\m_payload_i_reg[7]_0 (\m_payload_i_reg[7] ),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg_0(si_rs_arvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_ready_i0(s_ready_i0),
        .s_ready_i_reg_0(s_ready_i_reg_0),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .sel_first_2(sel_first_2),
        .\wrap_second_len_r_reg[2] (\wrap_second_len_r_reg[2] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_3 ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_4 ));
  m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice_0 \aw.aw_pipe 
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[0]_0 (\aw.aw_pipe_n_1 ),
        .\aresetn_d_reg[0]_1 (\aw.aw_pipe_n_93 ),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3]_0 ),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0] ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3] ),
        .b_push(b_push),
        .\gen_no_arbiter.m_amesg_i_reg[12] (\gen_no_arbiter.m_amesg_i_reg[12] ),
        .\gen_no_arbiter.m_amesg_i_reg[12]_0 (\gen_no_arbiter.m_amesg_i_reg[12]_2 ),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[44]_0 (axaddr_offset[0]),
        .\m_payload_i_reg[45]_0 (\m_payload_i_reg[45] ),
        .\m_payload_i_reg[45]_1 (axaddr_offset[1]),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[46]_1 (axaddr_offset[2]),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_1 (axaddr_offset[3]),
        .m_valid_i_reg_0(si_rs_awvalid),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg_0(s_ready_i_reg),
        .sel_first(sel_first),
        .sel_first_1(sel_first_1),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_1 ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_2 ));
  m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized1 \b.b_pipe 
       (.aclk(aclk),
        .m_valid_i_reg_0(m_valid_i_reg),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_ready_i_reg_0(si_rs_bready),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid));
  m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2 \r.r_pipe 
       (.aclk(aclk),
        .\m_payload_i_reg[34]_0 (\m_payload_i_reg[34] ),
        .m_valid_i_reg_0(m_valid_i_reg_0),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .m_valid_i_reg_2(m_valid_i_reg_1),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg_0(si_rs_rready),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .si_rs_rlast(si_rs_rlast),
        .\skid_buffer_reg[33]_0 (\skid_buffer_reg[33] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice
   (s_ready_i_reg_0,
    m_valid_i_reg_0,
    \aresetn_d_reg[1]_inv_0 ,
    \axaddr_wrap_reg[3] ,
    Q,
    \axaddr_incr_reg[3] ,
    \m_payload_i_reg[45]_0 ,
    \wrap_second_len_r_reg[2] ,
    \wrap_second_len_r_reg[3] ,
    \m_payload_i_reg[46]_0 ,
    \m_payload_i_reg[44]_0 ,
    \m_payload_i_reg[46]_1 ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[45]_1 ,
    \m_payload_i_reg[35]_0 ,
    m_axi_araddr,
    \m_payload_i_reg[3]_0 ,
    \m_payload_i_reg[7]_0 ,
    O,
    s_ready_i_reg_1,
    s_ready_i0,
    aclk,
    m_valid_i0,
    \aresetn_d_reg[1]_inv_1 ,
    \gen_no_arbiter.m_amesg_i_reg[12] ,
    \gen_no_arbiter.m_amesg_i_reg[12]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_offset_r_reg[0] ,
    \axaddr_offset_r_reg[3] ,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \gen_no_arbiter.m_amesg_i_reg[12]_1 ,
    sel_first_2,
    \m_axi_araddr[0]_INST_0_0 ,
    \axaddr_incr_reg[3]_0 ,
    \m_payload_i_reg[0]_0 );
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output \aresetn_d_reg[1]_inv_0 ;
  output [1:0]\axaddr_wrap_reg[3] ;
  output [42:0]Q;
  output [1:0]\axaddr_incr_reg[3] ;
  output \m_payload_i_reg[45]_0 ;
  output [1:0]\wrap_second_len_r_reg[2] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output \m_payload_i_reg[46]_0 ;
  output \m_payload_i_reg[44]_0 ;
  output \m_payload_i_reg[46]_1 ;
  output \m_payload_i_reg[47]_0 ;
  output \m_payload_i_reg[45]_1 ;
  output [6:0]\m_payload_i_reg[35]_0 ;
  output [11:0]m_axi_araddr;
  output [3:0]\m_payload_i_reg[3]_0 ;
  output [3:0]\m_payload_i_reg[7]_0 ;
  output [3:0]O;
  input s_ready_i_reg_1;
  input s_ready_i0;
  input aclk;
  input m_valid_i0;
  input \aresetn_d_reg[1]_inv_1 ;
  input [11:0]\gen_no_arbiter.m_amesg_i_reg[12] ;
  input [11:0]\gen_no_arbiter.m_amesg_i_reg[12]_0 ;
  input \wrap_second_len_r_reg[3]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [1:0]\axaddr_offset_r_reg[0] ;
  input [3:0]\axaddr_offset_r_reg[3] ;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input \gen_no_arbiter.m_amesg_i_reg[12]_1 ;
  input sel_first_2;
  input \m_axi_araddr[0]_INST_0_0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [0:0]\m_payload_i_reg[0]_0 ;

  wire [3:0]O;
  wire [42:0]Q;
  wire aclk;
  wire \aresetn_d_reg[1]_inv_0 ;
  wire \aresetn_d_reg[1]_inv_1 ;
  wire \axaddr_incr[3]_i_4__0_n_0 ;
  wire \axaddr_incr[3]_i_5__0_n_0 ;
  wire \axaddr_incr[3]_i_6__0_n_0 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_3 ;
  wire [1:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_3 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_3 ;
  wire \axaddr_offset_r[0]_i_2__0_n_0 ;
  wire \axaddr_offset_r[1]_i_2__0_n_0 ;
  wire \axaddr_offset_r[2]_i_2__0_n_0 ;
  wire \axaddr_offset_r[3]_i_2__0_n_0 ;
  wire [1:0]\axaddr_offset_r_reg[0] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire [11:0]\gen_no_arbiter.m_amesg_i_reg[12] ;
  wire [11:0]\gen_no_arbiter.m_amesg_i_reg[12]_0 ;
  wire \gen_no_arbiter.m_amesg_i_reg[12]_1 ;
  wire [11:0]m_axi_araddr;
  wire \m_axi_araddr[0]_INST_0_0 ;
  wire \m_axi_araddr[11]_INST_0_i_1_n_0 ;
  wire \m_axi_araddr[11]_INST_0_i_2_n_0 ;
  wire \m_payload_i[0]_i_1__0_n_0 ;
  wire \m_payload_i[10]_i_1__0_n_0 ;
  wire \m_payload_i[11]_i_1__0_n_0 ;
  wire \m_payload_i[12]_i_1__0_n_0 ;
  wire \m_payload_i[13]_i_1__0_n_0 ;
  wire \m_payload_i[14]_i_1__0_n_0 ;
  wire \m_payload_i[15]_i_1__0_n_0 ;
  wire \m_payload_i[16]_i_1__0_n_0 ;
  wire \m_payload_i[17]_i_1__0_n_0 ;
  wire \m_payload_i[18]_i_1__0_n_0 ;
  wire \m_payload_i[19]_i_1__0_n_0 ;
  wire \m_payload_i[1]_i_1__0_n_0 ;
  wire \m_payload_i[20]_i_1__0_n_0 ;
  wire \m_payload_i[21]_i_1__0_n_0 ;
  wire \m_payload_i[22]_i_1__0_n_0 ;
  wire \m_payload_i[23]_i_1__0_n_0 ;
  wire \m_payload_i[24]_i_1__0_n_0 ;
  wire \m_payload_i[25]_i_1__0_n_0 ;
  wire \m_payload_i[26]_i_1__0_n_0 ;
  wire \m_payload_i[27]_i_1__0_n_0 ;
  wire \m_payload_i[28]_i_1__0_n_0 ;
  wire \m_payload_i[29]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__0_n_0 ;
  wire \m_payload_i[30]_i_1__0_n_0 ;
  wire \m_payload_i[31]_i_2__0_n_0 ;
  wire \m_payload_i[32]_i_1__0_n_0 ;
  wire \m_payload_i[33]_i_1__0_n_0 ;
  wire \m_payload_i[34]_i_1__0_n_0 ;
  wire \m_payload_i[35]_i_1__0_n_0 ;
  wire \m_payload_i[36]_i_1__0_n_0 ;
  wire \m_payload_i[38]_i_1__0_n_0 ;
  wire \m_payload_i[39]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__0_n_0 ;
  wire \m_payload_i[44]_i_1__0_n_0 ;
  wire \m_payload_i[45]_i_1__0_n_0 ;
  wire \m_payload_i[46]_i_1__0_n_0 ;
  wire \m_payload_i[47]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__0_n_0 ;
  wire \m_payload_i[7]_i_1__0_n_0 ;
  wire \m_payload_i[8]_i_1__0_n_0 ;
  wire \m_payload_i[9]_i_1__0_n_0 ;
  wire [0:0]\m_payload_i_reg[0]_0 ;
  wire [6:0]\m_payload_i_reg[35]_0 ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[44]_0 ;
  wire \m_payload_i_reg[45]_0 ;
  wire \m_payload_i_reg[45]_1 ;
  wire \m_payload_i_reg[46]_0 ;
  wire \m_payload_i_reg[46]_1 ;
  wire \m_payload_i_reg[47]_0 ;
  wire [3:0]\m_payload_i_reg[7]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire sel_first_2;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \wrap_boundary_axaddr_r[3]_i_2__0_n_0 ;
  wire \wrap_cnt_r[3]_i_2__0_n_0 ;
  wire [1:0]\wrap_second_len_r_reg[2] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire \wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b1)) 
    \aresetn_d_reg[1]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1]_inv_1 ),
        .Q(\aresetn_d_reg[1]_inv_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_incr[3]_i_11__0 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[12]_0 [3]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_incr[3]_i_14__0 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[12]_0 [0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr_reg[3] [0]));
  LUT3 #(
    .INIT(8'h70)) 
    \axaddr_incr[3]_i_4__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(Q[2]),
        .O(\axaddr_incr[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[3]_i_5__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[3]_i_6__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[3]_i_6__0_n_0 ));
  CARRY4 \axaddr_incr_reg[11]_i_3__0 
       (.CI(\axaddr_incr_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_3__0_n_1 ,\axaddr_incr_reg[11]_i_3__0_n_2 ,\axaddr_incr_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(Q[11:8]));
  CARRY4 \axaddr_incr_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_2__0_n_0 ,\axaddr_incr_reg[3]_i_2__0_n_1 ,\axaddr_incr_reg[3]_i_2__0_n_2 ,\axaddr_incr_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[3]_i_4__0_n_0 ,\axaddr_incr[3]_i_5__0_n_0 ,\axaddr_incr[3]_i_6__0_n_0 }),
        .O(\m_payload_i_reg[3]_0 ),
        .S(\axaddr_incr_reg[3]_0 ));
  CARRY4 \axaddr_incr_reg[7]_i_2__0 
       (.CI(\axaddr_incr_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_2__0_n_0 ,\axaddr_incr_reg[7]_i_2__0_n_1 ,\axaddr_incr_reg[7]_i_2__0_n_2 ,\axaddr_incr_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\m_payload_i_reg[7]_0 ),
        .S(Q[7:4]));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \axaddr_offset_r[0]_i_1__0 
       (.I0(\axaddr_offset_r[0]_i_2__0_n_0 ),
        .I1(Q[39]),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(\axaddr_offset_r_reg[3] [0]),
        .O(\m_payload_i_reg[44]_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \axaddr_offset_r[0]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[2]),
        .O(\axaddr_offset_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \axaddr_offset_r[1]_i_1__0 
       (.I0(\axaddr_offset_r[1]_i_2__0_n_0 ),
        .I1(Q[40]),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(\axaddr_offset_r_reg[3] [1]),
        .O(\m_payload_i_reg[45]_1 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \axaddr_offset_r[1]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \axaddr_offset_r[2]_i_1__0 
       (.I0(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I1(Q[41]),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(\axaddr_offset_r_reg[3] [2]),
        .O(\m_payload_i_reg[46]_1 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \axaddr_offset_r[2]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[4]),
        .O(\axaddr_offset_r[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \axaddr_offset_r[3]_i_1__0 
       (.I0(\axaddr_offset_r[3]_i_2__0_n_0 ),
        .I1(Q[42]),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(\axaddr_offset_r_reg[3] [3]),
        .O(\m_payload_i_reg[47]_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[5]),
        .O(\axaddr_offset_r[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3__0 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[12] [3]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_wrap_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6__0 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[12] [0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_wrap_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [0]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [0]),
        .I4(Q[0]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [10]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [10]),
        .I4(Q[10]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [11]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [11]),
        .I4(Q[11]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \m_axi_araddr[11]_INST_0_i_1 
       (.I0(Q[37]),
        .I1(sel_first_2),
        .I2(Q[38]),
        .O(\m_axi_araddr[11]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[11]_INST_0_i_2 
       (.I0(Q[38]),
        .I1(\m_axi_araddr[0]_INST_0_0 ),
        .O(\m_axi_araddr[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [1]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [1]),
        .I4(Q[1]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [2]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [2]),
        .I4(Q[2]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [3]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [3]),
        .I4(Q[3]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [4]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [4]),
        .I4(Q[4]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [5]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [5]),
        .I4(Q[5]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [6]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [6]),
        .I4(Q[6]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [7]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [7]),
        .I4(Q[7]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [8]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [8]),
        .I4(Q[8]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\gen_no_arbiter.m_amesg_i_reg[12]_0 [9]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [9]),
        .I4(Q[9]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_1 ),
        .O(m_axi_araddr[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__0 
       (.I0(s_axi_araddr[13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__0 
       (.I0(s_axi_arprot[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__0 
       (.I0(s_axi_arprot[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__0 
       (.I0(s_axi_arprot[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__0 
       (.I0(s_axi_arlen[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(\m_payload_i[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__0_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[32]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[38]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[39]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[44]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[45]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[46]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[47]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1]_inv_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    next_pending_r_i_2__0
       (.I0(Q[40]),
        .I1(Q[41]),
        .I2(Q[42]),
        .I3(Q[39]),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .O(\m_payload_i_reg[45]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF00)) 
    \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(Q[39]),
        .I3(Q[0]),
        .O(\m_payload_i_reg[35]_0 [0]));
  LUT5 #(
    .INIT(32'hC0D0F0D0)) 
    \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[40]),
        .I1(Q[36]),
        .I2(Q[1]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(\m_payload_i_reg[35]_0 [1]));
  LUT6 #(
    .INIT(64'hF0005030F0F05030)) 
    \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[39]),
        .I1(Q[41]),
        .I2(Q[2]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[40]),
        .O(\m_payload_i_reg[35]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400C400)) 
    \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[41]),
        .I1(Q[3]),
        .I2(Q[36]),
        .I3(Q[35]),
        .I4(Q[39]),
        .I5(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ),
        .O(\m_payload_i_reg[35]_0 [3]));
  LUT5 #(
    .INIT(32'h10001300)) 
    \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[36]),
        .I3(Q[3]),
        .I4(Q[42]),
        .O(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h300050F030F050F0)) 
    \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[42]),
        .O(\m_payload_i_reg[35]_0 [4]));
  LUT5 #(
    .INIT(32'h3070F070)) 
    \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[42]),
        .I1(Q[36]),
        .I2(Q[5]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(\m_payload_i_reg[35]_0 [5]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(Q[42]),
        .I3(Q[6]),
        .O(\m_payload_i_reg[35]_0 [6]));
  LUT6 #(
    .INIT(64'hF7FF57FF0800A800)) 
    \wrap_cnt_r[2]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\wrap_second_len_r_reg[3]_1 [0]),
        .I2(\wrap_second_len_r_reg[3]_0 ),
        .I3(\m_payload_i_reg[46]_0 ),
        .I4(\m_payload_i_reg[44]_0 ),
        .I5(\wrap_second_len_r_reg[3] [2]),
        .O(\wrap_second_len_r_reg[2] [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrap_cnt_r[2]_i_2__0 
       (.I0(\m_payload_i_reg[46]_1 ),
        .I1(\m_payload_i_reg[47]_0 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[45]_1 ),
        .O(\m_payload_i_reg[46]_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \wrap_cnt_r[3]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I2(\wrap_second_len_r_reg[3] [1]),
        .I3(\wrap_second_len_r_reg[3] [3]),
        .O(\wrap_second_len_r_reg[2] [1]));
  LUT6 #(
    .INIT(64'hDDDDDDDD1111111F)) 
    \wrap_cnt_r[3]_i_2__0 
       (.I0(\wrap_second_len_r_reg[3]_1 [0]),
        .I1(\wrap_second_len_r_reg[3]_0 ),
        .I2(\m_payload_i_reg[46]_1 ),
        .I3(\m_payload_i_reg[47]_0 ),
        .I4(\m_payload_i_reg[45]_1 ),
        .I5(\m_payload_i_reg[44]_0 ),
        .O(\wrap_cnt_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5554FFFF55540000)) 
    \wrap_second_len_r[0]_i_1__0 
       (.I0(\m_payload_i_reg[44]_0 ),
        .I1(\m_payload_i_reg[45]_1 ),
        .I2(\m_payload_i_reg[47]_0 ),
        .I3(\m_payload_i_reg[46]_1 ),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .I5(\wrap_second_len_r_reg[3]_1 [0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hC3C3C3C0AAAAAAAA)) 
    \wrap_second_len_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_1 [1]),
        .I1(\m_payload_i_reg[45]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[47]_0 ),
        .I4(\m_payload_i_reg[46]_1 ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFCFC0300AAAAAAAA)) 
    \wrap_second_len_r[2]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_1 [2]),
        .I1(\m_payload_i_reg[45]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[47]_0 ),
        .I4(\m_payload_i_reg[46]_1 ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFCAAAA0000AAAA)) 
    \wrap_second_len_r[3]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_1 [3]),
        .I1(\m_payload_i_reg[45]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[46]_1 ),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .I5(\m_payload_i_reg[47]_0 ),
        .O(\wrap_second_len_r_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice_0
   (s_ready_i_reg_0,
    \aresetn_d_reg[0]_0 ,
    m_valid_i_reg_0,
    S,
    \m_payload_i_reg[47]_0 ,
    \axaddr_wrap_reg[3] ,
    \m_payload_i_reg[45]_0 ,
    D,
    \wrap_second_len_r_reg[3] ,
    \m_payload_i_reg[46]_0 ,
    \m_payload_i_reg[44]_0 ,
    \m_payload_i_reg[46]_1 ,
    \m_payload_i_reg[47]_1 ,
    \m_payload_i_reg[45]_1 ,
    \m_payload_i_reg[35]_0 ,
    m_axi_awaddr,
    axaddr_incr,
    \aresetn_d_reg[0]_1 ,
    aclk,
    m_valid_i_reg_1,
    aresetn,
    Q,
    \gen_no_arbiter.m_amesg_i_reg[12] ,
    b_push,
    s_axi_awvalid,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_offset_r_reg[0] ,
    \axaddr_offset_r_reg[3] ,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    \gen_no_arbiter.m_amesg_i_reg[12]_0 ,
    sel_first_1,
    sel_first,
    \axaddr_incr_reg[3] ,
    E);
  output s_ready_i_reg_0;
  output \aresetn_d_reg[0]_0 ;
  output m_valid_i_reg_0;
  output [1:0]S;
  output [42:0]\m_payload_i_reg[47]_0 ;
  output [1:0]\axaddr_wrap_reg[3] ;
  output \m_payload_i_reg[45]_0 ;
  output [1:0]D;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output \m_payload_i_reg[46]_0 ;
  output \m_payload_i_reg[44]_0 ;
  output \m_payload_i_reg[46]_1 ;
  output \m_payload_i_reg[47]_1 ;
  output \m_payload_i_reg[45]_1 ;
  output [6:0]\m_payload_i_reg[35]_0 ;
  output [11:0]m_axi_awaddr;
  output [11:0]axaddr_incr;
  output \aresetn_d_reg[0]_1 ;
  input aclk;
  input m_valid_i_reg_1;
  input aresetn;
  input [11:0]Q;
  input [11:0]\gen_no_arbiter.m_amesg_i_reg[12] ;
  input b_push;
  input s_axi_awvalid;
  input \wrap_second_len_r_reg[3]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [1:0]\axaddr_offset_r_reg[0] ;
  input [3:0]\axaddr_offset_r_reg[3] ;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input \gen_no_arbiter.m_amesg_i_reg[12]_0 ;
  input sel_first_1;
  input sel_first;
  input [3:0]\axaddr_incr_reg[3] ;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [1:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[0]_0 ;
  wire \aresetn_d_reg[0]_1 ;
  wire \aresetn_d_reg_n_0_[0] ;
  wire [11:0]axaddr_incr;
  wire \axaddr_incr[3]_i_4_n_0 ;
  wire \axaddr_incr[3]_i_5_n_0 ;
  wire \axaddr_incr[3]_i_6_n_0 ;
  wire \axaddr_incr_reg[11]_i_3_n_1 ;
  wire \axaddr_incr_reg[11]_i_3_n_2 ;
  wire \axaddr_incr_reg[11]_i_3_n_3 ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire \axaddr_incr_reg[3]_i_2_n_0 ;
  wire \axaddr_incr_reg[3]_i_2_n_1 ;
  wire \axaddr_incr_reg[3]_i_2_n_2 ;
  wire \axaddr_incr_reg[3]_i_2_n_3 ;
  wire \axaddr_incr_reg[7]_i_2_n_0 ;
  wire \axaddr_incr_reg[7]_i_2_n_1 ;
  wire \axaddr_incr_reg[7]_i_2_n_2 ;
  wire \axaddr_incr_reg[7]_i_2_n_3 ;
  wire \axaddr_offset_r[0]_i_2_n_0 ;
  wire \axaddr_offset_r[1]_i_2_n_0 ;
  wire \axaddr_offset_r[2]_i_2_n_0 ;
  wire \axaddr_offset_r[3]_i_2_n_0 ;
  wire [1:0]\axaddr_offset_r_reg[0] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire b_push;
  wire [11:0]\gen_no_arbiter.m_amesg_i_reg[12] ;
  wire \gen_no_arbiter.m_amesg_i_reg[12]_0 ;
  wire [11:0]m_axi_awaddr;
  wire \m_axi_awaddr[11]_INST_0_i_1_n_0 ;
  wire \m_axi_awaddr[11]_INST_0_i_2_n_0 ;
  wire [6:0]\m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[44]_0 ;
  wire \m_payload_i_reg[45]_0 ;
  wire \m_payload_i_reg[45]_1 ;
  wire \m_payload_i_reg[46]_0 ;
  wire \m_payload_i_reg[46]_1 ;
  wire [42:0]\m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[47]_1 ;
  wire m_valid_i_i_1__1_n_0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire sel_first;
  wire sel_first_1;
  wire [47:0]skid_buffer;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \wrap_boundary_axaddr_r[3]_i_2_n_0 ;
  wire \wrap_cnt_r[3]_i_2_n_0 ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire \wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \aresetn_d[1]_inv_i_1 
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(aresetn),
        .O(\aresetn_d_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_incr[3]_i_11 
       (.I0(Q[3]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [35]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_incr[3]_i_14 
       (.I0(Q[0]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [35]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \axaddr_incr[3]_i_4 
       (.I0(\m_payload_i_reg[47]_0 [36]),
        .I1(\m_payload_i_reg[47]_0 [35]),
        .I2(\m_payload_i_reg[47]_0 [2]),
        .O(\axaddr_incr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[3]_i_5 
       (.I0(\m_payload_i_reg[47]_0 [1]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .O(\axaddr_incr[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[3]_i_6 
       (.I0(\m_payload_i_reg[47]_0 [0]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [35]),
        .O(\axaddr_incr[3]_i_6_n_0 ));
  CARRY4 \axaddr_incr_reg[11]_i_3 
       (.CI(\axaddr_incr_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_3_n_1 ,\axaddr_incr_reg[11]_i_3_n_2 ,\axaddr_incr_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr[11:8]),
        .S(\m_payload_i_reg[47]_0 [11:8]));
  CARRY4 \axaddr_incr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_2_n_0 ,\axaddr_incr_reg[3]_i_2_n_1 ,\axaddr_incr_reg[3]_i_2_n_2 ,\axaddr_incr_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_payload_i_reg[47]_0 [3],\axaddr_incr[3]_i_4_n_0 ,\axaddr_incr[3]_i_5_n_0 ,\axaddr_incr[3]_i_6_n_0 }),
        .O(axaddr_incr[3:0]),
        .S(\axaddr_incr_reg[3] ));
  CARRY4 \axaddr_incr_reg[7]_i_2 
       (.CI(\axaddr_incr_reg[3]_i_2_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_2_n_0 ,\axaddr_incr_reg[7]_i_2_n_1 ,\axaddr_incr_reg[7]_i_2_n_2 ,\axaddr_incr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr[7:4]),
        .S(\m_payload_i_reg[47]_0 [7:4]));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[0]_i_1 
       (.I0(\axaddr_offset_r[0]_i_2_n_0 ),
        .I1(\m_payload_i_reg[47]_0 [39]),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\axaddr_offset_r_reg[3] [0]),
        .O(\m_payload_i_reg[44]_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \axaddr_offset_r[0]_i_2 
       (.I0(\m_payload_i_reg[47]_0 [1]),
        .I1(\m_payload_i_reg[47]_0 [3]),
        .I2(\m_payload_i_reg[47]_0 [0]),
        .I3(\m_payload_i_reg[47]_0 [36]),
        .I4(\m_payload_i_reg[47]_0 [35]),
        .I5(\m_payload_i_reg[47]_0 [2]),
        .O(\axaddr_offset_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[1]_i_1 
       (.I0(\axaddr_offset_r[1]_i_2_n_0 ),
        .I1(\m_payload_i_reg[47]_0 [40]),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\axaddr_offset_r_reg[3] [1]),
        .O(\m_payload_i_reg[45]_1 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \axaddr_offset_r[1]_i_2 
       (.I0(\m_payload_i_reg[47]_0 [2]),
        .I1(\m_payload_i_reg[47]_0 [4]),
        .I2(\m_payload_i_reg[47]_0 [1]),
        .I3(\m_payload_i_reg[47]_0 [36]),
        .I4(\m_payload_i_reg[47]_0 [35]),
        .I5(\m_payload_i_reg[47]_0 [3]),
        .O(\axaddr_offset_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[2]_i_1 
       (.I0(\axaddr_offset_r[2]_i_2_n_0 ),
        .I1(\m_payload_i_reg[47]_0 [41]),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\axaddr_offset_r_reg[3] [2]),
        .O(\m_payload_i_reg[46]_1 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \axaddr_offset_r[2]_i_2 
       (.I0(\m_payload_i_reg[47]_0 [3]),
        .I1(\m_payload_i_reg[47]_0 [5]),
        .I2(\m_payload_i_reg[47]_0 [2]),
        .I3(\m_payload_i_reg[47]_0 [36]),
        .I4(\m_payload_i_reg[47]_0 [35]),
        .I5(\m_payload_i_reg[47]_0 [4]),
        .O(\axaddr_offset_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1 
       (.I0(\axaddr_offset_r[3]_i_2_n_0 ),
        .I1(\m_payload_i_reg[47]_0 [42]),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\axaddr_offset_r_reg[3] [3]),
        .O(\m_payload_i_reg[47]_1 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \axaddr_offset_r[3]_i_2 
       (.I0(\m_payload_i_reg[47]_0 [4]),
        .I1(\m_payload_i_reg[47]_0 [6]),
        .I2(\m_payload_i_reg[47]_0 [3]),
        .I3(\m_payload_i_reg[47]_0 [36]),
        .I4(\m_payload_i_reg[47]_0 [35]),
        .I5(\m_payload_i_reg[47]_0 [5]),
        .O(\axaddr_offset_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[12] [3]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [35]),
        .O(\axaddr_wrap_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(\gen_no_arbiter.m_amesg_i_reg[12] [0]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [35]),
        .O(\axaddr_wrap_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[0]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [0]),
        .I4(\m_payload_i_reg[47]_0 [0]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[10]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [10]),
        .I4(\m_payload_i_reg[47]_0 [10]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[11]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [11]),
        .I4(\m_payload_i_reg[47]_0 [11]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(\m_payload_i_reg[47]_0 [37]),
        .I1(sel_first_1),
        .I2(\m_payload_i_reg[47]_0 [38]),
        .O(\m_axi_awaddr[11]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awaddr[11]_INST_0_i_2 
       (.I0(\m_payload_i_reg[47]_0 [38]),
        .I1(sel_first),
        .O(\m_axi_awaddr[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[1]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [1]),
        .I4(\m_payload_i_reg[47]_0 [1]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [2]),
        .I4(\m_payload_i_reg[47]_0 [2]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[3]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [3]),
        .I4(\m_payload_i_reg[47]_0 [3]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[4]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [4]),
        .I4(\m_payload_i_reg[47]_0 [4]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[5]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [5]),
        .I4(\m_payload_i_reg[47]_0 [5]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[6]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [6]),
        .I4(\m_payload_i_reg[47]_0 [6]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[7]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [7]),
        .I4(\m_payload_i_reg[47]_0 [7]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[8]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [8]),
        .I4(\m_payload_i_reg[47]_0 [8]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[9]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\gen_no_arbiter.m_amesg_i_reg[12] [9]),
        .I4(\m_payload_i_reg[47]_0 [9]),
        .I5(\gen_no_arbiter.m_amesg_i_reg[12]_0 ),
        .O(m_axi_awaddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1 
       (.I0(s_axi_awaddr[13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1 
       (.I0(s_axi_awlen[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(skid_buffer[47]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(\m_payload_i_reg[47]_0 [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(\m_payload_i_reg[47]_0 [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(\m_payload_i_reg[47]_0 [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(\m_payload_i_reg[47]_0 [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(\m_payload_i_reg[47]_0 [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(\m_payload_i_reg[47]_0 [14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(\m_payload_i_reg[47]_0 [15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(\m_payload_i_reg[47]_0 [16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(\m_payload_i_reg[47]_0 [17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(\m_payload_i_reg[47]_0 [18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(\m_payload_i_reg[47]_0 [19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(\m_payload_i_reg[47]_0 [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(\m_payload_i_reg[47]_0 [20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(\m_payload_i_reg[47]_0 [21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(\m_payload_i_reg[47]_0 [22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(\m_payload_i_reg[47]_0 [23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(\m_payload_i_reg[47]_0 [24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(\m_payload_i_reg[47]_0 [25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(\m_payload_i_reg[47]_0 [26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(\m_payload_i_reg[47]_0 [27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(\m_payload_i_reg[47]_0 [28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(\m_payload_i_reg[47]_0 [29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(\m_payload_i_reg[47]_0 [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(\m_payload_i_reg[47]_0 [30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(\m_payload_i_reg[47]_0 [31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(\m_payload_i_reg[47]_0 [32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(\m_payload_i_reg[47]_0 [33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(\m_payload_i_reg[47]_0 [34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(\m_payload_i_reg[47]_0 [35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(\m_payload_i_reg[47]_0 [36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(\m_payload_i_reg[47]_0 [37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(\m_payload_i_reg[47]_0 [38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(\m_payload_i_reg[47]_0 [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(\m_payload_i_reg[47]_0 [39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(\m_payload_i_reg[47]_0 [40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(\m_payload_i_reg[47]_0 [41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(\m_payload_i_reg[47]_0 [42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(\m_payload_i_reg[47]_0 [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(\m_payload_i_reg[47]_0 [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(\m_payload_i_reg[47]_0 [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(\m_payload_i_reg[47]_0 [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(\m_payload_i_reg[47]_0 [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(\m_payload_i_reg[47]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1__1
       (.I0(b_push),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(s_ready_i_reg_0),
        .O(m_valid_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__1_n_0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    next_pending_r_i_2
       (.I0(\m_payload_i_reg[47]_0 [40]),
        .I1(\m_payload_i_reg[47]_0 [41]),
        .I2(\m_payload_i_reg[47]_0 [42]),
        .I3(\m_payload_i_reg[47]_0 [39]),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .O(\m_payload_i_reg[45]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1__0
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .O(\aresetn_d_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    s_ready_i_i_2
       (.I0(b_push),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(s_ready_i_reg_0),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(\aresetn_d_reg[0]_0 ));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF00)) 
    \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(\m_payload_i_reg[47]_0 [35]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [39]),
        .I3(\m_payload_i_reg[47]_0 [0]),
        .O(\m_payload_i_reg[35]_0 [0]));
  LUT5 #(
    .INIT(32'hC0D0F0D0)) 
    \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(\m_payload_i_reg[47]_0 [40]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [1]),
        .I3(\m_payload_i_reg[47]_0 [35]),
        .I4(\m_payload_i_reg[47]_0 [39]),
        .O(\m_payload_i_reg[35]_0 [1]));
  LUT6 #(
    .INIT(64'hF0005030F0F05030)) 
    \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(\m_payload_i_reg[47]_0 [39]),
        .I1(\m_payload_i_reg[47]_0 [41]),
        .I2(\m_payload_i_reg[47]_0 [2]),
        .I3(\m_payload_i_reg[47]_0 [36]),
        .I4(\m_payload_i_reg[47]_0 [35]),
        .I5(\m_payload_i_reg[47]_0 [40]),
        .O(\m_payload_i_reg[35]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400C400)) 
    \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(\m_payload_i_reg[47]_0 [41]),
        .I1(\m_payload_i_reg[47]_0 [3]),
        .I2(\m_payload_i_reg[47]_0 [36]),
        .I3(\m_payload_i_reg[47]_0 [35]),
        .I4(\m_payload_i_reg[47]_0 [39]),
        .I5(\wrap_boundary_axaddr_r[3]_i_2_n_0 ),
        .O(\m_payload_i_reg[35]_0 [3]));
  LUT5 #(
    .INIT(32'h10001300)) 
    \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(\m_payload_i_reg[47]_0 [40]),
        .I1(\m_payload_i_reg[47]_0 [35]),
        .I2(\m_payload_i_reg[47]_0 [36]),
        .I3(\m_payload_i_reg[47]_0 [3]),
        .I4(\m_payload_i_reg[47]_0 [42]),
        .O(\wrap_boundary_axaddr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h300050F030F050F0)) 
    \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(\m_payload_i_reg[47]_0 [41]),
        .I1(\m_payload_i_reg[47]_0 [40]),
        .I2(\m_payload_i_reg[47]_0 [4]),
        .I3(\m_payload_i_reg[47]_0 [36]),
        .I4(\m_payload_i_reg[47]_0 [35]),
        .I5(\m_payload_i_reg[47]_0 [42]),
        .O(\m_payload_i_reg[35]_0 [4]));
  LUT5 #(
    .INIT(32'h3070F070)) 
    \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(\m_payload_i_reg[47]_0 [42]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [5]),
        .I3(\m_payload_i_reg[47]_0 [35]),
        .I4(\m_payload_i_reg[47]_0 [41]),
        .O(\m_payload_i_reg[35]_0 [5]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(\m_payload_i_reg[47]_0 [35]),
        .I1(\m_payload_i_reg[47]_0 [36]),
        .I2(\m_payload_i_reg[47]_0 [42]),
        .I3(\m_payload_i_reg[47]_0 [6]),
        .O(\m_payload_i_reg[35]_0 [6]));
  LUT6 #(
    .INIT(64'hF7FF57FF0800A800)) 
    \wrap_cnt_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\wrap_second_len_r_reg[3]_1 [0]),
        .I2(\wrap_second_len_r_reg[3]_0 ),
        .I3(\m_payload_i_reg[46]_0 ),
        .I4(\m_payload_i_reg[44]_0 ),
        .I5(\wrap_second_len_r_reg[3] [2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrap_cnt_r[2]_i_2 
       (.I0(\m_payload_i_reg[46]_1 ),
        .I1(\m_payload_i_reg[47]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[45]_1 ),
        .O(\m_payload_i_reg[46]_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \wrap_cnt_r[3]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\wrap_cnt_r[3]_i_2_n_0 ),
        .I2(\wrap_second_len_r_reg[3] [1]),
        .I3(\wrap_second_len_r_reg[3] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDDDDDD1111111F)) 
    \wrap_cnt_r[3]_i_2 
       (.I0(\wrap_second_len_r_reg[3]_1 [0]),
        .I1(\wrap_second_len_r_reg[3]_0 ),
        .I2(\m_payload_i_reg[46]_1 ),
        .I3(\m_payload_i_reg[47]_1 ),
        .I4(\m_payload_i_reg[45]_1 ),
        .I5(\m_payload_i_reg[44]_0 ),
        .O(\wrap_cnt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554FFFF55540000)) 
    \wrap_second_len_r[0]_i_1 
       (.I0(\m_payload_i_reg[44]_0 ),
        .I1(\m_payload_i_reg[45]_1 ),
        .I2(\m_payload_i_reg[47]_1 ),
        .I3(\m_payload_i_reg[46]_1 ),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .I5(\wrap_second_len_r_reg[3]_1 [0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hC3C3C3C0AAAAAAAA)) 
    \wrap_second_len_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_1 [1]),
        .I1(\m_payload_i_reg[45]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[47]_1 ),
        .I4(\m_payload_i_reg[46]_1 ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFCFC0300AAAAAAAA)) 
    \wrap_second_len_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_1 [2]),
        .I1(\m_payload_i_reg[45]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[47]_1 ),
        .I4(\m_payload_i_reg[46]_1 ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFCAAAA0000AAAA)) 
    \wrap_second_len_r[3]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_1 [3]),
        .I1(\m_payload_i_reg[45]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[46]_1 ),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .I5(\m_payload_i_reg[47]_1 ),
        .O(\wrap_second_len_r_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized1
   (m_valid_i_reg_0,
    s_ready_i_reg_0,
    shandshake,
    s_axi_bresp,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_1,
    s_axi_bready,
    si_rs_bvalid,
    out);
  output m_valid_i_reg_0;
  output s_ready_i_reg_0;
  output shandshake;
  output [1:0]s_axi_bresp;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_1;
  input s_axi_bready;
  input si_rs_bvalid;
  input [1:0]out;

  wire aclk;
  wire \m_payload_i[0]_i_1_n_0 ;
  wire \m_payload_i[1]_i_1_n_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [1:0]out;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_ready_i_i_1__1_n_0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire shandshake;
  wire si_rs_bvalid;
  wire [1:0]skid_buffer;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \m_payload_i[0]_i_1 
       (.I0(out[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .I3(s_axi_bready),
        .I4(m_valid_i_reg_0),
        .I5(s_axi_bresp[0]),
        .O(\m_payload_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \m_payload_i[1]_i_1 
       (.I0(out[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .I3(s_axi_bready),
        .I4(m_valid_i_reg_0),
        .I5(s_axi_bresp[1]),
        .O(\m_payload_i[1]_i_1_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i[0]_i_1_n_0 ),
        .Q(s_axi_bresp[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i[1]_i_1_n_0 ),
        .Q(s_axi_bresp[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT4 #(
    .INIT(16'hDDFD)) 
    m_valid_i_i_1__0
       (.I0(s_ready_i_reg_0),
        .I1(si_rs_bvalid),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_bready),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  LUT4 #(
    .INIT(16'hDDFD)) 
    s_ready_i_i_1__1
       (.I0(m_valid_i_reg_0),
        .I1(s_axi_bready),
        .I2(s_ready_i_reg_0),
        .I3(si_rs_bvalid),
        .O(s_ready_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__1_n_0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shandshake_r_i_1
       (.I0(s_ready_i_reg_0),
        .I1(si_rs_bvalid),
        .O(shandshake));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[0]_i_1 
       (.I0(out[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[1]_i_1 
       (.I0(out[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2
   (m_valid_i_reg_0,
    s_ready_i_reg_0,
    \m_payload_i_reg[34]_0 ,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_1,
    m_valid_i_reg_2,
    s_axi_rready,
    si_rs_rlast,
    \skid_buffer_reg[33]_0 );
  output m_valid_i_reg_0;
  output s_ready_i_reg_0;
  output [34:0]\m_payload_i_reg[34]_0 ;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_1;
  input m_valid_i_reg_2;
  input s_axi_rready;
  input si_rs_rlast;
  input [33:0]\skid_buffer_reg[33]_0 ;

  wire aclk;
  wire \m_payload_i[0]_i_1__1_n_0 ;
  wire \m_payload_i[10]_i_1__1_n_0 ;
  wire \m_payload_i[11]_i_1__1_n_0 ;
  wire \m_payload_i[12]_i_1__1_n_0 ;
  wire \m_payload_i[13]_i_1__1_n_0 ;
  wire \m_payload_i[14]_i_1__1_n_0 ;
  wire \m_payload_i[15]_i_1__1_n_0 ;
  wire \m_payload_i[16]_i_1__1_n_0 ;
  wire \m_payload_i[17]_i_1__1_n_0 ;
  wire \m_payload_i[18]_i_1__1_n_0 ;
  wire \m_payload_i[19]_i_1__1_n_0 ;
  wire \m_payload_i[1]_i_1__1_n_0 ;
  wire \m_payload_i[20]_i_1__1_n_0 ;
  wire \m_payload_i[21]_i_1__1_n_0 ;
  wire \m_payload_i[22]_i_1__1_n_0 ;
  wire \m_payload_i[23]_i_1__1_n_0 ;
  wire \m_payload_i[24]_i_1__1_n_0 ;
  wire \m_payload_i[25]_i_1__1_n_0 ;
  wire \m_payload_i[26]_i_1__1_n_0 ;
  wire \m_payload_i[27]_i_1__1_n_0 ;
  wire \m_payload_i[28]_i_1__1_n_0 ;
  wire \m_payload_i[29]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__1_n_0 ;
  wire \m_payload_i[30]_i_1__1_n_0 ;
  wire \m_payload_i[31]_i_2__1_n_0 ;
  wire \m_payload_i[32]_i_1__1_n_0 ;
  wire \m_payload_i[33]_i_1__1_n_0 ;
  wire \m_payload_i[34]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__1_n_0 ;
  wire \m_payload_i[4]_i_1__1_n_0 ;
  wire \m_payload_i[5]_i_1__1_n_0 ;
  wire \m_payload_i[6]_i_1__1_n_0 ;
  wire \m_payload_i[7]_i_1__1_n_0 ;
  wire \m_payload_i[8]_i_1__1_n_0 ;
  wire \m_payload_i[9]_i_1__1_n_0 ;
  wire [34:0]\m_payload_i_reg[34]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire m_valid_i_reg_2;
  wire p_1_in;
  wire s_axi_rready;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire si_rs_rlast;
  wire [33:0]\skid_buffer_reg[33]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1__0 
       (.I0(s_axi_rready),
        .I1(m_valid_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__1 
       (.I0(\skid_buffer_reg[33]_0 [31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [32]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [33]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(si_rs_rlast),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__1_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[14]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[15]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[16]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[17]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[18]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[19]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[20]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[21]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[22]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[23]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[24]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[25]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[26]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[27]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[28]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[29]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[30]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[31]_i_2__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[32]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[33]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[34]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[34]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h75FF)) 
    m_valid_i_i_1
       (.I0(s_ready_i_reg_0),
        .I1(s_axi_rready),
        .I2(m_valid_i_reg_0),
        .I3(m_valid_i_reg_2),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  LUT4 #(
    .INIT(16'hFF8F)) 
    s_ready_i_i_1
       (.I0(s_ready_i_reg_0),
        .I1(m_valid_i_reg_2),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(si_rs_rlast),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized7
   (sr_rvalid,
    aa_rready,
    s_axi_rvalid_i_reg,
    m_axi_rready,
    \aresetn_d_reg[1]_0 ,
    \m_payload_i_reg[34]_0 ,
    m_valid_i_reg_0,
    aclk,
    s_ready_i_reg_0,
    m_atarget_enc,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    Q,
    SR,
    E);
  output sr_rvalid;
  output aa_rready;
  output s_axi_rvalid_i_reg;
  output [3:0]m_axi_rready;
  output [1:0]\aresetn_d_reg[1]_0 ;
  output [34:0]\m_payload_i_reg[34]_0 ;
  input m_valid_i_reg_0;
  input aclk;
  input s_ready_i_reg_0;
  input [2:0]m_atarget_enc;
  input [7:0]m_axi_rresp;
  input [127:0]m_axi_rdata;
  input [1:0]m_axi_rvalid;
  input [3:0]Q;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aa_rready;
  wire aclk;
  wire [1:0]\aresetn_d_reg[1]_0 ;
  wire [2:0]m_atarget_enc;
  wire [127:0]m_axi_rdata;
  wire [3:0]m_axi_rready;
  wire [7:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire \m_payload_i[10]_i_2_n_0 ;
  wire \m_payload_i[11]_i_2_n_0 ;
  wire \m_payload_i[12]_i_2_n_0 ;
  wire \m_payload_i[12]_i_3_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[13]_i_3_n_0 ;
  wire \m_payload_i[14]_i_2_n_0 ;
  wire \m_payload_i[14]_i_3_n_0 ;
  wire \m_payload_i[15]_i_2_n_0 ;
  wire \m_payload_i[15]_i_3_n_0 ;
  wire \m_payload_i[16]_i_2_n_0 ;
  wire \m_payload_i[17]_i_2_n_0 ;
  wire \m_payload_i[17]_i_3_n_0 ;
  wire \m_payload_i[18]_i_2_n_0 ;
  wire \m_payload_i[18]_i_3_n_0 ;
  wire \m_payload_i[19]_i_2_n_0 ;
  wire \m_payload_i[1]_i_2_n_0 ;
  wire \m_payload_i[1]_i_3_n_0 ;
  wire \m_payload_i[20]_i_2_n_0 ;
  wire \m_payload_i[21]_i_2_n_0 ;
  wire \m_payload_i[22]_i_2_n_0 ;
  wire \m_payload_i[23]_i_2_n_0 ;
  wire \m_payload_i[24]_i_2_n_0 ;
  wire \m_payload_i[25]_i_2_n_0 ;
  wire \m_payload_i[25]_i_3_n_0 ;
  wire \m_payload_i[26]_i_2_n_0 ;
  wire \m_payload_i[26]_i_3_n_0 ;
  wire \m_payload_i[27]_i_2_n_0 ;
  wire \m_payload_i[28]_i_2_n_0 ;
  wire \m_payload_i[28]_i_3_n_0 ;
  wire \m_payload_i[29]_i_2_n_0 ;
  wire \m_payload_i[29]_i_3_n_0 ;
  wire \m_payload_i[2]_i_2_n_0 ;
  wire \m_payload_i[2]_i_3_n_0 ;
  wire \m_payload_i[30]_i_2_n_0 ;
  wire \m_payload_i[30]_i_3_n_0 ;
  wire \m_payload_i[31]_i_2_n_0 ;
  wire \m_payload_i[31]_i_3_n_0 ;
  wire \m_payload_i[32]_i_2_n_0 ;
  wire \m_payload_i[32]_i_3_n_0 ;
  wire \m_payload_i[32]_i_4_n_0 ;
  wire \m_payload_i[32]_i_5_n_0 ;
  wire \m_payload_i[32]_i_6_n_0 ;
  wire \m_payload_i[33]_i_2_n_0 ;
  wire \m_payload_i[33]_i_3_n_0 ;
  wire \m_payload_i[34]_i_3_n_0 ;
  wire \m_payload_i[34]_i_4_n_0 ;
  wire \m_payload_i[34]_i_5_n_0 ;
  wire \m_payload_i[3]_i_2_n_0 ;
  wire \m_payload_i[4]_i_2_n_0 ;
  wire \m_payload_i[5]_i_2_n_0 ;
  wire \m_payload_i[5]_i_3_n_0 ;
  wire \m_payload_i[6]_i_2_n_0 ;
  wire \m_payload_i[6]_i_3_n_0 ;
  wire \m_payload_i[7]_i_2_n_0 ;
  wire \m_payload_i[7]_i_3_n_0 ;
  wire \m_payload_i[8]_i_2_n_0 ;
  wire \m_payload_i[9]_i_2_n_0 ;
  wire [34:0]\m_payload_i_reg[34]_0 ;
  wire m_valid_i_reg_0;
  wire s_axi_rvalid_i_reg;
  wire s_ready_i_reg_0;
  wire [34:0]skid_buffer;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire sr_rvalid;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1]_0 [0]),
        .Q(\aresetn_d_reg[1]_0 [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[0]_INST_0 
       (.I0(Q[0]),
        .I1(aa_rready),
        .O(m_axi_rready[0]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[1]_INST_0 
       (.I0(Q[1]),
        .I1(aa_rready),
        .O(m_axi_rready[1]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[2]_INST_0 
       (.I0(Q[2]),
        .I1(aa_rready),
        .O(m_axi_rready[2]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[3]_INST_0 
       (.I0(Q[3]),
        .I1(aa_rready),
        .O(m_axi_rready[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[10]_i_1 
       (.I0(\m_payload_i[10]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[103]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[71]),
        .O(skid_buffer[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[10]_i_2 
       (.I0(\skid_buffer_reg_n_0_[10] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[7]),
        .I4(m_axi_rdata[39]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[11]_i_1 
       (.I0(\m_payload_i[11]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[104]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[72]),
        .O(skid_buffer[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[11]_i_2 
       (.I0(\skid_buffer_reg_n_0_[11] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[8]),
        .I4(m_axi_rdata[40]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[12]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[12] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[12]_i_2_n_0 ),
        .I4(\m_payload_i[12]_i_3_n_0 ),
        .O(skid_buffer[12]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[12]_i_2 
       (.I0(m_axi_rdata[105]),
        .I1(m_axi_rdata[9]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[12]_i_3 
       (.I0(m_axi_rdata[41]),
        .I1(m_axi_rdata[73]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[13]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[13] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[13]_i_2_n_0 ),
        .I4(\m_payload_i[13]_i_3_n_0 ),
        .O(skid_buffer[13]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[13]_i_2 
       (.I0(m_axi_rdata[106]),
        .I1(m_axi_rdata[10]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[13]_i_3 
       (.I0(m_axi_rdata[42]),
        .I1(m_axi_rdata[74]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[14]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[14] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[14]_i_2_n_0 ),
        .I4(\m_payload_i[14]_i_3_n_0 ),
        .O(skid_buffer[14]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[14]_i_2 
       (.I0(m_axi_rdata[107]),
        .I1(m_axi_rdata[11]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[14]_i_3 
       (.I0(m_axi_rdata[43]),
        .I1(m_axi_rdata[75]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[15]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[15] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[15]_i_2_n_0 ),
        .I4(\m_payload_i[15]_i_3_n_0 ),
        .O(skid_buffer[15]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[15]_i_2 
       (.I0(m_axi_rdata[108]),
        .I1(m_axi_rdata[12]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[15]_i_3 
       (.I0(m_axi_rdata[44]),
        .I1(m_axi_rdata[76]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[16]_i_1 
       (.I0(\m_payload_i[16]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[109]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[77]),
        .O(skid_buffer[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[16]_i_2 
       (.I0(\skid_buffer_reg_n_0_[16] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[13]),
        .I4(m_axi_rdata[45]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[17]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[17] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[17]_i_2_n_0 ),
        .I4(\m_payload_i[17]_i_3_n_0 ),
        .O(skid_buffer[17]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[17]_i_2 
       (.I0(m_axi_rdata[110]),
        .I1(m_axi_rdata[14]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[17]_i_3 
       (.I0(m_axi_rdata[46]),
        .I1(m_axi_rdata[78]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[18]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[18] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[18]_i_2_n_0 ),
        .I4(\m_payload_i[18]_i_3_n_0 ),
        .O(skid_buffer[18]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[18]_i_2 
       (.I0(m_axi_rdata[111]),
        .I1(m_axi_rdata[15]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[18]_i_3 
       (.I0(m_axi_rdata[47]),
        .I1(m_axi_rdata[79]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[19]_i_1 
       (.I0(\m_payload_i[19]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[112]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[80]),
        .O(skid_buffer[19]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[19]_i_2 
       (.I0(\skid_buffer_reg_n_0_[19] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[16]),
        .I4(m_axi_rdata[48]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[1]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[1] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[1]_i_2_n_0 ),
        .I4(\m_payload_i[1]_i_3_n_0 ),
        .O(skid_buffer[1]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[1]_i_2 
       (.I0(m_axi_rresp[6]),
        .I1(m_axi_rresp[0]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[1]_i_3 
       (.I0(m_axi_rresp[2]),
        .I1(m_axi_rresp[4]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[20]_i_1 
       (.I0(\m_payload_i[20]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[113]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[81]),
        .O(skid_buffer[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[20]_i_2 
       (.I0(\skid_buffer_reg_n_0_[20] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[17]),
        .I4(m_axi_rdata[49]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[21]_i_1 
       (.I0(\m_payload_i[21]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[114]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[82]),
        .O(skid_buffer[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[21]_i_2 
       (.I0(\skid_buffer_reg_n_0_[21] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[18]),
        .I4(m_axi_rdata[50]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[22]_i_1 
       (.I0(\m_payload_i[22]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[115]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[83]),
        .O(skid_buffer[22]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[22]_i_2 
       (.I0(\skid_buffer_reg_n_0_[22] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[19]),
        .I4(m_axi_rdata[51]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[23]_i_1 
       (.I0(\m_payload_i[23]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[116]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[84]),
        .O(skid_buffer[23]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[23]_i_2 
       (.I0(\skid_buffer_reg_n_0_[23] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[20]),
        .I4(m_axi_rdata[52]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[24]_i_1 
       (.I0(\m_payload_i[24]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[117]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[85]),
        .O(skid_buffer[24]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[24]_i_2 
       (.I0(\skid_buffer_reg_n_0_[24] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[21]),
        .I4(m_axi_rdata[53]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[25]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[25] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[25]_i_2_n_0 ),
        .I4(\m_payload_i[25]_i_3_n_0 ),
        .O(skid_buffer[25]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[25]_i_2 
       (.I0(m_axi_rdata[118]),
        .I1(m_axi_rdata[22]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[25]_i_3 
       (.I0(m_axi_rdata[54]),
        .I1(m_axi_rdata[86]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[26]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[26] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[26]_i_2_n_0 ),
        .I4(\m_payload_i[26]_i_3_n_0 ),
        .O(skid_buffer[26]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[26]_i_2 
       (.I0(m_axi_rdata[119]),
        .I1(m_axi_rdata[23]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[26]_i_3 
       (.I0(m_axi_rdata[55]),
        .I1(m_axi_rdata[87]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[27]_i_1 
       (.I0(\m_payload_i[27]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[120]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[88]),
        .O(skid_buffer[27]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[27]_i_2 
       (.I0(\skid_buffer_reg_n_0_[27] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[24]),
        .I4(m_axi_rdata[56]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[28]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[28] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[28]_i_2_n_0 ),
        .I4(\m_payload_i[28]_i_3_n_0 ),
        .O(skid_buffer[28]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[28]_i_2 
       (.I0(m_axi_rdata[121]),
        .I1(m_axi_rdata[25]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[28]_i_3 
       (.I0(m_axi_rdata[57]),
        .I1(m_axi_rdata[89]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[29]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[29] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[29]_i_2_n_0 ),
        .I4(\m_payload_i[29]_i_3_n_0 ),
        .O(skid_buffer[29]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[29]_i_2 
       (.I0(m_axi_rdata[122]),
        .I1(m_axi_rdata[26]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[29]_i_3 
       (.I0(m_axi_rdata[58]),
        .I1(m_axi_rdata[90]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[2]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[2] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[2]_i_2_n_0 ),
        .I4(\m_payload_i[2]_i_3_n_0 ),
        .O(skid_buffer[2]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[2]_i_2 
       (.I0(m_axi_rresp[7]),
        .I1(m_axi_rresp[1]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[2]_i_3 
       (.I0(m_axi_rresp[3]),
        .I1(m_axi_rresp[5]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[30]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[30] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[30]_i_2_n_0 ),
        .I4(\m_payload_i[30]_i_3_n_0 ),
        .O(skid_buffer[30]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[30]_i_2 
       (.I0(m_axi_rdata[123]),
        .I1(m_axi_rdata[27]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[30]_i_3 
       (.I0(m_axi_rdata[59]),
        .I1(m_axi_rdata[91]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[31]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[31] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[31]_i_2_n_0 ),
        .I4(\m_payload_i[31]_i_3_n_0 ),
        .O(skid_buffer[31]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[31]_i_2 
       (.I0(m_axi_rdata[124]),
        .I1(m_axi_rdata[28]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[31]_i_3 
       (.I0(m_axi_rdata[60]),
        .I1(m_axi_rdata[92]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[32]_i_1 
       (.I0(\m_payload_i[32]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[125]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[93]),
        .O(skid_buffer[32]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[32]_i_2 
       (.I0(\skid_buffer_reg_n_0_[32] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[29]),
        .I4(m_axi_rdata[61]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \m_payload_i[32]_i_3 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[2]),
        .I3(aa_rready),
        .O(\m_payload_i[32]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \m_payload_i[32]_i_4 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[2]),
        .I3(aa_rready),
        .O(\m_payload_i[32]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \m_payload_i[32]_i_5 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[2]),
        .I3(aa_rready),
        .O(\m_payload_i[32]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_payload_i[32]_i_6 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[2]),
        .I3(aa_rready),
        .O(\m_payload_i[32]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[33]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[33] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[33]_i_2_n_0 ),
        .I4(\m_payload_i[33]_i_3_n_0 ),
        .O(skid_buffer[33]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[33]_i_2 
       (.I0(m_axi_rdata[126]),
        .I1(m_axi_rdata[30]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[33]_i_3 
       (.I0(m_axi_rdata[62]),
        .I1(m_axi_rdata[94]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[33]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[34]_i_2 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[34] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[34]_i_4_n_0 ),
        .I4(\m_payload_i[34]_i_5_n_0 ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \m_payload_i[34]_i_3 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[2]),
        .I2(m_atarget_enc[1]),
        .I3(aa_rready),
        .O(\m_payload_i[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[34]_i_4 
       (.I0(m_axi_rdata[127]),
        .I1(m_axi_rdata[31]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[34]_i_5 
       (.I0(m_axi_rdata[63]),
        .I1(m_axi_rdata[95]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[34]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[3]_i_1 
       (.I0(\m_payload_i[3]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[96]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[64]),
        .O(skid_buffer[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[3]_i_2 
       (.I0(\skid_buffer_reg_n_0_[3] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[0]),
        .I4(m_axi_rdata[32]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[4]_i_1 
       (.I0(\m_payload_i[4]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[97]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[65]),
        .O(skid_buffer[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[4]_i_2 
       (.I0(\skid_buffer_reg_n_0_[4] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[1]),
        .I4(m_axi_rdata[33]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[5]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[5] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[5]_i_2_n_0 ),
        .I4(\m_payload_i[5]_i_3_n_0 ),
        .O(skid_buffer[5]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[5]_i_2 
       (.I0(m_axi_rdata[98]),
        .I1(m_axi_rdata[2]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[5]_i_3 
       (.I0(m_axi_rdata[34]),
        .I1(m_axi_rdata[66]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[6]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[6] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[6]_i_2_n_0 ),
        .I4(\m_payload_i[6]_i_3_n_0 ),
        .O(skid_buffer[6]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[6]_i_2 
       (.I0(m_axi_rdata[99]),
        .I1(m_axi_rdata[3]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[6]_i_3 
       (.I0(m_axi_rdata[35]),
        .I1(m_axi_rdata[67]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \m_payload_i[7]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[7] ),
        .I2(\m_payload_i[34]_i_3_n_0 ),
        .I3(\m_payload_i[7]_i_2_n_0 ),
        .I4(\m_payload_i[7]_i_3_n_0 ),
        .O(skid_buffer[7]));
  LUT6 #(
    .INIT(64'h0000A00C00000000)) 
    \m_payload_i[7]_i_2 
       (.I0(m_axi_rdata[100]),
        .I1(m_axi_rdata[4]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \m_payload_i[7]_i_3 
       (.I0(m_axi_rdata[36]),
        .I1(m_axi_rdata[68]),
        .I2(m_atarget_enc[0]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[2]),
        .I5(aa_rready),
        .O(\m_payload_i[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[8]_i_1 
       (.I0(\m_payload_i[8]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[101]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[69]),
        .O(skid_buffer[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[8]_i_2 
       (.I0(\skid_buffer_reg_n_0_[8] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[5]),
        .I4(m_axi_rdata[37]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_payload_i[9]_i_1 
       (.I0(\m_payload_i[9]_i_2_n_0 ),
        .I1(\m_payload_i[32]_i_3_n_0 ),
        .I2(m_axi_rdata[102]),
        .I3(\m_payload_i[32]_i_4_n_0 ),
        .I4(m_axi_rdata[70]),
        .O(skid_buffer[9]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \m_payload_i[9]_i_2 
       (.I0(\skid_buffer_reg_n_0_[9] ),
        .I1(aa_rready),
        .I2(\m_payload_i[32]_i_5_n_0 ),
        .I3(m_axi_rdata[6]),
        .I4(m_axi_rdata[38]),
        .I5(\m_payload_i[32]_i_6_n_0 ),
        .O(\m_payload_i[9]_i_2_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(\m_payload_i_reg[34]_0 [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(\m_payload_i_reg[34]_0 [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(\m_payload_i_reg[34]_0 [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(\m_payload_i_reg[34]_0 [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(\m_payload_i_reg[34]_0 [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(\m_payload_i_reg[34]_0 [14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(\m_payload_i_reg[34]_0 [15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(\m_payload_i_reg[34]_0 [16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(\m_payload_i_reg[34]_0 [17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(\m_payload_i_reg[34]_0 [18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(\m_payload_i_reg[34]_0 [19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(\m_payload_i_reg[34]_0 [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(\m_payload_i_reg[34]_0 [20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(\m_payload_i_reg[34]_0 [21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(\m_payload_i_reg[34]_0 [22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(\m_payload_i_reg[34]_0 [23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(\m_payload_i_reg[34]_0 [24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(\m_payload_i_reg[34]_0 [25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(\m_payload_i_reg[34]_0 [26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(\m_payload_i_reg[34]_0 [27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(\m_payload_i_reg[34]_0 [28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(\m_payload_i_reg[34]_0 [29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(\m_payload_i_reg[34]_0 [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(\m_payload_i_reg[34]_0 [30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(\m_payload_i_reg[34]_0 [31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(\m_payload_i_reg[34]_0 [32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(\m_payload_i_reg[34]_0 [33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(\m_payload_i_reg[34]_0 [34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(\m_payload_i_reg[34]_0 [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(\m_payload_i_reg[34]_0 [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(\m_payload_i_reg[34]_0 [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(\m_payload_i_reg[34]_0 [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(\m_payload_i_reg[34]_0 [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(\m_payload_i_reg[34]_0 [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(\m_payload_i_reg[34]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    m_valid_i_i_4
       (.I0(m_axi_rvalid[0]),
        .I1(m_axi_rvalid[1]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .O(s_axi_rvalid_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_reg_0),
        .Q(sr_rvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_reg_0),
        .Q(aa_rready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'h1FFF1F00)) 
    \skid_buffer[0]_i_1 
       (.I0(m_atarget_enc[0]),
        .I1(m_atarget_enc[1]),
        .I2(m_atarget_enc[2]),
        .I3(aa_rready),
        .I4(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[34]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* C_COUNT_WIDTH = "32" *) (* C_FAMILY = "zynq" *) (* C_GEN0_ASSERT = "1'b1" *) 
(* C_GEN1_ASSERT = "1'b1" *) (* C_ONE_TIMER_ONLY = "1" *) (* C_S_AXI_ADDR_WIDTH = "5" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRIG0_ASSERT = "1'b1" *) (* C_TRIG1_ASSERT = "1'b1" *) 
(* ORIG_REF_NAME = "axi_timer" *) (* downgradeipidentifiedwarnings = "yes" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_timer
   (capturetrig0,
    capturetrig1,
    generateout0,
    generateout1,
    pwm0,
    interrupt,
    freeze,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  input capturetrig0;
  input capturetrig1;
  output generateout0;
  output generateout1;
  output pwm0;
  output interrupt;
  input freeze;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [4:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [4:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;

  wire \<const0> ;
  wire AXI4_LITE_I_n_10;
  wire AXI4_LITE_I_n_100;
  wire AXI4_LITE_I_n_101;
  wire AXI4_LITE_I_n_102;
  wire AXI4_LITE_I_n_103;
  wire AXI4_LITE_I_n_104;
  wire AXI4_LITE_I_n_105;
  wire AXI4_LITE_I_n_106;
  wire AXI4_LITE_I_n_107;
  wire AXI4_LITE_I_n_108;
  wire AXI4_LITE_I_n_109;
  wire AXI4_LITE_I_n_11;
  wire AXI4_LITE_I_n_12;
  wire AXI4_LITE_I_n_13;
  wire AXI4_LITE_I_n_14;
  wire AXI4_LITE_I_n_15;
  wire AXI4_LITE_I_n_16;
  wire AXI4_LITE_I_n_17;
  wire AXI4_LITE_I_n_18;
  wire AXI4_LITE_I_n_19;
  wire AXI4_LITE_I_n_20;
  wire AXI4_LITE_I_n_21;
  wire AXI4_LITE_I_n_22;
  wire AXI4_LITE_I_n_23;
  wire AXI4_LITE_I_n_24;
  wire AXI4_LITE_I_n_25;
  wire AXI4_LITE_I_n_26;
  wire AXI4_LITE_I_n_27;
  wire AXI4_LITE_I_n_28;
  wire AXI4_LITE_I_n_29;
  wire AXI4_LITE_I_n_30;
  wire AXI4_LITE_I_n_31;
  wire AXI4_LITE_I_n_32;
  wire AXI4_LITE_I_n_33;
  wire AXI4_LITE_I_n_34;
  wire AXI4_LITE_I_n_39;
  wire AXI4_LITE_I_n_4;
  wire AXI4_LITE_I_n_40;
  wire AXI4_LITE_I_n_43;
  wire AXI4_LITE_I_n_44;
  wire AXI4_LITE_I_n_45;
  wire AXI4_LITE_I_n_46;
  wire AXI4_LITE_I_n_47;
  wire AXI4_LITE_I_n_48;
  wire AXI4_LITE_I_n_49;
  wire AXI4_LITE_I_n_5;
  wire AXI4_LITE_I_n_50;
  wire AXI4_LITE_I_n_51;
  wire AXI4_LITE_I_n_52;
  wire AXI4_LITE_I_n_53;
  wire AXI4_LITE_I_n_54;
  wire AXI4_LITE_I_n_55;
  wire AXI4_LITE_I_n_56;
  wire AXI4_LITE_I_n_57;
  wire AXI4_LITE_I_n_58;
  wire AXI4_LITE_I_n_59;
  wire AXI4_LITE_I_n_6;
  wire AXI4_LITE_I_n_60;
  wire AXI4_LITE_I_n_61;
  wire AXI4_LITE_I_n_62;
  wire AXI4_LITE_I_n_63;
  wire AXI4_LITE_I_n_64;
  wire AXI4_LITE_I_n_65;
  wire AXI4_LITE_I_n_66;
  wire AXI4_LITE_I_n_67;
  wire AXI4_LITE_I_n_68;
  wire AXI4_LITE_I_n_69;
  wire AXI4_LITE_I_n_7;
  wire AXI4_LITE_I_n_70;
  wire AXI4_LITE_I_n_71;
  wire AXI4_LITE_I_n_72;
  wire AXI4_LITE_I_n_73;
  wire AXI4_LITE_I_n_74;
  wire AXI4_LITE_I_n_75;
  wire AXI4_LITE_I_n_76;
  wire AXI4_LITE_I_n_77;
  wire AXI4_LITE_I_n_78;
  wire AXI4_LITE_I_n_79;
  wire AXI4_LITE_I_n_8;
  wire AXI4_LITE_I_n_80;
  wire AXI4_LITE_I_n_81;
  wire AXI4_LITE_I_n_82;
  wire AXI4_LITE_I_n_83;
  wire AXI4_LITE_I_n_84;
  wire AXI4_LITE_I_n_85;
  wire AXI4_LITE_I_n_86;
  wire AXI4_LITE_I_n_87;
  wire AXI4_LITE_I_n_88;
  wire AXI4_LITE_I_n_89;
  wire AXI4_LITE_I_n_9;
  wire AXI4_LITE_I_n_90;
  wire AXI4_LITE_I_n_91;
  wire AXI4_LITE_I_n_92;
  wire AXI4_LITE_I_n_93;
  wire AXI4_LITE_I_n_94;
  wire AXI4_LITE_I_n_95;
  wire AXI4_LITE_I_n_96;
  wire AXI4_LITE_I_n_97;
  wire AXI4_LITE_I_n_98;
  wire AXI4_LITE_I_n_99;
  wire \COUNTER_0_I/D ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \TIMER_CONTROL_I/D ;
  wire \TIMER_CONTROL_I/pair0_Select ;
  wire bus2ip_reset;
  wire [0:4]bus2ip_wrce;
  wire capturetrig0;
  wire capturetrig1;
  wire [31:0]counterReg_DBus_32;
  wire freeze;
  wire generateout0;
  wire generateout1;
  wire interrupt;
  wire [0:31]ip2bus_data;
  wire [31:0]loadReg_DBus_32;
  wire pwm0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [20:31]tCSR0_Reg;
  wire [21:31]tCSR1_Reg;

  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  m1_for_arty_a7_cm1_ecu_0_0_axi_lite_ipif__parameterized1 AXI4_LITE_I
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Bus_RNW_reg_reg(AXI4_LITE_I_n_45),
        .Bus_RNW_reg_reg_0(AXI4_LITE_I_n_46),
        .Bus_RNW_reg_reg_1(AXI4_LITE_I_n_47),
        .Bus_RNW_reg_reg_10(AXI4_LITE_I_n_56),
        .Bus_RNW_reg_reg_11(AXI4_LITE_I_n_57),
        .Bus_RNW_reg_reg_12(AXI4_LITE_I_n_58),
        .Bus_RNW_reg_reg_13(AXI4_LITE_I_n_59),
        .Bus_RNW_reg_reg_14(AXI4_LITE_I_n_60),
        .Bus_RNW_reg_reg_15(AXI4_LITE_I_n_61),
        .Bus_RNW_reg_reg_16(AXI4_LITE_I_n_62),
        .Bus_RNW_reg_reg_17(AXI4_LITE_I_n_63),
        .Bus_RNW_reg_reg_18(AXI4_LITE_I_n_64),
        .Bus_RNW_reg_reg_19(AXI4_LITE_I_n_77),
        .Bus_RNW_reg_reg_2(AXI4_LITE_I_n_48),
        .Bus_RNW_reg_reg_20(AXI4_LITE_I_n_78),
        .Bus_RNW_reg_reg_21(AXI4_LITE_I_n_79),
        .Bus_RNW_reg_reg_22(AXI4_LITE_I_n_80),
        .Bus_RNW_reg_reg_23(AXI4_LITE_I_n_81),
        .Bus_RNW_reg_reg_24(AXI4_LITE_I_n_82),
        .Bus_RNW_reg_reg_25(AXI4_LITE_I_n_83),
        .Bus_RNW_reg_reg_26(AXI4_LITE_I_n_84),
        .Bus_RNW_reg_reg_27(AXI4_LITE_I_n_85),
        .Bus_RNW_reg_reg_28(AXI4_LITE_I_n_86),
        .Bus_RNW_reg_reg_29(AXI4_LITE_I_n_87),
        .Bus_RNW_reg_reg_3(AXI4_LITE_I_n_49),
        .Bus_RNW_reg_reg_30(AXI4_LITE_I_n_88),
        .Bus_RNW_reg_reg_31(AXI4_LITE_I_n_89),
        .Bus_RNW_reg_reg_32(AXI4_LITE_I_n_90),
        .Bus_RNW_reg_reg_33(AXI4_LITE_I_n_91),
        .Bus_RNW_reg_reg_34(AXI4_LITE_I_n_92),
        .Bus_RNW_reg_reg_35(AXI4_LITE_I_n_93),
        .Bus_RNW_reg_reg_36(AXI4_LITE_I_n_94),
        .Bus_RNW_reg_reg_37(AXI4_LITE_I_n_95),
        .Bus_RNW_reg_reg_38(AXI4_LITE_I_n_96),
        .Bus_RNW_reg_reg_39(AXI4_LITE_I_n_97),
        .Bus_RNW_reg_reg_4(AXI4_LITE_I_n_50),
        .Bus_RNW_reg_reg_40(AXI4_LITE_I_n_98),
        .Bus_RNW_reg_reg_41(AXI4_LITE_I_n_99),
        .Bus_RNW_reg_reg_42(AXI4_LITE_I_n_100),
        .Bus_RNW_reg_reg_43(AXI4_LITE_I_n_101),
        .Bus_RNW_reg_reg_44(AXI4_LITE_I_n_102),
        .Bus_RNW_reg_reg_45(AXI4_LITE_I_n_103),
        .Bus_RNW_reg_reg_46(AXI4_LITE_I_n_104),
        .Bus_RNW_reg_reg_47(AXI4_LITE_I_n_105),
        .Bus_RNW_reg_reg_48(AXI4_LITE_I_n_106),
        .Bus_RNW_reg_reg_49(AXI4_LITE_I_n_107),
        .Bus_RNW_reg_reg_5(AXI4_LITE_I_n_51),
        .Bus_RNW_reg_reg_50(AXI4_LITE_I_n_108),
        .Bus_RNW_reg_reg_6(AXI4_LITE_I_n_52),
        .Bus_RNW_reg_reg_7(AXI4_LITE_I_n_53),
        .Bus_RNW_reg_reg_8(AXI4_LITE_I_n_54),
        .Bus_RNW_reg_reg_9(AXI4_LITE_I_n_55),
        .D({ip2bus_data[0],ip2bus_data[1],ip2bus_data[2],ip2bus_data[3],ip2bus_data[4],ip2bus_data[5],ip2bus_data[6],ip2bus_data[7],ip2bus_data[8],ip2bus_data[9],ip2bus_data[10],ip2bus_data[11],ip2bus_data[12],ip2bus_data[13],ip2bus_data[14],ip2bus_data[15],ip2bus_data[16],ip2bus_data[17],ip2bus_data[18],ip2bus_data[19],ip2bus_data[20],ip2bus_data[21],ip2bus_data[22],ip2bus_data[23],ip2bus_data[24],ip2bus_data[25],ip2bus_data[26],ip2bus_data[27],ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31]}),
        .D_0(\COUNTER_0_I/D ),
        .D_1(\TIMER_CONTROL_I/D ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (AXI4_LITE_I_n_39),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (AXI4_LITE_I_n_65),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 (AXI4_LITE_I_n_109),
        .\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] (AXI4_LITE_I_n_43),
        .\TCSR0_GENERATE[21].TCSR0_FF_I (AXI4_LITE_I_n_66),
        .\TCSR0_GENERATE[22].TCSR0_FF_I (AXI4_LITE_I_n_67),
        .\TCSR0_GENERATE[23].TCSR0_FF_I (AXI4_LITE_I_n_68),
        .\TCSR0_GENERATE[24].TCSR0_FF_I (AXI4_LITE_I_n_69),
        .\TCSR0_GENERATE[25].TCSR0_FF_I (AXI4_LITE_I_n_70),
        .\TCSR0_GENERATE[26].TCSR0_FF_I (AXI4_LITE_I_n_71),
        .\TCSR0_GENERATE[27].TCSR0_FF_I (AXI4_LITE_I_n_72),
        .\TCSR0_GENERATE[28].TCSR0_FF_I (AXI4_LITE_I_n_73),
        .\TCSR0_GENERATE[29].TCSR0_FF_I (AXI4_LITE_I_n_74),
        .\TCSR0_GENERATE[30].TCSR0_FF_I (AXI4_LITE_I_n_75),
        .\TCSR0_GENERATE[31].TCSR0_FF_I (AXI4_LITE_I_n_76),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wrce({bus2ip_wrce[0],bus2ip_wrce[4]}),
        .counterReg_DBus_32(counterReg_DBus_32),
        .\dest_hsdata_ff_reg[0] (AXI4_LITE_I_n_4),
        .\dest_hsdata_ff_reg[10] (AXI4_LITE_I_n_14),
        .\dest_hsdata_ff_reg[10]_0 (AXI4_LITE_I_n_40),
        .\dest_hsdata_ff_reg[10]_1 (AXI4_LITE_I_n_44),
        .\dest_hsdata_ff_reg[11] (AXI4_LITE_I_n_15),
        .\dest_hsdata_ff_reg[12] (AXI4_LITE_I_n_16),
        .\dest_hsdata_ff_reg[13] (AXI4_LITE_I_n_17),
        .\dest_hsdata_ff_reg[14] (AXI4_LITE_I_n_18),
        .\dest_hsdata_ff_reg[15] (AXI4_LITE_I_n_19),
        .\dest_hsdata_ff_reg[16] (AXI4_LITE_I_n_20),
        .\dest_hsdata_ff_reg[17] (AXI4_LITE_I_n_21),
        .\dest_hsdata_ff_reg[18] (AXI4_LITE_I_n_22),
        .\dest_hsdata_ff_reg[19] (AXI4_LITE_I_n_23),
        .\dest_hsdata_ff_reg[1] (AXI4_LITE_I_n_5),
        .\dest_hsdata_ff_reg[20] (AXI4_LITE_I_n_24),
        .\dest_hsdata_ff_reg[21] (AXI4_LITE_I_n_25),
        .\dest_hsdata_ff_reg[22] (AXI4_LITE_I_n_26),
        .\dest_hsdata_ff_reg[23] (AXI4_LITE_I_n_27),
        .\dest_hsdata_ff_reg[24] (AXI4_LITE_I_n_28),
        .\dest_hsdata_ff_reg[25] (AXI4_LITE_I_n_29),
        .\dest_hsdata_ff_reg[26] (AXI4_LITE_I_n_30),
        .\dest_hsdata_ff_reg[27] (AXI4_LITE_I_n_31),
        .\dest_hsdata_ff_reg[28] (AXI4_LITE_I_n_32),
        .\dest_hsdata_ff_reg[29] (AXI4_LITE_I_n_33),
        .\dest_hsdata_ff_reg[2] (AXI4_LITE_I_n_6),
        .\dest_hsdata_ff_reg[30] (AXI4_LITE_I_n_34),
        .\dest_hsdata_ff_reg[3] (AXI4_LITE_I_n_7),
        .\dest_hsdata_ff_reg[4] (AXI4_LITE_I_n_8),
        .\dest_hsdata_ff_reg[5] (AXI4_LITE_I_n_9),
        .\dest_hsdata_ff_reg[6] (AXI4_LITE_I_n_10),
        .\dest_hsdata_ff_reg[7] (AXI4_LITE_I_n_11),
        .\dest_hsdata_ff_reg[8] (AXI4_LITE_I_n_12),
        .\dest_hsdata_ff_reg[9] (AXI4_LITE_I_n_13),
        .is_read_reg(s_axi_arready),
        .is_write_reg(s_axi_wready),
        .loadReg_DBus_32(loadReg_DBus_32),
        .pair0_Select(\TIMER_CONTROL_I/pair0_Select ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[4:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[4:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .tCSR0_Reg(tCSR0_Reg),
        .tCSR1_Reg(tCSR1_Reg));
  GND GND
       (.G(\<const0> ));
  m1_for_arty_a7_cm1_ecu_0_0_tc_core TC_CORE_I
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .D({ip2bus_data[0],ip2bus_data[1],ip2bus_data[2],ip2bus_data[3],ip2bus_data[4],ip2bus_data[5],ip2bus_data[6],ip2bus_data[7],ip2bus_data[8],ip2bus_data[9],ip2bus_data[10],ip2bus_data[11],ip2bus_data[12],ip2bus_data[13],ip2bus_data[14],ip2bus_data[15],ip2bus_data[16],ip2bus_data[17],ip2bus_data[18],ip2bus_data[19],ip2bus_data[20],ip2bus_data[21],ip2bus_data[22],ip2bus_data[23],ip2bus_data[24],ip2bus_data[25],ip2bus_data[26],ip2bus_data[27],ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31]}),
        .D_0(\TIMER_CONTROL_I/D ),
        .D_1(\COUNTER_0_I/D ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\LOAD_REG_GEN[10].LOAD_REG_I (AXI4_LITE_I_n_25),
        .\LOAD_REG_GEN[11].LOAD_REG_I (AXI4_LITE_I_n_24),
        .\LOAD_REG_GEN[12].LOAD_REG_I (AXI4_LITE_I_n_23),
        .\LOAD_REG_GEN[13].LOAD_REG_I (AXI4_LITE_I_n_22),
        .\LOAD_REG_GEN[14].LOAD_REG_I (AXI4_LITE_I_n_21),
        .\LOAD_REG_GEN[15].LOAD_REG_I (AXI4_LITE_I_n_20),
        .\LOAD_REG_GEN[16].LOAD_REG_I (AXI4_LITE_I_n_19),
        .\LOAD_REG_GEN[17].LOAD_REG_I (AXI4_LITE_I_n_18),
        .\LOAD_REG_GEN[18].LOAD_REG_I (AXI4_LITE_I_n_17),
        .\LOAD_REG_GEN[19].LOAD_REG_I (AXI4_LITE_I_n_16),
        .\LOAD_REG_GEN[1].LOAD_REG_I (AXI4_LITE_I_n_34),
        .\LOAD_REG_GEN[20].LOAD_REG_I (AXI4_LITE_I_n_15),
        .\LOAD_REG_GEN[21].LOAD_REG_I (AXI4_LITE_I_n_14),
        .\LOAD_REG_GEN[22].LOAD_REG_I (AXI4_LITE_I_n_13),
        .\LOAD_REG_GEN[23].LOAD_REG_I (AXI4_LITE_I_n_12),
        .\LOAD_REG_GEN[24].LOAD_REG_I (AXI4_LITE_I_n_11),
        .\LOAD_REG_GEN[25].LOAD_REG_I (AXI4_LITE_I_n_10),
        .\LOAD_REG_GEN[26].LOAD_REG_I (AXI4_LITE_I_n_9),
        .\LOAD_REG_GEN[27].LOAD_REG_I (AXI4_LITE_I_n_8),
        .\LOAD_REG_GEN[28].LOAD_REG_I (AXI4_LITE_I_n_7),
        .\LOAD_REG_GEN[29].LOAD_REG_I (AXI4_LITE_I_n_6),
        .\LOAD_REG_GEN[2].LOAD_REG_I (AXI4_LITE_I_n_33),
        .\LOAD_REG_GEN[30].LOAD_REG_I (AXI4_LITE_I_n_5),
        .\LOAD_REG_GEN[31].LOAD_REG_I (AXI4_LITE_I_n_4),
        .\LOAD_REG_GEN[3].LOAD_REG_I (AXI4_LITE_I_n_32),
        .\LOAD_REG_GEN[4].LOAD_REG_I (AXI4_LITE_I_n_31),
        .\LOAD_REG_GEN[5].LOAD_REG_I (AXI4_LITE_I_n_30),
        .\LOAD_REG_GEN[6].LOAD_REG_I (AXI4_LITE_I_n_29),
        .\LOAD_REG_GEN[7].LOAD_REG_I (AXI4_LITE_I_n_28),
        .\LOAD_REG_GEN[8].LOAD_REG_I (AXI4_LITE_I_n_27),
        .\LOAD_REG_GEN[9].LOAD_REG_I (AXI4_LITE_I_n_26),
        .READ_DONE0_I(AXI4_LITE_I_n_109),
        .\TCSR0_GENERATE[23].TCSR0_FF_I (AXI4_LITE_I_n_39),
        .\TCSR0_GENERATE[24].TCSR0_FF_I (AXI4_LITE_I_n_40),
        .\TCSR1_GENERATE[23].TCSR1_FF_I (AXI4_LITE_I_n_43),
        .\TCSR1_GENERATE[24].TCSR1_FF_I (AXI4_LITE_I_n_44),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wrce({bus2ip_wrce[0],bus2ip_wrce[4]}),
        .capturetrig0(capturetrig0),
        .capturetrig1(capturetrig1),
        .counterReg_DBus_32(counterReg_DBus_32),
        .freeze(freeze),
        .generateout0(generateout0),
        .generateout1(generateout1),
        .interrupt(interrupt),
        .loadReg_DBus_32(loadReg_DBus_32),
        .pair0_Select(\TIMER_CONTROL_I/pair0_Select ),
        .pwm0(pwm0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_rdata_i_reg[0] (AXI4_LITE_I_n_76),
        .\s_axi_rdata_i_reg[0]_0 (AXI4_LITE_I_n_108),
        .\s_axi_rdata_i_reg[10] (AXI4_LITE_I_n_66),
        .\s_axi_rdata_i_reg[10]_0 (AXI4_LITE_I_n_98),
        .\s_axi_rdata_i_reg[11] (AXI4_LITE_I_n_65),
        .\s_axi_rdata_i_reg[11]_0 (AXI4_LITE_I_n_97),
        .\s_axi_rdata_i_reg[12] (AXI4_LITE_I_n_64),
        .\s_axi_rdata_i_reg[12]_0 (AXI4_LITE_I_n_96),
        .\s_axi_rdata_i_reg[13] (AXI4_LITE_I_n_63),
        .\s_axi_rdata_i_reg[13]_0 (AXI4_LITE_I_n_95),
        .\s_axi_rdata_i_reg[14] (AXI4_LITE_I_n_62),
        .\s_axi_rdata_i_reg[14]_0 (AXI4_LITE_I_n_94),
        .\s_axi_rdata_i_reg[15] (AXI4_LITE_I_n_61),
        .\s_axi_rdata_i_reg[15]_0 (AXI4_LITE_I_n_93),
        .\s_axi_rdata_i_reg[16] (AXI4_LITE_I_n_60),
        .\s_axi_rdata_i_reg[16]_0 (AXI4_LITE_I_n_92),
        .\s_axi_rdata_i_reg[17] (AXI4_LITE_I_n_59),
        .\s_axi_rdata_i_reg[17]_0 (AXI4_LITE_I_n_91),
        .\s_axi_rdata_i_reg[18] (AXI4_LITE_I_n_58),
        .\s_axi_rdata_i_reg[18]_0 (AXI4_LITE_I_n_90),
        .\s_axi_rdata_i_reg[19] (AXI4_LITE_I_n_57),
        .\s_axi_rdata_i_reg[19]_0 (AXI4_LITE_I_n_89),
        .\s_axi_rdata_i_reg[1] (AXI4_LITE_I_n_75),
        .\s_axi_rdata_i_reg[1]_0 (AXI4_LITE_I_n_107),
        .\s_axi_rdata_i_reg[20] (AXI4_LITE_I_n_56),
        .\s_axi_rdata_i_reg[20]_0 (AXI4_LITE_I_n_88),
        .\s_axi_rdata_i_reg[21] (AXI4_LITE_I_n_55),
        .\s_axi_rdata_i_reg[21]_0 (AXI4_LITE_I_n_87),
        .\s_axi_rdata_i_reg[22] (AXI4_LITE_I_n_54),
        .\s_axi_rdata_i_reg[22]_0 (AXI4_LITE_I_n_86),
        .\s_axi_rdata_i_reg[23] (AXI4_LITE_I_n_53),
        .\s_axi_rdata_i_reg[23]_0 (AXI4_LITE_I_n_85),
        .\s_axi_rdata_i_reg[24] (AXI4_LITE_I_n_52),
        .\s_axi_rdata_i_reg[24]_0 (AXI4_LITE_I_n_84),
        .\s_axi_rdata_i_reg[25] (AXI4_LITE_I_n_51),
        .\s_axi_rdata_i_reg[25]_0 (AXI4_LITE_I_n_83),
        .\s_axi_rdata_i_reg[26] (AXI4_LITE_I_n_50),
        .\s_axi_rdata_i_reg[26]_0 (AXI4_LITE_I_n_82),
        .\s_axi_rdata_i_reg[27] (AXI4_LITE_I_n_49),
        .\s_axi_rdata_i_reg[27]_0 (AXI4_LITE_I_n_81),
        .\s_axi_rdata_i_reg[28] (AXI4_LITE_I_n_48),
        .\s_axi_rdata_i_reg[28]_0 (AXI4_LITE_I_n_80),
        .\s_axi_rdata_i_reg[29] (AXI4_LITE_I_n_47),
        .\s_axi_rdata_i_reg[29]_0 (AXI4_LITE_I_n_79),
        .\s_axi_rdata_i_reg[2] (AXI4_LITE_I_n_74),
        .\s_axi_rdata_i_reg[2]_0 (AXI4_LITE_I_n_106),
        .\s_axi_rdata_i_reg[30] (AXI4_LITE_I_n_46),
        .\s_axi_rdata_i_reg[30]_0 (AXI4_LITE_I_n_78),
        .\s_axi_rdata_i_reg[31] (AXI4_LITE_I_n_45),
        .\s_axi_rdata_i_reg[31]_0 (AXI4_LITE_I_n_77),
        .\s_axi_rdata_i_reg[3] (AXI4_LITE_I_n_73),
        .\s_axi_rdata_i_reg[3]_0 (AXI4_LITE_I_n_105),
        .\s_axi_rdata_i_reg[4] (AXI4_LITE_I_n_72),
        .\s_axi_rdata_i_reg[4]_0 (AXI4_LITE_I_n_104),
        .\s_axi_rdata_i_reg[5] (AXI4_LITE_I_n_71),
        .\s_axi_rdata_i_reg[5]_0 (AXI4_LITE_I_n_103),
        .\s_axi_rdata_i_reg[6] (AXI4_LITE_I_n_70),
        .\s_axi_rdata_i_reg[6]_0 (AXI4_LITE_I_n_102),
        .\s_axi_rdata_i_reg[7] (AXI4_LITE_I_n_69),
        .\s_axi_rdata_i_reg[7]_0 (AXI4_LITE_I_n_101),
        .\s_axi_rdata_i_reg[8] (AXI4_LITE_I_n_68),
        .\s_axi_rdata_i_reg[8]_0 (AXI4_LITE_I_n_100),
        .\s_axi_rdata_i_reg[9] (AXI4_LITE_I_n_67),
        .\s_axi_rdata_i_reg[9]_0 (AXI4_LITE_I_n_99),
        .s_axi_wdata({s_axi_wdata[11:9],s_axi_wdata[6:0]}),
        .tCSR0_Reg(tCSR0_Reg),
        .tCSR1_Reg(tCSR1_Reg));
endmodule

(* C_BAUDRATE = "115200" *) (* C_DATA_BITS = "8" *) (* C_FAMILY = "zynq" *) 
(* C_ODD_PARITY = "0" *) (* C_S_AXI_ACLK_FREQ_HZ = "100000000" *) (* C_S_AXI_ADDR_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_USE_PARITY = "0" *) (* ORIG_REF_NAME = "axi_uartlite" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module m1_for_arty_a7_cm1_ecu_0_0_axi_uartlite
   (s_axi_aclk,
    s_axi_aresetn,
    interrupt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    rx,
    tx);
  input s_axi_aclk;
  input s_axi_aresetn;
  output interrupt;
  input [3:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input rx;
  output tx;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_13;
  wire AXI_LITE_IPIF_I_n_14;
  wire AXI_LITE_IPIF_I_n_15;
  wire AXI_LITE_IPIF_I_n_17;
  wire AXI_LITE_IPIF_I_n_6;
  wire AXI_LITE_IPIF_I_n_9;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_3_in ;
  wire \UARTLITE_RX_I/rx_Data_Empty ;
  wire \UARTLITE_TX_I/fifo_wr ;
  wire [1:1]bus2ip_rdce;
  wire bus2ip_reset;
  wire enable_interrupts;
  wire interrupt;
  wire reset_RX_FIFO;
  wire reset_TX_FIFO;
  wire rx;
  wire rx_Buffer_Full;
  wire [0:7]rx_Data;
  wire s_axi_aclk;
  wire [3:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [3:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [1:2]status_reg;
  wire tx;
  wire tx_Buffer_Empty;
  wire tx_Buffer_Full;

  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  m1_for_arty_a7_cm1_ecu_0_0_axi_lite_ipif__parameterized2 AXI_LITE_IPIF_I
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Bus_RNW_reg_reg(AXI_LITE_IPIF_I_n_13),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (AXI_LITE_IPIF_I_n_15),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (AXI_LITE_IPIF_I_n_9),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] (AXI_LITE_IPIF_I_n_17),
        .\INFERRED_GEN.cnt_i_reg[4] (AXI_LITE_IPIF_I_n_14),
        .Q(\UARTLITE_RX_I/rx_Data_Empty ),
        .RESET_INTERCONNECT(AXI_LITE_IPIF_I_n_6),
        .bus2ip_rdce(bus2ip_rdce),
        .bus2ip_reset(bus2ip_reset),
        .enable_interrupts(enable_interrupts),
        .fifo_wr(\UARTLITE_TX_I/fifo_wr ),
        .out({rx_Data[0],rx_Data[1],rx_Data[2],rx_Data[3],rx_Data[4],rx_Data[5],rx_Data[6],rx_Data[7]}),
        .p_3_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_3_in ),
        .reset_RX_FIFO(reset_RX_FIFO),
        .reset_TX_FIFO(reset_TX_FIFO),
        .rx_Buffer_Full(rx_Buffer_Full),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[3:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[3:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\^s_axi_bresp ),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[4],s_axi_wdata[1:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .status_reg({status_reg[1],status_reg[2]}),
        .tx_Buffer_Empty_Pre_reg(tx_Buffer_Empty),
        .tx_Buffer_Full(tx_Buffer_Full));
  GND GND
       (.G(\<const0> ));
  m1_for_arty_a7_cm1_ecu_0_0_uartlite_core UARTLITE_CORE_I
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .FIFO_Full_reg(AXI_LITE_IPIF_I_n_15),
        .\INFERRED_GEN.cnt_i_reg[0] (AXI_LITE_IPIF_I_n_13),
        .\INFERRED_GEN.cnt_i_reg[2] (AXI_LITE_IPIF_I_n_9),
        .\INFERRED_GEN.cnt_i_reg[4] (\UARTLITE_RX_I/rx_Data_Empty ),
        .Q(tx_Buffer_Empty),
        .bus2ip_rdce(bus2ip_rdce),
        .bus2ip_reset(bus2ip_reset),
        .enable_interrupts(enable_interrupts),
        .enable_interrupts_reg_0(AXI_LITE_IPIF_I_n_17),
        .fifo_wr(\UARTLITE_TX_I/fifo_wr ),
        .interrupt(interrupt),
        .out({rx_Data[0],rx_Data[1],rx_Data[2],rx_Data[3],rx_Data[4],rx_Data[5],rx_Data[6],rx_Data[7]}),
        .p_3_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_3_in ),
        .reset_RX_FIFO(reset_RX_FIFO),
        .reset_TX_FIFO(reset_TX_FIFO),
        .rx(rx),
        .rx_Buffer_Full(rx_Buffer_Full),
        .rx_Data_Present_Pre_reg_0(AXI_LITE_IPIF_I_n_14),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .status_reg({status_reg[1],status_reg[2]}),
        .tx(tx),
        .tx_Buffer_Empty_Pre_reg_0(AXI_LITE_IPIF_I_n_6),
        .tx_Buffer_Full(tx_Buffer_Full));
endmodule

(* ORIG_REF_NAME = "baudrate" *) 
module m1_for_arty_a7_cm1_ecu_0_0_baudrate
   (p_2_out,
    EN_16x_Baud_reg_0,
    s_axi_aclk);
  output [0:0]p_2_out;
  input EN_16x_Baud_reg_0;
  input s_axi_aclk;

  wire EN_16x_Baud_reg_0;
  wire [5:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_1_n_0 ;
  wire \count[5]_i_1_n_0 ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    EN_16x_Baud
       (.I0(count[4]),
        .I1(count[3]),
        .I2(count[5]),
        .I3(count[0]),
        .I4(count[1]),
        .I5(count[2]),
        .O(p_0_in));
  FDRE EN_16x_Baud_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(p_2_out),
        .R(EN_16x_Baud_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(count[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000000FFFE)) 
    \count[1]_i_1 
       (.I0(count[2]),
        .I1(count[3]),
        .I2(count[4]),
        .I3(count[5]),
        .I4(count[1]),
        .I5(count[0]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \count[2]_i_1 
       (.I0(count[2]),
        .I1(count[1]),
        .I2(count[0]),
        .O(\count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \count[3]_i_1 
       (.I0(count[4]),
        .I1(count[5]),
        .I2(count[3]),
        .I3(count[2]),
        .I4(count[1]),
        .I5(count[0]),
        .O(\count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \count[4]_i_1 
       (.I0(count[2]),
        .I1(count[3]),
        .I2(count[1]),
        .I3(count[0]),
        .I4(count[4]),
        .O(\count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \count[5]_i_1 
       (.I0(count[2]),
        .I1(count[3]),
        .I2(count[1]),
        .I3(count[0]),
        .I4(count[4]),
        .I5(count[5]),
        .O(\count[5]_i_1_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(EN_16x_Baud_reg_0));
  FDRE \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(EN_16x_Baud_reg_0));
  FDRE \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\count[2]_i_1_n_0 ),
        .Q(count[2]),
        .R(EN_16x_Baud_reg_0));
  FDRE \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\count[3]_i_1_n_0 ),
        .Q(count[3]),
        .R(EN_16x_Baud_reg_0));
  FDRE \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\count[4]_i_1_n_0 ),
        .Q(count[4]),
        .R(EN_16x_Baud_reg_0));
  FDRE \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\count[5]_i_1_n_0 ),
        .Q(count[5]),
        .R(EN_16x_Baud_reg_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cdc_sync
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [4:0]scndry_vect_out;
  input [4:0]gpio_io_i;
  input s_axi_aclk;

  wire [4:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire [4:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0
   (fifo_Write0,
    scndry_out,
    clr_Status_reg,
    stop_Bit_Position_reg,
    stop_Bit_Position_reg_0,
    frame_err_ocrd_reg,
    sample_Point,
    p_2_out,
    clr_Status,
    status_reg,
    s_axi_aresetn,
    \status_reg_reg[1] ,
    frame_err_ocrd,
    start_Edge_Detected,
    in,
    rx,
    s_axi_aclk);
  output fifo_Write0;
  output scndry_out;
  output clr_Status_reg;
  output stop_Bit_Position_reg;
  output stop_Bit_Position_reg_0;
  input frame_err_ocrd_reg;
  input sample_Point;
  input [0:0]p_2_out;
  input clr_Status;
  input [0:0]status_reg;
  input s_axi_aresetn;
  input \status_reg_reg[1] ;
  input frame_err_ocrd;
  input start_Edge_Detected;
  input [0:0]in;
  input rx;
  input s_axi_aclk;

  wire clr_Status;
  wire clr_Status_reg;
  wire fifo_Write0;
  wire frame_err_ocrd;
  wire frame_err_ocrd_reg;
  wire [0:0]in;
  wire [0:0]p_2_out;
  wire rx;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sample_Point;
  wire scndry_out;
  wire start_Edge_Detected;
  wire [0:0]status_reg;
  wire \status_reg_reg[1] ;
  wire stop_Bit_Position_reg;
  wire stop_Bit_Position_reg_0;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rx),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFF4000)) 
    \SERIAL_TO_PARALLEL[1].fifo_din[1]_i_1 
       (.I0(frame_err_ocrd_reg),
        .I1(sample_Point),
        .I2(scndry_out),
        .I3(p_2_out),
        .I4(start_Edge_Detected),
        .I5(in),
        .O(stop_Bit_Position_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    fifo_Write_i_1
       (.I0(frame_err_ocrd_reg),
        .I1(sample_Point),
        .I2(p_2_out),
        .I3(scndry_out),
        .O(fifo_Write0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT5 #(
    .INIT(32'h00FF0080)) 
    frame_err_ocrd_i_1
       (.I0(frame_err_ocrd_reg),
        .I1(sample_Point),
        .I2(p_2_out),
        .I3(scndry_out),
        .I4(frame_err_ocrd),
        .O(stop_Bit_Position_reg));
  LUT5 #(
    .INIT(32'h45004400)) 
    \status_reg[1]_i_1 
       (.I0(clr_Status),
        .I1(status_reg),
        .I2(scndry_out),
        .I3(s_axi_aresetn),
        .I4(\status_reg_reg[1] ),
        .O(clr_Status_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_10
   (\TCSR0_GENERATE[24].TCSR0_FF_I ,
    S,
    load_Counter_Reg,
    \INFERRED_GEN.icount_out_reg[0] ,
    \INFERRED_GEN.icount_out_reg[0]_0 ,
    icount_out0_carry_i_5_0,
    counter_TC,
    icount_out0_carry_i_5_1,
    Load_Counter_Reg354_in,
    counterReg_DBus_32,
    tCSR0_Reg,
    freeze,
    s_axi_aclk);
  output \TCSR0_GENERATE[24].TCSR0_FF_I ;
  output [0:0]S;
  input [0:0]load_Counter_Reg;
  input \INFERRED_GEN.icount_out_reg[0] ;
  input \INFERRED_GEN.icount_out_reg[0]_0 ;
  input icount_out0_carry_i_5_0;
  input [0:0]counter_TC;
  input icount_out0_carry_i_5_1;
  input Load_Counter_Reg354_in;
  input [0:0]counterReg_DBus_32;
  input [0:0]tCSR0_Reg;
  input freeze;
  input s_axi_aclk;

  wire Freeze_int;
  wire \INFERRED_GEN.icount_out_reg[0] ;
  wire \INFERRED_GEN.icount_out_reg[0]_0 ;
  wire Load_Counter_Reg354_in;
  wire [0:0]S;
  wire \TCSR0_GENERATE[24].TCSR0_FF_I ;
  wire [0:0]counterReg_DBus_32;
  wire [1:1]counter_En;
  wire [0:0]counter_TC;
  wire freeze;
  wire icount_out0_carry_i_5_0;
  wire icount_out0_carry_i_5_1;
  wire [0:0]load_Counter_Reg;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire [0:0]tCSR0_Reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(freeze),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(Freeze_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \INFERRED_GEN.icount_out[31]_i_1 
       (.I0(load_Counter_Reg),
        .I1(\INFERRED_GEN.icount_out_reg[0] ),
        .I2(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .I3(Freeze_int),
        .O(\TCSR0_GENERATE[24].TCSR0_FF_I ));
  LUT3 #(
    .INIT(8'h6A)) 
    icount_out0_carry_i_5
       (.I0(counterReg_DBus_32),
        .I1(counter_En),
        .I2(tCSR0_Reg),
        .O(S));
  LUT6 #(
    .INIT(64'h4444444444444044)) 
    icount_out0_carry_i_6
       (.I0(Freeze_int),
        .I1(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .I2(icount_out0_carry_i_5_0),
        .I3(counter_TC),
        .I4(icount_out0_carry_i_5_1),
        .I5(Load_Counter_Reg354_in),
        .O(counter_En));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_15
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sda_i;
  wire sda_rin_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_b_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(sda_rin_d1),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_16
   (scl_rising_edge0,
    scndry_out,
    scl_rin_d1,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  input scl_rin_d1;
  input scl_i;
  input s_axi_aclk;

  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    scl_rising_edge_i_1
       (.I0(scndry_out),
        .I1(scl_rin_d1),
        .O(scl_rising_edge0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_8
   (captureTrig0_d0,
    tCSR0_Reg,
    capturetrig0,
    s_axi_aclk);
  output captureTrig0_d0;
  input [0:0]tCSR0_Reg;
  input capturetrig0;
  input s_axi_aclk;

  wire CaptureTrig0_int;
  wire captureTrig0_d0;
  wire capturetrig0;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire [0:0]tCSR0_Reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(capturetrig0),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(CaptureTrig0_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    captureTrig0_d_i_1
       (.I0(tCSR0_Reg),
        .I1(CaptureTrig0_int),
        .O(captureTrig0_d0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_9
   (captureTrig1_d0,
    tCSR1_Reg,
    capturetrig1,
    s_axi_aclk);
  output captureTrig1_d0;
  input [0:0]tCSR1_Reg;
  input capturetrig1;
  input s_axi_aclk;

  wire CaptureTrig1_int;
  wire captureTrig1_d0;
  wire capturetrig1;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire [0:0]tCSR1_Reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(capturetrig1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(CaptureTrig1_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    captureTrig1_d_i_1
       (.I0(tCSR1_Reg),
        .I1(CaptureTrig1_int),
        .O(captureTrig1_d0));
endmodule

(* ORIG_REF_NAME = "cm1_ecu" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu
   (I2C_SDA_TX,
    I2C_SCL,
    UART_TX,
    ENGINE,
    DEBUG,
    SYS_CLOCK,
    RESET_INTERCONNECT,
    I2C_SDA_RX,
    RESET_PERIPHERAL,
    TIMER_CLOCK,
    RESET_TIMER,
    UART_RX,
    THROTTLE);
  output I2C_SDA_TX;
  output I2C_SCL;
  output UART_TX;
  output [0:0]ENGINE;
  output [3:0]DEBUG;
  input SYS_CLOCK;
  input RESET_INTERCONNECT;
  input I2C_SDA_RX;
  input RESET_PERIPHERAL;
  input TIMER_CLOCK;
  input RESET_TIMER;
  input UART_RX;
  input THROTTLE;

  wire [31:0]Cortex_M1_0_CM1_AXI3_ARADDR;
  wire [1:0]Cortex_M1_0_CM1_AXI3_ARBURST;
  wire [3:0]Cortex_M1_0_CM1_AXI3_ARCACHE;
  wire [3:0]Cortex_M1_0_CM1_AXI3_ARLEN;
  wire [1:0]Cortex_M1_0_CM1_AXI3_ARLOCK;
  wire [2:0]Cortex_M1_0_CM1_AXI3_ARPROT;
  wire Cortex_M1_0_CM1_AXI3_ARREADY;
  wire [2:0]Cortex_M1_0_CM1_AXI3_ARSIZE;
  wire Cortex_M1_0_CM1_AXI3_ARVALID;
  wire [31:0]Cortex_M1_0_CM1_AXI3_AWADDR;
  wire [1:0]Cortex_M1_0_CM1_AXI3_AWBURST;
  wire [3:0]Cortex_M1_0_CM1_AXI3_AWCACHE;
  wire [3:0]Cortex_M1_0_CM1_AXI3_AWLEN;
  wire [1:0]Cortex_M1_0_CM1_AXI3_AWLOCK;
  wire [2:0]Cortex_M1_0_CM1_AXI3_AWPROT;
  wire Cortex_M1_0_CM1_AXI3_AWREADY;
  wire [2:0]Cortex_M1_0_CM1_AXI3_AWSIZE;
  wire Cortex_M1_0_CM1_AXI3_AWVALID;
  wire Cortex_M1_0_CM1_AXI3_BREADY;
  wire [1:0]Cortex_M1_0_CM1_AXI3_BRESP;
  wire Cortex_M1_0_CM1_AXI3_BVALID;
  wire [31:0]Cortex_M1_0_CM1_AXI3_RDATA;
  wire Cortex_M1_0_CM1_AXI3_RLAST;
  wire Cortex_M1_0_CM1_AXI3_RREADY;
  wire [1:0]Cortex_M1_0_CM1_AXI3_RRESP;
  wire Cortex_M1_0_CM1_AXI3_RVALID;
  wire [31:0]Cortex_M1_0_CM1_AXI3_WDATA;
  wire Cortex_M1_0_CM1_AXI3_WLAST;
  wire Cortex_M1_0_CM1_AXI3_WREADY;
  wire [3:0]Cortex_M1_0_CM1_AXI3_WSTRB;
  wire Cortex_M1_0_CM1_AXI3_WVALID;
  wire [3:0]DEBUG;
  wire [0:0]ENGINE;
  wire I2C_SCL;
  wire I2C_SDA_RX;
  wire I2C_SDA_TX;
  wire RESET_INTERCONNECT;
  wire RESET_PERIPHERAL;
  wire RESET_TIMER;
  wire SYS_CLOCK;
  wire THROTTLE;
  wire TIMER_CLOCK;
  wire UART_RX;
  wire UART_TX;
  wire [4:0]axi_gpio_2_gpio_io_o_0;
  wire axi_iic_0_iic2intc_irpt;
  wire axi_interconnect_0_M00_AXI_ARREADY;
  wire axi_interconnect_0_M00_AXI_ARVALID;
  wire axi_interconnect_0_M00_AXI_AWREADY;
  wire axi_interconnect_0_M00_AXI_AWVALID;
  wire axi_interconnect_0_M00_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_BRESP;
  wire axi_interconnect_0_M00_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M00_AXI_RDATA;
  wire axi_interconnect_0_M00_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_RRESP;
  wire axi_interconnect_0_M00_AXI_RVALID;
  wire axi_interconnect_0_M00_AXI_WREADY;
  wire axi_interconnect_0_M00_AXI_WVALID;
  wire [8:0]axi_interconnect_0_M01_AXI_ARADDR;
  wire axi_interconnect_0_M01_AXI_ARREADY;
  wire axi_interconnect_0_M01_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M01_AXI_AWADDR;
  wire axi_interconnect_0_M01_AXI_AWREADY;
  wire axi_interconnect_0_M01_AXI_AWVALID;
  wire axi_interconnect_0_M01_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M01_AXI_BRESP;
  wire axi_interconnect_0_M01_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M01_AXI_RDATA;
  wire axi_interconnect_0_M01_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M01_AXI_RRESP;
  wire axi_interconnect_0_M01_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M01_AXI_WDATA;
  wire axi_interconnect_0_M01_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M01_AXI_WSTRB;
  wire axi_interconnect_0_M01_AXI_WVALID;
  wire [8:0]axi_interconnect_0_M02_AXI_ARADDR;
  wire axi_interconnect_0_M02_AXI_ARREADY;
  wire axi_interconnect_0_M02_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M02_AXI_AWADDR;
  wire axi_interconnect_0_M02_AXI_AWREADY;
  wire axi_interconnect_0_M02_AXI_AWVALID;
  wire axi_interconnect_0_M02_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M02_AXI_BRESP;
  wire axi_interconnect_0_M02_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M02_AXI_RDATA;
  wire axi_interconnect_0_M02_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M02_AXI_RRESP;
  wire axi_interconnect_0_M02_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M02_AXI_WDATA;
  wire axi_interconnect_0_M02_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M02_AXI_WSTRB;
  wire axi_interconnect_0_M02_AXI_WVALID;
  wire axi_interconnect_0_M03_AXI_ARREADY;
  wire axi_interconnect_0_M03_AXI_ARVALID;
  wire axi_interconnect_0_M03_AXI_AWREADY;
  wire axi_interconnect_0_M03_AXI_AWVALID;
  wire axi_interconnect_0_M03_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M03_AXI_BRESP;
  wire axi_interconnect_0_M03_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M03_AXI_RDATA;
  wire axi_interconnect_0_M03_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M03_AXI_RRESP;
  wire axi_interconnect_0_M03_AXI_RVALID;
  wire axi_interconnect_0_M03_AXI_WREADY;
  wire axi_interconnect_0_M03_AXI_WVALID;
  wire axi_interconnect_0_n_10;
  wire axi_interconnect_0_n_11;
  wire axi_interconnect_0_n_111;
  wire axi_interconnect_0_n_112;
  wire axi_interconnect_0_n_113;
  wire axi_interconnect_0_n_114;
  wire axi_interconnect_0_n_12;
  wire axi_interconnect_0_n_13;
  wire axi_interconnect_0_n_14;
  wire axi_interconnect_0_n_15;
  wire axi_interconnect_0_n_16;
  wire axi_interconnect_0_n_17;
  wire axi_interconnect_0_n_18;
  wire axi_interconnect_0_n_19;
  wire axi_interconnect_0_n_20;
  wire axi_interconnect_0_n_21;
  wire axi_interconnect_0_n_22;
  wire axi_interconnect_0_n_23;
  wire axi_interconnect_0_n_24;
  wire axi_interconnect_0_n_25;
  wire axi_interconnect_0_n_250;
  wire axi_interconnect_0_n_251;
  wire axi_interconnect_0_n_252;
  wire axi_interconnect_0_n_253;
  wire axi_interconnect_0_n_26;
  wire axi_interconnect_0_n_27;
  wire axi_interconnect_0_n_28;
  wire axi_interconnect_0_n_29;
  wire axi_interconnect_0_n_30;
  wire axi_interconnect_0_n_31;
  wire axi_interconnect_0_n_32;
  wire axi_interconnect_0_n_33;
  wire axi_interconnect_0_n_34;
  wire axi_interconnect_0_n_35;
  wire axi_interconnect_0_n_36;
  wire axi_interconnect_0_n_37;
  wire axi_interconnect_0_n_38;
  wire axi_interconnect_0_n_39;
  wire axi_interconnect_0_n_40;
  wire axi_interconnect_0_n_41;
  wire axi_interconnect_0_n_6;
  wire axi_interconnect_0_n_7;
  wire axi_interconnect_0_n_8;
  wire axi_interconnect_0_n_9;
  wire axi_timer_0_interrupt;
  wire axi_uartlite_0_interrupt;
  wire [4:0]s_axi_araddr;
  wire [4:0]s_axi_awaddr;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire [31:0]xlconcat_0_dout;
  wire [4:0]xlconcat_2_dout;
  wire [28:0]xlconstant_0_dout;
  wire [1:0]xlconstant_1_dout;
  wire [3:0]xlconstant_2_dout;
  wire NLW_Cortex_M1_0_DBGRESTARTED_UNCONNECTED;
  wire NLW_Cortex_M1_0_HALTED_UNCONNECTED;
  wire NLW_Cortex_M1_0_JTAGNSW_UNCONNECTED;
  wire NLW_Cortex_M1_0_JTAGTOP_UNCONNECTED;
  wire NLW_Cortex_M1_0_LOCKUP_UNCONNECTED;
  wire NLW_Cortex_M1_0_SYSRESETREQ_UNCONNECTED;
  wire NLW_Cortex_M1_0_TDO_UNCONNECTED;
  wire NLW_Cortex_M1_0_nTDOEN_UNCONNECTED;
  wire [0:0]NLW_Cortex_M1_0_ARUSER_UNCONNECTED;
  wire [0:0]NLW_Cortex_M1_0_AWUSER_UNCONNECTED;
  wire [4:0]NLW_axi_gpio_2_gpio_io_t_UNCONNECTED;
  wire NLW_axi_iic_0_scl_t_UNCONNECTED;
  wire NLW_axi_iic_0_sda_t_UNCONNECTED;
  wire [0:0]NLW_axi_iic_0_gpo_UNCONNECTED;
  wire NLW_axi_timer_0_generateout0_UNCONNECTED;
  wire NLW_axi_timer_0_generateout1_UNCONNECTED;
  wire NLW_axi_timer_0_pwm0_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "cm1_ecu_Cortex_M1_0_0,CortexM1DbgAXI,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "package_project" *) 
  (* X_CORE_INFO = "CortexM1DbgAXI,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_Cortex_M1_0_0 Cortex_M1_0
       (.ARADDR(Cortex_M1_0_CM1_AXI3_ARADDR),
        .ARBURST(Cortex_M1_0_CM1_AXI3_ARBURST),
        .ARCACHE(Cortex_M1_0_CM1_AXI3_ARCACHE),
        .ARLEN(Cortex_M1_0_CM1_AXI3_ARLEN),
        .ARLOCK(Cortex_M1_0_CM1_AXI3_ARLOCK),
        .ARPROT(Cortex_M1_0_CM1_AXI3_ARPROT),
        .ARREADY(Cortex_M1_0_CM1_AXI3_ARREADY),
        .ARSIZE(Cortex_M1_0_CM1_AXI3_ARSIZE),
        .ARUSER(NLW_Cortex_M1_0_ARUSER_UNCONNECTED[0]),
        .ARVALID(Cortex_M1_0_CM1_AXI3_ARVALID),
        .AWADDR(Cortex_M1_0_CM1_AXI3_AWADDR),
        .AWBURST(Cortex_M1_0_CM1_AXI3_AWBURST),
        .AWCACHE(Cortex_M1_0_CM1_AXI3_AWCACHE),
        .AWLEN(Cortex_M1_0_CM1_AXI3_AWLEN),
        .AWLOCK(Cortex_M1_0_CM1_AXI3_AWLOCK),
        .AWPROT(Cortex_M1_0_CM1_AXI3_AWPROT),
        .AWREADY(Cortex_M1_0_CM1_AXI3_AWREADY),
        .AWSIZE(Cortex_M1_0_CM1_AXI3_AWSIZE),
        .AWUSER(NLW_Cortex_M1_0_AWUSER_UNCONNECTED[0]),
        .AWVALID(Cortex_M1_0_CM1_AXI3_AWVALID),
        .BREADY(Cortex_M1_0_CM1_AXI3_BREADY),
        .BRESP(Cortex_M1_0_CM1_AXI3_BRESP),
        .BVALID(Cortex_M1_0_CM1_AXI3_BVALID),
        .CFGITCMEN(xlconstant_1_dout),
        .DBGRESETn(RESET_INTERCONNECT),
        .DBGRESTART(1'b0),
        .DBGRESTARTED(NLW_Cortex_M1_0_DBGRESTARTED_UNCONNECTED),
        .EDBGRQ(1'b0),
        .HALTED(NLW_Cortex_M1_0_HALTED_UNCONNECTED),
        .HCLK(SYS_CLOCK),
        .HRDATA(Cortex_M1_0_CM1_AXI3_RDATA),
        .HWDATA(Cortex_M1_0_CM1_AXI3_WDATA),
        .IRQ(xlconcat_0_dout),
        .JTAGNSW(NLW_Cortex_M1_0_JTAGNSW_UNCONNECTED),
        .JTAGTOP(NLW_Cortex_M1_0_JTAGTOP_UNCONNECTED),
        .LOCKUP(NLW_Cortex_M1_0_LOCKUP_UNCONNECTED),
        .NMI(1'b0),
        .RLAST(Cortex_M1_0_CM1_AXI3_RLAST),
        .RREADY(Cortex_M1_0_CM1_AXI3_RREADY),
        .RRESP(Cortex_M1_0_CM1_AXI3_RRESP),
        .RVALID(Cortex_M1_0_CM1_AXI3_RVALID),
        .SWCLKTCK(1'b0),
        .SWDITMS(1'b0),
        .SYSRESETREQ(NLW_Cortex_M1_0_SYSRESETREQ_UNCONNECTED),
        .SYSRESETn(RESET_INTERCONNECT),
        .TDI(1'b0),
        .TDO(NLW_Cortex_M1_0_TDO_UNCONNECTED),
        .WLAST(Cortex_M1_0_CM1_AXI3_WLAST),
        .WREADY(Cortex_M1_0_CM1_AXI3_WREADY),
        .WSTRB(Cortex_M1_0_CM1_AXI3_WSTRB),
        .WVALID(Cortex_M1_0_CM1_AXI3_WVALID),
        .nTDOEN(NLW_Cortex_M1_0_nTDOEN_UNCONNECTED),
        .nTRST(1'b1));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_axi_gpio_2_0,axi_gpio,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_gpio_2_0 axi_gpio_2
       (.gpio_io_i(xlconcat_2_dout),
        .gpio_io_o(axi_gpio_2_gpio_io_o_0),
        .gpio_io_t(NLW_axi_gpio_2_gpio_io_t_UNCONNECTED[4:0]),
        .s_axi_aclk(SYS_CLOCK),
        .s_axi_araddr(axi_interconnect_0_M01_AXI_ARADDR),
        .s_axi_aresetn(RESET_INTERCONNECT),
        .s_axi_arready(axi_interconnect_0_M01_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M01_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M01_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M01_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M01_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M01_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M01_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M01_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M01_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M01_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M01_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M01_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M01_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M01_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M01_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M01_AXI_WVALID));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_axi_iic_0_0,axi_iic,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_iic,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_iic_0_0 axi_iic_0
       (.gpo(NLW_axi_iic_0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(axi_iic_0_iic2intc_irpt),
        .s_axi_aclk(SYS_CLOCK),
        .s_axi_araddr(axi_interconnect_0_M02_AXI_ARADDR),
        .s_axi_aresetn(RESET_INTERCONNECT),
        .s_axi_arready(axi_interconnect_0_M02_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M02_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M02_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M02_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M02_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M02_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M02_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M02_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M02_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M02_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M02_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M02_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M02_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M02_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M02_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M02_AXI_WVALID),
        .scl_i(I2C_SCL),
        .scl_o(I2C_SCL),
        .scl_t(NLW_axi_iic_0_scl_t_UNCONNECTED),
        .sda_i(I2C_SDA_RX),
        .sda_o(I2C_SDA_TX),
        .sda_t(NLW_axi_iic_0_sda_t_UNCONNECTED));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_interconnect_0_0 axi_interconnect_0
       (.M03_AXI_araddr(s_axi_araddr),
        .M03_AXI_arready(axi_interconnect_0_M03_AXI_ARREADY),
        .M03_AXI_arvalid(axi_interconnect_0_M03_AXI_ARVALID),
        .M03_AXI_awaddr(s_axi_awaddr),
        .M03_AXI_awready(axi_interconnect_0_M03_AXI_AWREADY),
        .M03_AXI_awvalid(axi_interconnect_0_M03_AXI_AWVALID),
        .M03_AXI_bready(axi_interconnect_0_M03_AXI_BREADY),
        .M03_AXI_bresp(axi_interconnect_0_M03_AXI_BRESP),
        .M03_AXI_bvalid(axi_interconnect_0_M03_AXI_BVALID),
        .M03_AXI_rdata(axi_interconnect_0_M03_AXI_RDATA),
        .M03_AXI_rready(axi_interconnect_0_M03_AXI_RREADY),
        .M03_AXI_rresp(axi_interconnect_0_M03_AXI_RRESP),
        .M03_AXI_rvalid(axi_interconnect_0_M03_AXI_RVALID),
        .M03_AXI_wdata({axi_interconnect_0_n_6,axi_interconnect_0_n_7,axi_interconnect_0_n_8,axi_interconnect_0_n_9,axi_interconnect_0_n_10,axi_interconnect_0_n_11,axi_interconnect_0_n_12,axi_interconnect_0_n_13,axi_interconnect_0_n_14,axi_interconnect_0_n_15,axi_interconnect_0_n_16,axi_interconnect_0_n_17,axi_interconnect_0_n_18,axi_interconnect_0_n_19,axi_interconnect_0_n_20,axi_interconnect_0_n_21,axi_interconnect_0_n_22,axi_interconnect_0_n_23,axi_interconnect_0_n_24,axi_interconnect_0_n_25,axi_interconnect_0_n_26,axi_interconnect_0_n_27,axi_interconnect_0_n_28,axi_interconnect_0_n_29,axi_interconnect_0_n_30,axi_interconnect_0_n_31,axi_interconnect_0_n_32,axi_interconnect_0_n_33,axi_interconnect_0_n_34,axi_interconnect_0_n_35,axi_interconnect_0_n_36,axi_interconnect_0_n_37}),
        .M03_AXI_wready(axi_interconnect_0_M03_AXI_WREADY),
        .M03_AXI_wstrb({axi_interconnect_0_n_38,axi_interconnect_0_n_39,axi_interconnect_0_n_40,axi_interconnect_0_n_41}),
        .M03_AXI_wvalid(axi_interconnect_0_M03_AXI_WVALID),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .RESET_PERIPHERAL(RESET_PERIPHERAL),
        .RESET_TIMER(RESET_TIMER),
        .S00_AXI_araddr(Cortex_M1_0_CM1_AXI3_ARADDR),
        .S00_AXI_arburst(Cortex_M1_0_CM1_AXI3_ARBURST),
        .S00_AXI_arcache(Cortex_M1_0_CM1_AXI3_ARCACHE),
        .S00_AXI_arlen(Cortex_M1_0_CM1_AXI3_ARLEN),
        .S00_AXI_arlock(Cortex_M1_0_CM1_AXI3_ARLOCK),
        .S00_AXI_arprot(Cortex_M1_0_CM1_AXI3_ARPROT),
        .S00_AXI_arready(Cortex_M1_0_CM1_AXI3_ARREADY),
        .S00_AXI_arsize(Cortex_M1_0_CM1_AXI3_ARSIZE),
        .S00_AXI_arvalid(Cortex_M1_0_CM1_AXI3_ARVALID),
        .S00_AXI_awaddr(Cortex_M1_0_CM1_AXI3_AWADDR),
        .S00_AXI_awburst(Cortex_M1_0_CM1_AXI3_AWBURST),
        .S00_AXI_awcache(Cortex_M1_0_CM1_AXI3_AWCACHE),
        .S00_AXI_awlen(Cortex_M1_0_CM1_AXI3_AWLEN),
        .S00_AXI_awlock(Cortex_M1_0_CM1_AXI3_AWLOCK),
        .S00_AXI_awprot(Cortex_M1_0_CM1_AXI3_AWPROT),
        .S00_AXI_awready(Cortex_M1_0_CM1_AXI3_AWREADY),
        .S00_AXI_awsize(Cortex_M1_0_CM1_AXI3_AWSIZE),
        .S00_AXI_awvalid(Cortex_M1_0_CM1_AXI3_AWVALID),
        .S00_AXI_bready(Cortex_M1_0_CM1_AXI3_BREADY),
        .S00_AXI_bresp(Cortex_M1_0_CM1_AXI3_BRESP),
        .S00_AXI_bvalid(Cortex_M1_0_CM1_AXI3_BVALID),
        .S00_AXI_rdata(Cortex_M1_0_CM1_AXI3_RDATA),
        .S00_AXI_rlast(Cortex_M1_0_CM1_AXI3_RLAST),
        .S00_AXI_rready(Cortex_M1_0_CM1_AXI3_RREADY),
        .S00_AXI_rresp(Cortex_M1_0_CM1_AXI3_RRESP),
        .S00_AXI_rvalid(Cortex_M1_0_CM1_AXI3_RVALID),
        .S00_AXI_wdata(Cortex_M1_0_CM1_AXI3_WDATA),
        .S00_AXI_wlast(Cortex_M1_0_CM1_AXI3_WLAST),
        .S00_AXI_wready(Cortex_M1_0_CM1_AXI3_WREADY),
        .S00_AXI_wstrb(Cortex_M1_0_CM1_AXI3_WSTRB),
        .S00_AXI_wvalid(Cortex_M1_0_CM1_AXI3_WVALID),
        .SYS_CLOCK(SYS_CLOCK),
        .TIMER_CLOCK(TIMER_CLOCK),
        .m_axi_araddr({axi_interconnect_0_M02_AXI_ARADDR,axi_interconnect_0_M01_AXI_ARADDR,axi_interconnect_0_n_250,axi_interconnect_0_n_251,axi_interconnect_0_n_252,axi_interconnect_0_n_253}),
        .m_axi_arready({axi_interconnect_0_M02_AXI_ARREADY,axi_interconnect_0_M01_AXI_ARREADY,axi_interconnect_0_M00_AXI_ARREADY}),
        .m_axi_arvalid({axi_interconnect_0_M02_AXI_ARVALID,axi_interconnect_0_M01_AXI_ARVALID,axi_interconnect_0_M00_AXI_ARVALID}),
        .m_axi_awaddr({axi_interconnect_0_M02_AXI_AWADDR,axi_interconnect_0_M01_AXI_AWADDR,axi_interconnect_0_n_111,axi_interconnect_0_n_112,axi_interconnect_0_n_113,axi_interconnect_0_n_114}),
        .m_axi_awready({axi_interconnect_0_M02_AXI_AWREADY,axi_interconnect_0_M01_AXI_AWREADY,axi_interconnect_0_M00_AXI_AWREADY}),
        .m_axi_awvalid({axi_interconnect_0_M02_AXI_AWVALID,axi_interconnect_0_M01_AXI_AWVALID,axi_interconnect_0_M00_AXI_AWVALID}),
        .m_axi_bready({axi_interconnect_0_M02_AXI_BREADY,axi_interconnect_0_M01_AXI_BREADY,axi_interconnect_0_M00_AXI_BREADY}),
        .m_axi_bresp({axi_interconnect_0_M02_AXI_BRESP,axi_interconnect_0_M01_AXI_BRESP,axi_interconnect_0_M00_AXI_BRESP}),
        .m_axi_bvalid({axi_interconnect_0_M02_AXI_BVALID,axi_interconnect_0_M01_AXI_BVALID,axi_interconnect_0_M00_AXI_BVALID}),
        .m_axi_rdata({axi_interconnect_0_M02_AXI_RDATA,axi_interconnect_0_M01_AXI_RDATA,axi_interconnect_0_M00_AXI_RDATA}),
        .m_axi_rready({axi_interconnect_0_M02_AXI_RREADY,axi_interconnect_0_M01_AXI_RREADY,axi_interconnect_0_M00_AXI_RREADY}),
        .m_axi_rresp({axi_interconnect_0_M02_AXI_RRESP,axi_interconnect_0_M01_AXI_RRESP,axi_interconnect_0_M00_AXI_RRESP}),
        .m_axi_rvalid({axi_interconnect_0_M02_AXI_RVALID,axi_interconnect_0_M01_AXI_RVALID,axi_interconnect_0_M00_AXI_RVALID}),
        .m_axi_wdata({axi_interconnect_0_M02_AXI_WDATA,axi_interconnect_0_M01_AXI_WDATA,s_axi_wdata}),
        .m_axi_wready({axi_interconnect_0_M02_AXI_WREADY,axi_interconnect_0_M01_AXI_WREADY,axi_interconnect_0_M00_AXI_WREADY}),
        .m_axi_wstrb({axi_interconnect_0_M02_AXI_WSTRB,axi_interconnect_0_M01_AXI_WSTRB,s_axi_wstrb}),
        .m_axi_wvalid({axi_interconnect_0_M02_AXI_WVALID,axi_interconnect_0_M01_AXI_WVALID,axi_interconnect_0_M00_AXI_WVALID}));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_axi_timer_0_0,axi_timer,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_timer,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_timer_0_0 axi_timer_0
       (.capturetrig0(1'b0),
        .capturetrig1(1'b0),
        .freeze(1'b0),
        .generateout0(NLW_axi_timer_0_generateout0_UNCONNECTED),
        .generateout1(NLW_axi_timer_0_generateout1_UNCONNECTED),
        .interrupt(axi_timer_0_interrupt),
        .pwm0(NLW_axi_timer_0_pwm0_UNCONNECTED),
        .s_axi_aclk(TIMER_CLOCK),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(RESET_TIMER),
        .s_axi_arready(axi_interconnect_0_M03_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M03_AXI_ARVALID),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(axi_interconnect_0_M03_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M03_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M03_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M03_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M03_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M03_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M03_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M03_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M03_AXI_RVALID),
        .s_axi_wdata({axi_interconnect_0_n_6,axi_interconnect_0_n_7,axi_interconnect_0_n_8,axi_interconnect_0_n_9,axi_interconnect_0_n_10,axi_interconnect_0_n_11,axi_interconnect_0_n_12,axi_interconnect_0_n_13,axi_interconnect_0_n_14,axi_interconnect_0_n_15,axi_interconnect_0_n_16,axi_interconnect_0_n_17,axi_interconnect_0_n_18,axi_interconnect_0_n_19,axi_interconnect_0_n_20,axi_interconnect_0_n_21,axi_interconnect_0_n_22,axi_interconnect_0_n_23,axi_interconnect_0_n_24,axi_interconnect_0_n_25,axi_interconnect_0_n_26,axi_interconnect_0_n_27,axi_interconnect_0_n_28,axi_interconnect_0_n_29,axi_interconnect_0_n_30,axi_interconnect_0_n_31,axi_interconnect_0_n_32,axi_interconnect_0_n_33,axi_interconnect_0_n_34,axi_interconnect_0_n_35,axi_interconnect_0_n_36,axi_interconnect_0_n_37}),
        .s_axi_wready(axi_interconnect_0_M03_AXI_WREADY),
        .s_axi_wstrb({axi_interconnect_0_n_38,axi_interconnect_0_n_39,axi_interconnect_0_n_40,axi_interconnect_0_n_41}),
        .s_axi_wvalid(axi_interconnect_0_M03_AXI_WVALID));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_axi_uartlite_0_0,axi_uartlite,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_uartlite,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_uartlite_0_0 axi_uartlite_0
       (.interrupt(axi_uartlite_0_interrupt),
        .rx(UART_RX),
        .s_axi_aclk(SYS_CLOCK),
        .s_axi_araddr({axi_interconnect_0_n_250,axi_interconnect_0_n_251,axi_interconnect_0_n_252,axi_interconnect_0_n_253}),
        .s_axi_aresetn(RESET_INTERCONNECT),
        .s_axi_arready(axi_interconnect_0_M00_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M00_AXI_ARVALID),
        .s_axi_awaddr({axi_interconnect_0_n_111,axi_interconnect_0_n_112,axi_interconnect_0_n_113,axi_interconnect_0_n_114}),
        .s_axi_awready(axi_interconnect_0_M00_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M00_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M00_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M00_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M00_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M00_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M00_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M00_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M00_AXI_RVALID),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(axi_interconnect_0_M00_AXI_WREADY),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(axi_interconnect_0_M00_AXI_WVALID),
        .tx(UART_TX));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_xlconcat_0_0,xlconcat_v2_1_1_xlconcat,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconcat_v2_1_1_xlconcat,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconcat_0_0 xlconcat_0
       (.In0(axi_uartlite_0_interrupt),
        .In1(axi_timer_0_interrupt),
        .In2(axi_iic_0_iic2intc_irpt),
        .In3(xlconstant_0_dout),
        .dout(xlconcat_0_dout));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_xlconcat_2_0,xlconcat_v2_1_1_xlconcat,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconcat_v2_1_1_xlconcat,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconcat_2_0 xlconcat_2
       (.In0(THROTTLE),
        .In1(xlconstant_2_dout),
        .dout(xlconcat_2_dout));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_xlconstant_0_0,xlconstant_v1_1_5_xlconstant,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconstant_v1_1_5_xlconstant,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconstant_0_0 xlconstant_0
       (.dout(xlconstant_0_dout));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_xlconstant_1_0,xlconstant_v1_1_5_xlconstant,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconstant_v1_1_5_xlconstant,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconstant_1_0 xlconstant_1
       (.dout(xlconstant_1_dout));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_xlconstant_2_0,xlconstant_v1_1_5_xlconstant,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconstant_v1_1_5_xlconstant,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconstant_2_0 xlconstant_2
       (.dout(xlconstant_2_dout));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_xlslice_0_0,xlslice_v1_0_1_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_1_xlslice,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlslice_0_0 xlslice_0
       (.Din(axi_gpio_2_gpio_io_o_0),
        .Dout(ENGINE));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_xlslice_1_0,xlslice_v1_0_1_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_1_xlslice,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlslice_1_0 xlslice_1
       (.Din(axi_gpio_2_gpio_io_o_0),
        .Dout(DEBUG));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_Cortex_M1_0_0,CortexM1DbgAXI,{}" *) (* ORIG_REF_NAME = "cm1_ecu_Cortex_M1_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_definition_source = "package_project" *) (* x_core_info = "CortexM1DbgAXI,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_Cortex_M1_0_0
   (SYSRESETREQ,
    DBGRESTARTED,
    LOCKUP,
    HALTED,
    JTAGNSW,
    JTAGTOP,
    TDO,
    nTDOEN,
    HWDATA,
    HCLK,
    SYSRESETn,
    IRQ,
    NMI,
    CFGITCMEN,
    DBGRESETn,
    DBGRESTART,
    EDBGRQ,
    SWCLKTCK,
    SWDITMS,
    nTRST,
    TDI,
    HRDATA,
    AWADDR,
    AWLEN,
    AWSIZE,
    AWBURST,
    AWLOCK,
    AWCACHE,
    AWPROT,
    AWUSER,
    AWVALID,
    AWREADY,
    WSTRB,
    WLAST,
    WVALID,
    WREADY,
    BRESP,
    BVALID,
    BREADY,
    ARADDR,
    ARLEN,
    ARSIZE,
    ARBURST,
    ARLOCK,
    ARCACHE,
    ARPROT,
    ARUSER,
    ARVALID,
    ARREADY,
    RRESP,
    RLAST,
    RVALID,
    RREADY);
  output SYSRESETREQ;
  output DBGRESTARTED;
  output LOCKUP;
  output HALTED;
  output JTAGNSW;
  output JTAGTOP;
  output TDO;
  output nTDOEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WDATA" *) output [31:0]HWDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 HCLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME HCLK, ASSOCIATED_BUSIF CM1_AXI3, ASSOCIATED_RESET SYSRESETn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, INSERT_VIP 0" *) input HCLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 SYSRESETn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME SYSRESETn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input SYSRESETn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME IRQ, PortWidth 32" *) input [31:0]IRQ;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 NMI INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME NMI, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) input NMI;
  input [1:0]CFGITCMEN;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 DBGRESETn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME DBGRESETn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input DBGRESETn;
  input DBGRESTART;
  input EDBGRQ;
  input SWCLKTCK;
  input SWDITMS;
  input nTRST;
  input TDI;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RDATA" *) input [31:0]HRDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWADDR" *) output [31:0]AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWLEN" *) output [3:0]AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWSIZE" *) output [2:0]AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWBURST" *) output [1:0]AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWLOCK" *) output [1:0]AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWCACHE" *) output [3:0]AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWPROT" *) output [2:0]AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWUSER" *) output [0:0]AWUSER;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWVALID" *) output AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWREADY" *) input AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WSTRB" *) output [3:0]WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WLAST" *) output WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WVALID" *) output WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 WREADY" *) input WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 BRESP" *) input [1:0]BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 BVALID" *) input BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 BREADY" *) output BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARADDR" *) output [31:0]ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARLEN" *) output [3:0]ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARSIZE" *) output [2:0]ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARBURST" *) output [1:0]ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARLOCK" *) output [1:0]ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARCACHE" *) output [3:0]ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARPROT" *) output [2:0]ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARUSER" *) output [0:0]ARUSER;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARVALID" *) output ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARREADY" *) input ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RRESP" *) input [1:0]RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RLAST" *) input RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RVALID" *) input RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 CM1_AXI3 RREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME CM1_AXI3, PROTOCOL AXI3, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]ARADDR;
  wire [0:0]\^ARBURST ;
  wire [1:0]\^ARCACHE ;
  wire [2:0]\^ARPROT ;
  wire ARREADY;
  wire [1:0]\^ARSIZE ;
  wire ARVALID;
  wire [2:2]\^AWCACHE ;
  wire AWREADY;
  wire AWVALID;
  wire [1:0]BRESP;
  wire BVALID;
  wire [1:0]CFGITCMEN;
  wire DBGRESETn;
  wire DBGRESTART;
  wire DBGRESTARTED;
  wire EDBGRQ;
  wire HALTED;
  wire HCLK;
  wire [31:0]HRDATA;
  wire [31:0]HWDATA;
  wire [31:0]IRQ;
  wire JTAGTOP;
  wire LOCKUP;
  wire NMI;
  wire RLAST;
  wire RREADY;
  wire [1:0]RRESP;
  wire RVALID;
  wire SWCLKTCK;
  wire SWDITMS;
  wire SYSRESETREQ;
  wire SYSRESETn;
  wire TDI;
  wire TDO;
  wire WREADY;
  wire [3:0]WSTRB;
  wire WVALID;
  wire nTDOEN;
  wire nTRST;
  wire NLW_inst_BREADY_UNCONNECTED;
  wire NLW_inst_JTAGNSW_UNCONNECTED;
  wire NLW_inst_SWDO_UNCONNECTED;
  wire NLW_inst_SWDOEN_UNCONNECTED;
  wire NLW_inst_WVALID_UNCONNECTED;
  wire [31:0]NLW_inst_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_ARCACHE_UNCONNECTED;
  wire [3:0]NLW_inst_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_ARPROT_UNCONNECTED;
  wire [2:0]NLW_inst_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_ARUSER_UNCONNECTED;
  wire [1:1]NLW_inst_AWBURST_UNCONNECTED;
  wire [2:2]NLW_inst_AWCACHE_UNCONNECTED;
  wire [3:0]NLW_inst_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_AWLOCK_UNCONNECTED;
  wire [1:1]NLW_inst_AWPROT_UNCONNECTED;
  wire [2:2]NLW_inst_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_AWUSER_UNCONNECTED;

  assign ARBURST[1] = \<const0> ;
  assign ARBURST[0] = \^ARBURST [0];
  assign ARCACHE[3] = \^AWCACHE [2];
  assign ARCACHE[2] = \^AWCACHE [2];
  assign ARCACHE[1:0] = \^ARCACHE [1:0];
  assign ARLEN[3] = \<const0> ;
  assign ARLEN[2] = \<const0> ;
  assign ARLEN[1] = \<const0> ;
  assign ARLEN[0] = \<const0> ;
  assign ARLOCK[1] = \<const0> ;
  assign ARLOCK[0] = \<const0> ;
  assign ARPROT[2] = \^ARPROT [2];
  assign ARPROT[1] = \<const0> ;
  assign ARPROT[0] = \^ARPROT [0];
  assign ARSIZE[2] = \<const0> ;
  assign ARSIZE[1:0] = \^ARSIZE [1:0];
  assign ARUSER[0] = \<const0> ;
  assign AWADDR[31:0] = ARADDR;
  assign AWBURST[1] = \<const0> ;
  assign AWBURST[0] = \^ARBURST [0];
  assign AWCACHE[3] = \^AWCACHE [2];
  assign AWCACHE[2] = \^AWCACHE [2];
  assign AWCACHE[1:0] = \^ARCACHE [1:0];
  assign AWLEN[3] = \<const0> ;
  assign AWLEN[2] = \<const0> ;
  assign AWLEN[1] = \<const0> ;
  assign AWLEN[0] = \<const0> ;
  assign AWLOCK[1] = \<const0> ;
  assign AWLOCK[0] = \<const0> ;
  assign AWPROT[2] = \^ARPROT [2];
  assign AWPROT[1] = \<const0> ;
  assign AWPROT[0] = \^ARPROT [0];
  assign AWSIZE[2] = \<const0> ;
  assign AWSIZE[1:0] = \^ARSIZE [1:0];
  assign AWUSER[0] = \<const0> ;
  assign BREADY = \<const1> ;
  assign JTAGNSW = \<const1> ;
  assign WLAST = WVALID;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* AUSER_MAX = "0" *) 
  (* AUSER_WIDTH = "1" *) 
  (* BE8 = "1'b0" *) 
  (* DEBUG_SEL = "1" *) 
  (* DTCM_ADDR_WIDTH = "14" *) 
  (* DTCM_INIT_FILE = "" *) 
  (* DTCM_INIT_RAM = "1'b0" *) 
  (* DTCM_SIZE = "4'b0111" *) 
  (* ITCM_ADDR_WIDTH = "13" *) 
  (* ITCM_INIT_FILE = "bram_a7.hex" *) 
  (* ITCM_INIT_RAM = "1'b1" *) 
  (* ITCM_SIZE = "4'b0110" *) 
  (* JTAG = "1" *) 
  (* NUM_IRQ = "32" *) 
  (* OS = "1'b1" *) 
  (* SMALL_DEBUG = "1'b1" *) 
  (* SMALL_MUL = "1'b0" *) 
  (* STRB_MAX = "3" *) 
  (* STRB_WIDTH = "4" *) 
  (* SW = "0" *) 
  m1_for_arty_a7_cm1_ecu_0_0_CortexM1DbgAXI inst
       (.ARADDR(NLW_inst_ARADDR_UNCONNECTED[31:0]),
        .ARBURST(NLW_inst_ARBURST_UNCONNECTED[1:0]),
        .ARCACHE(NLW_inst_ARCACHE_UNCONNECTED[3:0]),
        .ARLEN(NLW_inst_ARLEN_UNCONNECTED[3:0]),
        .ARLOCK(NLW_inst_ARLOCK_UNCONNECTED[1:0]),
        .ARPROT(NLW_inst_ARPROT_UNCONNECTED[2:0]),
        .ARREADY(ARREADY),
        .ARSIZE(NLW_inst_ARSIZE_UNCONNECTED[2:0]),
        .ARUSER(NLW_inst_ARUSER_UNCONNECTED[0]),
        .ARVALID(ARVALID),
        .AWADDR(ARADDR),
        .AWBURST({NLW_inst_AWBURST_UNCONNECTED[1],\^ARBURST }),
        .AWCACHE({\^AWCACHE ,NLW_inst_AWCACHE_UNCONNECTED[2],\^ARCACHE }),
        .AWLEN(NLW_inst_AWLEN_UNCONNECTED[3:0]),
        .AWLOCK(NLW_inst_AWLOCK_UNCONNECTED[1:0]),
        .AWPROT(\^ARPROT ),
        .AWREADY(AWREADY),
        .AWSIZE({NLW_inst_AWSIZE_UNCONNECTED[2],\^ARSIZE }),
        .AWUSER(NLW_inst_AWUSER_UNCONNECTED[0]),
        .AWVALID(AWVALID),
        .BREADY(NLW_inst_BREADY_UNCONNECTED),
        .BRESP({BRESP[1],1'b0}),
        .BVALID(BVALID),
        .CFGITCMEN(CFGITCMEN),
        .DBGRESETn(DBGRESETn),
        .DBGRESTART(DBGRESTART),
        .DBGRESTARTED(DBGRESTARTED),
        .EDBGRQ(EDBGRQ),
        .HALTED(HALTED),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .HWDATA(HWDATA),
        .IRQ(IRQ),
        .JTAGNSW(NLW_inst_JTAGNSW_UNCONNECTED),
        .JTAGTOP(JTAGTOP),
        .LOCKUP(LOCKUP),
        .NMI(NMI),
        .RLAST(RLAST),
        .RREADY(RREADY),
        .RRESP({RRESP[1],1'b0}),
        .RVALID(RVALID),
        .SWCLKTCK(SWCLKTCK),
        .SWDITMS(SWDITMS),
        .SWDO(NLW_inst_SWDO_UNCONNECTED),
        .SWDOEN(NLW_inst_SWDOEN_UNCONNECTED),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETn(SYSRESETn),
        .TDI(TDI),
        .TDO(TDO),
        .WLAST(WVALID),
        .WREADY(WREADY),
        .WSTRB(WSTRB),
        .WVALID(NLW_inst_WVALID_UNCONNECTED),
        .nTDOEN(nTDOEN),
        .nTRST(nTRST));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_auto_cc_0,axi_clock_converter_v2_1_17_axi_clock_converter,{}" *) (* ORIG_REF_NAME = "cm1_ecu_auto_cc_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_clock_converter_v2_1_17_axi_clock_converter,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_auto_cc_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_aclk,
    m_axi_aresetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 SI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME SI_CLK, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET S_AXI_ARESETN, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 SI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME SI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [4:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [4:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 MI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME MI_CLK, FREQ_HZ 8000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_TIMER_CLOCK, ASSOCIATED_BUSIF M_AXI, ASSOCIATED_RESET M_AXI_ARESETN, INSERT_VIP 0" *) input m_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME MI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input m_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [4:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [4:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 8000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_TIMER_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_rready;

  wire m_axi_aclk;
  wire [4:0]m_axi_araddr;
  wire m_axi_aresetn;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [4:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_inst_s_axi_rlast_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_ARADDR_RIGHT = "3" *) 
  (* C_ARADDR_WIDTH = "5" *) 
  (* C_ARBURST_RIGHT = "3" *) 
  (* C_ARBURST_WIDTH = "0" *) 
  (* C_ARCACHE_RIGHT = "3" *) 
  (* C_ARCACHE_WIDTH = "0" *) 
  (* C_ARID_RIGHT = "8" *) 
  (* C_ARID_WIDTH = "0" *) 
  (* C_ARLEN_RIGHT = "3" *) 
  (* C_ARLEN_WIDTH = "0" *) 
  (* C_ARLOCK_RIGHT = "3" *) 
  (* C_ARLOCK_WIDTH = "0" *) 
  (* C_ARPROT_RIGHT = "0" *) 
  (* C_ARPROT_WIDTH = "3" *) 
  (* C_ARQOS_RIGHT = "0" *) 
  (* C_ARQOS_WIDTH = "0" *) 
  (* C_ARREGION_RIGHT = "0" *) 
  (* C_ARREGION_WIDTH = "0" *) 
  (* C_ARSIZE_RIGHT = "3" *) 
  (* C_ARSIZE_WIDTH = "0" *) 
  (* C_ARUSER_RIGHT = "0" *) 
  (* C_ARUSER_WIDTH = "0" *) 
  (* C_AR_WIDTH = "8" *) 
  (* C_AWADDR_RIGHT = "3" *) 
  (* C_AWADDR_WIDTH = "5" *) 
  (* C_AWBURST_RIGHT = "3" *) 
  (* C_AWBURST_WIDTH = "0" *) 
  (* C_AWCACHE_RIGHT = "3" *) 
  (* C_AWCACHE_WIDTH = "0" *) 
  (* C_AWID_RIGHT = "8" *) 
  (* C_AWID_WIDTH = "0" *) 
  (* C_AWLEN_RIGHT = "3" *) 
  (* C_AWLEN_WIDTH = "0" *) 
  (* C_AWLOCK_RIGHT = "3" *) 
  (* C_AWLOCK_WIDTH = "0" *) 
  (* C_AWPROT_RIGHT = "0" *) 
  (* C_AWPROT_WIDTH = "3" *) 
  (* C_AWQOS_RIGHT = "0" *) 
  (* C_AWQOS_WIDTH = "0" *) 
  (* C_AWREGION_RIGHT = "0" *) 
  (* C_AWREGION_WIDTH = "0" *) 
  (* C_AWSIZE_RIGHT = "3" *) 
  (* C_AWSIZE_WIDTH = "0" *) 
  (* C_AWUSER_RIGHT = "0" *) 
  (* C_AWUSER_WIDTH = "0" *) 
  (* C_AW_WIDTH = "8" *) 
  (* C_AXI_ADDR_WIDTH = "5" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_IS_ACLK_ASYNC = "1" *) 
  (* C_AXI_PROTOCOL = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_READ = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_SUPPORTS_WRITE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_BID_RIGHT = "2" *) 
  (* C_BID_WIDTH = "0" *) 
  (* C_BRESP_RIGHT = "0" *) 
  (* C_BRESP_WIDTH = "2" *) 
  (* C_BUSER_RIGHT = "0" *) 
  (* C_BUSER_WIDTH = "0" *) 
  (* C_B_WIDTH = "2" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_AR_WIDTH = "8" *) 
  (* C_FIFO_AW_WIDTH = "8" *) 
  (* C_FIFO_B_WIDTH = "2" *) 
  (* C_FIFO_R_WIDTH = "34" *) 
  (* C_FIFO_W_WIDTH = "36" *) 
  (* C_M_AXI_ACLK_RATIO = "2" *) 
  (* C_RDATA_RIGHT = "2" *) 
  (* C_RDATA_WIDTH = "32" *) 
  (* C_RID_RIGHT = "34" *) 
  (* C_RID_WIDTH = "0" *) 
  (* C_RLAST_RIGHT = "0" *) 
  (* C_RLAST_WIDTH = "0" *) 
  (* C_RRESP_RIGHT = "0" *) 
  (* C_RRESP_WIDTH = "2" *) 
  (* C_RUSER_RIGHT = "0" *) 
  (* C_RUSER_WIDTH = "0" *) 
  (* C_R_WIDTH = "34" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_S_AXI_ACLK_RATIO = "1" *) 
  (* C_WDATA_RIGHT = "4" *) 
  (* C_WDATA_WIDTH = "32" *) 
  (* C_WID_RIGHT = "36" *) 
  (* C_WID_WIDTH = "0" *) 
  (* C_WLAST_RIGHT = "0" *) 
  (* C_WLAST_WIDTH = "0" *) 
  (* C_WSTRB_RIGHT = "0" *) 
  (* C_WSTRB_WIDTH = "4" *) 
  (* C_WUSER_RIGHT = "0" *) 
  (* C_WUSER_WIDTH = "0" *) 
  (* C_W_WIDTH = "36" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* P_ACLK_RATIO = "2" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_FULLY_REG = "1" *) 
  (* P_LIGHT_WT = "0" *) 
  (* P_LUTRAM_ASYNC = "12" *) 
  (* P_ROUNDING_OFFSET = "0" *) 
  (* P_SI_LT_MI = "1'b1" *) 
  m1_for_arty_a7_cm1_ecu_0_0_axi_clock_converter_v2_1_17_axi_clock_converter inst
       (.m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_aresetn(m_axi_aresetn),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(1'b0),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b1),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst({1'b0,1'b1}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst({1'b0,1'b1}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_auto_pc_0,axi_protocol_converter_v2_1_18_axi_protocol_converter,{}" *) (* ORIG_REF_NAME = "cm1_ecu_auto_pc_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_protocol_converter_v2_1_18_axi_protocol_converter,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLK, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, INSERT_VIP 0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [3:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [3:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_wready = m_axi_wready;
  m1_for_arty_a7_cm1_ecu_0_0_axi_protocol_converter_v2_1_18_axi_protocol_converter inst
       (.Q({m_axi_awprot,m_axi_awaddr[31:12]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr(m_axi_araddr[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[34] ({m_axi_arprot,m_axi_araddr[31:12]}),
        .\m_payload_i_reg[34]_0 ({s_axi_rlast,s_axi_rresp,s_axi_rdata}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_axi_gpio_2_0,axi_gpio,{}" *) (* ORIG_REF_NAME = "cm1_ecu_axi_gpio_2_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_gpio,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_gpio_2_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) (* x_interface_parameter = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) input [4:0]gpio_io_i;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) output [4:0]gpio_io_o;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO TRI_T" *) output [4:0]gpio_io_t;

  wire [4:0]gpio_io_i;
  wire [4:0]gpio_io_o;
  wire [4:0]gpio_io_t;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "32" *) 
  (* C_GPIO_WIDTH = "5" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-2" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_axi_gpio U0
       (.gpio2_io_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[31:0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[31:0]),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_axi_iic_0_0,axi_iic,{}" *) (* ORIG_REF_NAME = "cm1_ecu_axi_iic_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_iic,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_iic_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output iic2intc_irpt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:iic:1.0 IIC SDA_I" *) (* x_interface_parameter = "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE" *) input sda_i;
  (* x_interface_info = "xilinx.com:interface:iic:1.0 IIC SDA_O" *) output sda_o;
  (* x_interface_info = "xilinx.com:interface:iic:1.0 IIC SDA_T" *) output sda_t;
  (* x_interface_info = "xilinx.com:interface:iic:1.0 IIC SCL_I" *) input scl_i;
  (* x_interface_info = "xilinx.com:interface:iic:1.0 IIC SCL_O" *) output scl_o;
  (* x_interface_info = "xilinx.com:interface:iic:1.0 IIC SCL_T" *) output scl_t;
  output [0:0]gpo;

  wire [0:0]gpo;
  wire iic2intc_irpt;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_o;
  wire scl_t;
  wire sda_i;
  wire sda_o;
  wire sda_t;

  (* C_DEFAULT_VALUE = "8'b00000000" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPO_WIDTH = "1" *) 
  (* C_IIC_FREQ = "100000" *) 
  (* C_SCL_INERTIAL_DELAY = "0" *) 
  (* C_SDA_INERTIAL_DELAY = "0" *) 
  (* C_SDA_LEVEL = "1" *) 
  (* C_SMBUS_PMBUS_HOST = "0" *) 
  (* C_S_AXI_ACLK_FREQ_HZ = "100000000" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEN_BIT_ADR = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  m1_for_arty_a7_cm1_ecu_0_0_axi_iic U0
       (.gpo(gpo),
        .iic2intc_irpt(iic2intc_irpt),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_o(scl_o),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_t(sda_t));
endmodule

(* ORIG_REF_NAME = "cm1_ecu_axi_interconnect_0_0" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_interconnect_0_0
   (M03_AXI_awaddr,
    M03_AXI_awvalid,
    M03_AXI_wdata,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M03_AXI_bready,
    M03_AXI_araddr,
    M03_AXI_arvalid,
    M03_AXI_rready,
    S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    m_axi_awaddr,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arvalid,
    m_axi_rready,
    SYS_CLOCK,
    RESET_PERIPHERAL,
    TIMER_CLOCK,
    RESET_TIMER,
    M03_AXI_awready,
    M03_AXI_wready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_arready,
    M03_AXI_rdata,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    RESET_INTERCONNECT,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awvalid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arvalid,
    S00_AXI_rready,
    m_axi_awready,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid);
  output [4:0]M03_AXI_awaddr;
  output M03_AXI_awvalid;
  output [31:0]M03_AXI_wdata;
  output [3:0]M03_AXI_wstrb;
  output M03_AXI_wvalid;
  output M03_AXI_bready;
  output [4:0]M03_AXI_araddr;
  output M03_AXI_arvalid;
  output M03_AXI_rready;
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [21:0]m_axi_awaddr;
  output [2:0]m_axi_awvalid;
  output [95:0]m_axi_wdata;
  output [11:0]m_axi_wstrb;
  output [2:0]m_axi_wvalid;
  output [2:0]m_axi_bready;
  output [21:0]m_axi_araddr;
  output [2:0]m_axi_arvalid;
  output [2:0]m_axi_rready;
  input SYS_CLOCK;
  input RESET_PERIPHERAL;
  input TIMER_CLOCK;
  input RESET_TIMER;
  input M03_AXI_awready;
  input M03_AXI_wready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  input M03_AXI_arready;
  input [31:0]M03_AXI_rdata;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;
  input RESET_INTERCONNECT;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input S00_AXI_awvalid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input [2:0]m_axi_awready;
  input [2:0]m_axi_wready;
  input [5:0]m_axi_bresp;
  input [2:0]m_axi_bvalid;
  input [2:0]m_axi_arready;
  input [95:0]m_axi_rdata;
  input [5:0]m_axi_rresp;
  input [2:0]m_axi_rvalid;

  wire [4:0]M03_AXI_araddr;
  wire M03_AXI_arready;
  wire M03_AXI_arvalid;
  wire [4:0]M03_AXI_awaddr;
  wire M03_AXI_awready;
  wire M03_AXI_awvalid;
  wire M03_AXI_bready;
  wire [1:0]M03_AXI_bresp;
  wire M03_AXI_bvalid;
  wire [31:0]M03_AXI_rdata;
  wire M03_AXI_rready;
  wire [1:0]M03_AXI_rresp;
  wire M03_AXI_rvalid;
  wire [31:0]M03_AXI_wdata;
  wire M03_AXI_wready;
  wire [3:0]M03_AXI_wstrb;
  wire M03_AXI_wvalid;
  wire RESET_INTERCONNECT;
  wire RESET_PERIPHERAL;
  wire RESET_TIMER;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire SYS_CLOCK;
  wire TIMER_CLOCK;
  wire [21:0]m_axi_araddr;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [21:0]m_axi_awaddr;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [5:0]m_axi_bresp;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [5:0]m_axi_rresp;
  wire [2:0]m_axi_rvalid;
  wire [95:0]m_axi_wdata;
  wire [2:0]m_axi_wready;
  wire [11:0]m_axi_wstrb;
  wire [2:0]m_axi_wvalid;
  wire s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire s00_couplers_to_xbar_RVALID;
  wire s00_couplers_to_xbar_WREADY;
  wire s00_couplers_to_xbar_WVALID;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire xbar_n_105;
  wire xbar_n_106;
  wire xbar_n_107;
  wire xbar_n_108;
  wire xbar_n_109;
  wire xbar_n_110;
  wire xbar_n_111;
  wire xbar_n_112;
  wire xbar_n_113;
  wire xbar_n_114;
  wire xbar_n_115;
  wire xbar_n_116;
  wire xbar_n_117;
  wire xbar_n_118;
  wire xbar_n_119;
  wire xbar_n_120;
  wire xbar_n_121;
  wire xbar_n_122;
  wire xbar_n_123;
  wire xbar_n_124;
  wire xbar_n_125;
  wire xbar_n_126;
  wire xbar_n_127;
  wire xbar_n_137;
  wire xbar_n_138;
  wire xbar_n_139;
  wire xbar_n_140;
  wire xbar_n_141;
  wire xbar_n_142;
  wire xbar_n_143;
  wire xbar_n_144;
  wire xbar_n_145;
  wire xbar_n_146;
  wire xbar_n_147;
  wire xbar_n_148;
  wire xbar_n_149;
  wire xbar_n_150;
  wire xbar_n_151;
  wire xbar_n_152;
  wire xbar_n_153;
  wire xbar_n_154;
  wire xbar_n_155;
  wire xbar_n_156;
  wire xbar_n_157;
  wire xbar_n_158;
  wire xbar_n_159;
  wire xbar_n_160;
  wire xbar_n_161;
  wire xbar_n_162;
  wire xbar_n_163;
  wire xbar_n_164;
  wire xbar_n_369;
  wire xbar_n_370;
  wire xbar_n_371;
  wire xbar_n_372;
  wire xbar_n_373;
  wire xbar_n_374;
  wire xbar_n_375;
  wire xbar_n_376;
  wire xbar_n_377;
  wire xbar_n_378;
  wire xbar_n_379;
  wire xbar_n_380;
  wire xbar_n_381;
  wire xbar_n_382;
  wire xbar_n_383;
  wire xbar_n_384;
  wire xbar_n_385;
  wire xbar_n_386;
  wire xbar_n_387;
  wire xbar_n_388;
  wire xbar_n_389;
  wire xbar_n_390;
  wire xbar_n_391;
  wire xbar_n_401;
  wire xbar_n_402;
  wire xbar_n_403;
  wire xbar_n_404;
  wire xbar_n_405;
  wire xbar_n_406;
  wire xbar_n_407;
  wire xbar_n_408;
  wire xbar_n_409;
  wire xbar_n_410;
  wire xbar_n_411;
  wire xbar_n_412;
  wire xbar_n_413;
  wire xbar_n_414;
  wire xbar_n_415;
  wire xbar_n_416;
  wire xbar_n_417;
  wire xbar_n_418;
  wire xbar_n_419;
  wire xbar_n_420;
  wire xbar_n_421;
  wire xbar_n_422;
  wire xbar_n_423;
  wire xbar_n_433;
  wire xbar_n_434;
  wire xbar_n_435;
  wire xbar_n_436;
  wire xbar_n_437;
  wire xbar_n_438;
  wire xbar_n_439;
  wire xbar_n_440;
  wire xbar_n_441;
  wire xbar_n_442;
  wire xbar_n_443;
  wire xbar_n_444;
  wire xbar_n_445;
  wire xbar_n_446;
  wire xbar_n_447;
  wire xbar_n_448;
  wire xbar_n_449;
  wire xbar_n_450;
  wire xbar_n_451;
  wire xbar_n_452;
  wire xbar_n_453;
  wire xbar_n_454;
  wire xbar_n_455;
  wire xbar_n_456;
  wire xbar_n_457;
  wire xbar_n_458;
  wire xbar_n_459;
  wire xbar_n_460;
  wire xbar_n_73;
  wire xbar_n_74;
  wire xbar_n_75;
  wire xbar_n_76;
  wire xbar_n_77;
  wire xbar_n_78;
  wire xbar_n_79;
  wire xbar_n_80;
  wire xbar_n_81;
  wire xbar_n_82;
  wire xbar_n_83;
  wire xbar_n_84;
  wire xbar_n_85;
  wire xbar_n_86;
  wire xbar_n_87;
  wire xbar_n_88;
  wire xbar_n_89;
  wire xbar_n_90;
  wire xbar_n_91;
  wire xbar_n_92;
  wire xbar_n_93;
  wire xbar_n_94;
  wire xbar_n_95;
  wire [127:96]xbar_to_m03_couplers_ARADDR;
  wire [11:9]xbar_to_m03_couplers_ARPROT;
  wire xbar_to_m03_couplers_ARREADY;
  wire xbar_to_m03_couplers_ARVALID;
  wire [127:96]xbar_to_m03_couplers_AWADDR;
  wire [11:9]xbar_to_m03_couplers_AWPROT;
  wire xbar_to_m03_couplers_AWREADY;
  wire xbar_to_m03_couplers_AWVALID;
  wire xbar_to_m03_couplers_BREADY;
  wire [1:0]xbar_to_m03_couplers_BRESP;
  wire xbar_to_m03_couplers_BVALID;
  wire [31:0]xbar_to_m03_couplers_RDATA;
  wire xbar_to_m03_couplers_RREADY;
  wire [1:0]xbar_to_m03_couplers_RRESP;
  wire xbar_to_m03_couplers_RVALID;
  wire [127:96]xbar_to_m03_couplers_WDATA;
  wire xbar_to_m03_couplers_WREADY;
  wire [15:12]xbar_to_m03_couplers_WSTRB;
  wire xbar_to_m03_couplers_WVALID;
  wire [8:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [8:0]NLW_xbar_m_axi_awprot_UNCONNECTED;

  m1_for_arty_a7_cm1_ecu_0_0_m03_couplers_imp_H52H4P m03_couplers
       (.M03_AXI_araddr(M03_AXI_araddr),
        .M03_AXI_arready(M03_AXI_arready),
        .M03_AXI_arvalid(M03_AXI_arvalid),
        .M03_AXI_awaddr(M03_AXI_awaddr),
        .M03_AXI_awready(M03_AXI_awready),
        .M03_AXI_awvalid(M03_AXI_awvalid),
        .M03_AXI_bready(M03_AXI_bready),
        .M03_AXI_bresp(M03_AXI_bresp),
        .M03_AXI_bvalid(M03_AXI_bvalid),
        .M03_AXI_rdata(M03_AXI_rdata),
        .M03_AXI_rready(M03_AXI_rready),
        .M03_AXI_rresp(M03_AXI_rresp),
        .M03_AXI_rvalid(M03_AXI_rvalid),
        .M03_AXI_wdata(M03_AXI_wdata),
        .M03_AXI_wready(M03_AXI_wready),
        .M03_AXI_wstrb(M03_AXI_wstrb),
        .M03_AXI_wvalid(M03_AXI_wvalid),
        .RESET_PERIPHERAL(RESET_PERIPHERAL),
        .RESET_TIMER(RESET_TIMER),
        .SYS_CLOCK(SYS_CLOCK),
        .TIMER_CLOCK(TIMER_CLOCK),
        .m_axi_araddr(xbar_to_m03_couplers_ARADDR[100:96]),
        .m_axi_arprot(xbar_to_m03_couplers_ARPROT),
        .m_axi_arvalid(xbar_to_m03_couplers_ARVALID),
        .m_axi_awaddr(xbar_to_m03_couplers_AWADDR[100:96]),
        .m_axi_awprot(xbar_to_m03_couplers_AWPROT),
        .m_axi_awvalid(xbar_to_m03_couplers_AWVALID),
        .m_axi_bready(xbar_to_m03_couplers_BREADY),
        .m_axi_rready(xbar_to_m03_couplers_RREADY),
        .m_axi_wdata(xbar_to_m03_couplers_WDATA),
        .m_axi_wstrb(xbar_to_m03_couplers_WSTRB),
        .m_axi_wvalid(xbar_to_m03_couplers_WVALID),
        .s_axi_arready(xbar_to_m03_couplers_ARREADY),
        .s_axi_awready(xbar_to_m03_couplers_AWREADY),
        .s_axi_bresp(xbar_to_m03_couplers_BRESP),
        .s_axi_bvalid(xbar_to_m03_couplers_BVALID),
        .s_axi_rdata(xbar_to_m03_couplers_RDATA),
        .s_axi_rresp(xbar_to_m03_couplers_RRESP),
        .s_axi_rvalid(xbar_to_m03_couplers_RVALID),
        .s_axi_wready(xbar_to_m03_couplers_WREADY));
  m1_for_arty_a7_cm1_ecu_0_0_s00_couplers_imp_1SR9H5T s00_couplers
       (.RESET_INTERCONNECT(RESET_INTERCONNECT),
        .S00_AXI_araddr(S00_AXI_araddr),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(S00_AXI_arcache),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(S00_AXI_arlock),
        .S00_AXI_arprot(S00_AXI_arprot),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize(S00_AXI_arsize),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(S00_AXI_awcache),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(S00_AXI_awlock),
        .S00_AXI_awprot(S00_AXI_awprot),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize(S00_AXI_awsize),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .SYS_CLOCK(SYS_CLOCK),
        .m_axi_araddr(s_axi_araddr),
        .m_axi_arprot(s_axi_arprot),
        .m_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .m_axi_awaddr(s_axi_awaddr),
        .m_axi_awprot(s_axi_awprot),
        .m_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .m_axi_bready(s00_couplers_to_xbar_BREADY),
        .m_axi_rready(s00_couplers_to_xbar_RREADY),
        .m_axi_wdata(s_axi_wdata),
        .m_axi_wstrb(s_axi_wstrb),
        .m_axi_wvalid(s00_couplers_to_xbar_WVALID),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wready(s00_couplers_to_xbar_WREADY));
  (* CHECK_LICENSE_TYPE = "cm1_ecu_xbar_0,axi_crossbar_v2_1_19_axi_crossbar,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_crossbar_v2_1_19_axi_crossbar,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xbar_0 xbar
       (.aclk(SYS_CLOCK),
        .aresetn(RESET_PERIPHERAL),
        .m_axi_araddr({xbar_to_m03_couplers_ARADDR,xbar_n_369,xbar_n_370,xbar_n_371,xbar_n_372,xbar_n_373,xbar_n_374,xbar_n_375,xbar_n_376,xbar_n_377,xbar_n_378,xbar_n_379,xbar_n_380,xbar_n_381,xbar_n_382,xbar_n_383,xbar_n_384,xbar_n_385,xbar_n_386,xbar_n_387,xbar_n_388,xbar_n_389,xbar_n_390,xbar_n_391,m_axi_araddr[21:13],xbar_n_401,xbar_n_402,xbar_n_403,xbar_n_404,xbar_n_405,xbar_n_406,xbar_n_407,xbar_n_408,xbar_n_409,xbar_n_410,xbar_n_411,xbar_n_412,xbar_n_413,xbar_n_414,xbar_n_415,xbar_n_416,xbar_n_417,xbar_n_418,xbar_n_419,xbar_n_420,xbar_n_421,xbar_n_422,xbar_n_423,m_axi_araddr[12:4],xbar_n_433,xbar_n_434,xbar_n_435,xbar_n_436,xbar_n_437,xbar_n_438,xbar_n_439,xbar_n_440,xbar_n_441,xbar_n_442,xbar_n_443,xbar_n_444,xbar_n_445,xbar_n_446,xbar_n_447,xbar_n_448,xbar_n_449,xbar_n_450,xbar_n_451,xbar_n_452,xbar_n_453,xbar_n_454,xbar_n_455,xbar_n_456,xbar_n_457,xbar_n_458,xbar_n_459,xbar_n_460,m_axi_araddr[3:0]}),
        .m_axi_arprot({xbar_to_m03_couplers_ARPROT,NLW_xbar_m_axi_arprot_UNCONNECTED[8:0]}),
        .m_axi_arready({xbar_to_m03_couplers_ARREADY,m_axi_arready}),
        .m_axi_arvalid({xbar_to_m03_couplers_ARVALID,m_axi_arvalid}),
        .m_axi_awaddr({xbar_to_m03_couplers_AWADDR,xbar_n_73,xbar_n_74,xbar_n_75,xbar_n_76,xbar_n_77,xbar_n_78,xbar_n_79,xbar_n_80,xbar_n_81,xbar_n_82,xbar_n_83,xbar_n_84,xbar_n_85,xbar_n_86,xbar_n_87,xbar_n_88,xbar_n_89,xbar_n_90,xbar_n_91,xbar_n_92,xbar_n_93,xbar_n_94,xbar_n_95,m_axi_awaddr[21:13],xbar_n_105,xbar_n_106,xbar_n_107,xbar_n_108,xbar_n_109,xbar_n_110,xbar_n_111,xbar_n_112,xbar_n_113,xbar_n_114,xbar_n_115,xbar_n_116,xbar_n_117,xbar_n_118,xbar_n_119,xbar_n_120,xbar_n_121,xbar_n_122,xbar_n_123,xbar_n_124,xbar_n_125,xbar_n_126,xbar_n_127,m_axi_awaddr[12:4],xbar_n_137,xbar_n_138,xbar_n_139,xbar_n_140,xbar_n_141,xbar_n_142,xbar_n_143,xbar_n_144,xbar_n_145,xbar_n_146,xbar_n_147,xbar_n_148,xbar_n_149,xbar_n_150,xbar_n_151,xbar_n_152,xbar_n_153,xbar_n_154,xbar_n_155,xbar_n_156,xbar_n_157,xbar_n_158,xbar_n_159,xbar_n_160,xbar_n_161,xbar_n_162,xbar_n_163,xbar_n_164,m_axi_awaddr[3:0]}),
        .m_axi_awprot({xbar_to_m03_couplers_AWPROT,NLW_xbar_m_axi_awprot_UNCONNECTED[8:0]}),
        .m_axi_awready({xbar_to_m03_couplers_AWREADY,m_axi_awready}),
        .m_axi_awvalid({xbar_to_m03_couplers_AWVALID,m_axi_awvalid}),
        .m_axi_bready({xbar_to_m03_couplers_BREADY,m_axi_bready}),
        .m_axi_bresp({xbar_to_m03_couplers_BRESP,m_axi_bresp}),
        .m_axi_bvalid({xbar_to_m03_couplers_BVALID,m_axi_bvalid}),
        .m_axi_rdata({xbar_to_m03_couplers_RDATA,m_axi_rdata}),
        .m_axi_rready({xbar_to_m03_couplers_RREADY,m_axi_rready}),
        .m_axi_rresp({xbar_to_m03_couplers_RRESP,m_axi_rresp}),
        .m_axi_rvalid({xbar_to_m03_couplers_RVALID,m_axi_rvalid}),
        .m_axi_wdata({xbar_to_m03_couplers_WDATA,m_axi_wdata}),
        .m_axi_wready({xbar_to_m03_couplers_WREADY,m_axi_wready}),
        .m_axi_wstrb({xbar_to_m03_couplers_WSTRB,m_axi_wstrb}),
        .m_axi_wvalid({xbar_to_m03_couplers_WVALID,m_axi_wvalid}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_axi_timer_0_0,axi_timer,{}" *) (* ORIG_REF_NAME = "cm1_ecu_axi_timer_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_timer,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_timer_0_0
   (capturetrig0,
    capturetrig1,
    generateout0,
    generateout1,
    pwm0,
    interrupt,
    freeze,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  input capturetrig0;
  input capturetrig1;
  output generateout0;
  output generateout1;
  output pwm0;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  input freeze;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 8000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_TIMER_CLOCK, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 8000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_TIMER_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [4:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [4:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;

  wire capturetrig0;
  wire capturetrig1;
  wire freeze;
  wire generateout0;
  wire generateout1;
  wire interrupt;
  wire pwm0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  (* C_COUNT_WIDTH = "32" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GEN0_ASSERT = "1'b1" *) 
  (* C_GEN1_ASSERT = "1'b1" *) 
  (* C_ONE_TIMER_ONLY = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRIG0_ASSERT = "1'b1" *) 
  (* C_TRIG1_ASSERT = "1'b1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  m1_for_arty_a7_cm1_ecu_0_0_axi_timer U0
       (.capturetrig0(capturetrig0),
        .capturetrig1(capturetrig1),
        .freeze(freeze),
        .generateout0(generateout0),
        .generateout1(generateout1),
        .interrupt(interrupt),
        .pwm0(pwm0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_axi_uartlite_0_0,axi_uartlite,{}" *) (* ORIG_REF_NAME = "cm1_ecu_axi_uartlite_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_uartlite,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_axi_uartlite_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    interrupt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    rx,
    tx);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY EDGE_RISING, PortWidth 1" *) output interrupt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [3:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:uart:1.0 UART RxD" *) (* x_interface_parameter = "XIL_INTERFACENAME UART, BOARD.ASSOCIATED_PARAM UARTLITE_BOARD_INTERFACE" *) input rx;
  (* x_interface_info = "xilinx.com:interface:uart:1.0 UART TxD" *) output tx;

  wire interrupt;
  wire rx;
  wire s_axi_aclk;
  wire [3:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [3:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire tx;

  (* C_BAUDRATE = "115200" *) 
  (* C_DATA_BITS = "8" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_ODD_PARITY = "0" *) 
  (* C_S_AXI_ACLK_FREQ_HZ = "100000000" *) 
  (* C_S_AXI_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_USE_PARITY = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  m1_for_arty_a7_cm1_ecu_0_0_axi_uartlite U0
       (.interrupt(interrupt),
        .rx(rx),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .tx(tx));
endmodule

(* ORIG_REF_NAME = "cm1_ecu_wrapper" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_wrapper
   (I2C_SDA_TX,
    I2C_SCL,
    UART_TX,
    ENGINE,
    DEBUG,
    SYS_CLOCK,
    RESET_INTERCONNECT,
    I2C_SDA_RX,
    RESET_PERIPHERAL,
    TIMER_CLOCK,
    RESET_TIMER,
    UART_RX,
    THROTTLE);
  output I2C_SDA_TX;
  output I2C_SCL;
  output UART_TX;
  output [0:0]ENGINE;
  output [3:0]DEBUG;
  input SYS_CLOCK;
  input RESET_INTERCONNECT;
  input I2C_SDA_RX;
  input RESET_PERIPHERAL;
  input TIMER_CLOCK;
  input RESET_TIMER;
  input UART_RX;
  input THROTTLE;

  wire [3:0]DEBUG;
  wire [0:0]ENGINE;
  wire I2C_SCL;
  wire I2C_SDA_RX;
  wire I2C_SDA_TX;
  wire RESET_INTERCONNECT;
  wire RESET_PERIPHERAL;
  wire RESET_TIMER;
  wire SYS_CLOCK;
  wire THROTTLE;
  wire TIMER_CLOCK;
  wire UART_RX;
  wire UART_TX;

  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu cm1_ecu_i
       (.DEBUG(DEBUG),
        .ENGINE(ENGINE),
        .I2C_SCL(I2C_SCL),
        .I2C_SDA_RX(I2C_SDA_RX),
        .I2C_SDA_TX(I2C_SDA_TX),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .RESET_PERIPHERAL(RESET_PERIPHERAL),
        .RESET_TIMER(RESET_TIMER),
        .SYS_CLOCK(SYS_CLOCK),
        .THROTTLE(THROTTLE),
        .TIMER_CLOCK(TIMER_CLOCK),
        .UART_RX(UART_RX),
        .UART_TX(UART_TX));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_xbar_0,axi_crossbar_v2_1_19_axi_crossbar,{}" *) (* ORIG_REF_NAME = "cm1_ecu_xbar_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_crossbar_v2_1_19_axi_crossbar,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xbar_0
   (aclk,
    aresetn,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, ASSOCIATED_BUSIF M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI:M08_AXI:M09_AXI:M10_AXI:M11_AXI:M12_AXI:M13_AXI:M14_AXI:M15_AXI:S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI:S09_AXI:S10_AXI:S11_AXI:S12_AXI:S13_AXI:S14_AXI:S15_AXI, ASSOCIATED_RESET ARESETN, INSERT_VIP 0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [0:0]s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI AWADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI AWADDR [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI AWADDR [31:0] [127:96]" *) output [127:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI AWPROT [2:0] [8:6], xilinx.com:interface:aximm:1.0 M03_AXI AWPROT [2:0] [11:9]" *) output [11:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI AWVALID [0:0] [3:3]" *) output [3:0]m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI AWREADY [0:0] [3:3]" *) input [3:0]m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI WDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI WDATA [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI WDATA [31:0] [127:96]" *) output [127:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI WSTRB [3:0] [7:4], xilinx.com:interface:aximm:1.0 M02_AXI WSTRB [3:0] [11:8], xilinx.com:interface:aximm:1.0 M03_AXI WSTRB [3:0] [15:12]" *) output [15:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI WVALID [0:0] [3:3]" *) output [3:0]m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI WREADY [0:0] [3:3]" *) input [3:0]m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI BRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI BRESP [1:0] [5:4], xilinx.com:interface:aximm:1.0 M03_AXI BRESP [1:0] [7:6]" *) input [7:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI BVALID [0:0] [3:3]" *) input [3:0]m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI BREADY [0:0] [3:3]" *) output [3:0]m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI ARADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI ARADDR [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI ARADDR [31:0] [127:96]" *) output [127:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI ARPROT [2:0] [8:6], xilinx.com:interface:aximm:1.0 M03_AXI ARPROT [2:0] [11:9]" *) output [11:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI ARVALID [0:0] [3:3]" *) output [3:0]m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI ARREADY [0:0] [3:3]" *) input [3:0]m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI RDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI RDATA [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI RDATA [31:0] [127:96]" *) input [127:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI RRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI RRESP [1:0] [5:4], xilinx.com:interface:aximm:1.0 M03_AXI RRESP [1:0] [7:6]" *) input [7:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI RVALID [0:0] [3:3]" *) input [3:0]m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI RREADY [0:0] [3:3]" *) (* x_interface_parameter = "XIL_INTERFACENAME M00_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M01_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M02_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M03_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cm1_ecu_SYS_CLOCK, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [3:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [15:0]\^m_axi_araddr ;
  wire [2:0]\^m_axi_arprot ;
  wire [3:0]m_axi_arready;
  wire [3:0]m_axi_arvalid;
  wire [127:112]\^m_axi_awaddr ;
  wire [3:0]m_axi_awready;
  wire [3:0]m_axi_awvalid;
  wire [3:0]m_axi_bready;
  wire [7:0]m_axi_bresp;
  wire [3:0]m_axi_bvalid;
  wire [127:0]m_axi_rdata;
  wire [3:0]m_axi_rready;
  wire [7:0]m_axi_rresp;
  wire [3:0]m_axi_rvalid;
  wire [3:0]m_axi_wready;
  wire [3:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;

  assign m_axi_araddr[127:112] = \^m_axi_awaddr [127:112];
  assign m_axi_araddr[111:96] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[95:80] = \^m_axi_awaddr [127:112];
  assign m_axi_araddr[79:64] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[63:48] = \^m_axi_awaddr [127:112];
  assign m_axi_araddr[47:32] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[31:16] = \^m_axi_awaddr [127:112];
  assign m_axi_araddr[15:0] = \^m_axi_araddr [15:0];
  assign m_axi_arprot[11:9] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[8:6] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_awaddr[127:112] = \^m_axi_awaddr [127:112];
  assign m_axi_awaddr[111:96] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[95:80] = \^m_axi_awaddr [127:112];
  assign m_axi_awaddr[79:64] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[63:48] = \^m_axi_awaddr [127:112];
  assign m_axi_awaddr[47:32] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[31:16] = \^m_axi_awaddr [127:112];
  assign m_axi_awaddr[15:0] = \^m_axi_araddr [15:0];
  assign m_axi_awprot[11:9] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[8:6] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_wdata[127:96] = s_axi_wdata;
  assign m_axi_wdata[95:64] = s_axi_wdata;
  assign m_axi_wdata[63:32] = s_axi_wdata;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[15:12] = s_axi_wstrb;
  assign m_axi_wstrb[11:8] = s_axi_wstrb;
  assign m_axi_wstrb[7:4] = s_axi_wstrb;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  m1_for_arty_a7_cm1_ecu_0_0_axi_crossbar_v2_1_19_axi_crossbar inst
       (.Q({\^m_axi_arprot ,\^m_axi_awaddr ,\^m_axi_araddr }),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_payload_i_reg[34] ({s_axi_rdata,s_axi_rresp}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_xlconcat_0_0,xlconcat_v2_1_1_xlconcat,{}" *) (* ORIG_REF_NAME = "cm1_ecu_xlconcat_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xlconcat_v2_1_1_xlconcat,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconcat_0_0
   (In0,
    In1,
    In2,
    In3,
    dout);
  input [0:0]In0;
  input [0:0]In1;
  input [0:0]In2;
  input [28:0]In3;
  output [31:0]dout;

  wire [0:0]In0;
  wire [0:0]In1;
  wire [0:0]In2;
  wire [28:0]In3;

  assign dout[31:3] = In3;
  assign dout[2] = In2;
  assign dout[1] = In1;
  assign dout[0] = In0;
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_xlconcat_2_0,xlconcat_v2_1_1_xlconcat,{}" *) (* ORIG_REF_NAME = "cm1_ecu_xlconcat_2_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xlconcat_v2_1_1_xlconcat,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconcat_2_0
   (In0,
    In1,
    dout);
  input [0:0]In0;
  input [3:0]In1;
  output [4:0]dout;

  wire [0:0]In0;
  wire [3:0]In1;

  assign dout[4:1] = In1;
  assign dout[0] = In0;
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_xlconstant_0_0,xlconstant_v1_1_5_xlconstant,{}" *) (* ORIG_REF_NAME = "cm1_ecu_xlconstant_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xlconstant_v1_1_5_xlconstant,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconstant_0_0
   (dout);
  output [28:0]dout;

  wire \<const0> ;

  assign dout[28] = \<const0> ;
  assign dout[27] = \<const0> ;
  assign dout[26] = \<const0> ;
  assign dout[25] = \<const0> ;
  assign dout[24] = \<const0> ;
  assign dout[23] = \<const0> ;
  assign dout[22] = \<const0> ;
  assign dout[21] = \<const0> ;
  assign dout[20] = \<const0> ;
  assign dout[19] = \<const0> ;
  assign dout[18] = \<const0> ;
  assign dout[17] = \<const0> ;
  assign dout[16] = \<const0> ;
  assign dout[15] = \<const0> ;
  assign dout[14] = \<const0> ;
  assign dout[13] = \<const0> ;
  assign dout[12] = \<const0> ;
  assign dout[11] = \<const0> ;
  assign dout[10] = \<const0> ;
  assign dout[9] = \<const0> ;
  assign dout[8] = \<const0> ;
  assign dout[7] = \<const0> ;
  assign dout[6] = \<const0> ;
  assign dout[5] = \<const0> ;
  assign dout[4] = \<const0> ;
  assign dout[3] = \<const0> ;
  assign dout[2] = \<const0> ;
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_xlconstant_1_0,xlconstant_v1_1_5_xlconstant,{}" *) (* ORIG_REF_NAME = "cm1_ecu_xlconstant_1_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xlconstant_v1_1_5_xlconstant,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconstant_1_0
   (dout);
  output [1:0]dout;

  wire \<const0> ;
  wire \<const1> ;

  assign dout[1] = \<const0> ;
  assign dout[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_xlconstant_2_0,xlconstant_v1_1_5_xlconstant,{}" *) (* ORIG_REF_NAME = "cm1_ecu_xlconstant_2_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xlconstant_v1_1_5_xlconstant,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlconstant_2_0
   (dout);
  output [3:0]dout;

  wire \<const0> ;
  wire \<const1> ;

  assign dout[3] = \<const0> ;
  assign dout[2] = \<const0> ;
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_xlslice_0_0,xlslice_v1_0_1_xlslice,{}" *) (* ORIG_REF_NAME = "cm1_ecu_xlslice_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xlslice_v1_0_1_xlslice,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlslice_0_0
   (Din,
    Dout);
  input [4:0]Din;
  output [0:0]Dout;

  wire [4:0]Din;

  assign Dout[0] = Din[1];
endmodule

(* CHECK_LICENSE_TYPE = "cm1_ecu_xlslice_1_0,xlslice_v1_0_1_xlslice,{}" *) (* ORIG_REF_NAME = "cm1_ecu_xlslice_1_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xlslice_v1_0_1_xlslice,Vivado 2018.3" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_xlslice_1_0
   (Din,
    Dout);
  input [4:0]Din;
  output [3:0]Dout;

  wire [4:0]Din;

  assign Dout[3:0] = Din[4:1];
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cntr_incr_decr_addn_f
   (Q,
    fifo_full_p1,
    tx_Start0,
    Interrupt0,
    SS,
    fifo_Read,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    tx_Buffer_Full,
    Bus_RNW_reg,
    p_3_in,
    tx_Start,
    tx_DataBits,
    tx_Start_reg,
    tx_Buffer_Empty_Pre,
    enable_interrupts,
    rx_Data_Present_Pre,
    Interrupt_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    s_axi_aresetn,
    s_axi_aclk);
  output [4:0]Q;
  output fifo_full_p1;
  output tx_Start0;
  output Interrupt0;
  output [0:0]SS;
  input fifo_Read;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input tx_Buffer_Full;
  input Bus_RNW_reg;
  input p_3_in;
  input tx_Start;
  input tx_DataBits;
  input tx_Start_reg;
  input tx_Buffer_Empty_Pre;
  input enable_interrupts;
  input rx_Data_Present_Pre;
  input [0:0]Interrupt_reg;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input s_axi_aresetn;
  input s_axi_aclk;

  wire Bus_RNW_reg;
  wire FIFO_Full_i_2__0_n_0;
  wire \INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3__0_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_4__0_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire Interrupt0;
  wire [0:0]Interrupt_reg;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire enable_interrupts;
  wire fifo_Read;
  wire fifo_full_p1;
  wire p_3_in;
  wire rx_Data_Present_Pre;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire tx_Buffer_Empty_Pre;
  wire tx_Buffer_Full;
  wire tx_DataBits;
  wire tx_Start;
  wire tx_Start0;
  wire tx_Start_reg;

  LUT6 #(
    .INIT(64'h0010000000400010)) 
    FIFO_Full_i_1
       (.I0(Q[4]),
        .I1(fifo_Read),
        .I2(Q[3]),
        .I3(FIFO_Full_i_2__0_n_0),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(fifo_full_p1));
  LUT2 #(
    .INIT(4'h7)) 
    FIFO_Full_i_2__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(FIFO_Full_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hBBB4BBBB444B4444)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[4]),
        .I1(fifo_Read),
        .I2(tx_Buffer_Full),
        .I3(Bus_RNW_reg),
        .I4(p_3_in),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'hAA9A65AA)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(fifo_Read),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'hCCCCC9CC6C66CCCC)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(fifo_Read),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hF0F0F0E178F0F0F0)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[3]_i_2__0 
       (.I0(Q[4]),
        .I1(fifo_Read),
        .O(\INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(s_axi_aresetn),
        .O(SS));
  LUT6 #(
    .INIT(64'hF0F0FCFCF005F0F0)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(fifo_Read),
        .I1(\INFERRED_GEN.cnt_i[4]_i_3__0_n_0 ),
        .I2(Q[4]),
        .I3(\INFERRED_GEN.cnt_i[4]_i_4__0_n_0 ),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \INFERRED_GEN.cnt_i[4]_i_3__0 
       (.I0(Q[3]),
        .I1(fifo_Read),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\INFERRED_GEN.cnt_i[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \INFERRED_GEN.cnt_i[4]_i_4__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\INFERRED_GEN.cnt_i[4]_i_4__0_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
  LUT5 #(
    .INIT(32'h202020F0)) 
    Interrupt_i_2
       (.I0(Q[4]),
        .I1(tx_Buffer_Empty_Pre),
        .I2(enable_interrupts),
        .I3(rx_Data_Present_Pre),
        .I4(Interrupt_reg),
        .O(Interrupt0));
  LUT4 #(
    .INIT(16'h2232)) 
    tx_Start_i_1
       (.I0(tx_Start),
        .I1(tx_DataBits),
        .I2(tx_Start_reg),
        .I3(Q[4]),
        .O(tx_Start0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cntr_incr_decr_addn_f_6
   (fifo_full_p1,
    Q,
    SS,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    valid_rx,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    fifo_Write,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    s_axi_aresetn,
    s_axi_aclk);
  output fifo_full_p1;
  output [4:0]Q;
  output [0:0]SS;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input valid_rx;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input fifo_Write;
  input \INFERRED_GEN.cnt_i_reg[0]_2 ;
  input s_axi_aresetn;
  input s_axi_aclk;

  wire FIFO_Full_i_2_n_0;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[3]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_4_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire fifo_Write;
  wire fifo_full_p1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire valid_rx;

  LUT6 #(
    .INIT(64'h0000000000009400)) 
    FIFO_Full_i_1__0
       (.I0(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(FIFO_Full_reg),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(FIFO_Full_i_2_n_0),
        .O(fifo_full_p1));
  LUT2 #(
    .INIT(4'h7)) 
    FIFO_Full_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(FIFO_Full_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'hA6AA5955)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(valid_rx),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(fifo_Write),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[0]),
        .I3(fifo_Write),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I5(valid_rx),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hDF20FF00FF00FB04)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(fifo_Write),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(valid_rx),
        .O(\INFERRED_GEN.cnt_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I1(s_axi_aresetn),
        .O(SS));
  LUT6 #(
    .INIT(64'h99AAAAAA88AAAAAF)) 
    \INFERRED_GEN.cnt_i[4]_i_2__0 
       (.I0(Q[4]),
        .I1(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I2(\INFERRED_GEN.cnt_i[4]_i_4_n_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(FIFO_Full_reg),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(Q[0]),
        .I1(fifo_Write),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(valid_rx),
        .I4(Q[1]),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT5 #(
    .INIT(32'hEEFEEEEE)) 
    \INFERRED_GEN.cnt_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(valid_rx),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(fifo_Write),
        .O(\INFERRED_GEN.cnt_i[4]_i_4_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "count_module" *) 
module m1_for_arty_a7_cm1_ecu_0_0_count_module
   (loadReg_DBus_32,
    RESET_TIMER,
    counterReg_DBus_32,
    counter_TC,
    generateOutPre00,
    CE,
    D_1,
    s_axi_aclk,
    \LOAD_REG_GEN[1].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[2].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[3].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[4].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[5].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[6].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[7].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[8].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[9].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[10].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[11].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[12].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[13].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[14].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[15].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[16].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[17].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[18].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[19].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[20].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[21].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[22].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[23].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[24].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[25].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[26].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[27].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[28].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[29].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[30].LOAD_REG_I_0 ,
    \LOAD_REG_GEN[31].LOAD_REG_I_0 ,
    \INFERRED_GEN.icount_out_reg[0] ,
    S,
    s_axi_aresetn,
    load_Counter_Reg,
    p_0_in);
  output [31:0]loadReg_DBus_32;
  output RESET_TIMER;
  output [31:0]counterReg_DBus_32;
  output [0:0]counter_TC;
  output generateOutPre00;
  input CE;
  input D_1;
  input s_axi_aclk;
  input \LOAD_REG_GEN[1].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[2].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[3].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[4].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[5].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[6].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[7].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[8].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[9].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[10].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[11].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[12].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[13].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[14].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[15].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[16].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[17].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[18].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[19].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[20].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[21].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[22].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[23].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[24].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[25].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[26].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[27].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[28].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[29].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[30].LOAD_REG_I_0 ;
  input \LOAD_REG_GEN[31].LOAD_REG_I_0 ;
  input \INFERRED_GEN.icount_out_reg[0] ;
  input [0:0]S;
  input s_axi_aresetn;
  input [0:0]load_Counter_Reg;
  input p_0_in;

  wire CE;
  wire D_1;
  wire \INFERRED_GEN.icount_out_reg[0] ;
  wire \LOAD_REG_GEN[10].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[11].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[12].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[13].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[14].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[15].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[16].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[17].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[18].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[19].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[1].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[20].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[21].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[22].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[23].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[24].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[25].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[26].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[27].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[28].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[29].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[2].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[30].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[31].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[3].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[4].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[5].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[6].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[7].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[8].LOAD_REG_I_0 ;
  wire \LOAD_REG_GEN[9].LOAD_REG_I_0 ;
  wire RESET_TIMER;
  wire [0:0]S;
  wire [31:0]counterReg_DBus_32;
  wire [0:0]counter_TC;
  wire generateOutPre00;
  wire [31:0]loadReg_DBus_32;
  wire [0:0]load_Counter_Reg;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  m1_for_arty_a7_cm1_ecu_0_0_counter_f COUNTER_I
       (.\INFERRED_GEN.icount_out_reg[0]_0 (\INFERRED_GEN.icount_out_reg[0] ),
        .RESET_TIMER(RESET_TIMER),
        .S(S),
        .counterReg_DBus_32(counterReg_DBus_32),
        .counter_TC(counter_TC),
        .generateOutPre00(generateOutPre00),
        .loadReg_DBus_32(loadReg_DBus_32),
        .load_Counter_Reg(load_Counter_Reg),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[0].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(D_1),
        .Q(loadReg_DBus_32[31]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[10].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[10].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[21]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[11].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[11].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[20]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[12].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[12].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[19]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[13].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[13].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[18]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[14].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[14].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[17]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[15].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[15].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[16]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[16].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[16].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[15]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[17].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[17].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[14]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[18].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[18].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[13]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[19].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[19].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[12]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[1].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[1].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[30]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[20].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[20].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[11]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[21].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[21].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[10]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[22].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[22].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[9]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[23].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[23].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[8]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[24].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[24].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[7]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[25].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[25].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[6]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[26].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[26].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[5]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[27].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[27].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[4]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[28].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[28].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[3]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[29].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[29].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[2]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[2].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[2].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[29]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[30].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[30].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[1]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[31].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[31].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[0]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[3].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[3].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[28]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[4].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[4].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[27]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[5].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[5].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[26]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[6].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[6].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[25]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[7].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[7].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[24]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[8].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[8].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[23]),
        .R(RESET_TIMER));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \LOAD_REG_GEN[9].LOAD_REG_I 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(\LOAD_REG_GEN[9].LOAD_REG_I_0 ),
        .Q(loadReg_DBus_32[22]),
        .R(RESET_TIMER));
endmodule

(* ORIG_REF_NAME = "counter_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_counter_f
   (counterReg_DBus_32,
    RESET_TIMER,
    counter_TC,
    generateOutPre00,
    \INFERRED_GEN.icount_out_reg[0]_0 ,
    s_axi_aclk,
    S,
    s_axi_aresetn,
    load_Counter_Reg,
    p_0_in,
    loadReg_DBus_32);
  output [31:0]counterReg_DBus_32;
  output RESET_TIMER;
  output [0:0]counter_TC;
  output generateOutPre00;
  input \INFERRED_GEN.icount_out_reg[0]_0 ;
  input s_axi_aclk;
  input [0:0]S;
  input s_axi_aresetn;
  input [0:0]load_Counter_Reg;
  input p_0_in;
  input [31:0]loadReg_DBus_32;

  wire \INFERRED_GEN.icount_out[32]_i_1_n_0 ;
  wire \INFERRED_GEN.icount_out_reg[0]_0 ;
  wire RESET_TIMER;
  wire [0:0]S;
  wire [31:0]counterReg_DBus_32;
  wire [0:0]counter_TC;
  wire generateOutPre00;
  wire icount_out0_carry__0_i_1_n_0;
  wire icount_out0_carry__0_i_2_n_0;
  wire icount_out0_carry__0_i_3_n_0;
  wire icount_out0_carry__0_i_4_n_0;
  wire icount_out0_carry__0_n_0;
  wire icount_out0_carry__0_n_1;
  wire icount_out0_carry__0_n_2;
  wire icount_out0_carry__0_n_3;
  wire icount_out0_carry__0_n_4;
  wire icount_out0_carry__0_n_5;
  wire icount_out0_carry__0_n_6;
  wire icount_out0_carry__0_n_7;
  wire icount_out0_carry__1_i_1_n_0;
  wire icount_out0_carry__1_i_2_n_0;
  wire icount_out0_carry__1_i_3_n_0;
  wire icount_out0_carry__1_i_4_n_0;
  wire icount_out0_carry__1_n_0;
  wire icount_out0_carry__1_n_1;
  wire icount_out0_carry__1_n_2;
  wire icount_out0_carry__1_n_3;
  wire icount_out0_carry__1_n_4;
  wire icount_out0_carry__1_n_5;
  wire icount_out0_carry__1_n_6;
  wire icount_out0_carry__1_n_7;
  wire icount_out0_carry__2_i_1_n_0;
  wire icount_out0_carry__2_i_2_n_0;
  wire icount_out0_carry__2_i_3_n_0;
  wire icount_out0_carry__2_i_4_n_0;
  wire icount_out0_carry__2_n_0;
  wire icount_out0_carry__2_n_1;
  wire icount_out0_carry__2_n_2;
  wire icount_out0_carry__2_n_3;
  wire icount_out0_carry__2_n_4;
  wire icount_out0_carry__2_n_5;
  wire icount_out0_carry__2_n_6;
  wire icount_out0_carry__2_n_7;
  wire icount_out0_carry__3_i_1_n_0;
  wire icount_out0_carry__3_i_2_n_0;
  wire icount_out0_carry__3_i_3_n_0;
  wire icount_out0_carry__3_i_4_n_0;
  wire icount_out0_carry__3_n_0;
  wire icount_out0_carry__3_n_1;
  wire icount_out0_carry__3_n_2;
  wire icount_out0_carry__3_n_3;
  wire icount_out0_carry__3_n_4;
  wire icount_out0_carry__3_n_5;
  wire icount_out0_carry__3_n_6;
  wire icount_out0_carry__3_n_7;
  wire icount_out0_carry__4_i_1_n_0;
  wire icount_out0_carry__4_i_2_n_0;
  wire icount_out0_carry__4_i_3_n_0;
  wire icount_out0_carry__4_i_4_n_0;
  wire icount_out0_carry__4_n_0;
  wire icount_out0_carry__4_n_1;
  wire icount_out0_carry__4_n_2;
  wire icount_out0_carry__4_n_3;
  wire icount_out0_carry__4_n_4;
  wire icount_out0_carry__4_n_5;
  wire icount_out0_carry__4_n_6;
  wire icount_out0_carry__4_n_7;
  wire icount_out0_carry__5_i_1_n_0;
  wire icount_out0_carry__5_i_2_n_0;
  wire icount_out0_carry__5_i_3_n_0;
  wire icount_out0_carry__5_i_4_n_0;
  wire icount_out0_carry__5_n_0;
  wire icount_out0_carry__5_n_1;
  wire icount_out0_carry__5_n_2;
  wire icount_out0_carry__5_n_3;
  wire icount_out0_carry__5_n_4;
  wire icount_out0_carry__5_n_5;
  wire icount_out0_carry__5_n_6;
  wire icount_out0_carry__5_n_7;
  wire icount_out0_carry__6_i_1_n_0;
  wire icount_out0_carry__6_i_2_n_0;
  wire icount_out0_carry__6_i_3_n_0;
  wire icount_out0_carry__6_i_4_n_0;
  wire icount_out0_carry__6_n_1;
  wire icount_out0_carry__6_n_2;
  wire icount_out0_carry__6_n_3;
  wire icount_out0_carry__6_n_4;
  wire icount_out0_carry__6_n_5;
  wire icount_out0_carry__6_n_6;
  wire icount_out0_carry__6_n_7;
  wire icount_out0_carry_i_1_n_0;
  wire icount_out0_carry_i_2_n_0;
  wire icount_out0_carry_i_3_n_0;
  wire icount_out0_carry_i_4_n_0;
  wire icount_out0_carry_n_0;
  wire icount_out0_carry_n_1;
  wire icount_out0_carry_n_2;
  wire icount_out0_carry_n_3;
  wire icount_out0_carry_n_4;
  wire icount_out0_carry_n_5;
  wire icount_out0_carry_n_6;
  wire icount_out0_carry_n_7;
  wire [31:0]loadReg_DBus_32;
  wire [0:0]load_Counter_Reg;
  wire p_0_in;
  wire [31:0]p_1_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:3]NLW_icount_out0_carry__6_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    GenerateOut0_i_1
       (.I0(s_axi_aresetn),
        .O(RESET_TIMER));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \INFERRED_GEN.icount_out[0]_i_1 
       (.I0(loadReg_DBus_32[0]),
        .I1(load_Counter_Reg),
        .I2(counterReg_DBus_32[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[10]_i_1 
       (.I0(loadReg_DBus_32[10]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__1_n_6),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[11]_i_1 
       (.I0(loadReg_DBus_32[11]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__1_n_5),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[12]_i_1 
       (.I0(loadReg_DBus_32[12]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__1_n_4),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[13]_i_1 
       (.I0(loadReg_DBus_32[13]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__2_n_7),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[14]_i_1 
       (.I0(loadReg_DBus_32[14]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__2_n_6),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[15]_i_1 
       (.I0(loadReg_DBus_32[15]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__2_n_5),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[16]_i_1 
       (.I0(loadReg_DBus_32[16]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__2_n_4),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[17]_i_1 
       (.I0(loadReg_DBus_32[17]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__3_n_7),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[18]_i_1 
       (.I0(loadReg_DBus_32[18]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__3_n_6),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[19]_i_1 
       (.I0(loadReg_DBus_32[19]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__3_n_5),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[1]_i_1 
       (.I0(loadReg_DBus_32[1]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry_n_7),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[20]_i_1 
       (.I0(loadReg_DBus_32[20]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__3_n_4),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[21]_i_1 
       (.I0(loadReg_DBus_32[21]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__4_n_7),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[22]_i_1 
       (.I0(loadReg_DBus_32[22]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__4_n_6),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[23]_i_1 
       (.I0(loadReg_DBus_32[23]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__4_n_5),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[24]_i_1 
       (.I0(loadReg_DBus_32[24]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__4_n_4),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[25]_i_1 
       (.I0(loadReg_DBus_32[25]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__5_n_7),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[26]_i_1 
       (.I0(loadReg_DBus_32[26]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__5_n_6),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[27]_i_1 
       (.I0(loadReg_DBus_32[27]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__5_n_5),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[28]_i_1 
       (.I0(loadReg_DBus_32[28]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__5_n_4),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[29]_i_1 
       (.I0(loadReg_DBus_32[29]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__6_n_7),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[2]_i_1 
       (.I0(loadReg_DBus_32[2]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry_n_6),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[30]_i_1 
       (.I0(loadReg_DBus_32[30]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__6_n_6),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[31]_i_2 
       (.I0(loadReg_DBus_32[31]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__6_n_5),
        .O(p_1_in[31]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \INFERRED_GEN.icount_out[32]_i_1 
       (.I0(s_axi_aresetn),
        .I1(icount_out0_carry__6_n_4),
        .I2(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .I3(counter_TC),
        .I4(load_Counter_Reg),
        .O(\INFERRED_GEN.icount_out[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[3]_i_1 
       (.I0(loadReg_DBus_32[3]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry_n_5),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[4]_i_1 
       (.I0(loadReg_DBus_32[4]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry_n_4),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[5]_i_1 
       (.I0(loadReg_DBus_32[5]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__0_n_7),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[6]_i_1 
       (.I0(loadReg_DBus_32[6]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__0_n_6),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[7]_i_1 
       (.I0(loadReg_DBus_32[7]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__0_n_5),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[8]_i_1 
       (.I0(loadReg_DBus_32[8]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__0_n_4),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.icount_out[9]_i_1 
       (.I0(loadReg_DBus_32[9]),
        .I1(load_Counter_Reg),
        .I2(icount_out0_carry__1_n_7),
        .O(p_1_in[9]));
  FDRE \INFERRED_GEN.icount_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[0]),
        .Q(counterReg_DBus_32[0]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[10]),
        .Q(counterReg_DBus_32[10]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[11]),
        .Q(counterReg_DBus_32[11]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[12]),
        .Q(counterReg_DBus_32[12]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[13] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[13]),
        .Q(counterReg_DBus_32[13]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[14] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[14]),
        .Q(counterReg_DBus_32[14]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[15] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[15]),
        .Q(counterReg_DBus_32[15]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[16] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[16]),
        .Q(counterReg_DBus_32[16]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[17] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[17]),
        .Q(counterReg_DBus_32[17]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[18] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[18]),
        .Q(counterReg_DBus_32[18]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[19] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[19]),
        .Q(counterReg_DBus_32[19]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[1]),
        .Q(counterReg_DBus_32[1]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[20] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[20]),
        .Q(counterReg_DBus_32[20]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[21] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[21]),
        .Q(counterReg_DBus_32[21]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[22] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[22]),
        .Q(counterReg_DBus_32[22]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[23] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[23]),
        .Q(counterReg_DBus_32[23]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[24] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[24]),
        .Q(counterReg_DBus_32[24]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[25] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[25]),
        .Q(counterReg_DBus_32[25]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[26] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[26]),
        .Q(counterReg_DBus_32[26]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[27] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[27]),
        .Q(counterReg_DBus_32[27]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[28] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[28]),
        .Q(counterReg_DBus_32[28]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[29] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[29]),
        .Q(counterReg_DBus_32[29]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[2]),
        .Q(counterReg_DBus_32[2]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[30] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[30]),
        .Q(counterReg_DBus_32[30]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[31] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[31]),
        .Q(counterReg_DBus_32[31]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.icount_out[32]_i_1_n_0 ),
        .Q(counter_TC),
        .R(1'b0));
  FDRE \INFERRED_GEN.icount_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[3]),
        .Q(counterReg_DBus_32[3]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[4]),
        .Q(counterReg_DBus_32[4]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[5]),
        .Q(counterReg_DBus_32[5]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[6]),
        .Q(counterReg_DBus_32[6]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[7]),
        .Q(counterReg_DBus_32[7]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[8]),
        .Q(counterReg_DBus_32[8]),
        .R(RESET_TIMER));
  FDRE \INFERRED_GEN.icount_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(\INFERRED_GEN.icount_out_reg[0]_0 ),
        .D(p_1_in[9]),
        .Q(counterReg_DBus_32[9]),
        .R(RESET_TIMER));
  LUT2 #(
    .INIT(4'h2)) 
    generateOutPre0_i_1
       (.I0(counter_TC),
        .I1(p_0_in),
        .O(generateOutPre00));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry
       (.CI(1'b0),
        .CO({icount_out0_carry_n_0,icount_out0_carry_n_1,icount_out0_carry_n_2,icount_out0_carry_n_3}),
        .CYINIT(counterReg_DBus_32[0]),
        .DI({counterReg_DBus_32[3:1],icount_out0_carry_i_1_n_0}),
        .O({icount_out0_carry_n_4,icount_out0_carry_n_5,icount_out0_carry_n_6,icount_out0_carry_n_7}),
        .S({icount_out0_carry_i_2_n_0,icount_out0_carry_i_3_n_0,icount_out0_carry_i_4_n_0,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry__0
       (.CI(icount_out0_carry_n_0),
        .CO({icount_out0_carry__0_n_0,icount_out0_carry__0_n_1,icount_out0_carry__0_n_2,icount_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(counterReg_DBus_32[7:4]),
        .O({icount_out0_carry__0_n_4,icount_out0_carry__0_n_5,icount_out0_carry__0_n_6,icount_out0_carry__0_n_7}),
        .S({icount_out0_carry__0_i_1_n_0,icount_out0_carry__0_i_2_n_0,icount_out0_carry__0_i_3_n_0,icount_out0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_1
       (.I0(counterReg_DBus_32[7]),
        .I1(counterReg_DBus_32[8]),
        .O(icount_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_2
       (.I0(counterReg_DBus_32[6]),
        .I1(counterReg_DBus_32[7]),
        .O(icount_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_3
       (.I0(counterReg_DBus_32[5]),
        .I1(counterReg_DBus_32[6]),
        .O(icount_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_4
       (.I0(counterReg_DBus_32[4]),
        .I1(counterReg_DBus_32[5]),
        .O(icount_out0_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry__1
       (.CI(icount_out0_carry__0_n_0),
        .CO({icount_out0_carry__1_n_0,icount_out0_carry__1_n_1,icount_out0_carry__1_n_2,icount_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(counterReg_DBus_32[11:8]),
        .O({icount_out0_carry__1_n_4,icount_out0_carry__1_n_5,icount_out0_carry__1_n_6,icount_out0_carry__1_n_7}),
        .S({icount_out0_carry__1_i_1_n_0,icount_out0_carry__1_i_2_n_0,icount_out0_carry__1_i_3_n_0,icount_out0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__1_i_1
       (.I0(counterReg_DBus_32[11]),
        .I1(counterReg_DBus_32[12]),
        .O(icount_out0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__1_i_2
       (.I0(counterReg_DBus_32[10]),
        .I1(counterReg_DBus_32[11]),
        .O(icount_out0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__1_i_3
       (.I0(counterReg_DBus_32[9]),
        .I1(counterReg_DBus_32[10]),
        .O(icount_out0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__1_i_4
       (.I0(counterReg_DBus_32[8]),
        .I1(counterReg_DBus_32[9]),
        .O(icount_out0_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry__2
       (.CI(icount_out0_carry__1_n_0),
        .CO({icount_out0_carry__2_n_0,icount_out0_carry__2_n_1,icount_out0_carry__2_n_2,icount_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(counterReg_DBus_32[15:12]),
        .O({icount_out0_carry__2_n_4,icount_out0_carry__2_n_5,icount_out0_carry__2_n_6,icount_out0_carry__2_n_7}),
        .S({icount_out0_carry__2_i_1_n_0,icount_out0_carry__2_i_2_n_0,icount_out0_carry__2_i_3_n_0,icount_out0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__2_i_1
       (.I0(counterReg_DBus_32[15]),
        .I1(counterReg_DBus_32[16]),
        .O(icount_out0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__2_i_2
       (.I0(counterReg_DBus_32[14]),
        .I1(counterReg_DBus_32[15]),
        .O(icount_out0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__2_i_3
       (.I0(counterReg_DBus_32[13]),
        .I1(counterReg_DBus_32[14]),
        .O(icount_out0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__2_i_4
       (.I0(counterReg_DBus_32[12]),
        .I1(counterReg_DBus_32[13]),
        .O(icount_out0_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry__3
       (.CI(icount_out0_carry__2_n_0),
        .CO({icount_out0_carry__3_n_0,icount_out0_carry__3_n_1,icount_out0_carry__3_n_2,icount_out0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(counterReg_DBus_32[19:16]),
        .O({icount_out0_carry__3_n_4,icount_out0_carry__3_n_5,icount_out0_carry__3_n_6,icount_out0_carry__3_n_7}),
        .S({icount_out0_carry__3_i_1_n_0,icount_out0_carry__3_i_2_n_0,icount_out0_carry__3_i_3_n_0,icount_out0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__3_i_1
       (.I0(counterReg_DBus_32[19]),
        .I1(counterReg_DBus_32[20]),
        .O(icount_out0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__3_i_2
       (.I0(counterReg_DBus_32[18]),
        .I1(counterReg_DBus_32[19]),
        .O(icount_out0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__3_i_3
       (.I0(counterReg_DBus_32[17]),
        .I1(counterReg_DBus_32[18]),
        .O(icount_out0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__3_i_4
       (.I0(counterReg_DBus_32[16]),
        .I1(counterReg_DBus_32[17]),
        .O(icount_out0_carry__3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry__4
       (.CI(icount_out0_carry__3_n_0),
        .CO({icount_out0_carry__4_n_0,icount_out0_carry__4_n_1,icount_out0_carry__4_n_2,icount_out0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(counterReg_DBus_32[23:20]),
        .O({icount_out0_carry__4_n_4,icount_out0_carry__4_n_5,icount_out0_carry__4_n_6,icount_out0_carry__4_n_7}),
        .S({icount_out0_carry__4_i_1_n_0,icount_out0_carry__4_i_2_n_0,icount_out0_carry__4_i_3_n_0,icount_out0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__4_i_1
       (.I0(counterReg_DBus_32[23]),
        .I1(counterReg_DBus_32[24]),
        .O(icount_out0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__4_i_2
       (.I0(counterReg_DBus_32[22]),
        .I1(counterReg_DBus_32[23]),
        .O(icount_out0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__4_i_3
       (.I0(counterReg_DBus_32[21]),
        .I1(counterReg_DBus_32[22]),
        .O(icount_out0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__4_i_4
       (.I0(counterReg_DBus_32[20]),
        .I1(counterReg_DBus_32[21]),
        .O(icount_out0_carry__4_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry__5
       (.CI(icount_out0_carry__4_n_0),
        .CO({icount_out0_carry__5_n_0,icount_out0_carry__5_n_1,icount_out0_carry__5_n_2,icount_out0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(counterReg_DBus_32[27:24]),
        .O({icount_out0_carry__5_n_4,icount_out0_carry__5_n_5,icount_out0_carry__5_n_6,icount_out0_carry__5_n_7}),
        .S({icount_out0_carry__5_i_1_n_0,icount_out0_carry__5_i_2_n_0,icount_out0_carry__5_i_3_n_0,icount_out0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__5_i_1
       (.I0(counterReg_DBus_32[27]),
        .I1(counterReg_DBus_32[28]),
        .O(icount_out0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__5_i_2
       (.I0(counterReg_DBus_32[26]),
        .I1(counterReg_DBus_32[27]),
        .O(icount_out0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__5_i_3
       (.I0(counterReg_DBus_32[25]),
        .I1(counterReg_DBus_32[26]),
        .O(icount_out0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__5_i_4
       (.I0(counterReg_DBus_32[24]),
        .I1(counterReg_DBus_32[25]),
        .O(icount_out0_carry__5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icount_out0_carry__6
       (.CI(icount_out0_carry__5_n_0),
        .CO({NLW_icount_out0_carry__6_CO_UNCONNECTED[3],icount_out0_carry__6_n_1,icount_out0_carry__6_n_2,icount_out0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,counterReg_DBus_32[30:28]}),
        .O({icount_out0_carry__6_n_4,icount_out0_carry__6_n_5,icount_out0_carry__6_n_6,icount_out0_carry__6_n_7}),
        .S({icount_out0_carry__6_i_1_n_0,icount_out0_carry__6_i_2_n_0,icount_out0_carry__6_i_3_n_0,icount_out0_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry__6_i_1
       (.I0(counterReg_DBus_32[31]),
        .O(icount_out0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__6_i_2
       (.I0(counterReg_DBus_32[30]),
        .I1(counterReg_DBus_32[31]),
        .O(icount_out0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__6_i_3
       (.I0(counterReg_DBus_32[29]),
        .I1(counterReg_DBus_32[30]),
        .O(icount_out0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__6_i_4
       (.I0(counterReg_DBus_32[28]),
        .I1(counterReg_DBus_32[29]),
        .O(icount_out0_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry_i_1
       (.I0(counterReg_DBus_32[1]),
        .O(icount_out0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_2
       (.I0(counterReg_DBus_32[3]),
        .I1(counterReg_DBus_32[4]),
        .O(icount_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_3
       (.I0(counterReg_DBus_32[2]),
        .I1(counterReg_DBus_32[3]),
        .O(icount_out0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_4
       (.I0(counterReg_DBus_32[1]),
        .I1(counterReg_DBus_32[2]),
        .O(icount_out0_carry_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module m1_for_arty_a7_cm1_ecu_0_0_debounce
   (scl_rising_edge0,
    scndry_out,
    scl_rin_d1,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  input scl_rin_d1;
  input scl_i;
  input s_axi_aclk;

  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_16 INPUT_DOUBLE_REGS
       (.s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module m1_for_arty_a7_cm1_ecu_0_0_debounce_14
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_aclk;
  wire sda_i;
  wire sda_rin_d1;

  m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_15 INPUT_DOUBLE_REGS
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "dynamic_master" *) 
module m1_for_arty_a7_cm1_ecu_0_0_dynamic_master
   (rdCntrFrmTxFifo,
    rxCntDone,
    firstDynStartSeen,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    \rdByteCntr_reg[2]_0 ,
    rdCntrFrmTxFifo_reg_0,
    Tx_fifo_rst,
    ackDataState,
    s_axi_aclk,
    p_3_in,
    Tx_fifo_data,
    earlyAckDataState,
    firstDynStartSeen_reg_0,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    earlyAckHdr,
    Tx_data_exists);
  output rdCntrFrmTxFifo;
  output rxCntDone;
  output firstDynStartSeen;
  output cr_txModeSelect_set;
  output cr_txModeSelect_clr;
  output \rdByteCntr_reg[2]_0 ;
  output rdCntrFrmTxFifo_reg_0;
  input Tx_fifo_rst;
  input ackDataState;
  input s_axi_aclk;
  input p_3_in;
  input [0:7]Tx_fifo_data;
  input earlyAckDataState;
  input firstDynStartSeen_reg_0;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input earlyAckHdr;
  input Tx_data_exists;

  wire Cr_txModeSelect_clr_i_1_n_0;
  wire Cr_txModeSelect_set_i_1_n_0;
  wire Tx_data_exists;
  wire [0:7]Tx_fifo_data;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire ackDataState;
  wire ackDataState_d1;
  wire callingReadAccess;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire earlyAckDataState;
  wire earlyAckDataState_d1;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg_0;
  wire [7:0]p_0_in__1;
  wire p_3_in;
  wire \rdByteCntr[0]_i_1_n_0 ;
  wire \rdByteCntr[0]_i_3_n_0 ;
  wire \rdByteCntr[0]_i_4_n_0 ;
  wire \rdByteCntr[1]_i_2_n_0 ;
  wire \rdByteCntr_reg[2]_0 ;
  wire [0:7]rdByteCntr_reg__0;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rdCntrFrmTxFifo_reg_0;
  wire rxCntDone;
  wire rxCntDone0;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Cr_txModeSelect_clr_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_clr_i_1_n_0));
  FDRE Cr_txModeSelect_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_clr_i_1_n_0),
        .Q(cr_txModeSelect_clr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Cr_txModeSelect_set_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_set_i_1_n_0));
  FDRE Cr_txModeSelect_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_set_i_1_n_0),
        .Q(cr_txModeSelect_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    Data_Exists_DFF_i_2__1
       (.I0(rdCntrFrmTxFifo),
        .I1(Tx_fifo_rd_d),
        .I2(Tx_fifo_rd),
        .O(rdCntrFrmTxFifo_reg_0));
  FDRE ackDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ackDataState),
        .Q(ackDataState_d1),
        .R(Tx_fifo_rst));
  FDRE callingReadAccess_reg
       (.C(s_axi_aclk),
        .CE(p_3_in),
        .D(Tx_fifo_data[7]),
        .Q(callingReadAccess),
        .R(Tx_fifo_rst));
  FDRE earlyAckDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(earlyAckDataState),
        .Q(earlyAckDataState_d1),
        .R(Tx_fifo_rst));
  FDRE firstDynStartSeen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(firstDynStartSeen_reg_0),
        .Q(firstDynStartSeen),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \rdByteCntr[0]_i_1 
       (.I0(rdCntrFrmTxFifo),
        .I1(earlyAckDataState_d1),
        .I2(earlyAckDataState),
        .I3(\rdByteCntr[0]_i_3_n_0 ),
        .O(\rdByteCntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \rdByteCntr[0]_i_2 
       (.I0(Tx_fifo_data[0]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg__0[0]),
        .I3(rdByteCntr_reg__0[1]),
        .I4(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdByteCntr[0]_i_3 
       (.I0(\rdByteCntr[1]_i_2_n_0 ),
        .I1(rdByteCntr_reg__0[1]),
        .I2(rdByteCntr_reg__0[0]),
        .I3(rdByteCntr_reg__0[3]),
        .I4(rdByteCntr_reg__0[2]),
        .O(\rdByteCntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdByteCntr[0]_i_4 
       (.I0(rdByteCntr_reg__0[4]),
        .I1(rdByteCntr_reg__0[7]),
        .I2(rdByteCntr_reg__0[6]),
        .I3(rdByteCntr_reg__0[5]),
        .I4(rdByteCntr_reg__0[3]),
        .I5(rdByteCntr_reg__0[2]),
        .O(\rdByteCntr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \rdByteCntr[1]_i_1 
       (.I0(Tx_fifo_data[1]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg__0[1]),
        .I3(rdByteCntr_reg__0[2]),
        .I4(rdByteCntr_reg__0[3]),
        .I5(\rdByteCntr[1]_i_2_n_0 ),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[1]_i_2 
       (.I0(rdByteCntr_reg__0[4]),
        .I1(rdByteCntr_reg__0[7]),
        .I2(rdByteCntr_reg__0[6]),
        .I3(rdByteCntr_reg__0[5]),
        .O(\rdByteCntr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \rdByteCntr[2]_i_1 
       (.I0(Tx_fifo_data[2]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg__0[2]),
        .I3(\rdByteCntr[1]_i_2_n_0 ),
        .I4(rdByteCntr_reg__0[3]),
        .O(p_0_in__1[5]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[3]_i_1 
       (.I0(Tx_fifo_data[3]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg__0[3]),
        .I3(\rdByteCntr[1]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \rdByteCntr[4]_i_1 
       (.I0(Tx_fifo_data[4]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg__0[5]),
        .I3(rdByteCntr_reg__0[6]),
        .I4(rdByteCntr_reg__0[7]),
        .I5(rdByteCntr_reg__0[4]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \rdByteCntr[5]_i_1 
       (.I0(Tx_fifo_data[5]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg__0[7]),
        .I3(rdByteCntr_reg__0[6]),
        .I4(rdByteCntr_reg__0[5]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[6]_i_1 
       (.I0(Tx_fifo_data[6]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg__0[7]),
        .I3(rdByteCntr_reg__0[6]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rdByteCntr[7]_i_1 
       (.I0(Tx_fifo_data[7]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg__0[7]),
        .O(p_0_in__1[0]));
  FDRE \rdByteCntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(rdByteCntr_reg__0[0]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(rdByteCntr_reg__0[1]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(rdByteCntr_reg__0[2]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(rdByteCntr_reg__0[3]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(rdByteCntr_reg__0[4]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(rdByteCntr_reg__0[5]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(rdByteCntr_reg__0[6]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(rdByteCntr_reg__0[7]),
        .R(Tx_fifo_rst));
  LUT3 #(
    .INIT(8'h80)) 
    rdCntrFrmTxFifo_i_1
       (.I0(callingReadAccess),
        .I1(earlyAckHdr),
        .I2(Tx_data_exists),
        .O(rdCntrFrmTxFifo0));
  FDRE rdCntrFrmTxFifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdCntrFrmTxFifo0),
        .Q(rdCntrFrmTxFifo),
        .R(Tx_fifo_rst));
  LUT3 #(
    .INIT(8'h04)) 
    rxCntDone_i_1
       (.I0(ackDataState_d1),
        .I1(ackDataState),
        .I2(\rdByteCntr_reg[2]_0 ),
        .O(rxCntDone0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    rxCntDone_i_2
       (.I0(rdByteCntr_reg__0[2]),
        .I1(rdByteCntr_reg__0[3]),
        .I2(rdByteCntr_reg__0[0]),
        .I3(rdByteCntr_reg__0[1]),
        .I4(\rdByteCntr[1]_i_2_n_0 ),
        .I5(callingReadAccess),
        .O(\rdByteCntr_reg[2]_0 ));
  FDRE rxCntDone_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxCntDone0),
        .Q(rxCntDone),
        .R(Tx_fifo_rst));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_dynshreg_f
   (mux_Out,
    serial_Data_reg,
    serial_Data_reg_0,
    p_4_in,
    serial_Data_reg_1,
    fifo_wr,
    s_axi_wdata,
    Q,
    s_axi_aclk);
  output mux_Out;
  input serial_Data_reg;
  input serial_Data_reg_0;
  input p_4_in;
  input serial_Data_reg_1;
  input fifo_wr;
  input [7:0]s_axi_wdata;
  input [3:0]Q;
  input s_axi_aclk;

  wire [3:0]Q;
  wire [0:7]fifo_DOut;
  wire fifo_wr;
  wire mux_Out;
  wire p_4_in;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;
  wire serial_Data_i_2_n_0;
  wire serial_Data_i_3_n_0;
  wire serial_Data_i_4_n_0;
  wire serial_Data_i_5_n_0;
  wire serial_Data_reg;
  wire serial_Data_reg_0;
  wire serial_Data_reg_1;

  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[7]),
        .Q(fifo_DOut[0]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[6]),
        .Q(fifo_DOut[1]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[5]),
        .Q(fifo_DOut[2]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[4]),
        .Q(fifo_DOut[3]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[3]),
        .Q(fifo_DOut[4]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[2]),
        .Q(fifo_DOut[5]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[1]),
        .Q(fifo_DOut[6]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[0]),
        .Q(fifo_DOut[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    serial_Data_i_1
       (.I0(serial_Data_i_2_n_0),
        .I1(serial_Data_i_3_n_0),
        .I2(serial_Data_i_4_n_0),
        .I3(serial_Data_i_5_n_0),
        .I4(fifo_DOut[0]),
        .I5(serial_Data_reg),
        .O(mux_Out));
  LUT5 #(
    .INIT(32'h44400040)) 
    serial_Data_i_2
       (.I0(p_4_in),
        .I1(serial_Data_reg_1),
        .I2(fifo_DOut[1]),
        .I3(serial_Data_reg_0),
        .I4(fifo_DOut[5]),
        .O(serial_Data_i_2_n_0));
  LUT5 #(
    .INIT(32'h44400040)) 
    serial_Data_i_3
       (.I0(serial_Data_reg_1),
        .I1(p_4_in),
        .I2(fifo_DOut[2]),
        .I3(serial_Data_reg_0),
        .I4(fifo_DOut[6]),
        .O(serial_Data_i_3_n_0));
  LUT5 #(
    .INIT(32'h88800080)) 
    serial_Data_i_4
       (.I0(p_4_in),
        .I1(serial_Data_reg_1),
        .I2(fifo_DOut[3]),
        .I3(serial_Data_reg_0),
        .I4(fifo_DOut[7]),
        .O(serial_Data_i_4_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    serial_Data_i_5
       (.I0(serial_Data_reg_0),
        .I1(fifo_DOut[4]),
        .I2(p_4_in),
        .I3(serial_Data_reg_1),
        .O(serial_Data_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_dynshreg_f_7
   (out,
    valid_rx,
    \INFERRED_GEN.data_reg[15][0]_srl16_0 ,
    fifo_Write,
    in,
    Q,
    s_axi_aclk);
  output [7:0]out;
  input valid_rx;
  input \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  input fifo_Write;
  input [0:7]in;
  input [3:0]Q;
  input s_axi_aclk;

  wire \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  wire [3:0]Q;
  wire fifo_Write;
  wire fifo_wr;
  wire [0:7]in;
  wire [7:0]out;
  wire s_axi_aclk;
  wire valid_rx;

  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(in[0]),
        .Q(out[7]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(in[1]),
        .Q(out[6]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(in[2]),
        .Q(out[5]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(in[3]),
        .Q(out[4]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(in[4]),
        .Q(out[3]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(in[5]),
        .Q(out[2]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(in[6]),
        .Q(out[1]));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wr),
        .CLK(s_axi_aclk),
        .D(in[7]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][7]_srl16_i_1__0 
       (.I0(valid_rx),
        .I1(\INFERRED_GEN.data_reg[15][0]_srl16_0 ),
        .I2(fifo_Write),
        .O(fifo_wr));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module m1_for_arty_a7_cm1_ecu_0_0_filter
   (scl_rising_edge0,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scl_rin_d1,
    sda_rin_d1,
    scl_i,
    s_axi_aclk,
    sda_i);
  output scl_rising_edge0;
  output scndry_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input scl_rin_d1;
  input sda_rin_d1;
  input scl_i;
  input s_axi_aclk;
  input sda_i;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;
  wire sda_i;
  wire sda_rin_d1;

  m1_for_arty_a7_cm1_ecu_0_0_debounce SCL_DEBOUNCE
       (.s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
  m1_for_arty_a7_cm1_ecu_0_0_debounce_14 SDA_DEBOUNCE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "iic" *) 
module m1_for_arty_a7_cm1_ecu_0_0_iic
   (s_axi_rdata,
    s_axi_rresp,
    is_write_reg,
    is_read_reg,
    sda_t,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    iic2intc_irpt,
    gpo,
    scl_t,
    s_axi_bresp,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wdata,
    scl_i,
    sda_i,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr);
  output [10:0]s_axi_rdata;
  output [0:0]s_axi_rresp;
  output is_write_reg;
  output is_read_reg;
  output sda_t;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output iic2intc_irpt;
  output [0:0]gpo;
  output scl_t;
  output [0:0]s_axi_bresp;
  input s_axi_aclk;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [10:0]s_axi_wdata;
  input scl_i;
  input sda_i;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input [8:0]s_axi_awaddr;

  wire Aas;
  wire Abgc;
  wire [0:6]Adr;
  wire Al;
  wire Bb;
  wire [2:6]Bus2IIC_Addr;
  wire [3:3]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [0:17]Bus2IIC_WrCE;
  wire [0:9]\CLKCNT/q_int_reg ;
  wire [0:7]Cr;
  wire D;
  wire DYN_MASTER_I_n_5;
  wire DYN_MASTER_I_n_6;
  wire D_0;
  wire [0:7]Data_i2c;
  wire FILTER_I_n_2;
  wire [22:23]IIC2Bus_Data;
  wire [0:7]IIC2Bus_IntrEvent;
  wire IIC_CONTROL_I_n_31;
  wire IIC_CONTROL_I_n_43;
  wire IIC_CONTROL_I_n_44;
  wire Msms_set;
  wire New_rcv_dta;
  wire READ_FIFO_I_n_13;
  wire READ_FIFO_I_n_16;
  wire REG_INTERFACE_I_n_100;
  wire REG_INTERFACE_I_n_101;
  wire REG_INTERFACE_I_n_102;
  wire REG_INTERFACE_I_n_103;
  wire REG_INTERFACE_I_n_104;
  wire REG_INTERFACE_I_n_105;
  wire REG_INTERFACE_I_n_107;
  wire REG_INTERFACE_I_n_110;
  wire REG_INTERFACE_I_n_111;
  wire REG_INTERFACE_I_n_112;
  wire REG_INTERFACE_I_n_113;
  wire REG_INTERFACE_I_n_114;
  wire REG_INTERFACE_I_n_115;
  wire REG_INTERFACE_I_n_126;
  wire REG_INTERFACE_I_n_127;
  wire REG_INTERFACE_I_n_128;
  wire REG_INTERFACE_I_n_129;
  wire REG_INTERFACE_I_n_130;
  wire REG_INTERFACE_I_n_131;
  wire REG_INTERFACE_I_n_132;
  wire REG_INTERFACE_I_n_133;
  wire REG_INTERFACE_I_n_135;
  wire REG_INTERFACE_I_n_136;
  wire REG_INTERFACE_I_n_25;
  wire REG_INTERFACE_I_n_26;
  wire REG_INTERFACE_I_n_27;
  wire REG_INTERFACE_I_n_28;
  wire REG_INTERFACE_I_n_37;
  wire REG_INTERFACE_I_n_38;
  wire REG_INTERFACE_I_n_39;
  wire REG_INTERFACE_I_n_40;
  wire REG_INTERFACE_I_n_49;
  wire REG_INTERFACE_I_n_50;
  wire REG_INTERFACE_I_n_51;
  wire REG_INTERFACE_I_n_52;
  wire REG_INTERFACE_I_n_59;
  wire REG_INTERFACE_I_n_60;
  wire REG_INTERFACE_I_n_61;
  wire REG_INTERFACE_I_n_62;
  wire REG_INTERFACE_I_n_69;
  wire REG_INTERFACE_I_n_70;
  wire REG_INTERFACE_I_n_71;
  wire REG_INTERFACE_I_n_72;
  wire REG_INTERFACE_I_n_73;
  wire REG_INTERFACE_I_n_74;
  wire REG_INTERFACE_I_n_75;
  wire REG_INTERFACE_I_n_76;
  wire REG_INTERFACE_I_n_82;
  wire REG_INTERFACE_I_n_83;
  wire REG_INTERFACE_I_n_84;
  wire REG_INTERFACE_I_n_85;
  wire REG_INTERFACE_I_n_91;
  wire REG_INTERFACE_I_n_92;
  wire REG_INTERFACE_I_n_93;
  wire REG_INTERFACE_I_n_94;
  wire Rc_Data_Exists;
  wire [0:3]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_full;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire [0:9]\SETUP_CNT/q_int_reg ;
  wire Srw;
  wire [7:0]Timing_param_tbuf;
  wire [7:0]Timing_param_thdsta;
  wire [7:0]Timing_param_thigh;
  wire [7:0]Timing_param_tlow;
  wire [3:0]Timing_param_tsudat;
  wire [7:0]Timing_param_tsusta;
  wire [7:0]Timing_param_tsusto;
  wire [0:3]Tx_addr;
  wire Tx_data_exists;
  wire [0:7]Tx_fifo_data;
  wire Tx_fifo_full;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_under_prev;
  wire Txer;
  wire WRITE_FIFO_CTRL_I_n_0;
  wire WRITE_FIFO_CTRL_I_n_3;
  wire WRITE_FIFO_CTRL_I_n_4;
  wire WRITE_FIFO_I_n_14;
  wire WRITE_FIFO_I_n_16;
  wire X_AXI_IPIF_SSP1_n_14;
  wire X_AXI_IPIF_SSP1_n_15;
  wire X_AXI_IPIF_SSP1_n_28;
  wire X_AXI_IPIF_SSP1_n_31;
  wire ackDataState;
  wire clk_cnt_en1;
  wire clk_cnt_en11_out;
  wire clk_cnt_en12_out;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire [0:0]gpo;
  wire iic2intc_irpt;
  wire is_read_reg;
  wire is_write_reg;
  wire new_rcv_dta_d1;
  wire p_0_in;
  wire [0:0]p_0_out;
  wire p_1_in;
  wire p_1_in4_in;
  wire p_1_in6_in;
  wire p_1_in__0;
  wire [6:6]p_1_out;
  wire [0:0]p_2_in__0;
  wire p_3_in;
  wire p_6_out;
  wire rdCntrFrmTxFifo;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid_i_reg;
  wire [10:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid_i_reg;
  wire [10:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire scl_clean;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scl_t;
  wire sda_clean;
  wire sda_i;
  wire sda_rin_d1;
  wire sda_t;
  wire shift_reg_ld;
  wire [0:0]sr_i;
  wire stop_scl_reg;

  m1_for_arty_a7_cm1_ecu_0_0_dynamic_master DYN_MASTER_I
       (.Tx_data_exists(Tx_data_exists),
        .Tx_fifo_data(Tx_fifo_data),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ackDataState(ackDataState),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg_0(REG_INTERFACE_I_n_105),
        .p_3_in(p_3_in),
        .\rdByteCntr_reg[2]_0 (DYN_MASTER_I_n_5),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo_reg_0(DYN_MASTER_I_n_6),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk));
  m1_for_arty_a7_cm1_ecu_0_0_filter FILTER_I
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (FILTER_I_n_2),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (sda_clean),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scl_clean),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
  m1_for_arty_a7_cm1_ecu_0_0_iic_control IIC_CONTROL_I
       (.Aas(Aas),
        .Bb(Bb),
        .CO(clk_cnt_en1),
        .D({Al,Txer,p_1_in__0,p_0_out}),
        .E(Bus2IIC_WrCE[0]),
        .\FSM_sequential_scl_state[0]_i_6_0 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71,REG_INTERFACE_I_n_72}),
        .\FSM_sequential_scl_state[1]_i_2_0 ({REG_INTERFACE_I_n_82,REG_INTERFACE_I_n_83,REG_INTERFACE_I_n_84,REG_INTERFACE_I_n_85}),
        .\FSM_sequential_scl_state[3]_i_4 ({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39,REG_INTERFACE_I_n_40}),
        .\FSM_sequential_scl_state[3]_i_4_0 ({REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50,REG_INTERFACE_I_n_51,REG_INTERFACE_I_n_52}),
        .\FSM_sequential_scl_state_reg[1]_0 (IIC_CONTROL_I_n_31),
        .\FSM_sequential_scl_state_reg[2]_0 (IIC_CONTROL_I_n_43),
        .\FSM_sequential_scl_state_reg[2]_1 ({REG_INTERFACE_I_n_73,REG_INTERFACE_I_n_74,REG_INTERFACE_I_n_75,REG_INTERFACE_I_n_76}),
        .\FSM_sequential_scl_state_reg[3]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61,REG_INTERFACE_I_n_62}),
        .\LEVEL_1_GEN.master_sda_reg_0 (REG_INTERFACE_I_n_102),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[1],Cr[2],Cr[4],Cr[5],Cr[7]}),
        .Rdy_new_xmt(Rdy_new_xmt),
        .Ro_prev(Ro_prev),
        .S({REG_INTERFACE_I_n_25,REG_INTERFACE_I_n_26,REG_INTERFACE_I_n_27,REG_INTERFACE_I_n_28}),
        .Tx_data_exists(Tx_data_exists),
        .Tx_fifo_data({Tx_fifo_data[0],Tx_fifo_data[1],Tx_fifo_data[2],Tx_fifo_data[3],Tx_fifo_data[4],Tx_fifo_data[5],Tx_fifo_data[6]}),
        .Tx_under_prev(Tx_under_prev),
        .aas_i_reg_0({Adr[0],Adr[1],Adr[2],Adr[3],Adr[4],Adr[5],Adr[6]}),
        .ackDataState(ackDataState),
        .bus_busy_reg_0(IIC_CONTROL_I_n_44),
        .\cr_i_reg[5] (WRITE_FIFO_I_n_16),
        .\cr_i_reg[5]_0 (REG_INTERFACE_I_n_107),
        .\data_i2c_i_reg[7]_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .\data_int_reg[0] (sda_clean),
        .\data_int_reg[0]_0 (p_2_in__0),
        .detect_stop_b_reg_0(FILTER_I_n_2),
        .dynamic_MSMS(dynamic_MSMS[0]),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .p_6_out(p_6_out),
        .\q_int_reg[0] ({\SETUP_CNT/q_int_reg [0],\SETUP_CNT/q_int_reg [1],\SETUP_CNT/q_int_reg [2],\SETUP_CNT/q_int_reg [3],\SETUP_CNT/q_int_reg [4],\SETUP_CNT/q_int_reg [5],\SETUP_CNT/q_int_reg [6],\SETUP_CNT/q_int_reg [7],\SETUP_CNT/q_int_reg [8],\SETUP_CNT/q_int_reg [9]}),
        .\q_int_reg[0]_0 ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8],\CLKCNT/q_int_reg [9]}),
        .\q_int_reg[1] (REG_INTERFACE_I_n_103),
        .\q_int_reg[4] (REG_INTERFACE_I_n_104),
        .\q_int_reg[9] (REG_INTERFACE_I_n_101),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[2]),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scl_t(scl_t),
        .scndry_out(scl_clean),
        .sda_cout_reg_reg_0(REG_INTERFACE_I_n_132),
        .sda_rin_d1(sda_rin_d1),
        .sda_setup_reg_0({REG_INTERFACE_I_n_91,REG_INTERFACE_I_n_92,REG_INTERFACE_I_n_93,REG_INTERFACE_I_n_94}),
        .sda_t(sda_t),
        .shift_reg_ld(shift_reg_ld),
        .sr_i(sr_i),
        .srw_i_reg_0({Srw,Abgc}),
        .stop_scl_reg(stop_scl_reg),
        .\timing_param_tsusta_i_reg[9] (clk_cnt_en12_out),
        .\timing_param_tsusto_i_reg[9] (clk_cnt_en11_out));
  m1_for_arty_a7_cm1_ecu_0_0_SRL_FIFO READ_FIFO_I
       (.\Addr_Counters[0].FDRE_I_0 (REG_INTERFACE_I_n_136),
        .\Addr_Counters[0].FDRE_I_1 (REG_INTERFACE_I_n_135),
        .\Addr_Counters[1].FDRE_I_0 (READ_FIFO_I_n_16),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .D({p_1_out,Rc_fifo_full}),
        .D_0(D),
        .Msms_set(Msms_set),
        .Q({p_1_in6_in,p_1_in4_in,p_1_in,REG_INTERFACE_I_n_126}),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_addr(Rc_addr),
        .Rc_fifo_data(Rc_fifo_data),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .msms_set_i_reg(READ_FIFO_I_n_13),
        .s_axi_aclk(s_axi_aclk),
        .\s_axi_rdata_i[7]_i_11 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}));
  m1_for_arty_a7_cm1_ecu_0_0_reg_interface REG_INTERFACE_I
       (.Aas(Aas),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[4],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[12],Bus2IIC_WrCE[13],Bus2IIC_WrCE[14],Bus2IIC_WrCE[15],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .CO(clk_cnt_en1),
        .D(Ro_prev),
        .D_0(D_0),
        .D_1(D),
        .Data_Exists_DFF(WRITE_FIFO_CTRL_I_n_4),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .Data_Exists_DFF_1(READ_FIFO_I_n_16),
        .\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 (REG_INTERFACE_I_n_107),
        .\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 (REG_INTERFACE_I_n_133),
        .\GPO_GEN.gpo_i_reg[31]_0 (REG_INTERFACE_I_n_131),
        .\GPO_GEN.gpo_i_reg[31]_1 (X_AXI_IPIF_SSP1_n_31),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .\IIC2Bus_IntrEvent_reg[0]_0 ({Al,Txer,Tx_under_prev,p_1_in__0,p_0_out}),
        .\IIC2Bus_IntrEvent_reg[5]_0 (REG_INTERFACE_I_n_129),
        .\LEVEL_1_GEN.master_sda_reg (DYN_MASTER_I_n_5),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[5],Cr[7]}),
        .\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 (REG_INTERFACE_I_n_136),
        .\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 (REG_INTERFACE_I_n_135),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ({p_1_in6_in,p_1_in4_in,p_1_in,REG_INTERFACE_I_n_126}),
        .\RD_FIFO_CNTRL.ro_prev_i_reg_0 (READ_FIFO_I_n_13),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_addr({Rc_addr[2],Rc_addr[3]}),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .Rdy_new_xmt(Rdy_new_xmt),
        .S({REG_INTERFACE_I_n_25,REG_INTERFACE_I_n_26,REG_INTERFACE_I_n_27,REG_INTERFACE_I_n_28}),
        .Tx_data_exists(Tx_data_exists),
        .Tx_fifo_data({Tx_fifo_data[4],Tx_fifo_data[5]}),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .Tx_fifo_wr_d_reg(REG_INTERFACE_I_n_100),
        .\adr_i_reg[0]_0 ({Adr[0],Adr[1],Adr[2],Adr[3],Adr[4],Adr[5],Adr[6]}),
        .\adr_i_reg[6]_0 (REG_INTERFACE_I_n_130),
        .\bus2ip_addr_i_reg[2] ({IIC2Bus_Data[22],IIC2Bus_Data[23]}),
        .\bus2ip_addr_i_reg[6] (REG_INTERFACE_I_n_115),
        .\bus2ip_addr_i_reg[6]_0 (REG_INTERFACE_I_n_128),
        .\cr_i_reg[2]_0 (REG_INTERFACE_I_n_104),
        .\cr_i_reg[2]_1 (REG_INTERFACE_I_n_132),
        .\cr_i_reg[2]_2 ({X_AXI_IPIF_SSP1_n_14,X_AXI_IPIF_SSP1_n_15,IIC_CONTROL_I_n_44}),
        .\cr_i_reg[3]_0 (REG_INTERFACE_I_n_102),
        .\cr_i_reg[7]_0 (REG_INTERFACE_I_n_101),
        .dynamic_MSMS(dynamic_MSMS[1]),
        .earlyAckDataState(earlyAckDataState),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg(REG_INTERFACE_I_n_105),
        .firstDynStartSeen_reg_0(WRITE_FIFO_CTRL_I_n_3),
        .gpo(gpo),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\next_scl_state1_inferred__1/i__carry ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8],\CLKCNT/q_int_reg [9]}),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .p_6_out(p_6_out),
        .\q_int_reg[1] (clk_cnt_en11_out),
        .\q_int_reg[1]_0 (clk_cnt_en12_out),
        .\q_int_reg[1]_1 (IIC_CONTROL_I_n_31),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk),
        .\s_axi_rdata_i[0]_i_7 ({Bus2IIC_Addr[2],Bus2IIC_Addr[3],Bus2IIC_Addr[4],Bus2IIC_Addr[5],Bus2IIC_Addr[6]}),
        .\s_axi_rdata_i_reg[8] (X_AXI_IPIF_SSP1_n_28),
        .s_axi_wdata(s_axi_wdata[9:0]),
        .\sda_setup0_inferred__0/i__carry ({\SETUP_CNT/q_int_reg [0],\SETUP_CNT/q_int_reg [1],\SETUP_CNT/q_int_reg [2],\SETUP_CNT/q_int_reg [3],\SETUP_CNT/q_int_reg [4],\SETUP_CNT/q_int_reg [5],\SETUP_CNT/q_int_reg [6],\SETUP_CNT/q_int_reg [7],\SETUP_CNT/q_int_reg [8],\SETUP_CNT/q_int_reg [9]}),
        .\sr_i_reg[0]_0 (sr_i),
        .\sr_i_reg[0]_1 (WRITE_FIFO_I_n_14),
        .\sr_i_reg[1]_0 ({p_1_out,Rc_fifo_full,Tx_fifo_full,Srw,Bb,Abgc}),
        .\sr_i_reg[4]_0 (REG_INTERFACE_I_n_114),
        .\sr_i_reg[5]_0 (REG_INTERFACE_I_n_127),
        .stop_scl_reg(stop_scl_reg),
        .stop_scl_reg_reg(REG_INTERFACE_I_n_103),
        .\timing_param_tbuf_i_reg[7]_0 ({Timing_param_tbuf[7:4],Timing_param_tbuf[1:0]}),
        .\timing_param_tbuf_i_reg[9]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61,REG_INTERFACE_I_n_62}),
        .\timing_param_thddat_i_reg[9]_0 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71,REG_INTERFACE_I_n_72}),
        .\timing_param_thdsta_i_reg[7]_0 ({Timing_param_thdsta[7:4],Timing_param_thdsta[0]}),
        .\timing_param_thdsta_i_reg[9]_0 ({REG_INTERFACE_I_n_73,REG_INTERFACE_I_n_74,REG_INTERFACE_I_n_75,REG_INTERFACE_I_n_76}),
        .\timing_param_thigh_i_reg[7]_0 (Timing_param_thigh),
        .\timing_param_tlow_i_reg[7]_0 ({Timing_param_tlow[7:4],Timing_param_tlow[0]}),
        .\timing_param_tlow_i_reg[9]_0 ({REG_INTERFACE_I_n_82,REG_INTERFACE_I_n_83,REG_INTERFACE_I_n_84,REG_INTERFACE_I_n_85}),
        .\timing_param_tsudat_i_reg[3]_0 (Timing_param_tsudat),
        .\timing_param_tsudat_i_reg[4]_0 (REG_INTERFACE_I_n_110),
        .\timing_param_tsudat_i_reg[5]_0 (REG_INTERFACE_I_n_111),
        .\timing_param_tsudat_i_reg[6]_0 (REG_INTERFACE_I_n_112),
        .\timing_param_tsudat_i_reg[7]_0 (REG_INTERFACE_I_n_113),
        .\timing_param_tsudat_i_reg[9]_0 ({REG_INTERFACE_I_n_91,REG_INTERFACE_I_n_92,REG_INTERFACE_I_n_93,REG_INTERFACE_I_n_94}),
        .\timing_param_tsusta_i_reg[7]_0 ({Timing_param_tsusta[7:4],Timing_param_tsusta[1:0]}),
        .\timing_param_tsusta_i_reg[9]_0 ({REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50,REG_INTERFACE_I_n_51,REG_INTERFACE_I_n_52}),
        .\timing_param_tsusto_i_reg[7]_0 (Timing_param_tsusto),
        .\timing_param_tsusto_i_reg[9]_0 ({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39,REG_INTERFACE_I_n_40}));
  FDRE Rc_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_rd),
        .Q(Rc_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Rc_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr),
        .Q(Rc_fifo_wr_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_rd),
        .Q(Tx_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_wr),
        .Q(Tx_fifo_wr_d),
        .R(Bus2IIC_Reset));
  m1_for_arty_a7_cm1_ecu_0_0_SRL_FIFO__parameterized0 WRITE_FIFO_CTRL_I
       (.\Addr_Counters[0].FDRE_I_0 (REG_INTERFACE_I_n_100),
        .\Addr_Counters[0].FDRE_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (WRITE_FIFO_CTRL_I_n_4),
        .D(D_0),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .Data_Exists_DFF_1(WRITE_FIFO_CTRL_I_n_3),
        .Tx_data_exists(Tx_data_exists),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ctrlFifoDin(ctrlFifoDin),
        .dynamic_MSMS(dynamic_MSMS),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk));
  m1_for_arty_a7_cm1_ecu_0_0_SRL_FIFO_11 WRITE_FIFO_I
       (.\Addr_Counters[0].FDRE_I_0 (Tx_fifo_full),
        .\Addr_Counters[0].FDRE_I_1 (REG_INTERFACE_I_n_133),
        .Data_Exists_DFF_0(WRITE_FIFO_I_n_14),
        .Data_Exists_DFF_1(WRITE_FIFO_I_n_16),
        .Data_Exists_DFF_2(DYN_MASTER_I_n_6),
        .Tx_addr(Tx_addr),
        .Tx_data_exists(Tx_data_exists),
        .Tx_fifo_data(Tx_fifo_data),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .\data_int_reg[0] (sda_clean),
        .dynamic_MSMS(dynamic_MSMS[1]),
        .p_0_in(p_0_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .shift_reg_ld(shift_reg_ld),
        .shift_reg_ld_reg(p_2_in__0));
  m1_for_arty_a7_cm1_ecu_0_0_axi_ipif_ssp1 X_AXI_IPIF_SSP1
       (.Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[4],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[12],Bus2IIC_WrCE[13],Bus2IIC_WrCE[14],Bus2IIC_WrCE[15],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .D({IIC2Bus_Data[22],IIC2Bus_Data[23]}),
        .\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] (X_AXI_IPIF_SSP1_n_31),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .Q({Bus2IIC_Addr[2],Bus2IIC_Addr[3],Bus2IIC_Addr[4],Bus2IIC_Addr[5],Bus2IIC_Addr[6]}),
        .Rc_addr({Rc_addr[0],Rc_addr[1]}),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_addr(Tx_addr),
        .Tx_fifo_data({Tx_fifo_data[0],Tx_fifo_data[1],Tx_fifo_data[2],Tx_fifo_data[3],Tx_fifo_data[6],Tx_fifo_data[7]}),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\bus2ip_addr_i_reg[3] (X_AXI_IPIF_SSP1_n_28),
        .\cr_i_reg[2] ({X_AXI_IPIF_SSP1_n_14,X_AXI_IPIF_SSP1_n_15}),
        .\cr_i_reg[2]_0 (IIC_CONTROL_I_n_43),
        .\cr_i_reg[2]_1 (WRITE_FIFO_CTRL_I_n_3),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .ctrlFifoDin(ctrlFifoDin),
        .firstDynStartSeen(firstDynStartSeen),
        .gpo(gpo),
        .iic2intc_irpt(iic2intc_irpt),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[0]_i_2 (REG_INTERFACE_I_n_126),
        .\s_axi_rdata_i[0]_i_2_0 (REG_INTERFACE_I_n_131),
        .\s_axi_rdata_i[1]_i_2 (REG_INTERFACE_I_n_129),
        .\s_axi_rdata_i[2]_i_2 (REG_INTERFACE_I_n_127),
        .\s_axi_rdata_i[3]_i_2 (Timing_param_tsudat),
        .\s_axi_rdata_i[3]_i_2_0 (REG_INTERFACE_I_n_114),
        .\s_axi_rdata_i[7]_i_8 ({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[7]}),
        .\s_axi_rdata_i[7]_i_8_0 ({Timing_param_tlow[7:4],Timing_param_tlow[0]}),
        .\s_axi_rdata_i_reg[1] (REG_INTERFACE_I_n_130),
        .\s_axi_rdata_i_reg[2] (REG_INTERFACE_I_n_128),
        .\s_axi_rdata_i_reg[3] (REG_INTERFACE_I_n_115),
        .\s_axi_rdata_i_reg[4]_i_2 (REG_INTERFACE_I_n_110),
        .\s_axi_rdata_i_reg[5]_i_2 (REG_INTERFACE_I_n_111),
        .\s_axi_rdata_i_reg[6]_i_2 (REG_INTERFACE_I_n_112),
        .\s_axi_rdata_i_reg[7]_i_2 (REG_INTERFACE_I_n_113),
        .\s_axi_rdata_i_reg[7]_i_6 ({Timing_param_tsusta[7:4],Timing_param_tsusta[1:0]}),
        .\s_axi_rdata_i_reg[7]_i_6_0 ({Timing_param_tbuf[7:4],Timing_param_tbuf[1:0]}),
        .\s_axi_rdata_i_reg[7]_i_6_1 ({Timing_param_thdsta[7:4],Timing_param_thdsta[0]}),
        .\s_axi_rdata_i_reg[7]_i_6_2 ({Adr[0],Adr[1],Adr[2],Adr[3]}),
        .\s_axi_rdata_i_reg[7]_i_7 (Timing_param_tsusto),
        .\s_axi_rdata_i_reg[7]_i_7_0 (Timing_param_thigh),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "iic_control" *) 
module m1_for_arty_a7_cm1_ecu_0_0_iic_control
   (shift_reg_ld,
    sda_rin_d1,
    scl_rin_d1,
    Tx_under_prev,
    Bb,
    D,
    New_rcv_dta,
    earlyAckHdr,
    earlyAckDataState,
    ackDataState,
    CO,
    \timing_param_tsusto_i_reg[9] ,
    \timing_param_tsusta_i_reg[9] ,
    stop_scl_reg,
    Aas,
    srw_i_reg_0,
    Rdy_new_xmt,
    \q_int_reg[0] ,
    \FSM_sequential_scl_state_reg[1]_0 ,
    \q_int_reg[0]_0 ,
    sda_t,
    \FSM_sequential_scl_state_reg[2]_0 ,
    bus_busy_reg_0,
    scl_t,
    p_6_out,
    \data_i2c_i_reg[7]_0 ,
    \q_int_reg[9] ,
    s_axi_aclk,
    \data_int_reg[0] ,
    scndry_out,
    scl_rising_edge0,
    Ro_prev,
    Q,
    sr_i,
    S,
    \FSM_sequential_scl_state[3]_i_4 ,
    \FSM_sequential_scl_state[3]_i_4_0 ,
    \FSM_sequential_scl_state_reg[3]_0 ,
    \FSM_sequential_scl_state[0]_i_6_0 ,
    \FSM_sequential_scl_state_reg[2]_1 ,
    \FSM_sequential_scl_state[1]_i_2_0 ,
    sda_setup_reg_0,
    \q_int_reg[4] ,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    \q_int_reg[1] ,
    aas_i_reg_0,
    s_axi_wdata,
    E,
    \cr_i_reg[5] ,
    Tx_data_exists,
    dynamic_MSMS,
    \cr_i_reg[5]_0 ,
    rxCntDone,
    sda_cout_reg_reg_0,
    Msms_set,
    \data_int_reg[0]_0 ,
    Tx_fifo_data,
    new_rcv_dta_d1,
    detect_stop_b_reg_0);
  output shift_reg_ld;
  output sda_rin_d1;
  output scl_rin_d1;
  output Tx_under_prev;
  output Bb;
  output [3:0]D;
  output New_rcv_dta;
  output earlyAckHdr;
  output earlyAckDataState;
  output ackDataState;
  output [0:0]CO;
  output [0:0]\timing_param_tsusto_i_reg[9] ;
  output [0:0]\timing_param_tsusta_i_reg[9] ;
  output stop_scl_reg;
  output Aas;
  output [1:0]srw_i_reg_0;
  output Rdy_new_xmt;
  output [9:0]\q_int_reg[0] ;
  output \FSM_sequential_scl_state_reg[1]_0 ;
  output [9:0]\q_int_reg[0]_0 ;
  output sda_t;
  output \FSM_sequential_scl_state_reg[2]_0 ;
  output [0:0]bus_busy_reg_0;
  output scl_t;
  output p_6_out;
  output [7:0]\data_i2c_i_reg[7]_0 ;
  input \q_int_reg[9] ;
  input s_axi_aclk;
  input \data_int_reg[0] ;
  input scndry_out;
  input scl_rising_edge0;
  input Ro_prev;
  input [4:0]Q;
  input [0:0]sr_i;
  input [3:0]S;
  input [3:0]\FSM_sequential_scl_state[3]_i_4 ;
  input [3:0]\FSM_sequential_scl_state[3]_i_4_0 ;
  input [3:0]\FSM_sequential_scl_state_reg[3]_0 ;
  input [3:0]\FSM_sequential_scl_state[0]_i_6_0 ;
  input [3:0]\FSM_sequential_scl_state_reg[2]_1 ;
  input [3:0]\FSM_sequential_scl_state[1]_i_2_0 ;
  input [3:0]sda_setup_reg_0;
  input \q_int_reg[4] ;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input \q_int_reg[1] ;
  input [6:0]aas_i_reg_0;
  input [0:0]s_axi_wdata;
  input [0:0]E;
  input \cr_i_reg[5] ;
  input Tx_data_exists;
  input [0:0]dynamic_MSMS;
  input \cr_i_reg[5]_0 ;
  input rxCntDone;
  input sda_cout_reg_reg_0;
  input Msms_set;
  input [0:0]\data_int_reg[0]_0 ;
  input [6:0]Tx_fifo_data;
  input new_rcv_dta_d1;
  input detect_stop_b_reg_0;

  wire Aas;
  wire AckDataState_i_1_n_0;
  wire BITCNT_n_1;
  wire BITCNT_n_2;
  wire BITCNT_n_3;
  wire BITCNT_n_4;
  wire Bb;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire EarlyAckDataState0;
  wire EarlyAckDataState_i_2_n_0;
  wire EarlyAckHdr0;
  wire \FSM_sequential_scl_state[0]_i_2_n_0 ;
  wire \FSM_sequential_scl_state[0]_i_3_n_0 ;
  wire \FSM_sequential_scl_state[0]_i_4_n_0 ;
  wire \FSM_sequential_scl_state[0]_i_5_n_0 ;
  wire [3:0]\FSM_sequential_scl_state[0]_i_6_0 ;
  wire \FSM_sequential_scl_state[0]_i_6_n_0 ;
  wire \FSM_sequential_scl_state[0]_i_7_n_0 ;
  wire \FSM_sequential_scl_state[1]_i_1_n_0 ;
  wire [3:0]\FSM_sequential_scl_state[1]_i_2_0 ;
  wire \FSM_sequential_scl_state[1]_i_2_n_0 ;
  wire \FSM_sequential_scl_state[1]_i_3_n_0 ;
  wire \FSM_sequential_scl_state[1]_i_4_n_0 ;
  wire \FSM_sequential_scl_state[1]_i_5_n_0 ;
  wire \FSM_sequential_scl_state[1]_i_6_n_0 ;
  wire \FSM_sequential_scl_state[1]_i_7_n_0 ;
  wire \FSM_sequential_scl_state[2]_i_2_n_0 ;
  wire \FSM_sequential_scl_state[3]_i_2_n_0 ;
  wire [3:0]\FSM_sequential_scl_state[3]_i_4 ;
  wire [3:0]\FSM_sequential_scl_state[3]_i_4_0 ;
  wire \FSM_sequential_scl_state[3]_i_5_n_0 ;
  wire \FSM_sequential_scl_state_reg[1]_0 ;
  wire \FSM_sequential_scl_state_reg[2]_0 ;
  wire [3:0]\FSM_sequential_scl_state_reg[2]_1 ;
  wire [3:0]\FSM_sequential_scl_state_reg[3]_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire I2CDATA_REG_n_0;
  wire I2CDATA_REG_n_2;
  wire I2CDATA_REG_n_3;
  wire I2CDATA_REG_n_4;
  wire I2CDATA_REG_n_5;
  wire I2CDATA_REG_n_6;
  wire I2CDATA_REG_n_7;
  wire I2CDATA_REG_n_8;
  wire I2CDATA_REG_n_9;
  wire I2CHEADER_REG_n_1;
  wire I2CHEADER_REG_n_2;
  wire I2CHEADER_REG_n_3;
  wire I2CHEADER_REG_n_4;
  wire I2CHEADER_REG_n_5;
  wire I2CHEADER_REG_n_6;
  wire I2CHEADER_REG_n_7;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire \LEVEL_1_GEN.master_sda_reg_n_0 ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [4:0]Q;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire [3:0]S;
  wire SETUP_CNT_n_0;
  wire Tx_data_exists;
  wire [6:0]Tx_fifo_data;
  wire Tx_under_prev;
  wire aas_i_i_2_n_0;
  wire [6:0]aas_i_reg_0;
  wire ackDataState;
  wire al_i_i_1_n_0;
  wire al_i_i_2_n_0;
  wire al_prevent;
  wire al_prevent_i_1_n_0;
  wire arb_lost;
  wire arb_lost_i_1_n_0;
  wire arb_lost_i_2_n_0;
  wire arb_lost_i_3_n_0;
  wire bit_cnt_en;
  wire bit_cnt_en0;
  wire bus_busy_d1;
  wire bus_busy_i_1_n_0;
  wire [0:0]bus_busy_reg_0;
  wire clk_cnt_en13_out;
  wire clk_cnt_en1_carry_n_1;
  wire clk_cnt_en1_carry_n_2;
  wire clk_cnt_en1_carry_n_3;
  wire \clk_cnt_en1_inferred__0/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__0/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__0/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_3 ;
  wire clk_cnt_en2;
  wire clk_cnt_en2_carry_n_1;
  wire clk_cnt_en2_carry_n_2;
  wire clk_cnt_en2_carry_n_3;
  wire \cr_i[5]_i_3_n_0 ;
  wire \cr_i_reg[5] ;
  wire \cr_i_reg[5]_0 ;
  wire data_i2c_i0;
  wire [7:0]\data_i2c_i_reg[7]_0 ;
  wire \data_int_reg[0] ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire detect_start;
  wire detect_start_i_1_n_0;
  wire detect_start_i_2_n_0;
  wire detect_stop0;
  wire detect_stop_b_i_1_n_0;
  wire detect_stop_b_i_2_n_0;
  wire detect_stop_b_reg_0;
  wire detect_stop_b_reg_n_0;
  wire detect_stop_i_1_n_0;
  wire detect_stop_reg_n_0;
  wire dtc_i_d1;
  wire dtc_i_d2;
  wire dtc_i_reg_n_0;
  wire dtre_d1;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire gen_start;
  wire gen_start_i_1_n_0;
  wire gen_stop;
  wire gen_stop_d1;
  wire gen_stop_i_1_n_0;
  wire i2c_header_en;
  wire i2c_header_en0;
  wire master_slave;
  wire master_slave_i_1_n_0;
  wire msms_d1;
  wire msms_d10;
  wire msms_d1_i_2_n_0;
  wire msms_d2;
  wire msms_rst_i;
  wire msms_rst_i_i_1_n_0;
  wire new_rcv_dta_d1;
  wire [3:0]next_scl_state;
  wire next_scl_state10_out;
  wire \next_scl_state1_inferred__0/i__carry_n_1 ;
  wire \next_scl_state1_inferred__0/i__carry_n_2 ;
  wire \next_scl_state1_inferred__0/i__carry_n_3 ;
  wire \next_scl_state1_inferred__1/i__carry_n_0 ;
  wire \next_scl_state1_inferred__1/i__carry_n_1 ;
  wire \next_scl_state1_inferred__1/i__carry_n_2 ;
  wire \next_scl_state1_inferred__1/i__carry_n_3 ;
  wire p_6_out;
  wire [9:0]\q_int_reg[0] ;
  wire [9:0]\q_int_reg[0]_0 ;
  wire \q_int_reg[1] ;
  wire \q_int_reg[4] ;
  wire \q_int_reg[9] ;
  wire rdy_new_xmt_i_i_1_n_0;
  wire rdy_new_xmt_i_i_2_n_0;
  wire ro_prev_d1;
  wire rsta_d1;
  wire rsta_tx_under_prev;
  wire rsta_tx_under_prev_i_1_n_0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  wire scl_cout_reg;
  wire scl_cout_reg0;
  wire scl_f_edg_d1;
  wire scl_f_edg_d2;
  wire scl_f_edg_d3;
  wire scl_falling_edge;
  wire scl_falling_edge0;
  wire scl_rin_d1;
  wire scl_rising_edge;
  wire scl_rising_edge0;
  wire [3:0]scl_state;
  wire scl_t;
  wire scndry_out;
  wire sda_cout_reg;
  wire sda_cout_reg_i_1_n_0;
  wire sda_cout_reg_i_2_n_0;
  wire sda_cout_reg_i_3_n_0;
  wire sda_cout_reg_i_4_n_0;
  wire sda_cout_reg_reg_0;
  wire sda_rin_d1;
  wire sda_sample;
  wire sda_sample_i_1_n_0;
  wire sda_setup;
  wire \sda_setup0_inferred__0/i__carry_n_0 ;
  wire \sda_setup0_inferred__0/i__carry_n_1 ;
  wire \sda_setup0_inferred__0/i__carry_n_2 ;
  wire \sda_setup0_inferred__0/i__carry_n_3 ;
  wire sda_setup_i_1_n_0;
  wire [3:0]sda_setup_reg_0;
  wire sda_t;
  wire [7:7]shift_reg;
  wire shift_reg_en;
  wire shift_reg_en0;
  wire shift_reg_en_i_2_n_0;
  wire shift_reg_ld;
  wire shift_reg_ld0;
  wire shift_reg_ld_d1;
  wire shift_reg_ld_i_2_n_0;
  wire slave_sda_reg_n_0;
  wire sm_stop_i_1_n_0;
  wire sm_stop_i_2_n_0;
  wire sm_stop_i_3_n_0;
  wire sm_stop_reg_n_0;
  wire [0:0]sr_i;
  wire [1:0]srw_i_reg_0;
  wire state0;
  wire [2:0]state__0;
  wire stop_scl_reg;
  wire stop_scl_reg_i_1_n_0;
  wire stop_scl_reg_i_2_n_0;
  wire stop_scl_reg_i_3_n_0;
  wire stop_scl_reg_i_4_n_0;
  wire stop_scl_reg_i_5_n_0;
  wire stop_scl_reg_i_6_n_0;
  wire [0:0]\timing_param_tsusta_i_reg[9] ;
  wire [0:0]\timing_param_tsusto_i_reg[9] ;
  wire tx_under_prev_d1;
  wire tx_under_prev_i0;
  wire tx_under_prev_i_i_1_n_0;
  wire txer_edge_i_1_n_0;
  wire txer_edge_i_2_n_0;
  wire txer_i_i_1_n_0;
  wire txer_i_reg_n_0;
  wire [3:0]NLW_clk_cnt_en1_carry_O_UNCONNECTED;
  wire [3:0]\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_clk_cnt_en2_carry_O_UNCONNECTED;
  wire [3:0]\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h08)) 
    AckDataState_i_1
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(AckDataState_i_1_n_0));
  FDRE AckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AckDataState_i_1_n_0),
        .Q(ackDataState),
        .R(\q_int_reg[9] ));
  m1_for_arty_a7_cm1_ecu_0_0_upcnt_n__parameterized0 BITCNT
       (.EarlyAckDataState0(EarlyAckDataState0),
        .EarlyAckDataState_reg(AckDataState_i_1_n_0),
        .EarlyAckDataState_reg_0(EarlyAckDataState_i_2_n_0),
        .\FSM_sequential_state_reg[0] (BITCNT_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state[2]_i_7_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (I2CHEADER_REG_n_6),
        .\FSM_sequential_state_reg[1] (BITCNT_n_3),
        .\FSM_sequential_state_reg[1]_0 (I2CHEADER_REG_n_1),
        .\FSM_sequential_state_reg[1]_1 (detect_stop_reg_n_0),
        .\FSM_sequential_state_reg[2] (BITCNT_n_2),
        .\FSM_sequential_state_reg[2]_0 (I2CHEADER_REG_n_5),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[2]_i_4_n_0 ),
        .Q(Q[0]),
        .bit_cnt_en(bit_cnt_en),
        .detect_start(detect_start),
        .dtc_i_reg(dtc_i_reg_n_0),
        .\q_int_reg[0]_0 (\q_int_reg[9] ),
        .\q_int_reg[1]_0 (BITCNT_n_1),
        .s_axi_aclk(s_axi_aclk),
        .scl_falling_edge(scl_falling_edge),
        .state0(state0),
        .state__0(state__0));
  m1_for_arty_a7_cm1_ecu_0_0_upcnt_n CLKCNT
       (.CO(clk_cnt_en2),
        .\FSM_sequential_scl_state_reg[1] (\FSM_sequential_scl_state_reg[1]_0 ),
        .Q(scl_state),
        .arb_lost(arb_lost),
        .\q_int_reg[0]_0 (\q_int_reg[0]_0 ),
        .\q_int_reg[0]_1 (\q_int_reg[9] ),
        .\q_int_reg[1]_0 (\q_int_reg[1] ),
        .\q_int_reg[1]_1 (detect_stop_b_reg_n_0),
        .\q_int_reg[1]_2 (clk_cnt_en13_out),
        .\q_int_reg[4]_0 (\q_int_reg[4] ),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    EarlyAckDataState_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(EarlyAckDataState_i_2_n_0));
  FDRE EarlyAckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EarlyAckDataState0),
        .Q(earlyAckDataState),
        .R(\q_int_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    EarlyAckHdr_i_1
       (.I0(scl_f_edg_d3),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .O(EarlyAckHdr0));
  FDRE EarlyAckHdr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EarlyAckHdr0),
        .Q(earlyAckHdr),
        .R(\q_int_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000ABABAFAA)) 
    \FSM_sequential_scl_state[0]_i_2 
       (.I0(\FSM_sequential_scl_state[0]_i_4_n_0 ),
        .I1(clk_cnt_en13_out),
        .I2(scl_state[1]),
        .I3(\FSM_sequential_scl_state[0]_i_5_n_0 ),
        .I4(scl_state[0]),
        .I5(\FSM_sequential_scl_state[0]_i_6_n_0 ),
        .O(\FSM_sequential_scl_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A22FAEE)) 
    \FSM_sequential_scl_state[0]_i_3 
       (.I0(\data_int_reg[0] ),
        .I1(scl_state[2]),
        .I2(scl_state[0]),
        .I3(scl_state[3]),
        .I4(clk_cnt_en13_out),
        .O(\FSM_sequential_scl_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFE4444EEFEF4F4)) 
    \FSM_sequential_scl_state[0]_i_4 
       (.I0(scl_state[3]),
        .I1(scl_state[2]),
        .I2(scl_state[1]),
        .I3(next_scl_state10_out),
        .I4(scl_state[0]),
        .I5(\data_int_reg[0] ),
        .O(\FSM_sequential_scl_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002228222A)) 
    \FSM_sequential_scl_state[0]_i_5 
       (.I0(detect_stop_b_reg_n_0),
        .I1(scl_state[3]),
        .I2(scl_state[2]),
        .I3(scl_state[1]),
        .I4(clk_cnt_en13_out),
        .I5(\FSM_sequential_scl_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_scl_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF55F0BB)) 
    \FSM_sequential_scl_state[0]_i_6 
       (.I0(scndry_out),
        .I1(clk_cnt_en2),
        .I2(\next_scl_state1_inferred__1/i__carry_n_0 ),
        .I3(scl_state[0]),
        .I4(scl_state[1]),
        .I5(\FSM_sequential_scl_state[1]_i_7_n_0 ),
        .O(\FSM_sequential_scl_state[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_scl_state[0]_i_7 
       (.I0(Bb),
        .I1(gen_start),
        .I2(master_slave),
        .O(\FSM_sequential_scl_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444545454545)) 
    \FSM_sequential_scl_state[1]_i_1 
       (.I0(scl_state[3]),
        .I1(\FSM_sequential_scl_state[1]_i_2_n_0 ),
        .I2(\FSM_sequential_scl_state[1]_i_3_n_0 ),
        .I3(\FSM_sequential_scl_state[1]_i_4_n_0 ),
        .I4(\FSM_sequential_scl_state[1]_i_5_n_0 ),
        .I5(\FSM_sequential_scl_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_scl_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006262EA62)) 
    \FSM_sequential_scl_state[1]_i_2 
       (.I0(scl_state[1]),
        .I1(scl_state[0]),
        .I2(\next_scl_state1_inferred__1/i__carry_n_0 ),
        .I3(Q[3]),
        .I4(arb_lost),
        .I5(\FSM_sequential_scl_state[1]_i_7_n_0 ),
        .O(\FSM_sequential_scl_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hFE44EE44)) 
    \FSM_sequential_scl_state[1]_i_3 
       (.I0(scl_state[3]),
        .I1(scl_state[2]),
        .I2(scl_state[1]),
        .I3(scl_state[0]),
        .I4(next_scl_state10_out),
        .O(\FSM_sequential_scl_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h03FD0000)) 
    \FSM_sequential_scl_state[1]_i_4 
       (.I0(clk_cnt_en13_out),
        .I1(scl_state[1]),
        .I2(scl_state[2]),
        .I3(scl_state[3]),
        .I4(detect_stop_b_reg_n_0),
        .O(\FSM_sequential_scl_state[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \FSM_sequential_scl_state[1]_i_5 
       (.I0(scl_state[0]),
        .I1(master_slave),
        .I2(gen_start),
        .I3(Bb),
        .O(\FSM_sequential_scl_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \FSM_sequential_scl_state[1]_i_6 
       (.I0(scl_state[1]),
        .I1(scl_state[0]),
        .I2(clk_cnt_en13_out),
        .O(\FSM_sequential_scl_state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \FSM_sequential_scl_state[1]_i_7 
       (.I0(scl_state[2]),
        .I1(scl_state[0]),
        .I2(scl_state[3]),
        .O(\FSM_sequential_scl_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    \FSM_sequential_scl_state[2]_i_1 
       (.I0(next_scl_state10_out),
        .I1(scl_state[0]),
        .I2(scl_state[1]),
        .I3(scl_state[2]),
        .I4(\FSM_sequential_scl_state[2]_i_2_n_0 ),
        .I5(scl_state[3]),
        .O(next_scl_state[2]));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \FSM_sequential_scl_state[2]_i_2 
       (.I0(Q[3]),
        .I1(stop_scl_reg),
        .I2(arb_lost),
        .I3(scl_state[1]),
        .I4(scl_state[0]),
        .I5(scl_state[2]),
        .O(\FSM_sequential_scl_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h545555FF555555FF)) 
    \FSM_sequential_scl_state[3]_i_2 
       (.I0(scl_state[3]),
        .I1(\q_int_reg[4] ),
        .I2(arb_lost),
        .I3(scl_state[1]),
        .I4(scl_state[2]),
        .I5(scl_state[0]),
        .O(\FSM_sequential_scl_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77777777000F0000)) 
    \FSM_sequential_scl_state[3]_i_3 
       (.I0(clk_cnt_en13_out),
        .I1(scl_state[0]),
        .I2(\FSM_sequential_scl_state[3]_i_5_n_0 ),
        .I3(arb_lost),
        .I4(scl_state[2]),
        .I5(scl_state[3]),
        .O(next_scl_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_scl_state[3]_i_5 
       (.I0(stop_scl_reg),
        .I1(Q[3]),
        .I2(scl_state[0]),
        .I3(scl_state[1]),
        .O(\FSM_sequential_scl_state[3]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "start_edge:0011,scl_low_edge:0100,start:0010,start_wait:0001,scl_idle:0000,scl_high:0111,stop_wait:1001,scl_high_edge:0110,stop_edge:1000,scl_low:0101" *) 
  FDRE \FSM_sequential_scl_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_scl_state[3]_i_2_n_0 ),
        .D(next_scl_state[0]),
        .Q(scl_state[0]),
        .R(\q_int_reg[9] ));
  MUXF7 \FSM_sequential_scl_state_reg[0]_i_1 
       (.I0(\FSM_sequential_scl_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_scl_state[0]_i_3_n_0 ),
        .O(next_scl_state[0]),
        .S(scl_state[3]));
  (* FSM_ENCODED_STATES = "start_edge:0011,scl_low_edge:0100,start:0010,start_wait:0001,scl_idle:0000,scl_high:0111,stop_wait:1001,scl_high_edge:0110,stop_edge:1000,scl_low:0101" *) 
  FDRE \FSM_sequential_scl_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_scl_state[3]_i_2_n_0 ),
        .D(\FSM_sequential_scl_state[1]_i_1_n_0 ),
        .Q(scl_state[1]),
        .R(\q_int_reg[9] ));
  (* FSM_ENCODED_STATES = "start_edge:0011,scl_low_edge:0100,start:0010,start_wait:0001,scl_idle:0000,scl_high:0111,stop_wait:1001,scl_high_edge:0110,stop_edge:1000,scl_low:0101" *) 
  FDRE \FSM_sequential_scl_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_scl_state[3]_i_2_n_0 ),
        .D(next_scl_state[2]),
        .Q(scl_state[2]),
        .R(\q_int_reg[9] ));
  (* FSM_ENCODED_STATES = "start_edge:0011,scl_low_edge:0100,start:0010,start_wait:0001,scl_idle:0000,scl_high:0111,stop_wait:1001,scl_high_edge:0110,stop_edge:1000,scl_low:0101" *) 
  FDRE \FSM_sequential_scl_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_scl_state[3]_i_2_n_0 ),
        .D(next_scl_state[3]),
        .Q(scl_state[3]),
        .R(\q_int_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h4088)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(state__0[2]),
        .I1(state__0[0]),
        .I2(Ro_prev),
        .I3(state__0[1]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBAAAAFFFBFFFB)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(sda_sample),
        .I3(arb_lost),
        .I4(detect_start),
        .I5(state__0[2]),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(Ro_prev),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(detect_stop_reg_n_0),
        .I1(Q[0]),
        .O(state0));
  LUT3 #(
    .INIT(8'h0D)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(ro_prev_d1),
        .I1(Ro_prev),
        .I2(scl_f_edg_d2),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(arb_lost),
        .I1(sda_sample),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_4),
        .Q(state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_3),
        .Q(state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_2),
        .Q(state__0[2]),
        .R(1'b0));
  m1_for_arty_a7_cm1_ecu_0_0_shift8 I2CDATA_REG
       (.\LEVEL_1_GEN.master_sda_reg (\LEVEL_1_GEN.master_sda_reg_0 ),
        .\LEVEL_1_GEN.master_sda_reg_0 (Tx_under_prev),
        .Q({shift_reg,I2CDATA_REG_n_2,I2CDATA_REG_n_3,I2CDATA_REG_n_4,I2CDATA_REG_n_5,I2CDATA_REG_n_6,I2CDATA_REG_n_7,I2CDATA_REG_n_8}),
        .Tx_fifo_data(Tx_fifo_data),
        .\data_int_reg[0]_0 (\data_int_reg[0]_0 ),
        .\data_int_reg[1]_0 (shift_reg_ld),
        .\data_int_reg[7]_0 (I2CDATA_REG_n_0),
        .\data_int_reg[7]_1 (\q_int_reg[9] ),
        .s_axi_aclk(s_axi_aclk),
        .shift_reg_en(shift_reg_en),
        .slave_sda_reg(I2CHEADER_REG_n_2),
        .state__0(state__0),
        .tx_under_prev_i_reg(I2CDATA_REG_n_9));
  m1_for_arty_a7_cm1_ecu_0_0_shift8_12 I2CHEADER_REG
       (.E(i2c_header_en),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state[1]_i_4_n_0 ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[1]_i_5_n_0 ),
        .\FSM_sequential_state_reg[2] (I2CHEADER_REG_n_5),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_9_n_0 ),
        .Q({Q[4],Q[2],Q[0]}),
        .Ro_prev(Ro_prev),
        .aas_i_reg(I2CHEADER_REG_n_3),
        .aas_i_reg_0(aas_i_i_2_n_0),
        .aas_i_reg_1(Aas),
        .aas_i_reg_2(detect_stop_reg_n_0),
        .aas_i_reg_3(aas_i_reg_0),
        .abgc_i_reg(I2CHEADER_REG_n_2),
        .abgc_i_reg_0(srw_i_reg_0[0]),
        .arb_lost(arb_lost),
        .\cr_i_reg[4] (I2CHEADER_REG_n_1),
        .\data_int_reg[0]_0 (I2CHEADER_REG_n_7),
        .\data_int_reg[0]_1 (\q_int_reg[9] ),
        .\data_int_reg[0]_2 (\data_int_reg[0] ),
        .detect_start(detect_start),
        .detect_start_reg(I2CHEADER_REG_n_4),
        .detect_start_reg_0(I2CHEADER_REG_n_6),
        .master_slave(master_slave),
        .s_axi_aclk(s_axi_aclk),
        .sda_sample(sda_sample),
        .shift_reg_ld0(shift_reg_ld0),
        .shift_reg_ld_reg(shift_reg_ld_i_2_n_0),
        .shift_reg_ld_reg_0(Tx_under_prev),
        .srw_i_reg(srw_i_reg_0[1]),
        .state__0(state__0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[4]_i_1 
       (.I0(Bb),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[6]_i_1 
       (.I0(Aas),
        .O(D[0]));
  FDSE \LEVEL_1_GEN.master_sda_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_9),
        .Q(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .S(\q_int_reg[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.Rc_fifo_wr_i_1 
       (.I0(New_rcv_dta),
        .I1(new_rcv_dta_d1),
        .O(p_6_out));
  m1_for_arty_a7_cm1_ecu_0_0_upcnt_n_13 SETUP_CNT
       (.Q(\q_int_reg[0] ),
        .gen_stop(gen_stop),
        .gen_stop_d1(gen_stop_d1),
        .gen_stop_d1_reg(SETUP_CNT_n_0),
        .\q_int[0]_i_3_0 (Q[3]),
        .\q_int[0]_i_3_1 (Tx_under_prev),
        .\q_int[0]_i_3_2 (sda_rin_d1),
        .\q_int[0]_i_3_3 (\data_int_reg[0] ),
        .\q_int_reg[9]_0 (\q_int_reg[9] ),
        .rsta_d1(rsta_d1),
        .s_axi_aclk(s_axi_aclk),
        .sda_setup(sda_setup),
        .tx_under_prev_d1(tx_under_prev_d1));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h40)) 
    aas_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(aas_i_i_2_n_0));
  FDRE aas_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_3),
        .Q(Aas),
        .R(1'b0));
  FDRE abgc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_4),
        .Q(srw_i_reg_0[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    al_i_i_1
       (.I0(Q[3]),
        .I1(master_slave),
        .I2(al_i_i_2_n_0),
        .I3(al_prevent),
        .I4(detect_stop_reg_n_0),
        .I5(sm_stop_reg_n_0),
        .O(al_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    al_i_i_2
       (.I0(master_slave),
        .I1(arb_lost),
        .I2(bus_busy_d1),
        .I3(gen_start),
        .O(al_i_i_2_n_0));
  FDRE al_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_i_i_1_n_0),
        .Q(D[3]),
        .R(\q_int_reg[9] ));
  LUT4 #(
    .INIT(16'h5554)) 
    al_prevent_i_1
       (.I0(detect_start),
        .I1(gen_stop),
        .I2(sm_stop_reg_n_0),
        .I3(al_prevent),
        .O(al_prevent_i_1_n_0));
  FDRE al_prevent_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_prevent_i_1_n_0),
        .Q(al_prevent),
        .R(\q_int_reg[9] ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    arb_lost_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(arb_lost_i_2_n_0),
        .I3(\data_int_reg[0] ),
        .I4(sda_cout_reg),
        .I5(arb_lost_i_3_n_0),
        .O(arb_lost_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    arb_lost_i_2
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(arb_lost_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h0009FFFF)) 
    arb_lost_i_3
       (.I0(scl_state[3]),
        .I1(scl_state[0]),
        .I2(scl_state[2]),
        .I3(scl_state[1]),
        .I4(Q[0]),
        .O(arb_lost_i_3_n_0));
  FDRE arb_lost_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arb_lost_i_1_n_0),
        .Q(arb_lost),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h0848)) 
    bit_cnt_en_i_1
       (.I0(state__0[2]),
        .I1(scl_falling_edge),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(bit_cnt_en0));
  FDRE bit_cnt_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bit_cnt_en0),
        .Q(bit_cnt_en),
        .R(\q_int_reg[9] ));
  FDRE bus_busy_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bb),
        .Q(bus_busy_d1),
        .R(\q_int_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    bus_busy_i_1
       (.I0(Bb),
        .I1(detect_start),
        .I2(Q[0]),
        .I3(detect_stop_reg_n_0),
        .O(bus_busy_i_1_n_0));
  FDRE bus_busy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus_busy_i_1_n_0),
        .Q(Bb),
        .R(1'b0));
  CARRY4 clk_cnt_en1_carry
       (.CI(1'b0),
        .CO({CO,clk_cnt_en1_carry_n_1,clk_cnt_en1_carry_n_2,clk_cnt_en1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 \clk_cnt_en1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\timing_param_tsusto_i_reg[9] ,\clk_cnt_en1_inferred__0/i__carry_n_1 ,\clk_cnt_en1_inferred__0/i__carry_n_2 ,\clk_cnt_en1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\FSM_sequential_scl_state[3]_i_4 ));
  CARRY4 \clk_cnt_en1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\timing_param_tsusta_i_reg[9] ,\clk_cnt_en1_inferred__1/i__carry_n_1 ,\clk_cnt_en1_inferred__1/i__carry_n_2 ,\clk_cnt_en1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S(\FSM_sequential_scl_state[3]_i_4_0 ));
  CARRY4 \clk_cnt_en1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({clk_cnt_en13_out,\clk_cnt_en1_inferred__2/i__carry_n_1 ,\clk_cnt_en1_inferred__2/i__carry_n_2 ,\clk_cnt_en1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S(\FSM_sequential_scl_state_reg[3]_0 ));
  CARRY4 clk_cnt_en2_carry
       (.CI(1'b0),
        .CO({clk_cnt_en2,clk_cnt_en2_carry_n_1,clk_cnt_en2_carry_n_2,clk_cnt_en2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en2_carry_O_UNCONNECTED[3:0]),
        .S(\FSM_sequential_scl_state[0]_i_6_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \cr_i[2]_i_2 
       (.I0(scl_state[2]),
        .I1(scl_state[1]),
        .I2(scl_state[3]),
        .I3(scl_state[0]),
        .O(\FSM_sequential_scl_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    \cr_i[5]_i_1 
       (.I0(s_axi_wdata),
        .I1(E),
        .I2(Bb),
        .I3(\cr_i_reg[5] ),
        .I4(Q[1]),
        .I5(\cr_i[5]_i_3_n_0 ),
        .O(bus_busy_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \cr_i[5]_i_3 
       (.I0(Tx_data_exists),
        .I1(dynamic_MSMS),
        .I2(\cr_i_reg[5]_0 ),
        .I3(msms_rst_i),
        .I4(sm_stop_reg_n_0),
        .I5(rxCntDone),
        .O(\cr_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \data_i2c_i[7]_i_1 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(scl_falling_edge),
        .I4(Ro_prev),
        .O(data_i2c_i0));
  FDRE \data_i2c_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_8),
        .Q(\data_i2c_i_reg[7]_0 [0]),
        .R(\q_int_reg[9] ));
  FDRE \data_i2c_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_7),
        .Q(\data_i2c_i_reg[7]_0 [1]),
        .R(\q_int_reg[9] ));
  FDRE \data_i2c_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_6),
        .Q(\data_i2c_i_reg[7]_0 [2]),
        .R(\q_int_reg[9] ));
  FDRE \data_i2c_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_5),
        .Q(\data_i2c_i_reg[7]_0 [3]),
        .R(\q_int_reg[9] ));
  FDRE \data_i2c_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_4),
        .Q(\data_i2c_i_reg[7]_0 [4]),
        .R(\q_int_reg[9] ));
  FDRE \data_i2c_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_3),
        .Q(\data_i2c_i_reg[7]_0 [5]),
        .R(\q_int_reg[9] ));
  FDRE \data_i2c_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_2),
        .Q(\data_i2c_i_reg[7]_0 [6]),
        .R(\q_int_reg[9] ));
  FDRE \data_i2c_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(shift_reg),
        .Q(\data_i2c_i_reg[7]_0 [7]),
        .R(\q_int_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    detect_start_i_1
       (.I0(scndry_out),
        .I1(sda_rin_d1),
        .I2(\data_int_reg[0] ),
        .I3(detect_start),
        .I4(Q[0]),
        .I5(detect_start_i_2_n_0),
        .O(detect_start_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    detect_start_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(detect_start_i_2_n_0));
  FDRE detect_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_start_i_1_n_0),
        .Q(detect_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E2220000)) 
    detect_stop_b_i_1
       (.I0(detect_stop_b_reg_n_0),
        .I1(detect_stop_b_i_2_n_0),
        .I2(scndry_out),
        .I3(detect_stop_b_reg_0),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_b_i_1_n_0));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    detect_stop_b_i_2
       (.I0(sda_rin_d1),
        .I1(\data_int_reg[0] ),
        .I2(scl_state[0]),
        .I3(scl_state[1]),
        .I4(scl_state[3]),
        .I5(scl_state[2]),
        .O(detect_stop_b_i_2_n_0));
  FDRE detect_stop_b_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_b_i_1_n_0),
        .Q(detect_stop_b_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2020000)) 
    detect_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(detect_stop0),
        .I2(detect_stop_b_reg_0),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_2
       (.I0(msms_d1),
        .I1(msms_d2),
        .O(detect_stop0));
  FDRE detect_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_i_1_n_0),
        .Q(detect_stop_reg_n_0),
        .R(1'b0));
  FDRE dtc_i_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_reg_n_0),
        .Q(dtc_i_d1),
        .R(\q_int_reg[9] ));
  FDRE dtc_i_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_d1),
        .Q(dtc_i_d2),
        .R(\q_int_reg[9] ));
  FDRE dtc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_1),
        .Q(dtc_i_reg_n_0),
        .R(\q_int_reg[9] ));
  FDRE dtre_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sr_i),
        .Q(dtre_d1),
        .R(\q_int_reg[9] ));
  LUT4 #(
    .INIT(16'h7530)) 
    gen_start_i_1
       (.I0(detect_start),
        .I1(msms_d2),
        .I2(msms_d1),
        .I3(gen_start),
        .O(gen_start_i_1_n_0));
  FDRE gen_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_start_i_1_n_0),
        .Q(gen_start),
        .R(\q_int_reg[9] ));
  FDRE gen_stop_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop),
        .Q(gen_stop_d1),
        .R(\q_int_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h55750030)) 
    gen_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(msms_d1),
        .I2(msms_d2),
        .I3(arb_lost),
        .I4(gen_stop),
        .O(gen_stop_i_1_n_0));
  FDRE gen_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop_i_1_n_0),
        .Q(gen_stop),
        .R(\q_int_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    i2c_header_en_i_1
       (.I0(scl_rising_edge),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .O(i2c_header_en0));
  FDRE i2c_header_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i2c_header_en0),
        .Q(i2c_header_en),
        .R(\q_int_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    master_slave_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(Bb),
        .I3(msms_d1),
        .I4(Q[0]),
        .O(master_slave_i_1_n_0));
  FDRE master_slave_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_slave_i_1_n_0),
        .Q(master_slave),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    msms_d1_i_1
       (.I0(msms_d1_i_2_n_0),
        .I1(msms_rst_i),
        .O(msms_d10));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    msms_d1_i_2
       (.I0(Q[1]),
        .I1(txer_i_reg_n_0),
        .I2(msms_d1),
        .I3(Msms_set),
        .I4(dtc_i_d2),
        .I5(dtc_i_d1),
        .O(msms_d1_i_2_n_0));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d10),
        .Q(msms_d1),
        .R(\q_int_reg[9] ));
  FDRE msms_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d1),
        .Q(msms_d2),
        .R(\q_int_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    msms_rst_i_i_1
       (.I0(arb_lost_i_2_n_0),
        .I1(sda_cout_reg),
        .I2(\data_int_reg[0] ),
        .I3(master_slave),
        .I4(msms_rst_i),
        .I5(arb_lost_i_3_n_0),
        .O(msms_rst_i_i_1_n_0));
  FDRE msms_rst_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_rst_i_i_1_n_0),
        .Q(msms_rst_i),
        .R(1'b0));
  FDRE new_rcv_dta_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_i2c_i0),
        .Q(New_rcv_dta),
        .R(\q_int_reg[9] ));
  CARRY4 \next_scl_state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({next_scl_state10_out,\next_scl_state1_inferred__0/i__carry_n_1 ,\next_scl_state1_inferred__0/i__carry_n_2 ,\next_scl_state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\FSM_sequential_scl_state_reg[2]_1 ));
  CARRY4 \next_scl_state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\next_scl_state1_inferred__1/i__carry_n_0 ,\next_scl_state1_inferred__1/i__carry_n_1 ,\next_scl_state1_inferred__1/i__carry_n_2 ,\next_scl_state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S(\FSM_sequential_scl_state[1]_i_2_0 ));
  LUT6 #(
    .INIT(64'h222F2F2F22202020)) 
    rdy_new_xmt_i_i_1
       (.I0(shift_reg_ld_d1),
        .I1(shift_reg_ld),
        .I2(rdy_new_xmt_i_i_2_n_0),
        .I3(Q[1]),
        .I4(detect_start_i_2_n_0),
        .I5(Rdy_new_xmt),
        .O(rdy_new_xmt_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rdy_new_xmt_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(rdy_new_xmt_i_i_2_n_0));
  FDRE rdy_new_xmt_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdy_new_xmt_i_i_1_n_0),
        .Q(Rdy_new_xmt),
        .R(\q_int_reg[9] ));
  FDRE ro_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Ro_prev),
        .Q(ro_prev_d1),
        .R(\q_int_reg[9] ));
  FDRE rsta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rsta_d1),
        .R(\q_int_reg[9] ));
  LUT5 #(
    .INIT(32'hF0FF2020)) 
    rsta_tx_under_prev_i_1
       (.I0(Q[3]),
        .I1(rsta_d1),
        .I2(sr_i),
        .I3(dtre_d1),
        .I4(rsta_tx_under_prev),
        .O(rsta_tx_under_prev_i_1_n_0));
  FDRE rsta_tx_under_prev_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rsta_tx_under_prev_i_1_n_0),
        .Q(rsta_tx_under_prev),
        .R(\q_int_reg[9] ));
  LUT4 #(
    .INIT(16'h0151)) 
    scl_cout_reg_i_1
       (.I0(Ro_prev),
        .I1(scl_state[2]),
        .I2(scl_state[1]),
        .I3(scl_state[3]),
        .O(scl_cout_reg0));
  FDSE scl_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_cout_reg0),
        .Q(scl_cout_reg),
        .S(\q_int_reg[9] ));
  FDRE scl_f_edg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge),
        .Q(scl_f_edg_d1),
        .R(\q_int_reg[9] ));
  FDRE scl_f_edg_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d1),
        .Q(scl_f_edg_d2),
        .R(\q_int_reg[9] ));
  FDRE scl_f_edg_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d2),
        .Q(scl_f_edg_d3),
        .R(\q_int_reg[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    scl_falling_edge_i_1
       (.I0(scl_rin_d1),
        .I1(scndry_out),
        .O(scl_falling_edge0));
  FDRE scl_falling_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge0),
        .Q(scl_falling_edge),
        .R(\q_int_reg[9] ));
  FDRE scl_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scndry_out),
        .Q(scl_rin_d1),
        .R(1'b0));
  FDRE scl_rising_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_rising_edge0),
        .Q(scl_rising_edge),
        .R(\q_int_reg[9] ));
  LUT4 #(
    .INIT(16'h0004)) 
    scl_t_INST_0
       (.I0(sda_setup),
        .I1(scl_cout_reg),
        .I2(rsta_tx_under_prev),
        .I3(Ro_prev),
        .O(scl_t));
  LUT4 #(
    .INIT(16'hFE02)) 
    sda_cout_reg_i_1
       (.I0(sda_cout_reg_i_2_n_0),
        .I1(scl_state[3]),
        .I2(sda_cout_reg_i_3_n_0),
        .I3(sda_cout_reg),
        .O(sda_cout_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000EA2A00000F0F)) 
    sda_cout_reg_i_2
       (.I0(sda_cout_reg_i_4_n_0),
        .I1(scl_state[0]),
        .I2(scl_state[1]),
        .I3(\timing_param_tsusto_i_reg[9] ),
        .I4(scl_state[3]),
        .I5(scl_state[2]),
        .O(sda_cout_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAA2AA66666666)) 
    sda_cout_reg_i_3
       (.I0(scl_state[0]),
        .I1(scl_state[2]),
        .I2(sda_cout_reg_reg_0),
        .I3(\timing_param_tsusto_i_reg[9] ),
        .I4(arb_lost),
        .I5(scl_state[1]),
        .O(sda_cout_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'h1F1F1F00)) 
    sda_cout_reg_i_4
       (.I0(sm_stop_reg_n_0),
        .I1(gen_stop),
        .I2(txer_edge_i_2_n_0),
        .I3(Q[3]),
        .I4(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .O(sda_cout_reg_i_4_n_0));
  FDSE sda_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_cout_reg_i_1_n_0),
        .Q(sda_cout_reg),
        .S(\q_int_reg[9] ));
  FDRE sda_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_int_reg[0] ),
        .Q(sda_rin_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sda_sample_i_1
       (.I0(\data_int_reg[0] ),
        .I1(scl_rising_edge),
        .I2(sda_sample),
        .O(sda_sample_i_1_n_0));
  FDRE sda_sample_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_sample_i_1_n_0),
        .Q(sda_sample),
        .R(\q_int_reg[9] ));
  CARRY4 \sda_setup0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\sda_setup0_inferred__0/i__carry_n_0 ,\sda_setup0_inferred__0/i__carry_n_1 ,\sda_setup0_inferred__0/i__carry_n_2 ,\sda_setup0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(sda_setup_reg_0));
  LUT5 #(
    .INIT(32'h55FD00FC)) 
    sda_setup_i_1
       (.I0(\sda_setup0_inferred__0/i__carry_n_0 ),
        .I1(Tx_under_prev),
        .I2(SETUP_CNT_n_0),
        .I3(scndry_out),
        .I4(sda_setup),
        .O(sda_setup_i_1_n_0));
  FDRE sda_setup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_setup_i_1_n_0),
        .Q(sda_setup),
        .R(\q_int_reg[9] ));
  LUT5 #(
    .INIT(32'h0000EFE0)) 
    sda_t_INST_0
       (.I0(arb_lost),
        .I1(sda_cout_reg),
        .I2(master_slave),
        .I3(slave_sda_reg_n_0),
        .I4(stop_scl_reg),
        .O(sda_t));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    shift_reg_en_i_1
       (.I0(master_slave),
        .I1(scl_rising_edge),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(shift_reg_en_i_2_n_0),
        .O(shift_reg_en0));
  LUT6 #(
    .INIT(64'h0000045000000400)) 
    shift_reg_en_i_2
       (.I0(detect_start),
        .I1(scl_rising_edge),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(scl_f_edg_d2),
        .O(shift_reg_en_i_2_n_0));
  FDRE shift_reg_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_en0),
        .Q(shift_reg_en),
        .R(\q_int_reg[9] ));
  FDRE shift_reg_ld_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld),
        .Q(shift_reg_ld_d1),
        .R(\q_int_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h00320002)) 
    shift_reg_ld_i_2
       (.I0(master_slave),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(detect_start),
        .O(shift_reg_ld_i_2_n_0));
  FDRE shift_reg_ld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld0),
        .Q(shift_reg_ld),
        .R(\q_int_reg[9] ));
  FDSE slave_sda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_0),
        .Q(slave_sda_reg_n_0),
        .S(\q_int_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000BA8A0000)) 
    sm_stop_i_1
       (.I0(sm_stop_reg_n_0),
        .I1(sm_stop_i_2_n_0),
        .I2(sm_stop_i_3_n_0),
        .I3(master_slave),
        .I4(Q[0]),
        .I5(detect_stop_reg_n_0),
        .O(sm_stop_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFFFFFF)) 
    sm_stop_i_2
       (.I0(scl_f_edg_d2),
        .I1(Ro_prev),
        .I2(ro_prev_d1),
        .I3(sda_sample),
        .I4(arb_lost),
        .I5(master_slave),
        .O(sm_stop_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h24)) 
    sm_stop_i_3
       (.I0(state__0[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(sm_stop_i_3_n_0));
  FDRE sm_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_stop_i_1_n_0),
        .Q(sm_stop_reg_n_0),
        .R(1'b0));
  FDRE srw_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_7),
        .Q(srw_i_reg_0[1]),
        .R(\q_int_reg[9] ));
  LUT6 #(
    .INIT(64'hAABABBBAAA8A888A)) 
    stop_scl_reg_i_1
       (.I0(stop_scl_reg_i_2_n_0),
        .I1(stop_scl_reg_i_3_n_0),
        .I2(scl_state[3]),
        .I3(scl_state[0]),
        .I4(stop_scl_reg_i_4_n_0),
        .I5(stop_scl_reg),
        .O(stop_scl_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h00080800)) 
    stop_scl_reg_i_2
       (.I0(stop_scl_reg_i_5_n_0),
        .I1(scl_state[2]),
        .I2(scl_state[3]),
        .I3(scl_state[0]),
        .I4(scl_state[1]),
        .O(stop_scl_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000055557555)) 
    stop_scl_reg_i_3
       (.I0(scl_state[1]),
        .I1(arb_lost),
        .I2(\timing_param_tsusto_i_reg[9] ),
        .I3(stop_scl_reg),
        .I4(Q[3]),
        .I5(stop_scl_reg_i_6_n_0),
        .O(stop_scl_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h1)) 
    stop_scl_reg_i_4
       (.I0(scl_state[1]),
        .I1(scl_state[2]),
        .O(stop_scl_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hB5B5B500)) 
    stop_scl_reg_i_5
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(gen_stop),
        .I4(sm_stop_reg_n_0),
        .O(stop_scl_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    stop_scl_reg_i_6
       (.I0(scl_state[3]),
        .I1(scl_state[2]),
        .I2(scl_state[1]),
        .O(stop_scl_reg_i_6_n_0));
  FDRE stop_scl_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(stop_scl_reg_i_1_n_0),
        .Q(stop_scl_reg),
        .R(\q_int_reg[9] ));
  FDRE tx_under_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_under_prev),
        .Q(tx_under_prev_d1),
        .R(\q_int_reg[9] ));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    tx_under_prev_i_i_1
       (.I0(tx_under_prev_i0),
        .I1(sr_i),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(Tx_under_prev),
        .O(tx_under_prev_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000800)) 
    tx_under_prev_i_i_2
       (.I0(sm_stop_i_3_n_0),
        .I1(scl_falling_edge),
        .I2(gen_stop),
        .I3(sr_i),
        .I4(Aas),
        .I5(srw_i_reg_0[1]),
        .O(tx_under_prev_i0));
  FDRE tx_under_prev_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_under_prev_i_i_1_n_0),
        .Q(Tx_under_prev),
        .R(\q_int_reg[9] ));
  LUT6 #(
    .INIT(64'hF5C500C000000000)) 
    txer_edge_i_1
       (.I0(scl_f_edg_d2),
        .I1(sda_sample),
        .I2(scl_falling_edge),
        .I3(txer_edge_i_2_n_0),
        .I4(D[2]),
        .I5(Q[0]),
        .O(txer_edge_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hA7)) 
    txer_edge_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(txer_edge_i_2_n_0));
  FDRE txer_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_edge_i_1_n_0),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFBFBF08008080)) 
    txer_i_i_1
       (.I0(sda_sample),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(txer_i_reg_n_0),
        .O(txer_i_i_1_n_0));
  FDRE txer_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_i_i_1_n_0),
        .Q(txer_i_reg_n_0),
        .R(\q_int_reg[9] ));
endmodule

(* ORIG_REF_NAME = "interrupt_control" *) 
module m1_for_arty_a7_cm1_ecu_0_0_interrupt_control
   (\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ,
    p_1_in17_in,
    p_1_in14_in,
    p_1_in11_in,
    p_1_in8_in,
    p_1_in5_in,
    p_1_in2_in,
    p_1_in,
    ipif_glbl_irpt_enable_reg,
    iic2intc_irpt,
    Q,
    SR,
    irpt_wrack,
    s_axi_aclk,
    ipif_glbl_irpt_enable_reg_reg_0,
    Bus_RNW_reg,
    p_27_in,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    E);
  output \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  output p_1_in17_in;
  output p_1_in14_in;
  output p_1_in11_in;
  output p_1_in8_in;
  output p_1_in5_in;
  output p_1_in2_in;
  output p_1_in;
  output ipif_glbl_irpt_enable_reg;
  output iic2intc_irpt;
  output [7:0]Q;
  input [0:0]SR;
  input irpt_wrack;
  input s_axi_aclk;
  input ipif_glbl_irpt_enable_reg_reg_0;
  input Bus_RNW_reg;
  input p_27_in;
  input [0:7]IIC2Bus_IntrEvent;
  input [7:0]s_axi_wdata;
  input [0:0]E;

  wire Bus_RNW_reg;
  wire [0:0]E;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ;
  wire [0:7]IIC2Bus_IntrEvent;
  wire [7:0]Q;
  wire [0:0]SR;
  wire iic2intc_irpt;
  wire iic2intc_irpt_INST_0_i_1_n_0;
  wire iic2intc_irpt_INST_0_i_2_n_0;
  wire iic2intc_irpt_INST_0_i_3_n_0;
  wire iic2intc_irpt_INST_0_i_4_n_0;
  wire ipif_glbl_irpt_enable_reg;
  wire ipif_glbl_irpt_enable_reg_reg_0;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in14_in;
  wire p_1_in17_in;
  wire p_1_in2_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire p_27_in;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;

  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_27_in),
        .I3(IIC2Bus_IntrEvent[0]),
        .I4(s_axi_wdata[0]),
        .I5(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ),
        .Q(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_27_in),
        .I3(IIC2Bus_IntrEvent[1]),
        .I4(s_axi_wdata[1]),
        .I5(p_1_in17_in),
        .O(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ),
        .Q(p_1_in17_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_27_in),
        .I3(IIC2Bus_IntrEvent[2]),
        .I4(s_axi_wdata[2]),
        .I5(p_1_in14_in),
        .O(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ),
        .Q(p_1_in14_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_27_in),
        .I3(IIC2Bus_IntrEvent[3]),
        .I4(s_axi_wdata[3]),
        .I5(p_1_in11_in),
        .O(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ),
        .Q(p_1_in11_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_27_in),
        .I3(IIC2Bus_IntrEvent[4]),
        .I4(s_axi_wdata[4]),
        .I5(p_1_in8_in),
        .O(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ),
        .Q(p_1_in8_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_27_in),
        .I3(IIC2Bus_IntrEvent[5]),
        .I4(s_axi_wdata[5]),
        .I5(p_1_in5_in),
        .O(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ),
        .Q(p_1_in5_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_27_in),
        .I3(IIC2Bus_IntrEvent[6]),
        .I4(s_axi_wdata[6]),
        .I5(p_1_in2_in),
        .O(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ),
        .Q(p_1_in2_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_27_in),
        .I3(IIC2Bus_IntrEvent[7]),
        .I4(s_axi_wdata[7]),
        .I5(p_1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    iic2intc_irpt_INST_0
       (.I0(ipif_glbl_irpt_enable_reg),
        .I1(iic2intc_irpt_INST_0_i_1_n_0),
        .I2(iic2intc_irpt_INST_0_i_2_n_0),
        .I3(iic2intc_irpt_INST_0_i_3_n_0),
        .I4(iic2intc_irpt_INST_0_i_4_n_0),
        .O(iic2intc_irpt));
  LUT4 #(
    .INIT(16'hF888)) 
    iic2intc_irpt_INST_0_i_1
       (.I0(Q[0]),
        .I1(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .I2(Q[7]),
        .I3(p_1_in),
        .O(iic2intc_irpt_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    iic2intc_irpt_INST_0_i_2
       (.I0(Q[4]),
        .I1(p_1_in8_in),
        .I2(Q[1]),
        .I3(p_1_in17_in),
        .O(iic2intc_irpt_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h0777)) 
    iic2intc_irpt_INST_0_i_3
       (.I0(Q[5]),
        .I1(p_1_in5_in),
        .I2(Q[3]),
        .I3(p_1_in11_in),
        .O(iic2intc_irpt_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    iic2intc_irpt_INST_0_i_4
       (.I0(Q[6]),
        .I1(p_1_in2_in),
        .I2(Q[2]),
        .I3(p_1_in14_in),
        .O(iic2intc_irpt_INST_0_i_4_n_0));
  FDRE \ip_irpt_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE ipif_glbl_irpt_enable_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ipif_glbl_irpt_enable_reg_reg_0),
        .Q(ipif_glbl_irpt_enable_reg),
        .R(SR));
  FDRE irpt_wrack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_wrack),
        .Q(irpt_wrack_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "m03_couplers_imp_H52H4P" *) 
module m1_for_arty_a7_cm1_ecu_0_0_m03_couplers_imp_H52H4P
   (s_axi_awready,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    M03_AXI_awaddr,
    M03_AXI_awvalid,
    M03_AXI_wdata,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M03_AXI_bready,
    M03_AXI_araddr,
    M03_AXI_arvalid,
    M03_AXI_rready,
    SYS_CLOCK,
    RESET_PERIPHERAL,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_rready,
    TIMER_CLOCK,
    RESET_TIMER,
    M03_AXI_awready,
    M03_AXI_wready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_arready,
    M03_AXI_rdata,
    M03_AXI_rresp,
    M03_AXI_rvalid);
  output s_axi_awready;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  output [4:0]M03_AXI_awaddr;
  output M03_AXI_awvalid;
  output [31:0]M03_AXI_wdata;
  output [3:0]M03_AXI_wstrb;
  output M03_AXI_wvalid;
  output M03_AXI_bready;
  output [4:0]M03_AXI_araddr;
  output M03_AXI_arvalid;
  output M03_AXI_rready;
  input SYS_CLOCK;
  input RESET_PERIPHERAL;
  input [4:0]m_axi_awaddr;
  input [2:0]m_axi_awprot;
  input [0:0]m_axi_awvalid;
  input [31:0]m_axi_wdata;
  input [3:0]m_axi_wstrb;
  input [0:0]m_axi_wvalid;
  input [0:0]m_axi_bready;
  input [4:0]m_axi_araddr;
  input [2:0]m_axi_arprot;
  input [0:0]m_axi_arvalid;
  input [0:0]m_axi_rready;
  input TIMER_CLOCK;
  input RESET_TIMER;
  input M03_AXI_awready;
  input M03_AXI_wready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  input M03_AXI_arready;
  input [31:0]M03_AXI_rdata;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;

  wire [4:0]M03_AXI_araddr;
  wire M03_AXI_arready;
  wire M03_AXI_arvalid;
  wire [4:0]M03_AXI_awaddr;
  wire M03_AXI_awready;
  wire M03_AXI_awvalid;
  wire M03_AXI_bready;
  wire [1:0]M03_AXI_bresp;
  wire M03_AXI_bvalid;
  wire [31:0]M03_AXI_rdata;
  wire M03_AXI_rready;
  wire [1:0]M03_AXI_rresp;
  wire M03_AXI_rvalid;
  wire [31:0]M03_AXI_wdata;
  wire M03_AXI_wready;
  wire [3:0]M03_AXI_wstrb;
  wire M03_AXI_wvalid;
  wire RESET_PERIPHERAL;
  wire RESET_TIMER;
  wire SYS_CLOCK;
  wire TIMER_CLOCK;
  wire [4:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire [0:0]m_axi_arvalid;
  wire [4:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire [0:0]m_axi_awvalid;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_rready;
  wire [31:0]m_axi_wdata;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wvalid;
  wire s_axi_arready;
  wire s_axi_awready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire [2:0]NLW_auto_cc_m_axi_arprot_UNCONNECTED;
  wire [2:0]NLW_auto_cc_m_axi_awprot_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "cm1_ecu_auto_cc_0,axi_clock_converter_v2_1_17_axi_clock_converter,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_clock_converter_v2_1_17_axi_clock_converter,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_auto_cc_0 auto_cc
       (.m_axi_aclk(TIMER_CLOCK),
        .m_axi_araddr(M03_AXI_araddr),
        .m_axi_aresetn(RESET_TIMER),
        .m_axi_arprot(NLW_auto_cc_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arready(M03_AXI_arready),
        .m_axi_arvalid(M03_AXI_arvalid),
        .m_axi_awaddr(M03_AXI_awaddr),
        .m_axi_awprot(NLW_auto_cc_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awready(M03_AXI_awready),
        .m_axi_awvalid(M03_AXI_awvalid),
        .m_axi_bready(M03_AXI_bready),
        .m_axi_bresp(M03_AXI_bresp),
        .m_axi_bvalid(M03_AXI_bvalid),
        .m_axi_rdata(M03_AXI_rdata),
        .m_axi_rready(M03_AXI_rready),
        .m_axi_rresp(M03_AXI_rresp),
        .m_axi_rvalid(M03_AXI_rvalid),
        .m_axi_wdata(M03_AXI_wdata),
        .m_axi_wready(M03_AXI_wready),
        .m_axi_wstrb(M03_AXI_wstrb),
        .m_axi_wvalid(M03_AXI_wvalid),
        .s_axi_aclk(SYS_CLOCK),
        .s_axi_araddr(m_axi_araddr),
        .s_axi_aresetn(RESET_PERIPHERAL),
        .s_axi_arprot(m_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(m_axi_arvalid),
        .s_axi_awaddr(m_axi_awaddr),
        .s_axi_awprot(m_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(m_axi_awvalid),
        .s_axi_bready(m_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(m_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(m_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(m_axi_wstrb),
        .s_axi_wvalid(m_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "mux_onehot_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_mux_onehot_f
   (D,
    \s_axi_rdata_i_reg[31] ,
    \s_axi_rdata_i_reg[31]_0 ,
    \s_axi_rdata_i_reg[30] ,
    \s_axi_rdata_i_reg[30]_0 ,
    \s_axi_rdata_i_reg[29] ,
    \s_axi_rdata_i_reg[29]_0 ,
    \s_axi_rdata_i_reg[28] ,
    \s_axi_rdata_i_reg[28]_0 ,
    \s_axi_rdata_i_reg[27] ,
    \s_axi_rdata_i_reg[27]_0 ,
    \s_axi_rdata_i_reg[26] ,
    \s_axi_rdata_i_reg[26]_0 ,
    \s_axi_rdata_i_reg[25] ,
    \s_axi_rdata_i_reg[25]_0 ,
    \s_axi_rdata_i_reg[24] ,
    \s_axi_rdata_i_reg[24]_0 ,
    \s_axi_rdata_i_reg[23] ,
    \s_axi_rdata_i_reg[23]_0 ,
    \s_axi_rdata_i_reg[22] ,
    \s_axi_rdata_i_reg[22]_0 ,
    \s_axi_rdata_i_reg[21] ,
    \s_axi_rdata_i_reg[21]_0 ,
    \s_axi_rdata_i_reg[20] ,
    \s_axi_rdata_i_reg[20]_0 ,
    \s_axi_rdata_i_reg[19] ,
    \s_axi_rdata_i_reg[19]_0 ,
    \s_axi_rdata_i_reg[18] ,
    \s_axi_rdata_i_reg[18]_0 ,
    \s_axi_rdata_i_reg[17] ,
    \s_axi_rdata_i_reg[17]_0 ,
    \s_axi_rdata_i_reg[16] ,
    \s_axi_rdata_i_reg[16]_0 ,
    \s_axi_rdata_i_reg[15] ,
    \s_axi_rdata_i_reg[15]_0 ,
    \s_axi_rdata_i_reg[14] ,
    \s_axi_rdata_i_reg[14]_0 ,
    \s_axi_rdata_i_reg[13] ,
    \s_axi_rdata_i_reg[13]_0 ,
    \s_axi_rdata_i_reg[12] ,
    \s_axi_rdata_i_reg[12]_0 ,
    \s_axi_rdata_i_reg[11] ,
    \s_axi_rdata_i_reg[11]_0 ,
    \s_axi_rdata_i_reg[10] ,
    \s_axi_rdata_i_reg[10]_0 ,
    \s_axi_rdata_i_reg[9] ,
    \s_axi_rdata_i_reg[9]_0 ,
    \s_axi_rdata_i_reg[8] ,
    \s_axi_rdata_i_reg[8]_0 ,
    \s_axi_rdata_i_reg[7] ,
    \s_axi_rdata_i_reg[7]_0 ,
    \s_axi_rdata_i_reg[6] ,
    \s_axi_rdata_i_reg[6]_0 ,
    \s_axi_rdata_i_reg[5] ,
    \s_axi_rdata_i_reg[5]_0 ,
    \s_axi_rdata_i_reg[4] ,
    \s_axi_rdata_i_reg[4]_0 ,
    \s_axi_rdata_i_reg[3] ,
    \s_axi_rdata_i_reg[3]_0 ,
    \s_axi_rdata_i_reg[2] ,
    \s_axi_rdata_i_reg[2]_0 ,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 );
  output [31:0]D;
  input \s_axi_rdata_i_reg[31] ;
  input \s_axi_rdata_i_reg[31]_0 ;
  input \s_axi_rdata_i_reg[30] ;
  input \s_axi_rdata_i_reg[30]_0 ;
  input \s_axi_rdata_i_reg[29] ;
  input \s_axi_rdata_i_reg[29]_0 ;
  input \s_axi_rdata_i_reg[28] ;
  input \s_axi_rdata_i_reg[28]_0 ;
  input \s_axi_rdata_i_reg[27] ;
  input \s_axi_rdata_i_reg[27]_0 ;
  input \s_axi_rdata_i_reg[26] ;
  input \s_axi_rdata_i_reg[26]_0 ;
  input \s_axi_rdata_i_reg[25] ;
  input \s_axi_rdata_i_reg[25]_0 ;
  input \s_axi_rdata_i_reg[24] ;
  input \s_axi_rdata_i_reg[24]_0 ;
  input \s_axi_rdata_i_reg[23] ;
  input \s_axi_rdata_i_reg[23]_0 ;
  input \s_axi_rdata_i_reg[22] ;
  input \s_axi_rdata_i_reg[22]_0 ;
  input \s_axi_rdata_i_reg[21] ;
  input \s_axi_rdata_i_reg[21]_0 ;
  input \s_axi_rdata_i_reg[20] ;
  input \s_axi_rdata_i_reg[20]_0 ;
  input \s_axi_rdata_i_reg[19] ;
  input \s_axi_rdata_i_reg[19]_0 ;
  input \s_axi_rdata_i_reg[18] ;
  input \s_axi_rdata_i_reg[18]_0 ;
  input \s_axi_rdata_i_reg[17] ;
  input \s_axi_rdata_i_reg[17]_0 ;
  input \s_axi_rdata_i_reg[16] ;
  input \s_axi_rdata_i_reg[16]_0 ;
  input \s_axi_rdata_i_reg[15] ;
  input \s_axi_rdata_i_reg[15]_0 ;
  input \s_axi_rdata_i_reg[14] ;
  input \s_axi_rdata_i_reg[14]_0 ;
  input \s_axi_rdata_i_reg[13] ;
  input \s_axi_rdata_i_reg[13]_0 ;
  input \s_axi_rdata_i_reg[12] ;
  input \s_axi_rdata_i_reg[12]_0 ;
  input \s_axi_rdata_i_reg[11] ;
  input \s_axi_rdata_i_reg[11]_0 ;
  input \s_axi_rdata_i_reg[10] ;
  input \s_axi_rdata_i_reg[10]_0 ;
  input \s_axi_rdata_i_reg[9] ;
  input \s_axi_rdata_i_reg[9]_0 ;
  input \s_axi_rdata_i_reg[8] ;
  input \s_axi_rdata_i_reg[8]_0 ;
  input \s_axi_rdata_i_reg[7] ;
  input \s_axi_rdata_i_reg[7]_0 ;
  input \s_axi_rdata_i_reg[6] ;
  input \s_axi_rdata_i_reg[6]_0 ;
  input \s_axi_rdata_i_reg[5] ;
  input \s_axi_rdata_i_reg[5]_0 ;
  input \s_axi_rdata_i_reg[4] ;
  input \s_axi_rdata_i_reg[4]_0 ;
  input \s_axi_rdata_i_reg[3] ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input \s_axi_rdata_i_reg[2] ;
  input \s_axi_rdata_i_reg[2]_0 ;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;

  wire [31:0]D;
  wire \GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire cyout_1;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[10] ;
  wire \s_axi_rdata_i_reg[10]_0 ;
  wire \s_axi_rdata_i_reg[11] ;
  wire \s_axi_rdata_i_reg[11]_0 ;
  wire \s_axi_rdata_i_reg[12] ;
  wire \s_axi_rdata_i_reg[12]_0 ;
  wire \s_axi_rdata_i_reg[13] ;
  wire \s_axi_rdata_i_reg[13]_0 ;
  wire \s_axi_rdata_i_reg[14] ;
  wire \s_axi_rdata_i_reg[14]_0 ;
  wire \s_axi_rdata_i_reg[15] ;
  wire \s_axi_rdata_i_reg[15]_0 ;
  wire \s_axi_rdata_i_reg[16] ;
  wire \s_axi_rdata_i_reg[16]_0 ;
  wire \s_axi_rdata_i_reg[17] ;
  wire \s_axi_rdata_i_reg[17]_0 ;
  wire \s_axi_rdata_i_reg[18] ;
  wire \s_axi_rdata_i_reg[18]_0 ;
  wire \s_axi_rdata_i_reg[19] ;
  wire \s_axi_rdata_i_reg[19]_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[20] ;
  wire \s_axi_rdata_i_reg[20]_0 ;
  wire \s_axi_rdata_i_reg[21] ;
  wire \s_axi_rdata_i_reg[21]_0 ;
  wire \s_axi_rdata_i_reg[22] ;
  wire \s_axi_rdata_i_reg[22]_0 ;
  wire \s_axi_rdata_i_reg[23] ;
  wire \s_axi_rdata_i_reg[23]_0 ;
  wire \s_axi_rdata_i_reg[24] ;
  wire \s_axi_rdata_i_reg[24]_0 ;
  wire \s_axi_rdata_i_reg[25] ;
  wire \s_axi_rdata_i_reg[25]_0 ;
  wire \s_axi_rdata_i_reg[26] ;
  wire \s_axi_rdata_i_reg[26]_0 ;
  wire \s_axi_rdata_i_reg[27] ;
  wire \s_axi_rdata_i_reg[27]_0 ;
  wire \s_axi_rdata_i_reg[28] ;
  wire \s_axi_rdata_i_reg[28]_0 ;
  wire \s_axi_rdata_i_reg[29] ;
  wire \s_axi_rdata_i_reg[29]_0 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[2]_0 ;
  wire \s_axi_rdata_i_reg[30] ;
  wire \s_axi_rdata_i_reg[30]_0 ;
  wire \s_axi_rdata_i_reg[31] ;
  wire \s_axi_rdata_i_reg[31]_0 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[4]_0 ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[5]_0 ;
  wire \s_axi_rdata_i_reg[6] ;
  wire \s_axi_rdata_i_reg[6]_0 ;
  wire \s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire \s_axi_rdata_i_reg[8] ;
  wire \s_axi_rdata_i_reg[8]_0 ;
  wire \s_axi_rdata_i_reg[9] ;
  wire \s_axi_rdata_i_reg[9]_0 ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[31],cyout_1}),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[31]_0 ,\s_axi_rdata_i_reg[31] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[21],\GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[21]_0 ,\s_axi_rdata_i_reg[21] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[20],\GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[20]_0 ,\s_axi_rdata_i_reg[20] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[19],\GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[19]_0 ,\s_axi_rdata_i_reg[19] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[18],\GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[18]_0 ,\s_axi_rdata_i_reg[18] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[17],\GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[17]_0 ,\s_axi_rdata_i_reg[17] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[16],\GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[16]_0 ,\s_axi_rdata_i_reg[16] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[15],\GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[15]_0 ,\s_axi_rdata_i_reg[15] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[14],\GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[14]_0 ,\s_axi_rdata_i_reg[14] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[13],\GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[13]_0 ,\s_axi_rdata_i_reg[13] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[12],\GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[12]_0 ,\s_axi_rdata_i_reg[12] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[30],\GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[30]_0 ,\s_axi_rdata_i_reg[30] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[11],\GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[11]_0 ,\s_axi_rdata_i_reg[11] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[10],\GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[10]_0 ,\s_axi_rdata_i_reg[10] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[9],\GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[9]_0 ,\s_axi_rdata_i_reg[9] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[8],\GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[8]_0 ,\s_axi_rdata_i_reg[8] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[7],\GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[7]_0 ,\s_axi_rdata_i_reg[7] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[6],\GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[6]_0 ,\s_axi_rdata_i_reg[6] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[5],\GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[5]_0 ,\s_axi_rdata_i_reg[5] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[4],\GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[4]_0 ,\s_axi_rdata_i_reg[4] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[3],\GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[3]_0 ,\s_axi_rdata_i_reg[3] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[2],\GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[2]_0 ,\s_axi_rdata_i_reg[2] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[29],\GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[29]_0 ,\s_axi_rdata_i_reg[29] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[1],\GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[1]_0 ,\s_axi_rdata_i_reg[1] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[0],\GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[0]_0 ,\s_axi_rdata_i_reg[0] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[28],\GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[28]_0 ,\s_axi_rdata_i_reg[28] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[27],\GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[27]_0 ,\s_axi_rdata_i_reg[27] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[26],\GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[26]_0 ,\s_axi_rdata_i_reg[26] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[25],\GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[25]_0 ,\s_axi_rdata_i_reg[25] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[24],\GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[24]_0 ,\s_axi_rdata_i_reg[24] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[23],\GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[23]_0 ,\s_axi_rdata_i_reg[23] }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[22],\GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],\s_axi_rdata_i_reg[22]_0 ,\s_axi_rdata_i_reg[22] }));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f
   (\bus2ip_addr_i_reg[2] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 );
  output \bus2ip_addr_i_reg[2] ;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;

  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \bus2ip_addr_i_reg[2] ;

  LUT2 #(
    .INIT(4'h1)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ),
        .O(\bus2ip_addr_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized1
   (p_1_out,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 );
  output p_1_out;
  input \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  input \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 ;

  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 ;
  wire p_1_out;

  LUT2 #(
    .INIT(4'h4)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 ),
        .O(p_1_out));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized2
   (p_3_out,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 );
  output p_3_out;
  input \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ;
  input \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 ;

  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 ;
  wire p_3_out;

  LUT2 #(
    .INIT(4'h8)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 ),
        .O(p_3_out));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized40
   (ce_expnd_i_7,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] );
  output ce_expnd_i_7;
  input [2:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;

  wire [2:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire ce_expnd_i_7;

  LUT3 #(
    .INIT(8'h01)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [2]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]),
        .O(ce_expnd_i_7));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized42
   (ce_expnd_i_5,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] );
  output ce_expnd_i_5;
  input [2:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;

  wire [2:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire ce_expnd_i_5;

  LUT3 #(
    .INIT(8'h10)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [2]),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [1]),
        .O(ce_expnd_i_5));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized44
   (ce_expnd_i_3,
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] );
  output ce_expnd_i_3;
  input [2:0]\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ;

  wire [2:0]\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ;
  wire ce_expnd_i_3;

  LUT3 #(
    .INIT(8'h10)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] [2]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized45
   (ce_expnd_i_2,
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] );
  output ce_expnd_i_2;
  input [2:0]\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] ;

  wire [2:0]\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] ;
  wire ce_expnd_i_2;

  LUT3 #(
    .INIT(8'h40)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] [0]),
        .O(ce_expnd_i_2));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized46
   (ce_expnd_i_1,
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] );
  output ce_expnd_i_1;
  input [2:0]\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ;

  wire [2:0]\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ;
  wire ce_expnd_i_1;

  LUT3 #(
    .INIT(8'h40)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] [1]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_pselect_f__parameterized47
   (ce_expnd_i_0,
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] );
  output ce_expnd_i_0;
  input [2:0]\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ;

  wire [2:0]\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ;
  wire ce_expnd_i_0;

  LUT3 #(
    .INIT(8'h80)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] [2]),
        .O(ce_expnd_i_0));
endmodule

(* ORIG_REF_NAME = "reg_interface" *) 
module m1_for_arty_a7_cm1_ecu_0_0_reg_interface
   (IIC2Bus_IntrEvent,
    Q,
    Tx_fifo_wr,
    Tx_fifo_rd,
    Tx_fifo_rst,
    new_rcv_dta_d1,
    Rc_fifo_wr,
    Rc_fifo_rd,
    \sr_i_reg[0]_0 ,
    gpo,
    Msms_set,
    D,
    S,
    \timing_param_thigh_i_reg[7]_0 ,
    \timing_param_tsusto_i_reg[9]_0 ,
    \timing_param_tsusto_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[9]_0 ,
    \timing_param_tsusta_i_reg[7]_0 ,
    \timing_param_tbuf_i_reg[9]_0 ,
    \timing_param_tbuf_i_reg[7]_0 ,
    \timing_param_thddat_i_reg[9]_0 ,
    \timing_param_thdsta_i_reg[9]_0 ,
    \timing_param_thdsta_i_reg[7]_0 ,
    \timing_param_tlow_i_reg[9]_0 ,
    \timing_param_tlow_i_reg[7]_0 ,
    \timing_param_tsudat_i_reg[9]_0 ,
    \timing_param_tsudat_i_reg[3]_0 ,
    D_0,
    Tx_fifo_wr_d_reg,
    \cr_i_reg[7]_0 ,
    \cr_i_reg[3]_0 ,
    stop_scl_reg_reg,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen_reg,
    p_3_in,
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ,
    \bus2ip_addr_i_reg[2] ,
    \timing_param_tsudat_i_reg[4]_0 ,
    \timing_param_tsudat_i_reg[5]_0 ,
    \timing_param_tsudat_i_reg[6]_0 ,
    \timing_param_tsudat_i_reg[7]_0 ,
    \sr_i_reg[4]_0 ,
    \bus2ip_addr_i_reg[6] ,
    \adr_i_reg[0]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ,
    \sr_i_reg[5]_0 ,
    \bus2ip_addr_i_reg[6]_0 ,
    \IIC2Bus_IntrEvent_reg[5]_0 ,
    \adr_i_reg[6]_0 ,
    \GPO_GEN.gpo_i_reg[31]_0 ,
    \cr_i_reg[2]_1 ,
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ,
    D_1,
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ,
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ,
    Bus2IIC_Reset,
    p_0_in,
    s_axi_aclk,
    Bus2IIC_WrCE,
    Rdy_new_xmt,
    New_rcv_dta,
    p_6_out,
    Bus2IIC_RdCE,
    \sr_i_reg[0]_1 ,
    Aas,
    \GPO_GEN.gpo_i_reg[31]_1 ,
    \RD_FIFO_CNTRL.ro_prev_i_reg_0 ,
    \next_scl_state1_inferred__1/i__carry ,
    \sda_setup0_inferred__0/i__carry ,
    Tx_fifo_rd_d,
    rdCntrFrmTxFifo,
    Data_Exists_DFF,
    Data_Exists_DFF_0,
    Tx_fifo_wr_d,
    \LEVEL_1_GEN.master_sda_reg ,
    earlyAckDataState,
    CO,
    stop_scl_reg,
    \q_int_reg[1] ,
    \q_int_reg[1]_0 ,
    \q_int_reg[1]_1 ,
    firstDynStartSeen,
    firstDynStartSeen_reg_0,
    Tx_data_exists,
    dynamic_MSMS,
    \s_axi_rdata_i[0]_i_7 ,
    \s_axi_rdata_i_reg[8] ,
    Rc_addr,
    Tx_fifo_data,
    Rc_fifo_wr_d,
    Rc_fifo_rd_d,
    Data_Exists_DFF_1,
    Rc_Data_Exists,
    \sr_i_reg[1]_0 ,
    s_axi_wdata,
    \cr_i_reg[2]_2 ,
    \IIC2Bus_IntrEvent_reg[0]_0 );
  output [0:7]IIC2Bus_IntrEvent;
  output [6:0]Q;
  output Tx_fifo_wr;
  output Tx_fifo_rd;
  output Tx_fifo_rst;
  output new_rcv_dta_d1;
  output Rc_fifo_wr;
  output Rc_fifo_rd;
  output [0:0]\sr_i_reg[0]_0 ;
  output [0:0]gpo;
  output Msms_set;
  output [0:0]D;
  output [3:0]S;
  output [7:0]\timing_param_thigh_i_reg[7]_0 ;
  output [3:0]\timing_param_tsusto_i_reg[9]_0 ;
  output [7:0]\timing_param_tsusto_i_reg[7]_0 ;
  output [3:0]\timing_param_tsusta_i_reg[9]_0 ;
  output [5:0]\timing_param_tsusta_i_reg[7]_0 ;
  output [3:0]\timing_param_tbuf_i_reg[9]_0 ;
  output [5:0]\timing_param_tbuf_i_reg[7]_0 ;
  output [3:0]\timing_param_thddat_i_reg[9]_0 ;
  output [3:0]\timing_param_thdsta_i_reg[9]_0 ;
  output [4:0]\timing_param_thdsta_i_reg[7]_0 ;
  output [3:0]\timing_param_tlow_i_reg[9]_0 ;
  output [4:0]\timing_param_tlow_i_reg[7]_0 ;
  output [3:0]\timing_param_tsudat_i_reg[9]_0 ;
  output [3:0]\timing_param_tsudat_i_reg[3]_0 ;
  output D_0;
  output Tx_fifo_wr_d_reg;
  output \cr_i_reg[7]_0 ;
  output \cr_i_reg[3]_0 ;
  output stop_scl_reg_reg;
  output \cr_i_reg[2]_0 ;
  output firstDynStartSeen_reg;
  output p_3_in;
  output \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  output [1:0]\bus2ip_addr_i_reg[2] ;
  output \timing_param_tsudat_i_reg[4]_0 ;
  output \timing_param_tsudat_i_reg[5]_0 ;
  output \timing_param_tsudat_i_reg[6]_0 ;
  output \timing_param_tsudat_i_reg[7]_0 ;
  output \sr_i_reg[4]_0 ;
  output \bus2ip_addr_i_reg[6] ;
  output [6:0]\adr_i_reg[0]_0 ;
  output [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  output \sr_i_reg[5]_0 ;
  output \bus2ip_addr_i_reg[6]_0 ;
  output \IIC2Bus_IntrEvent_reg[5]_0 ;
  output \adr_i_reg[6]_0 ;
  output \GPO_GEN.gpo_i_reg[31]_0 ;
  output \cr_i_reg[2]_1 ;
  output \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  output D_1;
  output \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  output \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  input Bus2IIC_Reset;
  input p_0_in;
  input s_axi_aclk;
  input [11:0]Bus2IIC_WrCE;
  input Rdy_new_xmt;
  input New_rcv_dta;
  input p_6_out;
  input [0:0]Bus2IIC_RdCE;
  input \sr_i_reg[0]_1 ;
  input Aas;
  input \GPO_GEN.gpo_i_reg[31]_1 ;
  input \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  input [9:0]\next_scl_state1_inferred__1/i__carry ;
  input [9:0]\sda_setup0_inferred__0/i__carry ;
  input Tx_fifo_rd_d;
  input rdCntrFrmTxFifo;
  input Data_Exists_DFF;
  input Data_Exists_DFF_0;
  input Tx_fifo_wr_d;
  input \LEVEL_1_GEN.master_sda_reg ;
  input earlyAckDataState;
  input [0:0]CO;
  input stop_scl_reg;
  input [0:0]\q_int_reg[1] ;
  input [0:0]\q_int_reg[1]_0 ;
  input \q_int_reg[1]_1 ;
  input firstDynStartSeen;
  input firstDynStartSeen_reg_0;
  input Tx_data_exists;
  input [0:0]dynamic_MSMS;
  input [4:0]\s_axi_rdata_i[0]_i_7 ;
  input \s_axi_rdata_i_reg[8] ;
  input [1:0]Rc_addr;
  input [1:0]Tx_fifo_data;
  input Rc_fifo_wr_d;
  input Rc_fifo_rd_d;
  input Data_Exists_DFF_1;
  input Rc_Data_Exists;
  input [5:0]\sr_i_reg[1]_0 ;
  input [9:0]s_axi_wdata;
  input [2:0]\cr_i_reg[2]_2 ;
  input [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;

  wire Aas;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [11:0]Bus2IIC_WrCE;
  wire [0:0]CO;
  wire [6:6]Cr;
  wire [0:0]D;
  wire D_0;
  wire D_1;
  wire Data_Exists_DFF;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  wire \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_1 ;
  wire [0:7]IIC2Bus_IntrEvent;
  wire [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;
  wire \IIC2Bus_IntrEvent_reg[5]_0 ;
  wire \LEVEL_1_GEN.master_sda_reg ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [6:0]Q;
  wire \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  wire \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  wire [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  wire Rc_Data_Exists;
  wire [1:0]Rc_addr;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire [3:0]S;
  wire [9:2]Timing_param_tbuf;
  wire [9:0]Timing_param_thddat;
  wire [9:1]Timing_param_thdsta;
  wire [9:8]Timing_param_thigh;
  wire [9:1]Timing_param_tlow;
  wire [9:4]Timing_param_tsudat;
  wire [9:2]Timing_param_tsusta;
  wire [9:8]Timing_param_tsusto;
  wire Tx_data_exists;
  wire [1:0]Tx_fifo_data;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_fifo_wr_d_reg;
  wire [6:0]\adr_i_reg[0]_0 ;
  wire \adr_i_reg[6]_0 ;
  wire [1:0]\bus2ip_addr_i_reg[2] ;
  wire \bus2ip_addr_i_reg[6] ;
  wire \bus2ip_addr_i_reg[6]_0 ;
  wire \cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire [2:0]\cr_i_reg[2]_2 ;
  wire \cr_i_reg[3]_0 ;
  wire \cr_i_reg[7]_0 ;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg;
  wire firstDynStartSeen_reg_0;
  wire [0:0]gpo;
  wire msms_d1;
  wire msms_set_i_i_1_n_0;
  wire new_rcv_dta_d1;
  wire [9:0]\next_scl_state1_inferred__1/i__carry ;
  wire p_0_in;
  wire p_3_in;
  wire p_6_out;
  wire [0:0]\q_int_reg[1] ;
  wire [0:0]\q_int_reg[1]_0 ;
  wire \q_int_reg[1]_1 ;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire [4:0]\s_axi_rdata_i[0]_i_7 ;
  wire \s_axi_rdata_i[1]_i_9_n_0 ;
  wire \s_axi_rdata_i[2]_i_7_n_0 ;
  wire \s_axi_rdata_i[2]_i_8_n_0 ;
  wire \s_axi_rdata_i[2]_i_9_n_0 ;
  wire \s_axi_rdata_i[3]_i_7_n_0 ;
  wire \s_axi_rdata_i[3]_i_8_n_0 ;
  wire \s_axi_rdata_i[3]_i_9_n_0 ;
  wire \s_axi_rdata_i[8]_i_2_n_0 ;
  wire \s_axi_rdata_i[8]_i_3_n_0 ;
  wire \s_axi_rdata_i[9]_i_2_n_0 ;
  wire \s_axi_rdata_i[9]_i_3_n_0 ;
  wire \s_axi_rdata_i_reg[8] ;
  wire [9:0]s_axi_wdata;
  wire [9:0]\sda_setup0_inferred__0/i__carry ;
  wire [1:7]sr_i;
  wire [0:0]\sr_i_reg[0]_0 ;
  wire \sr_i_reg[0]_1 ;
  wire [5:0]\sr_i_reg[1]_0 ;
  wire \sr_i_reg[4]_0 ;
  wire \sr_i_reg[5]_0 ;
  wire stop_scl_reg;
  wire stop_scl_reg_reg;
  wire [5:0]\timing_param_tbuf_i_reg[7]_0 ;
  wire [3:0]\timing_param_tbuf_i_reg[9]_0 ;
  wire [3:0]\timing_param_thddat_i_reg[9]_0 ;
  wire [4:0]\timing_param_thdsta_i_reg[7]_0 ;
  wire [3:0]\timing_param_thdsta_i_reg[9]_0 ;
  wire [7:0]\timing_param_thigh_i_reg[7]_0 ;
  wire [4:0]\timing_param_tlow_i_reg[7]_0 ;
  wire [3:0]\timing_param_tlow_i_reg[9]_0 ;
  wire [3:0]\timing_param_tsudat_i_reg[3]_0 ;
  wire \timing_param_tsudat_i_reg[4]_0 ;
  wire \timing_param_tsudat_i_reg[5]_0 ;
  wire \timing_param_tsudat_i_reg[6]_0 ;
  wire \timing_param_tsudat_i_reg[7]_0 ;
  wire [3:0]\timing_param_tsudat_i_reg[9]_0 ;
  wire [5:0]\timing_param_tsusta_i_reg[7]_0 ;
  wire [3:0]\timing_param_tsusta_i_reg[9]_0 ;
  wire [7:0]\timing_param_tsusto_i_reg[7]_0 ;
  wire [3:0]\timing_param_tsusto_i_reg[9]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4__0 
       (.I0(Rc_fifo_rd),
        .I1(Rc_fifo_rd_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_5 
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AAAA)) 
    Data_Exists_DFF_i_1
       (.I0(Tx_fifo_wr_d_reg),
        .I1(Tx_fifo_rd),
        .I2(Tx_fifo_rd_d),
        .I3(rdCntrFrmTxFifo),
        .I4(Data_Exists_DFF),
        .I5(Data_Exists_DFF_0),
        .O(D_0));
  LUT6 #(
    .INIT(64'hFFFFF2FF00002222)) 
    Data_Exists_DFF_i_1__1
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_fifo_rd),
        .I4(Data_Exists_DFF_1),
        .I5(Rc_Data_Exists),
        .O(D_1));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    Data_Exists_DFF_i_2
       (.I0(Tx_fifo_wr_d),
        .I1(Tx_fifo_wr),
        .I2(Bus2IIC_Reset),
        .I3(Tx_fifo_rst),
        .O(Tx_fifo_wr_d_reg));
  FDRE \FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(IIC2Bus_IntrEvent[7]),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rdy_new_xmt),
        .Q(Tx_fifo_rd),
        .R(Bus2IIC_Reset));
  FDSE \FIFO_GEN_DTR.Tx_fifo_rst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr),
        .Q(Tx_fifo_rst),
        .S(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_WrCE[10]),
        .Q(Tx_fifo_wr),
        .R(Bus2IIC_Reset));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_scl_state[3]_i_1 
       (.I0(Q[0]),
        .O(\cr_i_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \FSM_sequential_scl_state[3]_i_4 
       (.I0(\q_int_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\q_int_reg[1] ),
        .I3(stop_scl_reg),
        .I4(CO),
        .O(\cr_i_reg[2]_0 ));
  FDRE \GPO_GEN.gpo_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GPO_GEN.gpo_i_reg[31]_1 ),
        .Q(gpo),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [4]),
        .Q(IIC2Bus_IntrEvent[0]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [3]),
        .Q(IIC2Bus_IntrEvent[1]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [2]),
        .Q(IIC2Bus_IntrEvent[2]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(IIC2Bus_IntrEvent[3]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [1]),
        .Q(IIC2Bus_IntrEvent[4]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Aas),
        .Q(IIC2Bus_IntrEvent[5]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [0]),
        .Q(IIC2Bus_IntrEvent[6]),
        .R(Bus2IIC_Reset));
  LUT3 #(
    .INIT(8'hBA)) 
    \LEVEL_1_GEN.master_sda_i_2 
       (.I0(Q[3]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(earlyAckDataState),
        .O(\cr_i_reg[3]_0 ));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_RdCE),
        .Q(Rc_fifo_rd),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_6_out),
        .Q(Rc_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[8]),
        .D(s_axi_wdata[3]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[8]),
        .D(s_axi_wdata[2]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[8]),
        .D(s_axi_wdata[1]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[8]),
        .D(s_axi_wdata[0]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.ro_prev_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_FIFO_CNTRL.ro_prev_i_reg_0 ),
        .Q(D),
        .R(1'b0));
  FDRE \adr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[9]),
        .D(s_axi_wdata[7]),
        .Q(\adr_i_reg[0]_0 [6]),
        .R(Bus2IIC_Reset));
  FDRE \adr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[9]),
        .D(s_axi_wdata[6]),
        .Q(\adr_i_reg[0]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \adr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[9]),
        .D(s_axi_wdata[5]),
        .Q(\adr_i_reg[0]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \adr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[9]),
        .D(s_axi_wdata[4]),
        .Q(\adr_i_reg[0]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \adr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[9]),
        .D(s_axi_wdata[3]),
        .Q(\adr_i_reg[0]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \adr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[9]),
        .D(s_axi_wdata[2]),
        .Q(\adr_i_reg[0]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \adr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[9]),
        .D(s_axi_wdata[1]),
        .Q(\adr_i_reg[0]_0 [0]),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    callingReadAccess_i_1
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .I2(Tx_data_exists),
        .I3(dynamic_MSMS),
        .O(p_3_in));
  LUT2 #(
    .INIT(4'h9)) 
    clk_cnt_en1_carry_i_1
       (.I0(Timing_param_thigh[9]),
        .I1(\next_scl_state1_inferred__1/i__carry [9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en1_carry_i_2
       (.I0(Timing_param_thigh[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_thigh_i_reg[7]_0 [6]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_thigh_i_reg[7]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en1_carry_i_3
       (.I0(\timing_param_thigh_i_reg[7]_0 [4]),
        .I1(\next_scl_state1_inferred__1/i__carry [4]),
        .I2(\next_scl_state1_inferred__1/i__carry [5]),
        .I3(\timing_param_thigh_i_reg[7]_0 [5]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_thigh_i_reg[7]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en1_carry_i_4
       (.I0(\timing_param_thigh_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_thigh_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_thigh_i_reg[7]_0 [1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_cnt_en2_carry_i_1
       (.I0(Timing_param_thddat[9]),
        .I1(\next_scl_state1_inferred__1/i__carry [9]),
        .O(\timing_param_thddat_i_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_2
       (.I0(Timing_param_thddat[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(Timing_param_thddat[6]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(Timing_param_thddat[7]),
        .O(\timing_param_thddat_i_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_3
       (.I0(Timing_param_thddat[5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(Timing_param_thddat[3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(Timing_param_thddat[4]),
        .O(\timing_param_thddat_i_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_4
       (.I0(Timing_param_thddat[2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [1]),
        .I3(Timing_param_thddat[1]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(Timing_param_thddat[0]),
        .O(\timing_param_thddat_i_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[5]_i_4 
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ));
  FDRE \cr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[11]),
        .D(s_axi_wdata[7]),
        .Q(Q[6]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[11]),
        .D(s_axi_wdata[6]),
        .Q(Q[5]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_2 [2]),
        .Q(Q[4]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[11]),
        .D(s_axi_wdata[4]),
        .Q(Q[3]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_2 [1]),
        .Q(Q[2]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_2 [0]),
        .Q(Q[1]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[11]),
        .D(s_axi_wdata[1]),
        .Q(Cr),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[11]),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'h00B0)) 
    firstDynStartSeen_i_1
       (.I0(firstDynStartSeen),
        .I1(firstDynStartSeen_reg_0),
        .I2(Q[1]),
        .I3(Tx_fifo_rst),
        .O(firstDynStartSeen_reg));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1
       (.I0(Timing_param_tsusto[9]),
        .I1(\next_scl_state1_inferred__1/i__carry [9]),
        .O(\timing_param_tsusto_i_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__0
       (.I0(Timing_param_tsusta[9]),
        .I1(\next_scl_state1_inferred__1/i__carry [9]),
        .O(\timing_param_tsusta_i_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__1
       (.I0(Timing_param_tbuf[9]),
        .I1(\next_scl_state1_inferred__1/i__carry [9]),
        .O(\timing_param_tbuf_i_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__2
       (.I0(Timing_param_thdsta[9]),
        .I1(\next_scl_state1_inferred__1/i__carry [9]),
        .O(\timing_param_thdsta_i_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(Timing_param_tlow[9]),
        .I1(\next_scl_state1_inferred__1/i__carry [9]),
        .O(\timing_param_tlow_i_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(Timing_param_tsudat[9]),
        .I1(\sda_setup0_inferred__0/i__carry [9]),
        .O(\timing_param_tsudat_i_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(Timing_param_tsusto[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [7]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [7]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [6]),
        .O(\timing_param_tsusto_i_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\timing_param_tsusta_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_tsusta[8]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tsusta_i_reg[7]_0 [4]),
        .O(\timing_param_tsusta_i_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\timing_param_tbuf_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_tbuf[8]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tbuf_i_reg[7]_0 [4]),
        .O(\timing_param_tbuf_i_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(Timing_param_thdsta[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_thdsta_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_thdsta_i_reg[7]_0 [4]),
        .O(\timing_param_thdsta_i_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(Timing_param_tlow[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tlow_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tlow_i_reg[7]_0 [4]),
        .O(\timing_param_tlow_i_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__4
       (.I0(Timing_param_tsudat[8]),
        .I1(\sda_setup0_inferred__0/i__carry [8]),
        .I2(\sda_setup0_inferred__0/i__carry [6]),
        .I3(Timing_param_tsudat[6]),
        .I4(\sda_setup0_inferred__0/i__carry [7]),
        .I5(Timing_param_tsudat[7]),
        .O(\timing_param_tsudat_i_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\timing_param_tsusto_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [4]),
        .O(\timing_param_tsusto_i_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\timing_param_tsusta_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [4]),
        .I2(\next_scl_state1_inferred__1/i__carry [5]),
        .I3(\timing_param_tsusta_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_tsusta[3]),
        .O(\timing_param_tsusta_i_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(\timing_param_tbuf_i_reg[7]_0 [3]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_tbuf_i_reg[7]_0 [2]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_tbuf[3]),
        .O(\timing_param_tbuf_i_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__2
       (.I0(\timing_param_thdsta_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_thdsta_i_reg[7]_0 [1]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_thdsta[3]),
        .O(\timing_param_thdsta_i_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(Timing_param_tlow[3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(\timing_param_tlow_i_reg[7]_0 [1]),
        .O(\timing_param_tlow_i_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__4
       (.I0(Timing_param_tsudat[5]),
        .I1(\sda_setup0_inferred__0/i__carry [5]),
        .I2(\sda_setup0_inferred__0/i__carry [3]),
        .I3(\timing_param_tsudat_i_reg[3]_0 [3]),
        .I4(\sda_setup0_inferred__0/i__carry [4]),
        .I5(Timing_param_tsudat[4]),
        .O(\timing_param_tsudat_i_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\timing_param_tsusto_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [1]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [1]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [0]),
        .O(\timing_param_tsusto_i_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\timing_param_tsusta_i_reg[7]_0 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [1]),
        .I2(\next_scl_state1_inferred__1/i__carry [2]),
        .I3(Timing_param_tsusta[2]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(\timing_param_tsusta_i_reg[7]_0 [0]),
        .O(\timing_param_tsusta_i_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(Timing_param_tbuf[2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tbuf_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tbuf_i_reg[7]_0 [1]),
        .O(\timing_param_tbuf_i_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__2
       (.I0(Timing_param_thdsta[1]),
        .I1(\next_scl_state1_inferred__1/i__carry [1]),
        .I2(\next_scl_state1_inferred__1/i__carry [2]),
        .I3(Timing_param_thdsta[2]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(\timing_param_thdsta_i_reg[7]_0 [0]),
        .O(\timing_param_thdsta_i_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__3
       (.I0(Timing_param_tlow[2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tlow_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(Timing_param_tlow[1]),
        .O(\timing_param_tlow_i_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__4
       (.I0(\timing_param_tsudat_i_reg[3]_0 [2]),
        .I1(\sda_setup0_inferred__0/i__carry [2]),
        .I2(\sda_setup0_inferred__0/i__carry [1]),
        .I3(\timing_param_tsudat_i_reg[3]_0 [1]),
        .I4(\sda_setup0_inferred__0/i__carry [0]),
        .I5(\timing_param_tsudat_i_reg[3]_0 [0]),
        .O(\timing_param_tsudat_i_reg[9]_0 [0]));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(msms_d1),
        .R(Bus2IIC_Reset));
  LUT5 #(
    .INIT(32'hCE0C0A00)) 
    msms_set_i_i_1
       (.I0(D),
        .I1(\sr_i_reg[1]_0 [1]),
        .I2(Q[1]),
        .I3(msms_d1),
        .I4(Msms_set),
        .O(msms_set_i_i_1_n_0));
  FDRE msms_set_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_set_i_i_1_n_0),
        .Q(Msms_set),
        .R(Bus2IIC_Reset));
  FDRE new_rcv_dta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(New_rcv_dta),
        .Q(new_rcv_dta_d1),
        .R(Bus2IIC_Reset));
  LUT6 #(
    .INIT(64'h001DFF1DFFFFFFFF)) 
    \q_int[1]_i_2 
       (.I0(CO),
        .I1(stop_scl_reg),
        .I2(\q_int_reg[1] ),
        .I3(Q[4]),
        .I4(\q_int_reg[1]_0 ),
        .I5(\q_int_reg[1]_1 ),
        .O(stop_scl_reg_reg));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_10 
       (.I0(gpo),
        .I1(\s_axi_rdata_i[0]_i_7 [3]),
        .I2(Timing_param_thddat[0]),
        .I3(\s_axi_rdata_i[0]_i_7 [4]),
        .I4(sr_i[7]),
        .O(\GPO_GEN.gpo_i_reg[31]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s_axi_rdata_i[1]_i_10 
       (.I0(IIC2Bus_IntrEvent[5]),
        .I1(\s_axi_rdata_i[0]_i_7 [4]),
        .I2(Timing_param_thddat[1]),
        .I3(\s_axi_rdata_i[0]_i_7 [3]),
        .O(\IIC2Bus_IntrEvent_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[1]_i_5 
       (.I0(\adr_i_reg[0]_0 [0]),
        .I1(\s_axi_rdata_i[0]_i_7 [3]),
        .I2(Timing_param_thdsta[1]),
        .I3(\s_axi_rdata_i[0]_i_7 [4]),
        .I4(\s_axi_rdata_i[0]_i_7 [2]),
        .I5(\s_axi_rdata_i[1]_i_9_n_0 ),
        .O(\adr_i_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[1]_i_9 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [1]),
        .I1(\s_axi_rdata_i[0]_i_7 [3]),
        .I2(Timing_param_tlow[1]),
        .I3(\s_axi_rdata_i[0]_i_7 [4]),
        .I4(Cr),
        .O(\s_axi_rdata_i[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \s_axi_rdata_i[2]_i_5 
       (.I0(\s_axi_rdata_i[2]_i_7_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_7 [4]),
        .I2(\s_axi_rdata_i[0]_i_7 [1]),
        .I3(\s_axi_rdata_i[2]_i_8_n_0 ),
        .I4(\s_axi_rdata_i[0]_i_7 [2]),
        .I5(\s_axi_rdata_i[2]_i_9_n_0 ),
        .O(\bus2ip_addr_i_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s_axi_rdata_i[2]_i_6 
       (.I0(sr_i[5]),
        .I1(\s_axi_rdata_i[0]_i_7 [4]),
        .I2(Timing_param_thddat[2]),
        .I3(\s_axi_rdata_i[0]_i_7 [3]),
        .O(\sr_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata_i[2]_i_7 
       (.I0(Timing_param_tbuf[2]),
        .I1(Rc_addr[1]),
        .I2(\s_axi_rdata_i[0]_i_7 [2]),
        .I3(Timing_param_tsusta[2]),
        .I4(\s_axi_rdata_i[0]_i_7 [3]),
        .I5(Tx_fifo_data[0]),
        .O(\s_axi_rdata_i[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s_axi_rdata_i[2]_i_8 
       (.I0(\adr_i_reg[0]_0 [1]),
        .I1(\s_axi_rdata_i[0]_i_7 [3]),
        .I2(Timing_param_thdsta[2]),
        .I3(\s_axi_rdata_i[0]_i_7 [4]),
        .O(\s_axi_rdata_i[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[2]_i_9 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .I1(\s_axi_rdata_i[0]_i_7 [3]),
        .I2(Timing_param_tlow[2]),
        .I3(\s_axi_rdata_i[0]_i_7 [4]),
        .I4(Q[1]),
        .O(\s_axi_rdata_i[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \s_axi_rdata_i[3]_i_5 
       (.I0(\s_axi_rdata_i[3]_i_7_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_7 [4]),
        .I2(\s_axi_rdata_i[0]_i_7 [1]),
        .I3(\s_axi_rdata_i[3]_i_8_n_0 ),
        .I4(\s_axi_rdata_i[0]_i_7 [2]),
        .I5(\s_axi_rdata_i[3]_i_9_n_0 ),
        .O(\bus2ip_addr_i_reg[6] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s_axi_rdata_i[3]_i_6 
       (.I0(sr_i[4]),
        .I1(\s_axi_rdata_i[0]_i_7 [4]),
        .I2(Timing_param_thddat[3]),
        .I3(\s_axi_rdata_i[0]_i_7 [3]),
        .O(\sr_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata_i[3]_i_7 
       (.I0(Timing_param_tbuf[3]),
        .I1(Rc_addr[0]),
        .I2(\s_axi_rdata_i[0]_i_7 [2]),
        .I3(Timing_param_tsusta[3]),
        .I4(\s_axi_rdata_i[0]_i_7 [3]),
        .I5(Tx_fifo_data[1]),
        .O(\s_axi_rdata_i[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s_axi_rdata_i[3]_i_8 
       (.I0(\adr_i_reg[0]_0 [2]),
        .I1(\s_axi_rdata_i[0]_i_7 [3]),
        .I2(Timing_param_thdsta[3]),
        .I3(\s_axi_rdata_i[0]_i_7 [4]),
        .O(\s_axi_rdata_i[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[3]_i_9 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .I1(\s_axi_rdata_i[0]_i_7 [3]),
        .I2(Timing_param_tlow[3]),
        .I3(\s_axi_rdata_i[0]_i_7 [4]),
        .I4(Q[2]),
        .O(\s_axi_rdata_i[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFCFC7C7FFFFF7C7F)) 
    \s_axi_rdata_i[4]_i_7 
       (.I0(Timing_param_tsudat[4]),
        .I1(\s_axi_rdata_i[0]_i_7 [2]),
        .I2(\s_axi_rdata_i[0]_i_7 [3]),
        .I3(sr_i[3]),
        .I4(\s_axi_rdata_i[0]_i_7 [4]),
        .I5(Timing_param_thddat[4]),
        .O(\timing_param_tsudat_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFCFC7C7FFFFF7C7F)) 
    \s_axi_rdata_i[5]_i_7 
       (.I0(Timing_param_tsudat[5]),
        .I1(\s_axi_rdata_i[0]_i_7 [2]),
        .I2(\s_axi_rdata_i[0]_i_7 [3]),
        .I3(sr_i[2]),
        .I4(\s_axi_rdata_i[0]_i_7 [4]),
        .I5(Timing_param_thddat[5]),
        .O(\timing_param_tsudat_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFCFC7C7FFFFF7C7F)) 
    \s_axi_rdata_i[6]_i_7 
       (.I0(Timing_param_tsudat[6]),
        .I1(\s_axi_rdata_i[0]_i_7 [2]),
        .I2(\s_axi_rdata_i[0]_i_7 [3]),
        .I3(sr_i[1]),
        .I4(\s_axi_rdata_i[0]_i_7 [4]),
        .I5(Timing_param_thddat[6]),
        .O(\timing_param_tsudat_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFCFC7C7FFFFF7C7F)) 
    \s_axi_rdata_i[7]_i_10 
       (.I0(Timing_param_tsudat[7]),
        .I1(\s_axi_rdata_i[0]_i_7 [2]),
        .I2(\s_axi_rdata_i[0]_i_7 [3]),
        .I3(\sr_i_reg[0]_0 ),
        .I4(\s_axi_rdata_i[0]_i_7 [4]),
        .I5(Timing_param_thddat[7]),
        .O(\timing_param_tsudat_i_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s_axi_rdata_i[8]_i_1 
       (.I0(\s_axi_rdata_i[8]_i_2_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_7 [0]),
        .I2(\s_axi_rdata_i[8]_i_3_n_0 ),
        .I3(\s_axi_rdata_i_reg[8] ),
        .O(\bus2ip_addr_i_reg[2] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata_i[8]_i_2 
       (.I0(Timing_param_tbuf[8]),
        .I1(Timing_param_tsusta[8]),
        .I2(\s_axi_rdata_i[0]_i_7 [1]),
        .I3(Timing_param_thdsta[8]),
        .I4(\s_axi_rdata_i[0]_i_7 [2]),
        .I5(Timing_param_tlow[8]),
        .O(\s_axi_rdata_i[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata_i[8]_i_3 
       (.I0(Timing_param_thigh[8]),
        .I1(Timing_param_tsusto[8]),
        .I2(\s_axi_rdata_i[0]_i_7 [1]),
        .I3(Timing_param_tsudat[8]),
        .I4(\s_axi_rdata_i[0]_i_7 [2]),
        .I5(Timing_param_thddat[8]),
        .O(\s_axi_rdata_i[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s_axi_rdata_i[9]_i_1 
       (.I0(\s_axi_rdata_i[9]_i_2_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_7 [0]),
        .I2(\s_axi_rdata_i[9]_i_3_n_0 ),
        .I3(\s_axi_rdata_i_reg[8] ),
        .O(\bus2ip_addr_i_reg[2] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata_i[9]_i_2 
       (.I0(Timing_param_tbuf[9]),
        .I1(Timing_param_tsusta[9]),
        .I2(\s_axi_rdata_i[0]_i_7 [1]),
        .I3(Timing_param_thdsta[9]),
        .I4(\s_axi_rdata_i[0]_i_7 [2]),
        .I5(Timing_param_tlow[9]),
        .O(\s_axi_rdata_i[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata_i[9]_i_3 
       (.I0(Timing_param_thigh[9]),
        .I1(Timing_param_tsusto[9]),
        .I2(\s_axi_rdata_i[0]_i_7 [1]),
        .I3(Timing_param_tsudat[9]),
        .I4(\s_axi_rdata_i[0]_i_7 [2]),
        .I5(Timing_param_thddat[9]),
        .O(\s_axi_rdata_i[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sda_cout_reg_i_5
       (.I0(Q[4]),
        .I1(stop_scl_reg),
        .O(\cr_i_reg[2]_1 ));
  FDRE \sr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[0]_1 ),
        .Q(\sr_i_reg[0]_0 ),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_0 [5]),
        .Q(sr_i[1]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_0 [4]),
        .Q(sr_i[2]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_0 [3]),
        .Q(sr_i[3]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_0 [2]),
        .Q(sr_i[4]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_0 [1]),
        .Q(sr_i[5]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_0 [0]),
        .Q(sr_i[7]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tbuf_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tbuf_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tbuf_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tbuf_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tbuf_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tbuf[2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tbuf_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tbuf[3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tbuf_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tbuf_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tbuf_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tbuf_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tbuf_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tbuf_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tbuf_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tbuf_i_reg[7]_0 [5]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tbuf_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tbuf[8]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tbuf_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[9]),
        .Q(Timing_param_tbuf[9]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thddat_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_thddat[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[1]),
        .Q(Timing_param_thddat[1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_thddat[2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_thddat[3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[4]),
        .Q(Timing_param_thddat[4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[5]),
        .Q(Timing_param_thddat[5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[6]),
        .Q(Timing_param_thddat[6]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[7]),
        .Q(Timing_param_thddat[7]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thddat[8]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[9]),
        .Q(Timing_param_thddat[9]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thdsta_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_thdsta_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thdsta_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[1]),
        .Q(Timing_param_thdsta[1]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_thdsta_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_thdsta[2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_thdsta_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_thdsta[3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thdsta_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_thdsta_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thdsta_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_thdsta_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thdsta_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_thdsta_i_reg[7]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thdsta_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_thdsta_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_thdsta_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thdsta[8]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thdsta_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[5]),
        .D(s_axi_wdata[9]),
        .Q(Timing_param_thdsta[9]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thigh_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_thigh_i_reg[7]_0 [0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thigh_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_thigh_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thigh_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_thigh_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_thigh_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_thigh_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thigh_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_thigh_i_reg[7]_0 [4]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thigh_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_thigh_i_reg[7]_0 [5]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_thigh_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_thigh_i_reg[7]_0 [6]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_thigh_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_thigh_i_reg[7]_0 [7]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_thigh_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thigh[8]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thigh_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[9]),
        .Q(Timing_param_thigh[9]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tlow_i_reg[7]_0 [0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[1]),
        .Q(Timing_param_tlow[1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tlow[2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tlow[3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tlow_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tlow_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tlow_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tlow_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tlow[8]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[9]),
        .Q(Timing_param_tlow[9]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsudat_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsudat_i_reg[3]_0 [0]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsudat_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsudat_i_reg[3]_0 [1]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsudat_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsudat_i_reg[3]_0 [2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsudat_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsudat_i_reg[3]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsudat_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[4]),
        .Q(Timing_param_tsudat[4]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsudat_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[5]),
        .Q(Timing_param_tsudat[5]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsudat_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[6]),
        .Q(Timing_param_tsudat[6]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsudat_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[7]),
        .Q(Timing_param_tsudat[7]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsudat_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsudat[8]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsudat_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[9]),
        .Q(Timing_param_tsudat[9]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusta_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusta_i_reg[7]_0 [1]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tsusta[2]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tsusta[3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusta_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusta_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusta_i_reg[7]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusta_i_reg[7]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusta[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[7]),
        .D(s_axi_wdata[9]),
        .Q(Timing_param_tsusta[9]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [5]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [6]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [7]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusto[8]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[9]),
        .Q(Timing_param_tsusto[9]),
        .R(Bus2IIC_Reset));
endmodule

(* ORIG_REF_NAME = "s00_couplers_imp_1SR9H5T" *) 
module m1_for_arty_a7_cm1_ecu_0_0_s00_couplers_imp_1SR9H5T
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_rready,
    SYS_CLOCK,
    RESET_INTERCONNECT,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awvalid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arvalid,
    S00_AXI_rready,
    s_axi_awready,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awprot;
  output m_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wvalid;
  output m_axi_bready;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arprot;
  output m_axi_arvalid;
  output m_axi_rready;
  input SYS_CLOCK;
  input RESET_INTERCONNECT;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input S00_AXI_awvalid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input [0:0]s_axi_awready;
  input [0:0]s_axi_wready;
  input [1:0]s_axi_bresp;
  input [0:0]s_axi_bvalid;
  input [0:0]s_axi_arready;
  input [31:0]s_axi_rdata;
  input [1:0]s_axi_rresp;
  input [0:0]s_axi_rvalid;

  wire RESET_INTERCONNECT;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire SYS_CLOCK;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_rready;
  wire [31:0]m_axi_wdata;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_awready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;

  (* CHECK_LICENSE_TYPE = "cm1_ecu_auto_pc_0,axi_protocol_converter_v2_1_18_axi_protocol_converter,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_protocol_converter_v2_1_18_axi_protocol_converter,Vivado 2018.3" *) 
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ecu_auto_pc_0 auto_pc
       (.aclk(SYS_CLOCK),
        .aresetn(RESET_INTERCONNECT),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(s_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(s_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(s_axi_bresp),
        .m_axi_bvalid(s_axi_bvalid),
        .m_axi_rdata(s_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(s_axi_rresp),
        .m_axi_rvalid(s_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(s_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(S00_AXI_araddr),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(S00_AXI_arcache),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(S00_AXI_arlock),
        .s_axi_arprot(S00_AXI_arprot),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize(S00_AXI_arsize),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(S00_AXI_awcache),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(S00_AXI_awlock),
        .s_axi_awprot(S00_AXI_awprot),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize(S00_AXI_awsize),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module m1_for_arty_a7_cm1_ecu_0_0_shift8
   (\data_int_reg[7]_0 ,
    Q,
    tx_under_prev_i_reg,
    shift_reg_en,
    \data_int_reg[1]_0 ,
    \LEVEL_1_GEN.master_sda_reg ,
    slave_sda_reg,
    state__0,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_fifo_data,
    \data_int_reg[7]_1 ,
    s_axi_aclk,
    \data_int_reg[0]_0 );
  output \data_int_reg[7]_0 ;
  output [7:0]Q;
  output tx_under_prev_i_reg;
  input shift_reg_en;
  input \data_int_reg[1]_0 ;
  input \LEVEL_1_GEN.master_sda_reg ;
  input slave_sda_reg;
  input [2:0]state__0;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input [6:0]Tx_fifo_data;
  input \data_int_reg[7]_1 ;
  input s_axi_aclk;
  input [0:0]\data_int_reg[0]_0 ;

  wire \LEVEL_1_GEN.master_sda_reg ;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire [7:0]Q;
  wire [6:0]Tx_fifo_data;
  wire \data_int[7]_i_1_n_0 ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire \data_int_reg[1]_0 ;
  wire \data_int_reg[7]_0 ;
  wire \data_int_reg[7]_1 ;
  wire [7:1]p_2_in__0;
  wire s_axi_aclk;
  wire shift_reg_en;
  wire slave_sda_reg;
  wire [2:0]state__0;
  wire tx_under_prev_i_reg;

  LUT6 #(
    .INIT(64'hFFAFFFFFF0AFFFCF)) 
    \LEVEL_1_GEN.master_sda_i_1 
       (.I0(\LEVEL_1_GEN.master_sda_reg ),
        .I1(\LEVEL_1_GEN.master_sda_reg_0 ),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(Q[7]),
        .O(tx_under_prev_i_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[1]_i_1 
       (.I0(Tx_fifo_data[0]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[0]),
        .O(p_2_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[2]_i_1 
       (.I0(Tx_fifo_data[1]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[1]),
        .O(p_2_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[3]_i_1 
       (.I0(Tx_fifo_data[2]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[2]),
        .O(p_2_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[4]_i_1 
       (.I0(Tx_fifo_data[3]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[3]),
        .O(p_2_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[5]_i_1 
       (.I0(Tx_fifo_data[4]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[4]),
        .O(p_2_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[6]_i_1 
       (.I0(Tx_fifo_data[5]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[5]),
        .O(p_2_in__0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \data_int[7]_i_1 
       (.I0(shift_reg_en),
        .I1(\data_int_reg[1]_0 ),
        .O(\data_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[7]_i_2 
       (.I0(Tx_fifo_data[6]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[6]),
        .O(p_2_in__0[7]));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(\data_int_reg[0]_0 ),
        .Q(Q[0]),
        .R(\data_int_reg[7]_1 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .Q(Q[1]),
        .R(\data_int_reg[7]_1 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[2]),
        .Q(Q[2]),
        .R(\data_int_reg[7]_1 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[3]),
        .Q(Q[3]),
        .R(\data_int_reg[7]_1 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[4]),
        .Q(Q[4]),
        .R(\data_int_reg[7]_1 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[5]),
        .Q(Q[5]),
        .R(\data_int_reg[7]_1 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[6]),
        .Q(Q[6]),
        .R(\data_int_reg[7]_1 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[7]),
        .Q(Q[7]),
        .R(\data_int_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFCFCCAAFFFFFFFF)) 
    slave_sda_i_1
       (.I0(Q[7]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(slave_sda_reg),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(state__0[1]),
        .O(\data_int_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module m1_for_arty_a7_cm1_ecu_0_0_shift8_12
   (shift_reg_ld0,
    \cr_i_reg[4] ,
    abgc_i_reg,
    aas_i_reg,
    detect_start_reg,
    \FSM_sequential_state_reg[2] ,
    detect_start_reg_0,
    \data_int_reg[0]_0 ,
    shift_reg_ld_reg,
    shift_reg_ld_reg_0,
    state__0,
    Q,
    \FSM_sequential_state_reg[1] ,
    master_slave,
    \FSM_sequential_state_reg[1]_0 ,
    aas_i_reg_0,
    aas_i_reg_1,
    aas_i_reg_2,
    detect_start,
    abgc_i_reg_0,
    sda_sample,
    arb_lost,
    \FSM_sequential_state_reg[2]_0 ,
    Ro_prev,
    aas_i_reg_3,
    srw_i_reg,
    \data_int_reg[0]_1 ,
    E,
    s_axi_aclk,
    \data_int_reg[0]_2 );
  output shift_reg_ld0;
  output \cr_i_reg[4] ;
  output abgc_i_reg;
  output aas_i_reg;
  output detect_start_reg;
  output \FSM_sequential_state_reg[2] ;
  output detect_start_reg_0;
  output \data_int_reg[0]_0 ;
  input shift_reg_ld_reg;
  input shift_reg_ld_reg_0;
  input [2:0]state__0;
  input [2:0]Q;
  input \FSM_sequential_state_reg[1] ;
  input master_slave;
  input \FSM_sequential_state_reg[1]_0 ;
  input aas_i_reg_0;
  input aas_i_reg_1;
  input aas_i_reg_2;
  input detect_start;
  input abgc_i_reg_0;
  input sda_sample;
  input arb_lost;
  input \FSM_sequential_state_reg[2]_0 ;
  input Ro_prev;
  input [6:0]aas_i_reg_3;
  input [0:0]srw_i_reg;
  input \data_int_reg[0]_1 ;
  input [0:0]E;
  input s_axi_aclk;
  input \data_int_reg[0]_2 ;

  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire [2:0]Q;
  wire Ro_prev;
  wire aas_i_reg;
  wire aas_i_reg_0;
  wire aas_i_reg_1;
  wire aas_i_reg_2;
  wire [6:0]aas_i_reg_3;
  wire abgc_i_i_2_n_0;
  wire abgc_i_i_3_n_0;
  wire abgc_i_reg;
  wire abgc_i_reg_0;
  wire arb_lost;
  wire \cr_i_reg[4] ;
  wire \data_int_reg[0]_0 ;
  wire \data_int_reg[0]_1 ;
  wire \data_int_reg[0]_2 ;
  wire detect_start;
  wire detect_start_reg;
  wire detect_start_reg_0;
  wire [7:0]i2c_header;
  wire master_slave;
  wire s_axi_aclk;
  wire sda_sample;
  wire shift_reg_ld0;
  wire shift_reg_ld_i_3_n_0;
  wire shift_reg_ld_reg;
  wire shift_reg_ld_reg_0;
  wire slave_sda_i_3_n_0;
  wire slave_sda_i_4_n_0;
  wire [0:0]srw_i_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h000E000EFF0F0F0F)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_10_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Ro_prev),
        .I5(state__0[2]),
        .O(detect_start_reg_0));
  LUT6 #(
    .INIT(64'hF5F4F5F0FFFFFFF0)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(abgc_i_reg),
        .I4(master_slave),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\cr_i_reg[4] ));
  LUT6 #(
    .INIT(64'hEEFFEFEFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(sda_sample),
        .I1(arb_lost),
        .I2(i2c_header[0]),
        .I3(Q[1]),
        .I4(master_slave),
        .I5(aas_i_reg_0),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAAAB)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(master_slave),
        .I1(slave_sda_i_4_n_0),
        .I2(slave_sda_i_3_n_0),
        .I3(i2c_header[7]),
        .I4(aas_i_reg_3[6]),
        .I5(abgc_i_reg_0),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h20FF2000FFFF00FF)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(\FSM_sequential_state[2]_i_8_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(\FSM_sequential_state[2]_i_10_n_0 ),
        .I3(state__0[2]),
        .I4(detect_start),
        .I5(state__0[1]),
        .O(\FSM_sequential_state_reg[2] ));
  LUT3 #(
    .INIT(8'h35)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(i2c_header[0]),
        .I1(Q[1]),
        .I2(master_slave),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    aas_i_i_1
       (.I0(abgc_i_reg),
        .I1(aas_i_reg_0),
        .I2(aas_i_reg_1),
        .I3(aas_i_reg_2),
        .I4(Q[0]),
        .O(aas_i_reg));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    abgc_i_i_1
       (.I0(detect_start),
        .I1(Q[0]),
        .I2(abgc_i_i_2_n_0),
        .I3(abgc_i_i_3_n_0),
        .I4(abgc_i_reg_0),
        .I5(aas_i_reg_2),
        .O(detect_start_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    abgc_i_i_2
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(i2c_header[2]),
        .I4(i2c_header[3]),
        .I5(i2c_header[4]),
        .O(abgc_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    abgc_i_i_3
       (.I0(i2c_header[6]),
        .I1(i2c_header[0]),
        .I2(i2c_header[1]),
        .I3(Q[2]),
        .I4(i2c_header[5]),
        .I5(i2c_header[7]),
        .O(abgc_i_i_3_n_0));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\data_int_reg[0]_2 ),
        .Q(i2c_header[0]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[0]),
        .Q(i2c_header[1]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[1]),
        .Q(i2c_header[2]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[2]),
        .Q(i2c_header[3]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[3]),
        .Q(i2c_header[4]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[4]),
        .Q(i2c_header[5]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[5]),
        .Q(i2c_header[6]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[6]),
        .Q(i2c_header[7]),
        .R(\data_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    shift_reg_ld_i_1
       (.I0(shift_reg_ld_reg),
        .I1(shift_reg_ld_reg_0),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(shift_reg_ld_i_3_n_0),
        .O(shift_reg_ld0));
  LUT6 #(
    .INIT(64'h0808000808000000)) 
    shift_reg_ld_i_3
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(master_slave),
        .I4(Q[1]),
        .I5(i2c_header[0]),
        .O(shift_reg_ld_i_3_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAEB)) 
    slave_sda_i_2
       (.I0(abgc_i_reg_0),
        .I1(aas_i_reg_3[6]),
        .I2(i2c_header[7]),
        .I3(slave_sda_i_3_n_0),
        .I4(slave_sda_i_4_n_0),
        .O(abgc_i_reg));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    slave_sda_i_3
       (.I0(i2c_header[4]),
        .I1(aas_i_reg_3[3]),
        .I2(aas_i_reg_3[5]),
        .I3(i2c_header[6]),
        .I4(aas_i_reg_3[4]),
        .I5(i2c_header[5]),
        .O(slave_sda_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    slave_sda_i_4
       (.I0(i2c_header[1]),
        .I1(aas_i_reg_3[0]),
        .I2(aas_i_reg_3[1]),
        .I3(i2c_header[2]),
        .I4(aas_i_reg_3[2]),
        .I5(i2c_header[3]),
        .O(slave_sda_i_4_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    srw_i_i_1
       (.I0(i2c_header[0]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(srw_i_reg),
        .O(\data_int_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module m1_for_arty_a7_cm1_ecu_0_0_slave_attachment
   (SR,
    bus2ip_rnw_i_reg_0,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    D,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    Q,
    E,
    bus2ip_rnw_i_reg_1,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_rdata,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_wdata,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    \s_axi_rdata_i_reg[31]_0 ,
    reg1,
    reg2,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SR;
  output bus2ip_rnw_i_reg_0;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output [4:0]D;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]Q;
  output [0:0]E;
  output [0:0]bus2ip_rnw_i_reg_1;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [5:0]s_axi_rdata;
  output [5:0]\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input s_axi_aclk;
  input s_axi_arvalid;
  input [9:0]s_axi_wdata;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [5:0]\s_axi_rdata_i_reg[31]_0 ;
  input [4:0]reg1;
  input [4:0]reg2;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [5:0]\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:5]bus2ip_addr;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i_reg_0;
  wire [0:0]bus2ip_rnw_i_reg_1;
  wire clear;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire p_5_in;
  wire [3:0]plusOp;
  wire [4:0]reg1;
  wire [4:0]reg2;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [5:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i_reg[31]_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  m1_for_arty_a7_cm1_ecu_0_0_address_decoder I_DECODER
       (.Bus_RNW_reg_reg_0(bus2ip_rnw_i_reg_0),
        .D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 (is_read_reg_n_0),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 (\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 (is_write_reg_n_0),
        .\Not_Dual.gpio_Data_Out_reg[0] ({bus2ip_addr[0],bus2ip_addr[5],Q}),
        .Q(start2),
        .bus2ip_rnw_i_reg(bus2ip_rnw_i_reg_1),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg2(reg2),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(bus2ip_addr[5]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(bus2ip_addr[0]),
        .R(SR));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module m1_for_arty_a7_cm1_ecu_0_0_slave_attachment__parameterized0
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ,
    s_axi_rresp,
    Bus_RNW_reg_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    s_axi_bresp,
    Q,
    is_write_reg_0,
    is_read_reg_0,
    irpt_wrack,
    E,
    reset_trig0,
    sw_rst_cond,
    \cr_i_reg[2] ,
    Bus2IIC_WrCE,
    \bus2ip_addr_i_reg[3]_0 ,
    Bus2IIC_RdCE,
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ,
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_7_0 ,
    \s_axi_rdata_i_reg[7]_i_7_1 ,
    Tx_fifo_data,
    \s_axi_rdata_i_reg[7]_i_6_0 ,
    \s_axi_rdata_i_reg[7]_i_6_1 ,
    \s_axi_rdata_i[7]_i_8_0 ,
    \s_axi_rdata_i[7]_i_8_1 ,
    \s_axi_rdata_i[0]_i_2_0 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    sw_rst_cond_d1,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    Rc_addr,
    \s_axi_rdata_i_reg[7]_i_6_2 ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[7]_0 ,
    p_1_in8_in,
    \s_axi_rdata_i_reg[4]_i_2_0 ,
    p_1_in5_in,
    \s_axi_rdata_i_reg[5]_i_2_0 ,
    p_1_in2_in,
    \s_axi_rdata_i_reg[6]_i_2_0 ,
    p_1_in,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in17_in,
    p_1_in14_in,
    p_1_in11_in,
    ipif_glbl_irpt_enable_reg,
    \s_axi_rdata_i_reg[7]_i_6_3 ,
    \s_axi_rdata_i_reg[3]_0 ,
    Tx_addr,
    \s_axi_rdata_i[3]_i_2_0 ,
    \s_axi_rdata_i[3]_i_2_1 ,
    \s_axi_rdata_i_reg[2]_0 ,
    \s_axi_rdata_i[2]_i_2_0 ,
    \s_axi_rdata_i[1]_i_2_0 ,
    \s_axi_rdata_i[0]_i_2_1 ,
    s_axi_araddr,
    s_axi_awaddr,
    gpo,
    D);
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  output [0:0]s_axi_rresp;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output [0:0]s_axi_bresp;
  output [4:0]Q;
  output is_write_reg_0;
  output is_read_reg_0;
  output irpt_wrack;
  output [0:0]E;
  output reset_trig0;
  output sw_rst_cond;
  output [1:0]\cr_i_reg[2] ;
  output [11:0]Bus2IIC_WrCE;
  output \bus2ip_addr_i_reg[3]_0 ;
  output [0:0]Bus2IIC_RdCE;
  output \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ;
  output \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ;
  output [10:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_7_0 ;
  input [7:0]\s_axi_rdata_i_reg[7]_i_7_1 ;
  input [5:0]Tx_fifo_data;
  input [5:0]\s_axi_rdata_i_reg[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i_reg[7]_i_6_1 ;
  input [5:0]\s_axi_rdata_i[7]_i_8_0 ;
  input [4:0]\s_axi_rdata_i[7]_i_8_1 ;
  input [0:0]\s_axi_rdata_i[0]_i_2_0 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input sw_rst_cond_d1;
  input [5:0]s_axi_wdata;
  input \cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input [1:0]Rc_addr;
  input [4:0]\s_axi_rdata_i_reg[7]_i_6_2 ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input [7:0]\s_axi_rdata_i_reg[7]_0 ;
  input p_1_in8_in;
  input \s_axi_rdata_i_reg[4]_i_2_0 ;
  input p_1_in5_in;
  input \s_axi_rdata_i_reg[5]_i_2_0 ;
  input p_1_in2_in;
  input \s_axi_rdata_i_reg[6]_i_2_0 ;
  input p_1_in;
  input \s_axi_rdata_i_reg[7]_i_2_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in17_in;
  input p_1_in14_in;
  input p_1_in11_in;
  input ipif_glbl_irpt_enable_reg;
  input [3:0]\s_axi_rdata_i_reg[7]_i_6_3 ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input [0:3]Tx_addr;
  input [3:0]\s_axi_rdata_i[3]_i_2_0 ;
  input \s_axi_rdata_i[3]_i_2_1 ;
  input \s_axi_rdata_i_reg[2]_0 ;
  input \s_axi_rdata_i[2]_i_2_0 ;
  input \s_axi_rdata_i[1]_i_2_0 ;
  input \s_axi_rdata_i[0]_i_2_1 ;
  input [8:0]s_axi_araddr;
  input [8:0]s_axi_awaddr;
  input [0:0]gpo;
  input [1:0]D;

  wire AXI_Bus2IP_Reset;
  wire [24:31]AXI_IP2Bus_Data;
  wire AXI_IP2Bus_Error;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:8]Bus2IIC_Addr;
  wire [0:0]Bus2IIC_RdCE;
  wire [11:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_reg;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ;
  wire \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  wire \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire I_DECODER_n_34;
  wire [0:0]Intr2Bus_DBus;
  wire [4:0]Q;
  wire [1:0]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire [0:3]Tx_addr;
  wire [5:0]Tx_fifo_data;
  wire \bus2ip_addr_i[0]_i_1_n_0 ;
  wire \bus2ip_addr_i[1]_i_1_n_0 ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[7]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire \bus2ip_addr_i_reg[3]_0 ;
  wire bus2ip_rnw_i_reg_n_0;
  wire [1:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire [0:0]gpo;
  wire ipif_glbl_irpt_enable_reg;
  wire irpt_wrack;
  wire is_read_i_1_n_0;
  wire is_read_reg_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_0;
  wire is_write_reg_n_0;
  wire [1:0]p_0_out;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in14_in;
  wire p_1_in17_in;
  wire p_1_in2_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire [3:0]plusOp;
  wire reset_trig0;
  wire rst;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [10:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_11_n_0 ;
  wire [0:0]\s_axi_rdata_i[0]_i_2_0 ;
  wire \s_axi_rdata_i[0]_i_2_1 ;
  wire \s_axi_rdata_i[0]_i_2_n_0 ;
  wire \s_axi_rdata_i[0]_i_3_n_0 ;
  wire \s_axi_rdata_i[0]_i_5_n_0 ;
  wire \s_axi_rdata_i[0]_i_6_n_0 ;
  wire \s_axi_rdata_i[0]_i_7_n_0 ;
  wire \s_axi_rdata_i[0]_i_8_n_0 ;
  wire \s_axi_rdata_i[0]_i_9_n_0 ;
  wire \s_axi_rdata_i[1]_i_11_n_0 ;
  wire \s_axi_rdata_i[1]_i_2_0 ;
  wire \s_axi_rdata_i[1]_i_2_n_0 ;
  wire \s_axi_rdata_i[1]_i_3_n_0 ;
  wire \s_axi_rdata_i[1]_i_6_n_0 ;
  wire \s_axi_rdata_i[1]_i_7_n_0 ;
  wire \s_axi_rdata_i[1]_i_8_n_0 ;
  wire \s_axi_rdata_i[2]_i_2_0 ;
  wire \s_axi_rdata_i[2]_i_2_n_0 ;
  wire \s_axi_rdata_i[2]_i_3_n_0 ;
  wire \s_axi_rdata_i[2]_i_4_n_0 ;
  wire [3:0]\s_axi_rdata_i[3]_i_2_0 ;
  wire \s_axi_rdata_i[3]_i_2_1 ;
  wire \s_axi_rdata_i[3]_i_2_n_0 ;
  wire \s_axi_rdata_i[3]_i_3_n_0 ;
  wire \s_axi_rdata_i[3]_i_4_n_0 ;
  wire \s_axi_rdata_i[4]_i_5_n_0 ;
  wire \s_axi_rdata_i[4]_i_6_n_0 ;
  wire \s_axi_rdata_i[4]_i_8_n_0 ;
  wire \s_axi_rdata_i[4]_i_9_n_0 ;
  wire \s_axi_rdata_i[5]_i_5_n_0 ;
  wire \s_axi_rdata_i[5]_i_6_n_0 ;
  wire \s_axi_rdata_i[5]_i_8_n_0 ;
  wire \s_axi_rdata_i[5]_i_9_n_0 ;
  wire \s_axi_rdata_i[6]_i_5_n_0 ;
  wire \s_axi_rdata_i[6]_i_6_n_0 ;
  wire \s_axi_rdata_i[6]_i_8_n_0 ;
  wire \s_axi_rdata_i[6]_i_9_n_0 ;
  wire \s_axi_rdata_i[7]_i_11_n_0 ;
  wire \s_axi_rdata_i[7]_i_12_n_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_8_0 ;
  wire [4:0]\s_axi_rdata_i[7]_i_8_1 ;
  wire \s_axi_rdata_i[7]_i_8_n_0 ;
  wire \s_axi_rdata_i[7]_i_9_n_0 ;
  wire \s_axi_rdata_i[9]_i_6_n_0 ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[2]_0 ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4]_i_2_0 ;
  wire \s_axi_rdata_i_reg[4]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[4]_i_3_n_0 ;
  wire \s_axi_rdata_i_reg[4]_i_4_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_2_0 ;
  wire \s_axi_rdata_i_reg[5]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_3_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_4_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_2_0 ;
  wire \s_axi_rdata_i_reg[6]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_3_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_4_n_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_0 ;
  wire \s_axi_rdata_i_reg[7]_i_2_0 ;
  wire \s_axi_rdata_i_reg[7]_i_2_n_0 ;
  wire [5:0]\s_axi_rdata_i_reg[7]_i_6_0 ;
  wire [5:0]\s_axi_rdata_i_reg[7]_i_6_1 ;
  wire [4:0]\s_axi_rdata_i_reg[7]_i_6_2 ;
  wire [3:0]\s_axi_rdata_i_reg[7]_i_6_3 ;
  wire \s_axi_rdata_i_reg[7]_i_6_n_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_7_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_7_1 ;
  wire \s_axi_rdata_i_reg[7]_i_7_n_0 ;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [5:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire \state[1]_i_2_n_0 ;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  LUT6 #(
    .INIT(64'h44444F444F444F44)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(s_axi_wvalid),
        .I5(s_axi_awvalid),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(is_read_reg_0),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write_reg_0),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(is_read_reg_0),
        .I1(s_axi_rresp_i),
        .I2(s_axi_bresp_i),
        .I3(is_write_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 ));
  m1_for_arty_a7_cm1_ecu_0_0_address_decoder__parameterized0 I_DECODER
       (.AXI_IP2Bus_Error(AXI_IP2Bus_Error),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .AXI_IP2Bus_WrAck2_reg(bus2ip_rnw_i_reg_n_0),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .D({Intr2Bus_DBus,AXI_IP2Bus_Data[24],AXI_IP2Bus_Data[25],AXI_IP2Bus_Data[26],AXI_IP2Bus_Data[27],AXI_IP2Bus_Data[28],AXI_IP2Bus_Data[29],AXI_IP2Bus_Data[30],AXI_IP2Bus_Data[31]}),
        .E(E),
        .\FSM_onehot_state_reg[2] (I_DECODER_n_34),
        .\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]_0 (\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] ),
        .\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 (\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (is_read_reg_n_0),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (is_write_reg_n_0),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ({Bus2IIC_Addr[0],Bus2IIC_Addr[1],Q,Bus2IIC_Addr[7],Bus2IIC_Addr[8]}),
        .Q(start2),
        .\bus2ip_addr_i_reg[3] (\bus2ip_addr_i_reg[3]_0 ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .\cr_i_reg[2]_1 ({\s_axi_rdata_i[7]_i_8_0 [3],\s_axi_rdata_i[7]_i_8_0 [1]}),
        .\cr_i_reg[2]_2 (\cr_i_reg[2]_1 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .gpo(gpo),
        .ipif_glbl_irpt_enable_reg(ipif_glbl_irpt_enable_reg),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg_0),
        .is_write_reg(is_write_reg_0),
        .p_1_in(p_1_in),
        .p_1_in11_in(p_1_in11_in),
        .p_1_in14_in(p_1_in14_in),
        .p_1_in17_in(p_1_in17_in),
        .p_1_in2_in(p_1_in2_in),
        .p_1_in5_in(p_1_in5_in),
        .p_1_in8_in(p_1_in8_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready_INST_0_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .s_axi_bresp(s_axi_bresp),
        .\s_axi_bresp_i_reg[1] (s_axi_bresp_i),
        .\s_axi_rdata_i_reg[0] (\s_axi_rdata_i[0]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i[0]_i_3_n_0 ),
        .\s_axi_rdata_i_reg[0]_1 (\s_axi_rdata_i_reg[0]_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i[1]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i[1]_i_3_n_0 ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i[2]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i[3]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[4] (\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[5] (\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[6] (\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[7] (\s_axi_rdata_i_reg[7]_0 ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[8] (\s_axi_rdata_i[9]_i_6_n_0 ),
        .s_axi_wdata(s_axi_wdata),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[0]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[4]),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[5]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[6]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[7]),
        .O(\bus2ip_addr_i[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03020202)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_wvalid),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[8]),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[0]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[8]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[1]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[7]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[7]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(Bus2IIC_Addr[0]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_n_0),
        .R(rst));
  LUT5 #(
    .INIT(32'hB8BB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    is_write_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_bvalid_i_reg_0),
        .I4(s_axi_bready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_bresp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_34),
        .Q(s_axi_bresp),
        .R(rst));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bready),
        .I1(state[0]),
        .I2(state[1]),
        .I3(is_write_reg_0),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(rst));
  LUT5 #(
    .INIT(32'h00011101)) 
    \s_axi_rdata_i[0]_i_11 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Tx_fifo_data[0]),
        .I3(Q[3]),
        .I4(\s_axi_rdata_i_reg[7]_i_6_0 [0]),
        .O(\s_axi_rdata_i[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FFB0B0)) 
    \s_axi_rdata_i[0]_i_2 
       (.I0(\s_axi_rdata_i[0]_i_5_n_0 ),
        .I1(\s_axi_rdata_i_reg[7]_i_6_2 [0]),
        .I2(\s_axi_rdata_i[0]_i_6_n_0 ),
        .I3(\s_axi_rdata_i[0]_i_7_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\s_axi_rdata_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAAAA)) 
    \s_axi_rdata_i[0]_i_3 
       (.I0(\s_axi_rdata_i[0]_i_8_n_0 ),
        .I1(\s_axi_rdata_i_reg[7]_i_7_1 [0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\s_axi_rdata_i[0]_i_9_n_0 ),
        .O(\s_axi_rdata_i[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \s_axi_rdata_i[0]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .O(\s_axi_rdata_i[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \s_axi_rdata_i[0]_i_6 
       (.I0(Q[2]),
        .I1(\s_axi_rdata_i[7]_i_8_0 [0]),
        .I2(Q[4]),
        .I3(\s_axi_rdata_i[7]_i_8_1 [0]),
        .I4(Q[3]),
        .I5(\s_axi_rdata_i[0]_i_2_0 ),
        .O(\s_axi_rdata_i[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_7 
       (.I0(Tx_addr[0]),
        .I1(Q[3]),
        .I2(\s_axi_rdata_i[3]_i_2_0 [0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i[0]_i_2_1 ),
        .O(\s_axi_rdata_i[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1311131313111111)) 
    \s_axi_rdata_i[0]_i_8 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\s_axi_rdata_i_reg[7]_i_7_0 [0]),
        .I4(Q[3]),
        .I5(Rc_fifo_data[7]),
        .O(\s_axi_rdata_i[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200222)) 
    \s_axi_rdata_i[0]_i_9 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_1 [0]),
        .I4(Rc_addr[1]),
        .I5(\s_axi_rdata_i[0]_i_11_n_0 ),
        .O(\s_axi_rdata_i[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00011101)) 
    \s_axi_rdata_i[1]_i_11 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Tx_fifo_data[1]),
        .I3(Q[3]),
        .I4(\s_axi_rdata_i_reg[7]_i_6_0 [1]),
        .O(\s_axi_rdata_i[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0035)) 
    \s_axi_rdata_i[1]_i_2 
       (.I0(\s_axi_rdata_i_reg[1]_0 ),
        .I1(\s_axi_rdata_i[1]_i_6_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\s_axi_rdata_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAAAA)) 
    \s_axi_rdata_i[1]_i_3 
       (.I0(\s_axi_rdata_i[1]_i_7_n_0 ),
        .I1(\s_axi_rdata_i_reg[7]_i_7_1 [1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\s_axi_rdata_i[1]_i_8_n_0 ),
        .O(\s_axi_rdata_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[1]_i_6 
       (.I0(Tx_addr[1]),
        .I1(Q[3]),
        .I2(\s_axi_rdata_i[3]_i_2_0 [1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i[1]_i_2_0 ),
        .O(\s_axi_rdata_i[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1311131313111111)) 
    \s_axi_rdata_i[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\s_axi_rdata_i_reg[7]_i_7_0 [1]),
        .I4(Q[3]),
        .I5(Rc_fifo_data[6]),
        .O(\s_axi_rdata_i[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200222)) 
    \s_axi_rdata_i[1]_i_8 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_1 [1]),
        .I4(Rc_addr[0]),
        .I5(\s_axi_rdata_i[1]_i_11_n_0 ),
        .O(\s_axi_rdata_i[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axi_rdata_i[2]_i_2 
       (.I0(\s_axi_rdata_i[2]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\s_axi_rdata_i[2]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(\s_axi_rdata_i_reg[2]_0 ),
        .O(\s_axi_rdata_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \s_axi_rdata_i[2]_i_3 
       (.I0(Rc_fifo_data[5]),
        .I1(Q[3]),
        .I2(\s_axi_rdata_i_reg[7]_i_7_0 [2]),
        .I3(Q[2]),
        .I4(\s_axi_rdata_i_reg[7]_i_7_1 [2]),
        .I5(Q[4]),
        .O(\s_axi_rdata_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[2]_i_4 
       (.I0(Tx_addr[2]),
        .I1(Q[3]),
        .I2(\s_axi_rdata_i[3]_i_2_0 [2]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i[2]_i_2_0 ),
        .O(\s_axi_rdata_i[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axi_rdata_i[3]_i_2 
       (.I0(\s_axi_rdata_i[3]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\s_axi_rdata_i[3]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(\s_axi_rdata_i_reg[3]_0 ),
        .O(\s_axi_rdata_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \s_axi_rdata_i[3]_i_3 
       (.I0(Rc_fifo_data[4]),
        .I1(Q[3]),
        .I2(\s_axi_rdata_i_reg[7]_i_7_0 [3]),
        .I3(Q[2]),
        .I4(\s_axi_rdata_i_reg[7]_i_7_1 [3]),
        .I5(Q[4]),
        .O(\s_axi_rdata_i[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[3]_i_4 
       (.I0(Tx_addr[3]),
        .I1(Q[3]),
        .I2(\s_axi_rdata_i[3]_i_2_0 [3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i[3]_i_2_1 ),
        .O(\s_axi_rdata_i[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_5 
       (.I0(Q[4]),
        .I1(\s_axi_rdata_i_reg[7]_i_6_3 [0]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_2 [1]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i[4]_i_9_n_0 ),
        .O(\s_axi_rdata_i[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \s_axi_rdata_i[4]_i_6 
       (.I0(Q[4]),
        .I1(Tx_fifo_data[2]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_0 [2]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i_reg[7]_i_6_1 [2]),
        .O(\s_axi_rdata_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \s_axi_rdata_i[4]_i_8 
       (.I0(Q[4]),
        .I1(Rc_fifo_data[3]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_7_0 [4]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i_reg[7]_i_7_1 [4]),
        .O(\s_axi_rdata_i[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_9 
       (.I0(Q[3]),
        .I1(\s_axi_rdata_i[7]_i_8_0 [2]),
        .I2(Q[4]),
        .I3(\s_axi_rdata_i[7]_i_8_1 [1]),
        .O(\s_axi_rdata_i[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_5 
       (.I0(Q[4]),
        .I1(\s_axi_rdata_i_reg[7]_i_6_3 [1]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_2 [2]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i[5]_i_9_n_0 ),
        .O(\s_axi_rdata_i[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \s_axi_rdata_i[5]_i_6 
       (.I0(Q[4]),
        .I1(Tx_fifo_data[3]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_0 [3]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i_reg[7]_i_6_1 [3]),
        .O(\s_axi_rdata_i[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \s_axi_rdata_i[5]_i_8 
       (.I0(Q[4]),
        .I1(Rc_fifo_data[2]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_7_0 [5]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i_reg[7]_i_7_1 [5]),
        .O(\s_axi_rdata_i[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_9 
       (.I0(Q[3]),
        .I1(\s_axi_rdata_i[7]_i_8_0 [3]),
        .I2(Q[4]),
        .I3(\s_axi_rdata_i[7]_i_8_1 [2]),
        .O(\s_axi_rdata_i[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_5 
       (.I0(Q[4]),
        .I1(\s_axi_rdata_i_reg[7]_i_6_3 [2]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_2 [3]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i[6]_i_9_n_0 ),
        .O(\s_axi_rdata_i[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \s_axi_rdata_i[6]_i_6 
       (.I0(Q[4]),
        .I1(Tx_fifo_data[4]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_0 [4]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i_reg[7]_i_6_1 [4]),
        .O(\s_axi_rdata_i[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \s_axi_rdata_i[6]_i_8 
       (.I0(Q[4]),
        .I1(Rc_fifo_data[1]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_7_0 [6]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i_reg[7]_i_7_1 [6]),
        .O(\s_axi_rdata_i[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_9 
       (.I0(Q[3]),
        .I1(\s_axi_rdata_i[7]_i_8_0 [4]),
        .I2(Q[4]),
        .I3(\s_axi_rdata_i[7]_i_8_1 [3]),
        .O(\s_axi_rdata_i[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \s_axi_rdata_i[7]_i_11 
       (.I0(Q[4]),
        .I1(Rc_fifo_data[0]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_7_0 [7]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i_reg[7]_i_7_1 [7]),
        .O(\s_axi_rdata_i[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_12 
       (.I0(Q[3]),
        .I1(\s_axi_rdata_i[7]_i_8_0 [5]),
        .I2(Q[4]),
        .I3(\s_axi_rdata_i[7]_i_8_1 [4]),
        .O(\s_axi_rdata_i[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_8 
       (.I0(Q[4]),
        .I1(\s_axi_rdata_i_reg[7]_i_6_3 [3]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_2 [4]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i[7]_i_12_n_0 ),
        .O(\s_axi_rdata_i[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \s_axi_rdata_i[7]_i_9 
       (.I0(Q[4]),
        .I1(Tx_fifo_data[5]),
        .I2(Q[3]),
        .I3(\s_axi_rdata_i_reg[7]_i_6_0 [5]),
        .I4(Q[2]),
        .I5(\s_axi_rdata_i_reg[7]_i_6_1 [5]),
        .O(\s_axi_rdata_i[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_axi_rdata_i[9]_i_6 
       (.I0(Bus2IIC_Addr[7]),
        .I1(Bus2IIC_Addr[8]),
        .I2(Bus2IIC_Addr[1]),
        .O(\s_axi_rdata_i[9]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[31]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[30]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[29]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Intr2Bus_DBus),
        .Q(s_axi_rdata[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[28]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[27]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  MUXF8 \s_axi_rdata_i_reg[4]_i_2 
       (.I0(\s_axi_rdata_i_reg[4]_i_3_n_0 ),
        .I1(\s_axi_rdata_i_reg[4]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .S(Q[0]));
  MUXF7 \s_axi_rdata_i_reg[4]_i_3 
       (.I0(\s_axi_rdata_i[4]_i_5_n_0 ),
        .I1(\s_axi_rdata_i[4]_i_6_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_3_n_0 ),
        .S(Q[1]));
  MUXF7 \s_axi_rdata_i_reg[4]_i_4 
       (.I0(\s_axi_rdata_i_reg[4]_i_2_0 ),
        .I1(\s_axi_rdata_i[4]_i_8_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_4_n_0 ),
        .S(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[26]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  MUXF8 \s_axi_rdata_i_reg[5]_i_2 
       (.I0(\s_axi_rdata_i_reg[5]_i_3_n_0 ),
        .I1(\s_axi_rdata_i_reg[5]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .S(Q[0]));
  MUXF7 \s_axi_rdata_i_reg[5]_i_3 
       (.I0(\s_axi_rdata_i[5]_i_5_n_0 ),
        .I1(\s_axi_rdata_i[5]_i_6_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_3_n_0 ),
        .S(Q[1]));
  MUXF7 \s_axi_rdata_i_reg[5]_i_4 
       (.I0(\s_axi_rdata_i_reg[5]_i_2_0 ),
        .I1(\s_axi_rdata_i[5]_i_8_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_4_n_0 ),
        .S(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[25]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  MUXF8 \s_axi_rdata_i_reg[6]_i_2 
       (.I0(\s_axi_rdata_i_reg[6]_i_3_n_0 ),
        .I1(\s_axi_rdata_i_reg[6]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .S(Q[0]));
  MUXF7 \s_axi_rdata_i_reg[6]_i_3 
       (.I0(\s_axi_rdata_i[6]_i_5_n_0 ),
        .I1(\s_axi_rdata_i[6]_i_6_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_3_n_0 ),
        .S(Q[1]));
  MUXF7 \s_axi_rdata_i_reg[6]_i_4 
       (.I0(\s_axi_rdata_i_reg[6]_i_2_0 ),
        .I1(\s_axi_rdata_i[6]_i_8_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_4_n_0 ),
        .S(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[24]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  MUXF8 \s_axi_rdata_i_reg[7]_i_2 
       (.I0(\s_axi_rdata_i_reg[7]_i_6_n_0 ),
        .I1(\s_axi_rdata_i_reg[7]_i_7_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .S(Q[0]));
  MUXF7 \s_axi_rdata_i_reg[7]_i_6 
       (.I0(\s_axi_rdata_i[7]_i_8_n_0 ),
        .I1(\s_axi_rdata_i[7]_i_9_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_6_n_0 ),
        .S(Q[1]));
  MUXF7 \s_axi_rdata_i_reg[7]_i_7 
       (.I0(\s_axi_rdata_i_reg[7]_i_2_0 ),
        .I1(\s_axi_rdata_i[7]_i_11_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_7_n_0 ),
        .S(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[0]),
        .Q(s_axi_rdata[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[1]),
        .Q(s_axi_rdata[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rresp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Error),
        .Q(s_axi_rresp),
        .R(rst));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rready),
        .I1(state[1]),
        .I2(state[0]),
        .I3(is_read_reg_0),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h000F0008)) 
    start2_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'hFBF83B38)) 
    \state[0]_i_1 
       (.I0(is_write_reg_0),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_arvalid),
        .I4(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'hEECFEECC22CF22CC)) 
    \state[1]_i_1 
       (.I0(is_read_reg_0),
        .I1(state[1]),
        .I2(s_axi_arvalid),
        .I3(state[0]),
        .I4(\state[1]_i_2_n_0 ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module m1_for_arty_a7_cm1_ecu_0_0_slave_attachment__parameterized1
   (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    Bus_RNW_reg_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \dest_hsdata_ff_reg[0] ,
    \dest_hsdata_ff_reg[1] ,
    \dest_hsdata_ff_reg[2] ,
    \dest_hsdata_ff_reg[3] ,
    \dest_hsdata_ff_reg[4] ,
    \dest_hsdata_ff_reg[5] ,
    \dest_hsdata_ff_reg[6] ,
    \dest_hsdata_ff_reg[7] ,
    \dest_hsdata_ff_reg[8] ,
    \dest_hsdata_ff_reg[9] ,
    \dest_hsdata_ff_reg[10] ,
    \dest_hsdata_ff_reg[11] ,
    \dest_hsdata_ff_reg[12] ,
    \dest_hsdata_ff_reg[13] ,
    \dest_hsdata_ff_reg[14] ,
    \dest_hsdata_ff_reg[15] ,
    \dest_hsdata_ff_reg[16] ,
    \dest_hsdata_ff_reg[17] ,
    \dest_hsdata_ff_reg[18] ,
    \dest_hsdata_ff_reg[19] ,
    \dest_hsdata_ff_reg[20] ,
    \dest_hsdata_ff_reg[21] ,
    \dest_hsdata_ff_reg[22] ,
    \dest_hsdata_ff_reg[23] ,
    \dest_hsdata_ff_reg[24] ,
    \dest_hsdata_ff_reg[25] ,
    \dest_hsdata_ff_reg[26] ,
    \dest_hsdata_ff_reg[27] ,
    \dest_hsdata_ff_reg[28] ,
    \dest_hsdata_ff_reg[29] ,
    \dest_hsdata_ff_reg[30] ,
    D_0,
    is_write_reg_0,
    is_read_reg_0,
    pair0_Select,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    \dest_hsdata_ff_reg[10]_0 ,
    bus2ip_wrce,
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ,
    \dest_hsdata_ff_reg[10]_1 ,
    Bus_RNW_reg_reg_0,
    Bus_RNW_reg_reg_1,
    Bus_RNW_reg_reg_2,
    Bus_RNW_reg_reg_3,
    Bus_RNW_reg_reg_4,
    Bus_RNW_reg_reg_5,
    Bus_RNW_reg_reg_6,
    Bus_RNW_reg_reg_7,
    Bus_RNW_reg_reg_8,
    Bus_RNW_reg_reg_9,
    Bus_RNW_reg_reg_10,
    Bus_RNW_reg_reg_11,
    Bus_RNW_reg_reg_12,
    Bus_RNW_reg_reg_13,
    Bus_RNW_reg_reg_14,
    Bus_RNW_reg_reg_15,
    Bus_RNW_reg_reg_16,
    Bus_RNW_reg_reg_17,
    Bus_RNW_reg_reg_18,
    Bus_RNW_reg_reg_19,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ,
    \TCSR0_GENERATE[21].TCSR0_FF_I ,
    \TCSR0_GENERATE[22].TCSR0_FF_I ,
    \TCSR0_GENERATE[23].TCSR0_FF_I ,
    \TCSR0_GENERATE[24].TCSR0_FF_I ,
    \TCSR0_GENERATE[25].TCSR0_FF_I ,
    \TCSR0_GENERATE[26].TCSR0_FF_I ,
    \TCSR0_GENERATE[27].TCSR0_FF_I ,
    \TCSR0_GENERATE[28].TCSR0_FF_I ,
    \TCSR0_GENERATE[29].TCSR0_FF_I ,
    \TCSR0_GENERATE[30].TCSR0_FF_I ,
    \TCSR0_GENERATE[31].TCSR0_FF_I ,
    Bus_RNW_reg_reg_20,
    Bus_RNW_reg_reg_21,
    Bus_RNW_reg_reg_22,
    Bus_RNW_reg_reg_23,
    Bus_RNW_reg_reg_24,
    Bus_RNW_reg_reg_25,
    Bus_RNW_reg_reg_26,
    Bus_RNW_reg_reg_27,
    Bus_RNW_reg_reg_28,
    Bus_RNW_reg_reg_29,
    Bus_RNW_reg_reg_30,
    Bus_RNW_reg_reg_31,
    Bus_RNW_reg_reg_32,
    Bus_RNW_reg_reg_33,
    Bus_RNW_reg_reg_34,
    Bus_RNW_reg_reg_35,
    Bus_RNW_reg_reg_36,
    Bus_RNW_reg_reg_37,
    Bus_RNW_reg_reg_38,
    Bus_RNW_reg_reg_39,
    Bus_RNW_reg_reg_40,
    Bus_RNW_reg_reg_41,
    Bus_RNW_reg_reg_42,
    Bus_RNW_reg_reg_43,
    Bus_RNW_reg_reg_44,
    Bus_RNW_reg_reg_45,
    Bus_RNW_reg_reg_46,
    Bus_RNW_reg_reg_47,
    Bus_RNW_reg_reg_48,
    Bus_RNW_reg_reg_49,
    Bus_RNW_reg_reg_50,
    Bus_RNW_reg_reg_51,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ,
    s_axi_rdata,
    bus2ip_reset,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_wdata,
    counterReg_DBus_32,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    tCSR0_Reg,
    tCSR1_Reg,
    loadReg_DBus_32,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr,
    D_1,
    D);
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \dest_hsdata_ff_reg[0] ;
  output \dest_hsdata_ff_reg[1] ;
  output \dest_hsdata_ff_reg[2] ;
  output \dest_hsdata_ff_reg[3] ;
  output \dest_hsdata_ff_reg[4] ;
  output \dest_hsdata_ff_reg[5] ;
  output \dest_hsdata_ff_reg[6] ;
  output \dest_hsdata_ff_reg[7] ;
  output \dest_hsdata_ff_reg[8] ;
  output \dest_hsdata_ff_reg[9] ;
  output \dest_hsdata_ff_reg[10] ;
  output \dest_hsdata_ff_reg[11] ;
  output \dest_hsdata_ff_reg[12] ;
  output \dest_hsdata_ff_reg[13] ;
  output \dest_hsdata_ff_reg[14] ;
  output \dest_hsdata_ff_reg[15] ;
  output \dest_hsdata_ff_reg[16] ;
  output \dest_hsdata_ff_reg[17] ;
  output \dest_hsdata_ff_reg[18] ;
  output \dest_hsdata_ff_reg[19] ;
  output \dest_hsdata_ff_reg[20] ;
  output \dest_hsdata_ff_reg[21] ;
  output \dest_hsdata_ff_reg[22] ;
  output \dest_hsdata_ff_reg[23] ;
  output \dest_hsdata_ff_reg[24] ;
  output \dest_hsdata_ff_reg[25] ;
  output \dest_hsdata_ff_reg[26] ;
  output \dest_hsdata_ff_reg[27] ;
  output \dest_hsdata_ff_reg[28] ;
  output \dest_hsdata_ff_reg[29] ;
  output \dest_hsdata_ff_reg[30] ;
  output D_0;
  output is_write_reg_0;
  output is_read_reg_0;
  output pair0_Select;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  output \dest_hsdata_ff_reg[10]_0 ;
  output [1:0]bus2ip_wrce;
  output \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ;
  output \dest_hsdata_ff_reg[10]_1 ;
  output Bus_RNW_reg_reg_0;
  output Bus_RNW_reg_reg_1;
  output Bus_RNW_reg_reg_2;
  output Bus_RNW_reg_reg_3;
  output Bus_RNW_reg_reg_4;
  output Bus_RNW_reg_reg_5;
  output Bus_RNW_reg_reg_6;
  output Bus_RNW_reg_reg_7;
  output Bus_RNW_reg_reg_8;
  output Bus_RNW_reg_reg_9;
  output Bus_RNW_reg_reg_10;
  output Bus_RNW_reg_reg_11;
  output Bus_RNW_reg_reg_12;
  output Bus_RNW_reg_reg_13;
  output Bus_RNW_reg_reg_14;
  output Bus_RNW_reg_reg_15;
  output Bus_RNW_reg_reg_16;
  output Bus_RNW_reg_reg_17;
  output Bus_RNW_reg_reg_18;
  output Bus_RNW_reg_reg_19;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  output \TCSR0_GENERATE[21].TCSR0_FF_I ;
  output \TCSR0_GENERATE[22].TCSR0_FF_I ;
  output \TCSR0_GENERATE[23].TCSR0_FF_I ;
  output \TCSR0_GENERATE[24].TCSR0_FF_I ;
  output \TCSR0_GENERATE[25].TCSR0_FF_I ;
  output \TCSR0_GENERATE[26].TCSR0_FF_I ;
  output \TCSR0_GENERATE[27].TCSR0_FF_I ;
  output \TCSR0_GENERATE[28].TCSR0_FF_I ;
  output \TCSR0_GENERATE[29].TCSR0_FF_I ;
  output \TCSR0_GENERATE[30].TCSR0_FF_I ;
  output \TCSR0_GENERATE[31].TCSR0_FF_I ;
  output Bus_RNW_reg_reg_20;
  output Bus_RNW_reg_reg_21;
  output Bus_RNW_reg_reg_22;
  output Bus_RNW_reg_reg_23;
  output Bus_RNW_reg_reg_24;
  output Bus_RNW_reg_reg_25;
  output Bus_RNW_reg_reg_26;
  output Bus_RNW_reg_reg_27;
  output Bus_RNW_reg_reg_28;
  output Bus_RNW_reg_reg_29;
  output Bus_RNW_reg_reg_30;
  output Bus_RNW_reg_reg_31;
  output Bus_RNW_reg_reg_32;
  output Bus_RNW_reg_reg_33;
  output Bus_RNW_reg_reg_34;
  output Bus_RNW_reg_reg_35;
  output Bus_RNW_reg_reg_36;
  output Bus_RNW_reg_reg_37;
  output Bus_RNW_reg_reg_38;
  output Bus_RNW_reg_reg_39;
  output Bus_RNW_reg_reg_40;
  output Bus_RNW_reg_reg_41;
  output Bus_RNW_reg_reg_42;
  output Bus_RNW_reg_reg_43;
  output Bus_RNW_reg_reg_44;
  output Bus_RNW_reg_reg_45;
  output Bus_RNW_reg_reg_46;
  output Bus_RNW_reg_reg_47;
  output Bus_RNW_reg_reg_48;
  output Bus_RNW_reg_reg_49;
  output Bus_RNW_reg_reg_50;
  output Bus_RNW_reg_reg_51;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ;
  output [31:0]s_axi_rdata;
  input bus2ip_reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input [31:0]counterReg_DBus_32;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [20:31]tCSR0_Reg;
  input [21:31]tCSR1_Reg;
  input [31:0]loadReg_DBus_32;
  input s_axi_rready;
  input s_axi_bready;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;
  input D_1;
  input [31:0]D;

  wire Bus_RNW_reg_reg;
  wire Bus_RNW_reg_reg_0;
  wire Bus_RNW_reg_reg_1;
  wire Bus_RNW_reg_reg_10;
  wire Bus_RNW_reg_reg_11;
  wire Bus_RNW_reg_reg_12;
  wire Bus_RNW_reg_reg_13;
  wire Bus_RNW_reg_reg_14;
  wire Bus_RNW_reg_reg_15;
  wire Bus_RNW_reg_reg_16;
  wire Bus_RNW_reg_reg_17;
  wire Bus_RNW_reg_reg_18;
  wire Bus_RNW_reg_reg_19;
  wire Bus_RNW_reg_reg_2;
  wire Bus_RNW_reg_reg_20;
  wire Bus_RNW_reg_reg_21;
  wire Bus_RNW_reg_reg_22;
  wire Bus_RNW_reg_reg_23;
  wire Bus_RNW_reg_reg_24;
  wire Bus_RNW_reg_reg_25;
  wire Bus_RNW_reg_reg_26;
  wire Bus_RNW_reg_reg_27;
  wire Bus_RNW_reg_reg_28;
  wire Bus_RNW_reg_reg_29;
  wire Bus_RNW_reg_reg_3;
  wire Bus_RNW_reg_reg_30;
  wire Bus_RNW_reg_reg_31;
  wire Bus_RNW_reg_reg_32;
  wire Bus_RNW_reg_reg_33;
  wire Bus_RNW_reg_reg_34;
  wire Bus_RNW_reg_reg_35;
  wire Bus_RNW_reg_reg_36;
  wire Bus_RNW_reg_reg_37;
  wire Bus_RNW_reg_reg_38;
  wire Bus_RNW_reg_reg_39;
  wire Bus_RNW_reg_reg_4;
  wire Bus_RNW_reg_reg_40;
  wire Bus_RNW_reg_reg_41;
  wire Bus_RNW_reg_reg_42;
  wire Bus_RNW_reg_reg_43;
  wire Bus_RNW_reg_reg_44;
  wire Bus_RNW_reg_reg_45;
  wire Bus_RNW_reg_reg_46;
  wire Bus_RNW_reg_reg_47;
  wire Bus_RNW_reg_reg_48;
  wire Bus_RNW_reg_reg_49;
  wire Bus_RNW_reg_reg_5;
  wire Bus_RNW_reg_reg_50;
  wire Bus_RNW_reg_reg_51;
  wire Bus_RNW_reg_reg_6;
  wire Bus_RNW_reg_reg_7;
  wire Bus_RNW_reg_reg_8;
  wire Bus_RNW_reg_reg_9;
  wire [31:0]D;
  wire D_0;
  wire D_1;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ;
  wire [5:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire I_DECODER_n_112;
  wire I_DECODER_n_113;
  wire I_DECODER_n_36;
  wire I_DECODER_n_37;
  wire I_DECODER_n_38;
  wire I_DECODER_n_39;
  wire I_DECODER_n_40;
  wire \TCSR0_GENERATE[21].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[22].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[23].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[24].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[25].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[26].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[27].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[28].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[29].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[30].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[31].TCSR0_FF_I ;
  wire [0:2]bus2ip_addr;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire bus2ip_reset;
  wire bus2ip_rnw_i;
  wire [1:0]bus2ip_wrce;
  wire clear;
  wire [31:0]counterReg_DBus_32;
  wire \dest_hsdata_ff_reg[0] ;
  wire \dest_hsdata_ff_reg[10] ;
  wire \dest_hsdata_ff_reg[10]_0 ;
  wire \dest_hsdata_ff_reg[10]_1 ;
  wire \dest_hsdata_ff_reg[11] ;
  wire \dest_hsdata_ff_reg[12] ;
  wire \dest_hsdata_ff_reg[13] ;
  wire \dest_hsdata_ff_reg[14] ;
  wire \dest_hsdata_ff_reg[15] ;
  wire \dest_hsdata_ff_reg[16] ;
  wire \dest_hsdata_ff_reg[17] ;
  wire \dest_hsdata_ff_reg[18] ;
  wire \dest_hsdata_ff_reg[19] ;
  wire \dest_hsdata_ff_reg[1] ;
  wire \dest_hsdata_ff_reg[20] ;
  wire \dest_hsdata_ff_reg[21] ;
  wire \dest_hsdata_ff_reg[22] ;
  wire \dest_hsdata_ff_reg[23] ;
  wire \dest_hsdata_ff_reg[24] ;
  wire \dest_hsdata_ff_reg[25] ;
  wire \dest_hsdata_ff_reg[26] ;
  wire \dest_hsdata_ff_reg[27] ;
  wire \dest_hsdata_ff_reg[28] ;
  wire \dest_hsdata_ff_reg[29] ;
  wire \dest_hsdata_ff_reg[2] ;
  wire \dest_hsdata_ff_reg[30] ;
  wire \dest_hsdata_ff_reg[3] ;
  wire \dest_hsdata_ff_reg[4] ;
  wire \dest_hsdata_ff_reg[5] ;
  wire \dest_hsdata_ff_reg[6] ;
  wire \dest_hsdata_ff_reg[7] ;
  wire \dest_hsdata_ff_reg[8] ;
  wire \dest_hsdata_ff_reg[9] ;
  wire is_read_i_1_n_0;
  wire is_read_reg_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_0;
  wire is_write_reg_n_0;
  wire [31:0]loadReg_DBus_32;
  wire p_5_in;
  wire pair0_Select;
  wire [5:0]plusOp;
  wire rst;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_reg_0;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_reg_0;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;
  wire [20:31]tCSR0_Reg;
  wire [21:31]tCSR1_Reg;

  LUT6 #(
    .INIT(64'hFFFF007000700070)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_38),
        .Q(s_axi_rresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_37),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_36),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .O(plusOp[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .O(plusOp[5]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .R(clear));
  m1_for_arty_a7_cm1_ecu_0_0_address_decoder__parameterized1 I_DECODER
       (.Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .Bus_RNW_reg_reg_1(Bus_RNW_reg_reg_0),
        .Bus_RNW_reg_reg_10(Bus_RNW_reg_reg_9),
        .Bus_RNW_reg_reg_11(Bus_RNW_reg_reg_10),
        .Bus_RNW_reg_reg_12(Bus_RNW_reg_reg_11),
        .Bus_RNW_reg_reg_13(Bus_RNW_reg_reg_12),
        .Bus_RNW_reg_reg_14(Bus_RNW_reg_reg_13),
        .Bus_RNW_reg_reg_15(Bus_RNW_reg_reg_14),
        .Bus_RNW_reg_reg_16(Bus_RNW_reg_reg_15),
        .Bus_RNW_reg_reg_17(Bus_RNW_reg_reg_16),
        .Bus_RNW_reg_reg_18(Bus_RNW_reg_reg_17),
        .Bus_RNW_reg_reg_19(Bus_RNW_reg_reg_18),
        .Bus_RNW_reg_reg_2(Bus_RNW_reg_reg_1),
        .Bus_RNW_reg_reg_20(Bus_RNW_reg_reg_19),
        .Bus_RNW_reg_reg_21(Bus_RNW_reg_reg_20),
        .Bus_RNW_reg_reg_22(Bus_RNW_reg_reg_21),
        .Bus_RNW_reg_reg_23(Bus_RNW_reg_reg_22),
        .Bus_RNW_reg_reg_24(Bus_RNW_reg_reg_23),
        .Bus_RNW_reg_reg_25(Bus_RNW_reg_reg_24),
        .Bus_RNW_reg_reg_26(Bus_RNW_reg_reg_25),
        .Bus_RNW_reg_reg_27(Bus_RNW_reg_reg_26),
        .Bus_RNW_reg_reg_28(Bus_RNW_reg_reg_27),
        .Bus_RNW_reg_reg_29(Bus_RNW_reg_reg_28),
        .Bus_RNW_reg_reg_3(Bus_RNW_reg_reg_2),
        .Bus_RNW_reg_reg_30(Bus_RNW_reg_reg_29),
        .Bus_RNW_reg_reg_31(Bus_RNW_reg_reg_30),
        .Bus_RNW_reg_reg_32(Bus_RNW_reg_reg_31),
        .Bus_RNW_reg_reg_33(Bus_RNW_reg_reg_32),
        .Bus_RNW_reg_reg_34(Bus_RNW_reg_reg_33),
        .Bus_RNW_reg_reg_35(Bus_RNW_reg_reg_34),
        .Bus_RNW_reg_reg_36(Bus_RNW_reg_reg_35),
        .Bus_RNW_reg_reg_37(Bus_RNW_reg_reg_36),
        .Bus_RNW_reg_reg_38(Bus_RNW_reg_reg_37),
        .Bus_RNW_reg_reg_39(Bus_RNW_reg_reg_38),
        .Bus_RNW_reg_reg_4(Bus_RNW_reg_reg_3),
        .Bus_RNW_reg_reg_40(Bus_RNW_reg_reg_39),
        .Bus_RNW_reg_reg_41(Bus_RNW_reg_reg_40),
        .Bus_RNW_reg_reg_42(Bus_RNW_reg_reg_41),
        .Bus_RNW_reg_reg_43(Bus_RNW_reg_reg_42),
        .Bus_RNW_reg_reg_44(Bus_RNW_reg_reg_43),
        .Bus_RNW_reg_reg_45(Bus_RNW_reg_reg_44),
        .Bus_RNW_reg_reg_46(Bus_RNW_reg_reg_45),
        .Bus_RNW_reg_reg_47(Bus_RNW_reg_reg_46),
        .Bus_RNW_reg_reg_48(Bus_RNW_reg_reg_47),
        .Bus_RNW_reg_reg_49(Bus_RNW_reg_reg_48),
        .Bus_RNW_reg_reg_5(Bus_RNW_reg_reg_4),
        .Bus_RNW_reg_reg_50(Bus_RNW_reg_reg_49),
        .Bus_RNW_reg_reg_51(Bus_RNW_reg_reg_50),
        .Bus_RNW_reg_reg_52(Bus_RNW_reg_reg_51),
        .Bus_RNW_reg_reg_6(Bus_RNW_reg_reg_5),
        .Bus_RNW_reg_reg_7(Bus_RNW_reg_reg_6),
        .Bus_RNW_reg_reg_8(Bus_RNW_reg_reg_7),
        .Bus_RNW_reg_reg_9(Bus_RNW_reg_reg_8),
        .D({I_DECODER_n_36,I_DECODER_n_37,I_DECODER_n_38}),
        .D_0(D_0),
        .D_1(D_1),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_2 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 ),
        .\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0 (\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ),
        .\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0 ({bus2ip_addr[0],bus2ip_addr[1],bus2ip_addr[2]}),
        .Q({\FSM_onehot_state_reg_n_0_[3] ,s_axi_bresp_i,s_axi_rresp_i,\FSM_onehot_state_reg_n_0_[0] }),
        .\TCSR0_GENERATE[21].TCSR0_FF_I (\TCSR0_GENERATE[21].TCSR0_FF_I ),
        .\TCSR0_GENERATE[22].TCSR0_FF_I (\TCSR0_GENERATE[22].TCSR0_FF_I ),
        .\TCSR0_GENERATE[23].TCSR0_FF_I (\TCSR0_GENERATE[23].TCSR0_FF_I ),
        .\TCSR0_GENERATE[24].TCSR0_FF_I (\TCSR0_GENERATE[24].TCSR0_FF_I ),
        .\TCSR0_GENERATE[25].TCSR0_FF_I (\TCSR0_GENERATE[25].TCSR0_FF_I ),
        .\TCSR0_GENERATE[26].TCSR0_FF_I (\TCSR0_GENERATE[26].TCSR0_FF_I ),
        .\TCSR0_GENERATE[27].TCSR0_FF_I (\TCSR0_GENERATE[27].TCSR0_FF_I ),
        .\TCSR0_GENERATE[28].TCSR0_FF_I (\TCSR0_GENERATE[28].TCSR0_FF_I ),
        .\TCSR0_GENERATE[29].TCSR0_FF_I (\TCSR0_GENERATE[29].TCSR0_FF_I ),
        .\TCSR0_GENERATE[30].TCSR0_FF_I (\TCSR0_GENERATE[30].TCSR0_FF_I ),
        .\TCSR0_GENERATE[31].TCSR0_FF_I (\TCSR0_GENERATE[31].TCSR0_FF_I ),
        .bus2ip_rnw_i(bus2ip_rnw_i),
        .bus2ip_wrce(bus2ip_wrce),
        .counterReg_DBus_32(counterReg_DBus_32),
        .\dest_hsdata_ff_reg[0] (\dest_hsdata_ff_reg[0] ),
        .\dest_hsdata_ff_reg[10] (\dest_hsdata_ff_reg[10] ),
        .\dest_hsdata_ff_reg[10]_0 (\dest_hsdata_ff_reg[10]_0 ),
        .\dest_hsdata_ff_reg[10]_1 (\dest_hsdata_ff_reg[10]_1 ),
        .\dest_hsdata_ff_reg[11] (\dest_hsdata_ff_reg[11] ),
        .\dest_hsdata_ff_reg[12] (\dest_hsdata_ff_reg[12] ),
        .\dest_hsdata_ff_reg[13] (\dest_hsdata_ff_reg[13] ),
        .\dest_hsdata_ff_reg[14] (\dest_hsdata_ff_reg[14] ),
        .\dest_hsdata_ff_reg[15] (\dest_hsdata_ff_reg[15] ),
        .\dest_hsdata_ff_reg[16] (\dest_hsdata_ff_reg[16] ),
        .\dest_hsdata_ff_reg[17] (\dest_hsdata_ff_reg[17] ),
        .\dest_hsdata_ff_reg[18] (\dest_hsdata_ff_reg[18] ),
        .\dest_hsdata_ff_reg[19] (\dest_hsdata_ff_reg[19] ),
        .\dest_hsdata_ff_reg[1] (\dest_hsdata_ff_reg[1] ),
        .\dest_hsdata_ff_reg[20] (\dest_hsdata_ff_reg[20] ),
        .\dest_hsdata_ff_reg[21] (\dest_hsdata_ff_reg[21] ),
        .\dest_hsdata_ff_reg[22] (\dest_hsdata_ff_reg[22] ),
        .\dest_hsdata_ff_reg[23] (\dest_hsdata_ff_reg[23] ),
        .\dest_hsdata_ff_reg[24] (\dest_hsdata_ff_reg[24] ),
        .\dest_hsdata_ff_reg[25] (\dest_hsdata_ff_reg[25] ),
        .\dest_hsdata_ff_reg[26] (\dest_hsdata_ff_reg[26] ),
        .\dest_hsdata_ff_reg[27] (\dest_hsdata_ff_reg[27] ),
        .\dest_hsdata_ff_reg[28] (\dest_hsdata_ff_reg[28] ),
        .\dest_hsdata_ff_reg[29] (\dest_hsdata_ff_reg[29] ),
        .\dest_hsdata_ff_reg[2] (\dest_hsdata_ff_reg[2] ),
        .\dest_hsdata_ff_reg[30] (\dest_hsdata_ff_reg[30] ),
        .\dest_hsdata_ff_reg[3] (\dest_hsdata_ff_reg[3] ),
        .\dest_hsdata_ff_reg[4] (\dest_hsdata_ff_reg[4] ),
        .\dest_hsdata_ff_reg[5] (\dest_hsdata_ff_reg[5] ),
        .\dest_hsdata_ff_reg[6] (\dest_hsdata_ff_reg[6] ),
        .\dest_hsdata_ff_reg[7] (\dest_hsdata_ff_reg[7] ),
        .\dest_hsdata_ff_reg[8] (\dest_hsdata_ff_reg[8] ),
        .\dest_hsdata_ff_reg[9] (\dest_hsdata_ff_reg[9] ),
        .is_read_reg(is_read_reg_0),
        .is_write_reg(is_write_reg_0),
        .loadReg_DBus_32(loadReg_DBus_32),
        .m_valid_i_reg({I_DECODER_n_39,I_DECODER_n_40}),
        .p_5_in(p_5_in),
        .pair0_Select(pair0_Select),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(is_write_reg_n_0),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg_0),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(state),
        .s_axi_rvalid_i_reg_0(is_read_reg_n_0),
        .s_axi_rvalid_i_reg_1(s_axi_rvalid_i_reg_0),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready_INST_0_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .s_axi_wvalid(s_axi_wvalid),
        .start2(start2),
        .state1__2(state1__2),
        .\state_reg[0] (I_DECODER_n_112),
        .\state_reg[1] (I_DECODER_n_113),
        .tCSR0_Reg(tCSR0_Reg),
        .tCSR1_Reg(tCSR1_Reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(bus2ip_addr[2]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(bus2ip_addr[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(bus2ip_addr[0]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i),
        .R(rst));
  LUT5 #(
    .INIT(32'hAA3FAA00)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(state1__2),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    is_write_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    is_write_i_2
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid_i_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_reset),
        .Q(rst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_113),
        .Q(s_axi_bvalid_i_reg_0),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[0]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[10]),
        .Q(s_axi_rdata[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[11]),
        .Q(s_axi_rdata[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[12]),
        .Q(s_axi_rdata[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[13]),
        .Q(s_axi_rdata[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[14]),
        .Q(s_axi_rdata[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[15]),
        .Q(s_axi_rdata[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[16]),
        .Q(s_axi_rdata[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[17]),
        .Q(s_axi_rdata[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[18]),
        .Q(s_axi_rdata[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[19]),
        .Q(s_axi_rdata[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[1]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[20]),
        .Q(s_axi_rdata[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[21]),
        .Q(s_axi_rdata[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[22]),
        .Q(s_axi_rdata[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[23]),
        .Q(s_axi_rdata[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[24]),
        .Q(s_axi_rdata[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[25]),
        .Q(s_axi_rdata[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[26]),
        .Q(s_axi_rdata[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[27]),
        .Q(s_axi_rdata[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[28]),
        .Q(s_axi_rdata[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[29]),
        .Q(s_axi_rdata[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[2]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[30]),
        .Q(s_axi_rdata[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[31]),
        .Q(s_axi_rdata[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[3]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[4]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[5]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[6]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[7]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[8]),
        .Q(s_axi_rdata[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(D[9]),
        .Q(s_axi_rdata[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_112),
        .Q(s_axi_rvalid_i_reg_0),
        .R(rst));
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_40),
        .Q(state[0]),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_39),
        .Q(state[1]),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module m1_for_arty_a7_cm1_ecu_0_0_slave_attachment__parameterized2
   (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    s_axi_rresp,
    Bus_RNW_reg_reg,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_bresp,
    RESET_INTERCONNECT,
    s_axi_wready,
    fifo_wr,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ,
    reset_TX_FIFO,
    reset_RX_FIFO,
    s_axi_arready,
    Bus_RNW_reg_reg_0,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    bus2ip_rdce,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ,
    s_axi_rdata,
    bus2ip_reset,
    s_axi_aclk,
    Q,
    tx_Buffer_Full,
    s_axi_aresetn,
    tx_Buffer_Empty_Pre_reg,
    s_axi_wdata,
    s_axi_arvalid,
    out,
    rx_Buffer_Full,
    enable_interrupts,
    status_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr);
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  output [0:0]s_axi_rresp;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]s_axi_bresp;
  output RESET_INTERCONNECT;
  output s_axi_wready;
  output fifo_wr;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  output reset_TX_FIFO;
  output reset_RX_FIFO;
  output s_axi_arready;
  output Bus_RNW_reg_reg_0;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  output [0:0]bus2ip_rdce;
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ;
  output [7:0]s_axi_rdata;
  input bus2ip_reset;
  input s_axi_aclk;
  input [0:0]Q;
  input tx_Buffer_Full;
  input s_axi_aresetn;
  input [0:0]tx_Buffer_Empty_Pre_reg;
  input [2:0]s_axi_wdata;
  input s_axi_arvalid;
  input [7:0]out;
  input rx_Buffer_Full;
  input enable_interrupts;
  input [1:0]status_reg;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_rready;
  input [1:0]s_axi_awaddr;
  input [1:0]s_axi_araddr;

  wire Bus_RNW_reg_reg;
  wire Bus_RNW_reg_reg_0;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire I_DECODER_n_26;
  wire I_DECODER_n_27;
  wire I_DECODER_n_28;
  wire I_DECODER_n_4;
  wire I_DECODER_n_5;
  wire I_DECODER_n_6;
  wire [0:0]Q;
  wire RESET_INTERCONNECT;
  wire [0:7]SIn_DBus;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i_reg_n_0_[2] ;
  wire \bus2ip_addr_i_reg_n_0_[3] ;
  wire [0:0]bus2ip_rdce;
  wire bus2ip_reset;
  wire bus2ip_rnw_i;
  wire bus2ip_rnw_i_i_1_n_0;
  wire enable_interrupts;
  wire fifo_wr;
  wire ip2bus_error;
  wire [7:0]out;
  wire reset_RX_FIFO;
  wire reset_TX_FIFO;
  wire rst;
  wire rx_Buffer_Full;
  wire s_axi_aclk;
  wire [1:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [1:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bresp_i;
  wire s_axi_bvalid;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rresp_i;
  wire s_axi_rvalid;
  wire [2:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]status_reg;
  wire [0:0]tx_Buffer_Empty_Pre_reg;
  wire tx_Buffer_Full;

  LUT6 #(
    .INIT(64'h888888888FFF8888)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state[1]_i_2_n_0 ),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(s_axi_arvalid),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[1]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid),
        .O(\FSM_onehot_state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_6),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_5),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_4),
        .Q(s_axi_rresp_i),
        .R(rst));
  m1_for_arty_a7_cm1_ecu_0_0_address_decoder__parameterized2 I_DECODER
       (.Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .Bus_RNW_reg_reg_1(Bus_RNW_reg_reg_0),
        .D({I_DECODER_n_4,I_DECODER_n_5,I_DECODER_n_6}),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state[1]_i_2_n_0 ),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state[2]_i_2_n_0 ),
        .\FSM_onehot_state_reg[3] ({s_axi_rresp_i,s_axi_bresp_i,\FSM_onehot_state_reg_n_0_[1] ,\FSM_onehot_state_reg_n_0_[0] }),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0 ({SIn_DBus[0],SIn_DBus[1],SIn_DBus[2],SIn_DBus[3],SIn_DBus[4],SIn_DBus[5],SIn_DBus[6],SIn_DBus[7]}),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0 (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1 (\bus2ip_addr_i_reg_n_0_[2] ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_2 (\bus2ip_addr_i_reg_n_0_[3] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (I_DECODER_n_28),
        .Q(Q),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .bus2ip_rdce(bus2ip_rdce),
        .bus2ip_rnw_i(bus2ip_rnw_i),
        .enable_interrupts(enable_interrupts),
        .fifo_wr(fifo_wr),
        .ip2bus_error(ip2bus_error),
        .out(out),
        .reset_RX_FIFO(reset_RX_FIFO),
        .reset_TX_FIFO(reset_TX_FIFO),
        .rx_Buffer_Full(rx_Buffer_Full),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_i_reg(I_DECODER_n_27),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_i_reg(I_DECODER_n_26),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .start2(start2),
        .status_reg(status_reg),
        .tx_Buffer_Empty_Pre_reg(tx_Buffer_Empty_Pre_reg),
        .tx_Buffer_Full(tx_Buffer_Full));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(s_axi_araddr[0]),
        .I4(start2_i_1_n_0),
        .I5(\bus2ip_addr_i_reg_n_0_[2] ),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(s_axi_araddr[1]),
        .I4(start2_i_1_n_0),
        .I5(\bus2ip_addr_i_reg_n_0_[3] ),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[2] ),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[3] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'hFF7FF000)) 
    bus2ip_rnw_i_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(s_axi_arvalid),
        .I4(bus2ip_rnw_i),
        .O(bus2ip_rnw_i_i_1_n_0));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rnw_i_i_1_n_0),
        .Q(bus2ip_rnw_i),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_reset),
        .Q(rst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_bresp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_28),
        .Q(s_axi_bresp),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_27),
        .Q(s_axi_bvalid),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(SIn_DBus[7]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(SIn_DBus[6]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(SIn_DBus[5]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(SIn_DBus[4]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(SIn_DBus[3]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(SIn_DBus[2]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(SIn_DBus[1]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(SIn_DBus[0]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rresp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(ip2bus_error),
        .Q(s_axi_rresp),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_26),
        .Q(s_axi_rvalid),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'hF080)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(s_axi_arvalid),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "soft_reset" *) 
module m1_for_arty_a7_cm1_ecu_0_0_soft_reset
   (sw_rst_cond_d1,
    AXI_Bus2IP_Reset,
    ctrlFifoDin,
    SR,
    sw_rst_cond,
    s_axi_aclk,
    reset_trig0,
    s_axi_aresetn,
    s_axi_wdata,
    Tx_fifo_rst);
  output sw_rst_cond_d1;
  output AXI_Bus2IP_Reset;
  output [0:1]ctrlFifoDin;
  output [0:0]SR;
  input sw_rst_cond;
  input s_axi_aclk;
  input reset_trig0;
  input s_axi_aresetn;
  input [1:0]s_axi_wdata;
  input Tx_fifo_rst;

  wire AXI_Bus2IP_Reset;
  wire \RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_n_0 ;
  wire S;
  wire [0:0]SR;
  wire Tx_fifo_rst;
  wire [0:1]ctrlFifoDin;
  wire [1:3]flop_q_chain;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FIFO_RAM[0].SRL16E_I_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(SR),
        .I2(Tx_fifo_rst),
        .O(ctrlFifoDin[0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FIFO_RAM[1].SRL16E_I_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(SR),
        .I2(Tx_fifo_rst),
        .O(ctrlFifoDin[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \GPO_GEN.gpo_i[31]_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_n_0 ),
        .I1(s_axi_aresetn),
        .O(SR));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[0].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(S),
        .Q(flop_q_chain[1]),
        .R(AXI_Bus2IP_Reset));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[1].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[2]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[1].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[1]),
        .O(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[2].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[3]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[2].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[2]),
        .O(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[3].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ),
        .Q(\RESET_FLOPS[3].RST_FLOPS_n_0 ),
        .R(AXI_Bus2IP_Reset));
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[3].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[3]),
        .O(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ));
  FDRE reset_trig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_trig0),
        .Q(S),
        .R(AXI_Bus2IP_Reset));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(AXI_Bus2IP_Reset));
  FDRE sw_rst_cond_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sw_rst_cond),
        .Q(sw_rst_cond_d1),
        .R(AXI_Bus2IP_Reset));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_srl_fifo_f
   (tx_Buffer_Full,
    mux_Out,
    Q,
    tx_Start0,
    Interrupt0,
    s_axi_aclk,
    serial_Data_reg,
    serial_Data_reg_0,
    p_4_in,
    serial_Data_reg_1,
    fifo_Read,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Bus_RNW_reg,
    p_3_in,
    tx_Start,
    tx_DataBits,
    tx_Start_reg,
    tx_Buffer_Empty_Pre,
    enable_interrupts,
    rx_Data_Present_Pre,
    Interrupt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    s_axi_aresetn,
    fifo_wr,
    s_axi_wdata);
  output tx_Buffer_Full;
  output mux_Out;
  output [0:0]Q;
  output tx_Start0;
  output Interrupt0;
  input s_axi_aclk;
  input serial_Data_reg;
  input serial_Data_reg_0;
  input p_4_in;
  input serial_Data_reg_1;
  input fifo_Read;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input Bus_RNW_reg;
  input p_3_in;
  input tx_Start;
  input tx_DataBits;
  input tx_Start_reg;
  input tx_Buffer_Empty_Pre;
  input enable_interrupts;
  input rx_Data_Present_Pre;
  input [0:0]Interrupt_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input s_axi_aresetn;
  input fifo_wr;
  input [7:0]s_axi_wdata;

  wire Bus_RNW_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire Interrupt0;
  wire [0:0]Interrupt_reg;
  wire [0:0]Q;
  wire enable_interrupts;
  wire fifo_Read;
  wire fifo_wr;
  wire mux_Out;
  wire p_3_in;
  wire p_4_in;
  wire rx_Data_Present_Pre;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [7:0]s_axi_wdata;
  wire serial_Data_reg;
  wire serial_Data_reg_0;
  wire serial_Data_reg_1;
  wire tx_Buffer_Empty_Pre;
  wire tx_Buffer_Full;
  wire tx_DataBits;
  wire tx_Start;
  wire tx_Start0;
  wire tx_Start_reg;

  m1_for_arty_a7_cm1_ecu_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.Bus_RNW_reg(Bus_RNW_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Interrupt0(Interrupt0),
        .Interrupt_reg(Interrupt_reg),
        .Q(Q),
        .enable_interrupts(enable_interrupts),
        .fifo_Read(fifo_Read),
        .fifo_wr(fifo_wr),
        .mux_Out(mux_Out),
        .p_3_in(p_3_in),
        .p_4_in(p_4_in),
        .rx_Data_Present_Pre(rx_Data_Present_Pre),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .serial_Data_reg(serial_Data_reg),
        .serial_Data_reg_0(serial_Data_reg_0),
        .serial_Data_reg_1(serial_Data_reg_1),
        .tx_Buffer_Empty_Pre(tx_Buffer_Empty_Pre),
        .tx_Buffer_Full(tx_Buffer_Full),
        .tx_DataBits(tx_DataBits),
        .tx_Start(tx_Start),
        .tx_Start0(tx_Start0),
        .tx_Start_reg(tx_Start_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_srl_fifo_f_4
   (FIFO_Full_reg,
    \status_reg_reg[2] ,
    Q,
    out,
    s_axi_aclk,
    status_reg,
    clr_Status,
    fifo_Write,
    s_axi_aresetn,
    FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[0] ,
    valid_rx,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    in);
  output FIFO_Full_reg;
  output \status_reg_reg[2] ;
  output [0:0]Q;
  output [7:0]out;
  input s_axi_aclk;
  input [0:0]status_reg;
  input clr_Status;
  input fifo_Write;
  input s_axi_aresetn;
  input FIFO_Full_reg_0;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input valid_rx;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input [0:7]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]Q;
  wire clr_Status;
  wire fifo_Write;
  wire [0:7]in;
  wire [7:0]out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]status_reg;
  wire \status_reg_reg[2] ;
  wire valid_rx;

  m1_for_arty_a7_cm1_ecu_0_0_srl_fifo_rbu_f_5 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .Q(Q),
        .clr_Status(clr_Status),
        .fifo_Write(fifo_Write),
        .in(in),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .status_reg(status_reg),
        .\status_reg_reg[2] (\status_reg_reg[2] ),
        .valid_rx(valid_rx));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_srl_fifo_rbu_f
   (tx_Buffer_Full,
    mux_Out,
    Q,
    tx_Start0,
    Interrupt0,
    s_axi_aclk,
    serial_Data_reg,
    serial_Data_reg_0,
    p_4_in,
    serial_Data_reg_1,
    fifo_Read,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Bus_RNW_reg,
    p_3_in,
    tx_Start,
    tx_DataBits,
    tx_Start_reg,
    tx_Buffer_Empty_Pre,
    enable_interrupts,
    rx_Data_Present_Pre,
    Interrupt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    s_axi_aresetn,
    fifo_wr,
    s_axi_wdata);
  output tx_Buffer_Full;
  output mux_Out;
  output [0:0]Q;
  output tx_Start0;
  output Interrupt0;
  input s_axi_aclk;
  input serial_Data_reg;
  input serial_Data_reg_0;
  input p_4_in;
  input serial_Data_reg_1;
  input fifo_Read;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input Bus_RNW_reg;
  input p_3_in;
  input tx_Start;
  input tx_DataBits;
  input tx_Start_reg;
  input tx_Buffer_Empty_Pre;
  input enable_interrupts;
  input rx_Data_Present_Pre;
  input [0:0]Interrupt_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input s_axi_aresetn;
  input fifo_wr;
  input [7:0]s_axi_wdata;

  wire Bus_RNW_reg;
  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire Interrupt0;
  wire [0:0]Interrupt_reg;
  wire [0:0]Q;
  wire enable_interrupts;
  wire fifo_Read;
  wire fifo_full_p1;
  wire fifo_wr;
  wire mux_Out;
  wire p_3_in;
  wire p_4_in;
  wire rx_Data_Present_Pre;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [7:0]s_axi_wdata;
  wire serial_Data_reg;
  wire serial_Data_reg_0;
  wire serial_Data_reg_1;
  wire tx_Buffer_Empty_Pre;
  wire tx_Buffer_Full;
  wire tx_DataBits;
  wire tx_Start;
  wire tx_Start0;
  wire tx_Start_reg;

  m1_for_arty_a7_cm1_ecu_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.Bus_RNW_reg(Bus_RNW_reg),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Interrupt0(Interrupt0),
        .Interrupt_reg(Interrupt_reg),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SS(CNTR_INCR_DECR_ADDN_F_I_n_8),
        .enable_interrupts(enable_interrupts),
        .fifo_Read(fifo_Read),
        .fifo_full_p1(fifo_full_p1),
        .p_3_in(p_3_in),
        .rx_Data_Present_Pre(rx_Data_Present_Pre),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .tx_Buffer_Empty_Pre(tx_Buffer_Empty_Pre),
        .tx_Buffer_Full(tx_Buffer_Full),
        .tx_DataBits(tx_DataBits),
        .tx_Start(tx_Start),
        .tx_Start0(tx_Start0),
        .tx_Start_reg(tx_Start_reg));
  m1_for_arty_a7_cm1_ecu_0_0_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_wr(fifo_wr),
        .mux_Out(mux_Out),
        .p_4_in(p_4_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .serial_Data_reg(serial_Data_reg),
        .serial_Data_reg_0(serial_Data_reg_0),
        .serial_Data_reg_1(serial_Data_reg_1));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(tx_Buffer_Full),
        .R(CNTR_INCR_DECR_ADDN_F_I_n_8));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module m1_for_arty_a7_cm1_ecu_0_0_srl_fifo_rbu_f_5
   (FIFO_Full_reg_0,
    \status_reg_reg[2] ,
    Q,
    out,
    s_axi_aclk,
    status_reg,
    clr_Status,
    fifo_Write,
    s_axi_aresetn,
    FIFO_Full_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    valid_rx,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    in);
  output FIFO_Full_reg_0;
  output \status_reg_reg[2] ;
  output [0:0]Q;
  output [7:0]out;
  input s_axi_aclk;
  input [0:0]status_reg;
  input clr_Status;
  input fifo_Write;
  input s_axi_aresetn;
  input FIFO_Full_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input valid_rx;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input [0:7]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]Q;
  wire clr_Status;
  wire fifo_Write;
  wire fifo_full_p1;
  wire [0:7]in;
  wire [7:0]out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]status_reg;
  wire \status_reg_reg[2] ;
  wire valid_rx;

  m1_for_arty_a7_cm1_ecu_0_0_cntr_incr_decr_addn_f_6 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SS(CNTR_INCR_DECR_ADDN_F_I_n_6),
        .fifo_Write(fifo_Write),
        .fifo_full_p1(fifo_full_p1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .valid_rx(valid_rx));
  m1_for_arty_a7_cm1_ecu_0_0_dynshreg_f_7 DYNSHREG_F_I
       (.\INFERRED_GEN.data_reg[15][0]_srl16_0 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .fifo_Write(fifo_Write),
        .in(in),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .valid_rx(valid_rx));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(CNTR_INCR_DECR_ADDN_F_I_n_6));
  LUT5 #(
    .INIT(32'h32220000)) 
    \status_reg[2]_i_1 
       (.I0(status_reg),
        .I1(clr_Status),
        .I2(FIFO_Full_reg_0),
        .I3(fifo_Write),
        .I4(s_axi_aresetn),
        .O(\status_reg_reg[2] ));
endmodule

(* ORIG_REF_NAME = "tc_core" *) 
module m1_for_arty_a7_cm1_ecu_0_0_tc_core
   (D,
    loadReg_DBus_32,
    bus2ip_reset,
    counterReg_DBus_32,
    generateout0,
    generateout1,
    interrupt,
    tCSR0_Reg,
    tCSR1_Reg,
    D_0,
    pwm0,
    \s_axi_rdata_i_reg[31] ,
    \s_axi_rdata_i_reg[31]_0 ,
    \s_axi_rdata_i_reg[30] ,
    \s_axi_rdata_i_reg[30]_0 ,
    \s_axi_rdata_i_reg[29] ,
    \s_axi_rdata_i_reg[29]_0 ,
    \s_axi_rdata_i_reg[28] ,
    \s_axi_rdata_i_reg[28]_0 ,
    \s_axi_rdata_i_reg[27] ,
    \s_axi_rdata_i_reg[27]_0 ,
    \s_axi_rdata_i_reg[26] ,
    \s_axi_rdata_i_reg[26]_0 ,
    \s_axi_rdata_i_reg[25] ,
    \s_axi_rdata_i_reg[25]_0 ,
    \s_axi_rdata_i_reg[24] ,
    \s_axi_rdata_i_reg[24]_0 ,
    \s_axi_rdata_i_reg[23] ,
    \s_axi_rdata_i_reg[23]_0 ,
    \s_axi_rdata_i_reg[22] ,
    \s_axi_rdata_i_reg[22]_0 ,
    \s_axi_rdata_i_reg[21] ,
    \s_axi_rdata_i_reg[21]_0 ,
    \s_axi_rdata_i_reg[20] ,
    \s_axi_rdata_i_reg[20]_0 ,
    \s_axi_rdata_i_reg[19] ,
    \s_axi_rdata_i_reg[19]_0 ,
    \s_axi_rdata_i_reg[18] ,
    \s_axi_rdata_i_reg[18]_0 ,
    \s_axi_rdata_i_reg[17] ,
    \s_axi_rdata_i_reg[17]_0 ,
    \s_axi_rdata_i_reg[16] ,
    \s_axi_rdata_i_reg[16]_0 ,
    \s_axi_rdata_i_reg[15] ,
    \s_axi_rdata_i_reg[15]_0 ,
    \s_axi_rdata_i_reg[14] ,
    \s_axi_rdata_i_reg[14]_0 ,
    \s_axi_rdata_i_reg[13] ,
    \s_axi_rdata_i_reg[13]_0 ,
    \s_axi_rdata_i_reg[12] ,
    \s_axi_rdata_i_reg[12]_0 ,
    \s_axi_rdata_i_reg[11] ,
    \s_axi_rdata_i_reg[11]_0 ,
    \s_axi_rdata_i_reg[10] ,
    \s_axi_rdata_i_reg[10]_0 ,
    \s_axi_rdata_i_reg[9] ,
    \s_axi_rdata_i_reg[9]_0 ,
    \s_axi_rdata_i_reg[8] ,
    \s_axi_rdata_i_reg[8]_0 ,
    \s_axi_rdata_i_reg[7] ,
    \s_axi_rdata_i_reg[7]_0 ,
    \s_axi_rdata_i_reg[6] ,
    \s_axi_rdata_i_reg[6]_0 ,
    \s_axi_rdata_i_reg[5] ,
    \s_axi_rdata_i_reg[5]_0 ,
    \s_axi_rdata_i_reg[4] ,
    \s_axi_rdata_i_reg[4]_0 ,
    \s_axi_rdata_i_reg[3] ,
    \s_axi_rdata_i_reg[3]_0 ,
    \s_axi_rdata_i_reg[2] ,
    \s_axi_rdata_i_reg[2]_0 ,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 ,
    D_1,
    s_axi_aclk,
    \LOAD_REG_GEN[1].LOAD_REG_I ,
    \LOAD_REG_GEN[2].LOAD_REG_I ,
    \LOAD_REG_GEN[3].LOAD_REG_I ,
    \LOAD_REG_GEN[4].LOAD_REG_I ,
    \LOAD_REG_GEN[5].LOAD_REG_I ,
    \LOAD_REG_GEN[6].LOAD_REG_I ,
    \LOAD_REG_GEN[7].LOAD_REG_I ,
    \LOAD_REG_GEN[8].LOAD_REG_I ,
    \LOAD_REG_GEN[9].LOAD_REG_I ,
    \LOAD_REG_GEN[10].LOAD_REG_I ,
    \LOAD_REG_GEN[11].LOAD_REG_I ,
    \LOAD_REG_GEN[12].LOAD_REG_I ,
    \LOAD_REG_GEN[13].LOAD_REG_I ,
    \LOAD_REG_GEN[14].LOAD_REG_I ,
    \LOAD_REG_GEN[15].LOAD_REG_I ,
    \LOAD_REG_GEN[16].LOAD_REG_I ,
    \LOAD_REG_GEN[17].LOAD_REG_I ,
    \LOAD_REG_GEN[18].LOAD_REG_I ,
    \LOAD_REG_GEN[19].LOAD_REG_I ,
    \LOAD_REG_GEN[20].LOAD_REG_I ,
    \LOAD_REG_GEN[21].LOAD_REG_I ,
    \LOAD_REG_GEN[22].LOAD_REG_I ,
    \LOAD_REG_GEN[23].LOAD_REG_I ,
    \LOAD_REG_GEN[24].LOAD_REG_I ,
    \LOAD_REG_GEN[25].LOAD_REG_I ,
    \LOAD_REG_GEN[26].LOAD_REG_I ,
    \LOAD_REG_GEN[27].LOAD_REG_I ,
    \LOAD_REG_GEN[28].LOAD_REG_I ,
    \LOAD_REG_GEN[29].LOAD_REG_I ,
    \LOAD_REG_GEN[30].LOAD_REG_I ,
    \LOAD_REG_GEN[31].LOAD_REG_I ,
    bus2ip_wrce,
    s_axi_wdata,
    pair0_Select,
    \TCSR0_GENERATE[24].TCSR0_FF_I ,
    \TCSR1_GENERATE[24].TCSR1_FF_I ,
    READ_DONE0_I,
    \TCSR0_GENERATE[23].TCSR0_FF_I ,
    \TCSR1_GENERATE[23].TCSR1_FF_I ,
    s_axi_aresetn,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    Bus_RNW_reg,
    freeze,
    capturetrig0,
    capturetrig1);
  output [31:0]D;
  output [31:0]loadReg_DBus_32;
  output bus2ip_reset;
  output [31:0]counterReg_DBus_32;
  output generateout0;
  output generateout1;
  output interrupt;
  output [20:31]tCSR0_Reg;
  output [21:31]tCSR1_Reg;
  output D_0;
  output pwm0;
  input \s_axi_rdata_i_reg[31] ;
  input \s_axi_rdata_i_reg[31]_0 ;
  input \s_axi_rdata_i_reg[30] ;
  input \s_axi_rdata_i_reg[30]_0 ;
  input \s_axi_rdata_i_reg[29] ;
  input \s_axi_rdata_i_reg[29]_0 ;
  input \s_axi_rdata_i_reg[28] ;
  input \s_axi_rdata_i_reg[28]_0 ;
  input \s_axi_rdata_i_reg[27] ;
  input \s_axi_rdata_i_reg[27]_0 ;
  input \s_axi_rdata_i_reg[26] ;
  input \s_axi_rdata_i_reg[26]_0 ;
  input \s_axi_rdata_i_reg[25] ;
  input \s_axi_rdata_i_reg[25]_0 ;
  input \s_axi_rdata_i_reg[24] ;
  input \s_axi_rdata_i_reg[24]_0 ;
  input \s_axi_rdata_i_reg[23] ;
  input \s_axi_rdata_i_reg[23]_0 ;
  input \s_axi_rdata_i_reg[22] ;
  input \s_axi_rdata_i_reg[22]_0 ;
  input \s_axi_rdata_i_reg[21] ;
  input \s_axi_rdata_i_reg[21]_0 ;
  input \s_axi_rdata_i_reg[20] ;
  input \s_axi_rdata_i_reg[20]_0 ;
  input \s_axi_rdata_i_reg[19] ;
  input \s_axi_rdata_i_reg[19]_0 ;
  input \s_axi_rdata_i_reg[18] ;
  input \s_axi_rdata_i_reg[18]_0 ;
  input \s_axi_rdata_i_reg[17] ;
  input \s_axi_rdata_i_reg[17]_0 ;
  input \s_axi_rdata_i_reg[16] ;
  input \s_axi_rdata_i_reg[16]_0 ;
  input \s_axi_rdata_i_reg[15] ;
  input \s_axi_rdata_i_reg[15]_0 ;
  input \s_axi_rdata_i_reg[14] ;
  input \s_axi_rdata_i_reg[14]_0 ;
  input \s_axi_rdata_i_reg[13] ;
  input \s_axi_rdata_i_reg[13]_0 ;
  input \s_axi_rdata_i_reg[12] ;
  input \s_axi_rdata_i_reg[12]_0 ;
  input \s_axi_rdata_i_reg[11] ;
  input \s_axi_rdata_i_reg[11]_0 ;
  input \s_axi_rdata_i_reg[10] ;
  input \s_axi_rdata_i_reg[10]_0 ;
  input \s_axi_rdata_i_reg[9] ;
  input \s_axi_rdata_i_reg[9]_0 ;
  input \s_axi_rdata_i_reg[8] ;
  input \s_axi_rdata_i_reg[8]_0 ;
  input \s_axi_rdata_i_reg[7] ;
  input \s_axi_rdata_i_reg[7]_0 ;
  input \s_axi_rdata_i_reg[6] ;
  input \s_axi_rdata_i_reg[6]_0 ;
  input \s_axi_rdata_i_reg[5] ;
  input \s_axi_rdata_i_reg[5]_0 ;
  input \s_axi_rdata_i_reg[4] ;
  input \s_axi_rdata_i_reg[4]_0 ;
  input \s_axi_rdata_i_reg[3] ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input \s_axi_rdata_i_reg[2] ;
  input \s_axi_rdata_i_reg[2]_0 ;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;
  input D_1;
  input s_axi_aclk;
  input \LOAD_REG_GEN[1].LOAD_REG_I ;
  input \LOAD_REG_GEN[2].LOAD_REG_I ;
  input \LOAD_REG_GEN[3].LOAD_REG_I ;
  input \LOAD_REG_GEN[4].LOAD_REG_I ;
  input \LOAD_REG_GEN[5].LOAD_REG_I ;
  input \LOAD_REG_GEN[6].LOAD_REG_I ;
  input \LOAD_REG_GEN[7].LOAD_REG_I ;
  input \LOAD_REG_GEN[8].LOAD_REG_I ;
  input \LOAD_REG_GEN[9].LOAD_REG_I ;
  input \LOAD_REG_GEN[10].LOAD_REG_I ;
  input \LOAD_REG_GEN[11].LOAD_REG_I ;
  input \LOAD_REG_GEN[12].LOAD_REG_I ;
  input \LOAD_REG_GEN[13].LOAD_REG_I ;
  input \LOAD_REG_GEN[14].LOAD_REG_I ;
  input \LOAD_REG_GEN[15].LOAD_REG_I ;
  input \LOAD_REG_GEN[16].LOAD_REG_I ;
  input \LOAD_REG_GEN[17].LOAD_REG_I ;
  input \LOAD_REG_GEN[18].LOAD_REG_I ;
  input \LOAD_REG_GEN[19].LOAD_REG_I ;
  input \LOAD_REG_GEN[20].LOAD_REG_I ;
  input \LOAD_REG_GEN[21].LOAD_REG_I ;
  input \LOAD_REG_GEN[22].LOAD_REG_I ;
  input \LOAD_REG_GEN[23].LOAD_REG_I ;
  input \LOAD_REG_GEN[24].LOAD_REG_I ;
  input \LOAD_REG_GEN[25].LOAD_REG_I ;
  input \LOAD_REG_GEN[26].LOAD_REG_I ;
  input \LOAD_REG_GEN[27].LOAD_REG_I ;
  input \LOAD_REG_GEN[28].LOAD_REG_I ;
  input \LOAD_REG_GEN[29].LOAD_REG_I ;
  input \LOAD_REG_GEN[30].LOAD_REG_I ;
  input \LOAD_REG_GEN[31].LOAD_REG_I ;
  input [1:0]bus2ip_wrce;
  input [9:0]s_axi_wdata;
  input pair0_Select;
  input \TCSR0_GENERATE[24].TCSR0_FF_I ;
  input \TCSR1_GENERATE[24].TCSR1_FF_I ;
  input READ_DONE0_I;
  input \TCSR0_GENERATE[23].TCSR0_FF_I ;
  input \TCSR1_GENERATE[23].TCSR1_FF_I ;
  input s_axi_aresetn;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  input Bus_RNW_reg;
  input freeze;
  input capturetrig0;
  input capturetrig1;

  wire Bus_RNW_reg;
  wire CE;
  wire [31:0]D;
  wire D_0;
  wire D_1;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \LOAD_REG_GEN[10].LOAD_REG_I ;
  wire \LOAD_REG_GEN[11].LOAD_REG_I ;
  wire \LOAD_REG_GEN[12].LOAD_REG_I ;
  wire \LOAD_REG_GEN[13].LOAD_REG_I ;
  wire \LOAD_REG_GEN[14].LOAD_REG_I ;
  wire \LOAD_REG_GEN[15].LOAD_REG_I ;
  wire \LOAD_REG_GEN[16].LOAD_REG_I ;
  wire \LOAD_REG_GEN[17].LOAD_REG_I ;
  wire \LOAD_REG_GEN[18].LOAD_REG_I ;
  wire \LOAD_REG_GEN[19].LOAD_REG_I ;
  wire \LOAD_REG_GEN[1].LOAD_REG_I ;
  wire \LOAD_REG_GEN[20].LOAD_REG_I ;
  wire \LOAD_REG_GEN[21].LOAD_REG_I ;
  wire \LOAD_REG_GEN[22].LOAD_REG_I ;
  wire \LOAD_REG_GEN[23].LOAD_REG_I ;
  wire \LOAD_REG_GEN[24].LOAD_REG_I ;
  wire \LOAD_REG_GEN[25].LOAD_REG_I ;
  wire \LOAD_REG_GEN[26].LOAD_REG_I ;
  wire \LOAD_REG_GEN[27].LOAD_REG_I ;
  wire \LOAD_REG_GEN[28].LOAD_REG_I ;
  wire \LOAD_REG_GEN[29].LOAD_REG_I ;
  wire \LOAD_REG_GEN[2].LOAD_REG_I ;
  wire \LOAD_REG_GEN[30].LOAD_REG_I ;
  wire \LOAD_REG_GEN[31].LOAD_REG_I ;
  wire \LOAD_REG_GEN[3].LOAD_REG_I ;
  wire \LOAD_REG_GEN[4].LOAD_REG_I ;
  wire \LOAD_REG_GEN[5].LOAD_REG_I ;
  wire \LOAD_REG_GEN[6].LOAD_REG_I ;
  wire \LOAD_REG_GEN[7].LOAD_REG_I ;
  wire \LOAD_REG_GEN[8].LOAD_REG_I ;
  wire \LOAD_REG_GEN[9].LOAD_REG_I ;
  wire R;
  wire READ_DONE0_I;
  wire \TCSR0_GENERATE[23].TCSR0_FF_I ;
  wire \TCSR0_GENERATE[24].TCSR0_FF_I ;
  wire \TCSR1_GENERATE[23].TCSR1_FF_I ;
  wire \TCSR1_GENERATE[24].TCSR1_FF_I ;
  wire TIMER_CONTROL_I_n_29;
  wire TIMER_CONTROL_I_n_32;
  wire TIMER_CONTROL_I_n_33;
  wire bus2ip_reset;
  wire [1:0]bus2ip_wrce;
  wire capturetrig0;
  wire capturetrig1;
  wire [31:0]counterReg_DBus_32;
  wire [0:0]counter_TC;
  wire freeze;
  wire generateOutPre00;
  wire generateout0;
  wire generateout1;
  wire interrupt;
  wire [31:0]loadReg_DBus_32;
  wire [1:1]load_Counter_Reg;
  wire p_0_in;
  wire pair0_Select;
  wire pwm0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[10] ;
  wire \s_axi_rdata_i_reg[10]_0 ;
  wire \s_axi_rdata_i_reg[11] ;
  wire \s_axi_rdata_i_reg[11]_0 ;
  wire \s_axi_rdata_i_reg[12] ;
  wire \s_axi_rdata_i_reg[12]_0 ;
  wire \s_axi_rdata_i_reg[13] ;
  wire \s_axi_rdata_i_reg[13]_0 ;
  wire \s_axi_rdata_i_reg[14] ;
  wire \s_axi_rdata_i_reg[14]_0 ;
  wire \s_axi_rdata_i_reg[15] ;
  wire \s_axi_rdata_i_reg[15]_0 ;
  wire \s_axi_rdata_i_reg[16] ;
  wire \s_axi_rdata_i_reg[16]_0 ;
  wire \s_axi_rdata_i_reg[17] ;
  wire \s_axi_rdata_i_reg[17]_0 ;
  wire \s_axi_rdata_i_reg[18] ;
  wire \s_axi_rdata_i_reg[18]_0 ;
  wire \s_axi_rdata_i_reg[19] ;
  wire \s_axi_rdata_i_reg[19]_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[20] ;
  wire \s_axi_rdata_i_reg[20]_0 ;
  wire \s_axi_rdata_i_reg[21] ;
  wire \s_axi_rdata_i_reg[21]_0 ;
  wire \s_axi_rdata_i_reg[22] ;
  wire \s_axi_rdata_i_reg[22]_0 ;
  wire \s_axi_rdata_i_reg[23] ;
  wire \s_axi_rdata_i_reg[23]_0 ;
  wire \s_axi_rdata_i_reg[24] ;
  wire \s_axi_rdata_i_reg[24]_0 ;
  wire \s_axi_rdata_i_reg[25] ;
  wire \s_axi_rdata_i_reg[25]_0 ;
  wire \s_axi_rdata_i_reg[26] ;
  wire \s_axi_rdata_i_reg[26]_0 ;
  wire \s_axi_rdata_i_reg[27] ;
  wire \s_axi_rdata_i_reg[27]_0 ;
  wire \s_axi_rdata_i_reg[28] ;
  wire \s_axi_rdata_i_reg[28]_0 ;
  wire \s_axi_rdata_i_reg[29] ;
  wire \s_axi_rdata_i_reg[29]_0 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[2]_0 ;
  wire \s_axi_rdata_i_reg[30] ;
  wire \s_axi_rdata_i_reg[30]_0 ;
  wire \s_axi_rdata_i_reg[31] ;
  wire \s_axi_rdata_i_reg[31]_0 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[4]_0 ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[5]_0 ;
  wire \s_axi_rdata_i_reg[6] ;
  wire \s_axi_rdata_i_reg[6]_0 ;
  wire \s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire \s_axi_rdata_i_reg[8] ;
  wire \s_axi_rdata_i_reg[8]_0 ;
  wire \s_axi_rdata_i_reg[9] ;
  wire \s_axi_rdata_i_reg[9]_0 ;
  wire [9:0]s_axi_wdata;
  wire [20:31]tCSR0_Reg;
  wire [21:31]tCSR1_Reg;

  m1_for_arty_a7_cm1_ecu_0_0_count_module COUNTER_0_I
       (.CE(CE),
        .D_1(D_1),
        .\INFERRED_GEN.icount_out_reg[0] (TIMER_CONTROL_I_n_29),
        .\LOAD_REG_GEN[10].LOAD_REG_I_0 (\LOAD_REG_GEN[10].LOAD_REG_I ),
        .\LOAD_REG_GEN[11].LOAD_REG_I_0 (\LOAD_REG_GEN[11].LOAD_REG_I ),
        .\LOAD_REG_GEN[12].LOAD_REG_I_0 (\LOAD_REG_GEN[12].LOAD_REG_I ),
        .\LOAD_REG_GEN[13].LOAD_REG_I_0 (\LOAD_REG_GEN[13].LOAD_REG_I ),
        .\LOAD_REG_GEN[14].LOAD_REG_I_0 (\LOAD_REG_GEN[14].LOAD_REG_I ),
        .\LOAD_REG_GEN[15].LOAD_REG_I_0 (\LOAD_REG_GEN[15].LOAD_REG_I ),
        .\LOAD_REG_GEN[16].LOAD_REG_I_0 (\LOAD_REG_GEN[16].LOAD_REG_I ),
        .\LOAD_REG_GEN[17].LOAD_REG_I_0 (\LOAD_REG_GEN[17].LOAD_REG_I ),
        .\LOAD_REG_GEN[18].LOAD_REG_I_0 (\LOAD_REG_GEN[18].LOAD_REG_I ),
        .\LOAD_REG_GEN[19].LOAD_REG_I_0 (\LOAD_REG_GEN[19].LOAD_REG_I ),
        .\LOAD_REG_GEN[1].LOAD_REG_I_0 (\LOAD_REG_GEN[1].LOAD_REG_I ),
        .\LOAD_REG_GEN[20].LOAD_REG_I_0 (\LOAD_REG_GEN[20].LOAD_REG_I ),
        .\LOAD_REG_GEN[21].LOAD_REG_I_0 (\LOAD_REG_GEN[21].LOAD_REG_I ),
        .\LOAD_REG_GEN[22].LOAD_REG_I_0 (\LOAD_REG_GEN[22].LOAD_REG_I ),
        .\LOAD_REG_GEN[23].LOAD_REG_I_0 (\LOAD_REG_GEN[23].LOAD_REG_I ),
        .\LOAD_REG_GEN[24].LOAD_REG_I_0 (\LOAD_REG_GEN[24].LOAD_REG_I ),
        .\LOAD_REG_GEN[25].LOAD_REG_I_0 (\LOAD_REG_GEN[25].LOAD_REG_I ),
        .\LOAD_REG_GEN[26].LOAD_REG_I_0 (\LOAD_REG_GEN[26].LOAD_REG_I ),
        .\LOAD_REG_GEN[27].LOAD_REG_I_0 (\LOAD_REG_GEN[27].LOAD_REG_I ),
        .\LOAD_REG_GEN[28].LOAD_REG_I_0 (\LOAD_REG_GEN[28].LOAD_REG_I ),
        .\LOAD_REG_GEN[29].LOAD_REG_I_0 (\LOAD_REG_GEN[29].LOAD_REG_I ),
        .\LOAD_REG_GEN[2].LOAD_REG_I_0 (\LOAD_REG_GEN[2].LOAD_REG_I ),
        .\LOAD_REG_GEN[30].LOAD_REG_I_0 (\LOAD_REG_GEN[30].LOAD_REG_I ),
        .\LOAD_REG_GEN[31].LOAD_REG_I_0 (\LOAD_REG_GEN[31].LOAD_REG_I ),
        .\LOAD_REG_GEN[3].LOAD_REG_I_0 (\LOAD_REG_GEN[3].LOAD_REG_I ),
        .\LOAD_REG_GEN[4].LOAD_REG_I_0 (\LOAD_REG_GEN[4].LOAD_REG_I ),
        .\LOAD_REG_GEN[5].LOAD_REG_I_0 (\LOAD_REG_GEN[5].LOAD_REG_I ),
        .\LOAD_REG_GEN[6].LOAD_REG_I_0 (\LOAD_REG_GEN[6].LOAD_REG_I ),
        .\LOAD_REG_GEN[7].LOAD_REG_I_0 (\LOAD_REG_GEN[7].LOAD_REG_I ),
        .\LOAD_REG_GEN[8].LOAD_REG_I_0 (\LOAD_REG_GEN[8].LOAD_REG_I ),
        .\LOAD_REG_GEN[9].LOAD_REG_I_0 (\LOAD_REG_GEN[9].LOAD_REG_I ),
        .RESET_TIMER(bus2ip_reset),
        .S(TIMER_CONTROL_I_n_33),
        .counterReg_DBus_32(counterReg_DBus_32),
        .counter_TC(counter_TC),
        .generateOutPre00(generateOutPre00),
        .loadReg_DBus_32(loadReg_DBus_32),
        .load_Counter_Reg(load_Counter_Reg),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    PWM_FF_I
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(TIMER_CONTROL_I_n_32),
        .Q(pwm0),
        .R(R));
  m1_for_arty_a7_cm1_ecu_0_0_mux_onehot_f READ_MUX_I
       (.D(D),
        .\s_axi_rdata_i_reg[0] (\s_axi_rdata_i_reg[0] ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0]_0 ),
        .\s_axi_rdata_i_reg[10] (\s_axi_rdata_i_reg[10] ),
        .\s_axi_rdata_i_reg[10]_0 (\s_axi_rdata_i_reg[10]_0 ),
        .\s_axi_rdata_i_reg[11] (\s_axi_rdata_i_reg[11] ),
        .\s_axi_rdata_i_reg[11]_0 (\s_axi_rdata_i_reg[11]_0 ),
        .\s_axi_rdata_i_reg[12] (\s_axi_rdata_i_reg[12] ),
        .\s_axi_rdata_i_reg[12]_0 (\s_axi_rdata_i_reg[12]_0 ),
        .\s_axi_rdata_i_reg[13] (\s_axi_rdata_i_reg[13] ),
        .\s_axi_rdata_i_reg[13]_0 (\s_axi_rdata_i_reg[13]_0 ),
        .\s_axi_rdata_i_reg[14] (\s_axi_rdata_i_reg[14] ),
        .\s_axi_rdata_i_reg[14]_0 (\s_axi_rdata_i_reg[14]_0 ),
        .\s_axi_rdata_i_reg[15] (\s_axi_rdata_i_reg[15] ),
        .\s_axi_rdata_i_reg[15]_0 (\s_axi_rdata_i_reg[15]_0 ),
        .\s_axi_rdata_i_reg[16] (\s_axi_rdata_i_reg[16] ),
        .\s_axi_rdata_i_reg[16]_0 (\s_axi_rdata_i_reg[16]_0 ),
        .\s_axi_rdata_i_reg[17] (\s_axi_rdata_i_reg[17] ),
        .\s_axi_rdata_i_reg[17]_0 (\s_axi_rdata_i_reg[17]_0 ),
        .\s_axi_rdata_i_reg[18] (\s_axi_rdata_i_reg[18] ),
        .\s_axi_rdata_i_reg[18]_0 (\s_axi_rdata_i_reg[18]_0 ),
        .\s_axi_rdata_i_reg[19] (\s_axi_rdata_i_reg[19] ),
        .\s_axi_rdata_i_reg[19]_0 (\s_axi_rdata_i_reg[19]_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i_reg[1]_0 ),
        .\s_axi_rdata_i_reg[20] (\s_axi_rdata_i_reg[20] ),
        .\s_axi_rdata_i_reg[20]_0 (\s_axi_rdata_i_reg[20]_0 ),
        .\s_axi_rdata_i_reg[21] (\s_axi_rdata_i_reg[21] ),
        .\s_axi_rdata_i_reg[21]_0 (\s_axi_rdata_i_reg[21]_0 ),
        .\s_axi_rdata_i_reg[22] (\s_axi_rdata_i_reg[22] ),
        .\s_axi_rdata_i_reg[22]_0 (\s_axi_rdata_i_reg[22]_0 ),
        .\s_axi_rdata_i_reg[23] (\s_axi_rdata_i_reg[23] ),
        .\s_axi_rdata_i_reg[23]_0 (\s_axi_rdata_i_reg[23]_0 ),
        .\s_axi_rdata_i_reg[24] (\s_axi_rdata_i_reg[24] ),
        .\s_axi_rdata_i_reg[24]_0 (\s_axi_rdata_i_reg[24]_0 ),
        .\s_axi_rdata_i_reg[25] (\s_axi_rdata_i_reg[25] ),
        .\s_axi_rdata_i_reg[25]_0 (\s_axi_rdata_i_reg[25]_0 ),
        .\s_axi_rdata_i_reg[26] (\s_axi_rdata_i_reg[26] ),
        .\s_axi_rdata_i_reg[26]_0 (\s_axi_rdata_i_reg[26]_0 ),
        .\s_axi_rdata_i_reg[27] (\s_axi_rdata_i_reg[27] ),
        .\s_axi_rdata_i_reg[27]_0 (\s_axi_rdata_i_reg[27]_0 ),
        .\s_axi_rdata_i_reg[28] (\s_axi_rdata_i_reg[28] ),
        .\s_axi_rdata_i_reg[28]_0 (\s_axi_rdata_i_reg[28]_0 ),
        .\s_axi_rdata_i_reg[29] (\s_axi_rdata_i_reg[29] ),
        .\s_axi_rdata_i_reg[29]_0 (\s_axi_rdata_i_reg[29]_0 ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i_reg[2] ),
        .\s_axi_rdata_i_reg[2]_0 (\s_axi_rdata_i_reg[2]_0 ),
        .\s_axi_rdata_i_reg[30] (\s_axi_rdata_i_reg[30] ),
        .\s_axi_rdata_i_reg[30]_0 (\s_axi_rdata_i_reg[30]_0 ),
        .\s_axi_rdata_i_reg[31] (\s_axi_rdata_i_reg[31] ),
        .\s_axi_rdata_i_reg[31]_0 (\s_axi_rdata_i_reg[31]_0 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i_reg[3]_0 ),
        .\s_axi_rdata_i_reg[4] (\s_axi_rdata_i_reg[4] ),
        .\s_axi_rdata_i_reg[4]_0 (\s_axi_rdata_i_reg[4]_0 ),
        .\s_axi_rdata_i_reg[5] (\s_axi_rdata_i_reg[5] ),
        .\s_axi_rdata_i_reg[5]_0 (\s_axi_rdata_i_reg[5]_0 ),
        .\s_axi_rdata_i_reg[6] (\s_axi_rdata_i_reg[6] ),
        .\s_axi_rdata_i_reg[6]_0 (\s_axi_rdata_i_reg[6]_0 ),
        .\s_axi_rdata_i_reg[7] (\s_axi_rdata_i_reg[7] ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7]_0 ),
        .\s_axi_rdata_i_reg[8] (\s_axi_rdata_i_reg[8] ),
        .\s_axi_rdata_i_reg[8]_0 (\s_axi_rdata_i_reg[8]_0 ),
        .\s_axi_rdata_i_reg[9] (\s_axi_rdata_i_reg[9] ),
        .\s_axi_rdata_i_reg[9]_0 (\s_axi_rdata_i_reg[9]_0 ));
  m1_for_arty_a7_cm1_ecu_0_0_timer_control TIMER_CONTROL_I
       (.Bus_RNW_reg(Bus_RNW_reg),
        .CE(CE),
        .D_0(D_0),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .GenerateOut0_reg_0(TIMER_CONTROL_I_n_32),
        .R(R),
        .READ_DONE0_I_0(READ_DONE0_I),
        .S(TIMER_CONTROL_I_n_33),
        .\TCSR0_GENERATE[20].TCSR0_FF_I_0 (tCSR0_Reg[20]),
        .\TCSR0_GENERATE[23].TCSR0_FF_I_0 (\TCSR0_GENERATE[23].TCSR0_FF_I ),
        .\TCSR0_GENERATE[24].TCSR0_FF_I_0 (TIMER_CONTROL_I_n_29),
        .\TCSR0_GENERATE[24].TCSR0_FF_I_1 (\TCSR0_GENERATE[24].TCSR0_FF_I ),
        .\TCSR1_GENERATE[23].TCSR1_FF_I_0 (\TCSR1_GENERATE[23].TCSR1_FF_I ),
        .\TCSR1_GENERATE[24].TCSR1_FF_I_0 (\TCSR1_GENERATE[24].TCSR1_FF_I ),
        .\TCSR1_GENERATE[31].TCSR1_FF_I_0 (bus2ip_reset),
        .bus2ip_wrce(bus2ip_wrce),
        .capturetrig0(capturetrig0),
        .capturetrig1(capturetrig1),
        .counterReg_DBus_32(counterReg_DBus_32[1]),
        .counter_TC(counter_TC),
        .freeze(freeze),
        .generateOutPre00(generateOutPre00),
        .generateout0(generateout0),
        .generateout1(generateout1),
        .interrupt(interrupt),
        .load_Counter_Reg(load_Counter_Reg),
        .p_0_in(p_0_in),
        .pair0_Select(pair0_Select),
        .pwm0(pwm0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .tCSR0_Reg({tCSR0_Reg[21],tCSR0_Reg[22],tCSR0_Reg[23],tCSR0_Reg[24],tCSR0_Reg[25],tCSR0_Reg[26],tCSR0_Reg[27],tCSR0_Reg[28],tCSR0_Reg[29],tCSR0_Reg[30],tCSR0_Reg[31]}),
        .tCSR1_Reg(tCSR1_Reg));
endmodule

(* ORIG_REF_NAME = "timer_control" *) 
module m1_for_arty_a7_cm1_ecu_0_0_timer_control
   (p_0_in,
    generateout0,
    generateout1,
    interrupt,
    \TCSR0_GENERATE[20].TCSR0_FF_I_0 ,
    tCSR0_Reg,
    tCSR1_Reg,
    D_0,
    CE,
    \TCSR0_GENERATE[24].TCSR0_FF_I_0 ,
    load_Counter_Reg,
    R,
    GenerateOut0_reg_0,
    S,
    \TCSR1_GENERATE[31].TCSR1_FF_I_0 ,
    counter_TC,
    s_axi_aclk,
    generateOutPre00,
    bus2ip_wrce,
    s_axi_wdata,
    pair0_Select,
    \TCSR0_GENERATE[24].TCSR0_FF_I_1 ,
    \TCSR1_GENERATE[24].TCSR1_FF_I_0 ,
    READ_DONE0_I_0,
    \TCSR0_GENERATE[23].TCSR0_FF_I_0 ,
    \TCSR1_GENERATE[23].TCSR1_FF_I_0 ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    Bus_RNW_reg,
    pwm0,
    counterReg_DBus_32,
    freeze,
    capturetrig0,
    capturetrig1);
  output p_0_in;
  output generateout0;
  output generateout1;
  output interrupt;
  output \TCSR0_GENERATE[20].TCSR0_FF_I_0 ;
  output [10:0]tCSR0_Reg;
  output [21:31]tCSR1_Reg;
  output D_0;
  output CE;
  output \TCSR0_GENERATE[24].TCSR0_FF_I_0 ;
  output [0:0]load_Counter_Reg;
  output R;
  output GenerateOut0_reg_0;
  output [0:0]S;
  input \TCSR1_GENERATE[31].TCSR1_FF_I_0 ;
  input [0:0]counter_TC;
  input s_axi_aclk;
  input generateOutPre00;
  input [1:0]bus2ip_wrce;
  input [9:0]s_axi_wdata;
  input pair0_Select;
  input \TCSR0_GENERATE[24].TCSR0_FF_I_1 ;
  input \TCSR1_GENERATE[24].TCSR1_FF_I_0 ;
  input READ_DONE0_I_0;
  input \TCSR0_GENERATE[23].TCSR0_FF_I_0 ;
  input \TCSR1_GENERATE[23].TCSR1_FF_I_0 ;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  input Bus_RNW_reg;
  input pwm0;
  input [0:0]counterReg_DBus_32;
  input freeze;
  input capturetrig0;
  input capturetrig1;

  wire Bus_RNW_reg;
  wire CE;
  wire D_0;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire GenerateOut00;
  wire GenerateOut0_reg_0;
  wire GenerateOut10;
  wire \INFERRED_GEN.icount_out[31]_i_4_n_0 ;
  wire Interrupt0;
  wire Load_Counter_Reg354_in;
  wire R;
  wire READ_DONE0_I_0;
  wire READ_DONE0_I_i_3_n_0;
  wire R_0;
  wire [0:0]S;
  wire \TCSR0_GENERATE[20].TCSR0_FF_I_0 ;
  wire \TCSR0_GENERATE[23].TCSR0_FF_I_0 ;
  wire \TCSR0_GENERATE[23].TCSR0_FF_I_i_2_n_0 ;
  wire \TCSR0_GENERATE[24].TCSR0_FF_I_0 ;
  wire \TCSR0_GENERATE[24].TCSR0_FF_I_1 ;
  wire \TCSR1_GENERATE[23].TCSR1_FF_I_0 ;
  wire \TCSR1_GENERATE[23].TCSR1_FF_I_i_2_n_0 ;
  wire \TCSR1_GENERATE[24].TCSR1_FF_I_0 ;
  wire \TCSR1_GENERATE[31].TCSR1_FF_I_0 ;
  wire [1:0]bus2ip_wrce;
  wire captureTrig0_d;
  wire captureTrig0_d0;
  wire captureTrig0_d2;
  wire captureTrig0_pulse_d1;
  wire captureTrig0_pulse_d2;
  wire captureTrig1_d;
  wire captureTrig1_d0;
  wire captureTrig1_d2;
  wire capturetrig0;
  wire capturetrig1;
  wire [0:0]counterReg_DBus_32;
  wire [0:0]counter_TC;
  wire counter_TC_Reg2;
  wire freeze;
  wire generateOutPre0;
  wire generateOutPre00;
  wire generateout0;
  wire generateout1;
  wire interrupt;
  wire [0:0]load_Counter_Reg;
  wire p_0_in;
  wire p_30_in;
  wire p_46_in;
  wire pair0_Select;
  wire pwm0;
  wire s_axi_aclk;
  wire [9:0]s_axi_wdata;
  wire [10:0]tCSR0_Reg;
  wire [21:31]tCSR1_Reg;

  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h40)) 
    GenerateOut0_i_2
       (.I0(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .I1(tCSR0_Reg[2]),
        .I2(generateOutPre0),
        .O(GenerateOut00));
  FDRE GenerateOut0_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GenerateOut00),
        .Q(generateout0),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h80)) 
    GenerateOut1_i_1
       (.I0(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .I1(tCSR0_Reg[2]),
        .I2(generateOutPre0),
        .O(GenerateOut10));
  FDRE GenerateOut1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GenerateOut10),
        .Q(generateout1),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000E0000)) 
    \INFERRED_GEN.icount_out[31]_i_3 
       (.I0(tCSR0_Reg[4]),
        .I1(tCSR0_Reg[9]),
        .I2(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .I3(tCSR0_Reg[0]),
        .I4(counter_TC),
        .I5(tCSR0_Reg[5]),
        .O(load_Counter_Reg));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \INFERRED_GEN.icount_out[31]_i_4 
       (.I0(tCSR0_Reg[4]),
        .I1(tCSR0_Reg[9]),
        .I2(tCSR0_Reg[0]),
        .I3(counter_TC),
        .I4(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .O(\INFERRED_GEN.icount_out[31]_i_4_n_0 ));
  m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_8 INPUT_DOUBLE_REGS
       (.captureTrig0_d0(captureTrig0_d0),
        .capturetrig0(capturetrig0),
        .s_axi_aclk(s_axi_aclk),
        .tCSR0_Reg(tCSR0_Reg[3]));
  m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_9 INPUT_DOUBLE_REGS2
       (.captureTrig1_d0(captureTrig1_d0),
        .capturetrig1(capturetrig1),
        .s_axi_aclk(s_axi_aclk),
        .tCSR1_Reg(tCSR1_Reg[28]));
  m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0_10 INPUT_DOUBLE_REGS3
       (.\INFERRED_GEN.icount_out_reg[0] (\INFERRED_GEN.icount_out[31]_i_4_n_0 ),
        .\INFERRED_GEN.icount_out_reg[0]_0 (tCSR0_Reg[7]),
        .Load_Counter_Reg354_in(Load_Counter_Reg354_in),
        .S(S),
        .\TCSR0_GENERATE[24].TCSR0_FF_I (\TCSR0_GENERATE[24].TCSR0_FF_I_0 ),
        .counterReg_DBus_32(counterReg_DBus_32),
        .counter_TC(counter_TC),
        .freeze(freeze),
        .icount_out0_carry_i_5_0(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .icount_out0_carry_i_5_1(tCSR0_Reg[0]),
        .load_Counter_Reg(load_Counter_Reg),
        .s_axi_aclk(s_axi_aclk),
        .tCSR0_Reg(tCSR0_Reg[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    Interrupt_i_1
       (.I0(tCSR1_Reg[25]),
        .I1(tCSR1_Reg[23]),
        .I2(tCSR0_Reg[6]),
        .I3(tCSR0_Reg[8]),
        .O(Interrupt0));
  FDRE Interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Interrupt0),
        .Q(interrupt),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  LUT5 #(
    .INIT(32'hFF22F222)) 
    \LOAD_REG_GEN[0].LOAD_REG_I_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I1(Bus_RNW_reg),
        .I2(tCSR0_Reg[4]),
        .I3(p_30_in),
        .I4(D_0),
        .O(CE));
  LUT6 #(
    .INIT(64'hEEEE222A00000000)) 
    \LOAD_REG_GEN[0].LOAD_REG_I_i_3 
       (.I0(p_46_in),
        .I1(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .I2(counter_TC),
        .I3(p_0_in),
        .I4(READ_DONE0_I_i_3_n_0),
        .I5(tCSR0_Reg[0]),
        .O(p_30_in));
  LUT3 #(
    .INIT(8'hF1)) 
    PWM_FF_I_i_1
       (.I0(tCSR1_Reg[22]),
        .I1(tCSR0_Reg[9]),
        .I2(generateout1),
        .O(R));
  LUT2 #(
    .INIT(4'hE)) 
    PWM_FF_I_i_2
       (.I0(generateout0),
        .I1(pwm0),
        .O(GenerateOut0_reg_0));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    READ_DONE0_I
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(READ_DONE0_I_0),
        .Q(D_0),
        .R(R_0));
  LUT6 #(
    .INIT(64'hAA00AA00ABFFAA00)) 
    READ_DONE0_I_i_1
       (.I0(READ_DONE0_I_i_3_n_0),
        .I1(p_0_in),
        .I2(counter_TC),
        .I3(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .I4(captureTrig0_d),
        .I5(captureTrig0_d2),
        .O(R_0));
  LUT3 #(
    .INIT(8'hE0)) 
    READ_DONE0_I_i_3
       (.I0(captureTrig0_pulse_d2),
        .I1(captureTrig0_pulse_d1),
        .I2(counter_TC_Reg2),
        .O(READ_DONE0_I_i_3_n_0));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[20].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[9]),
        .Q(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[21].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(pair0_Select),
        .D(s_axi_wdata[8]),
        .Q(tCSR0_Reg[10]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[22].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[7]),
        .Q(tCSR0_Reg[9]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[23].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCSR0_GENERATE[23].TCSR0_FF_I_i_2_n_0 ),
        .Q(tCSR0_Reg[8]),
        .R(\TCSR0_GENERATE[23].TCSR0_FF_I_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF888F8888)) 
    \TCSR0_GENERATE[23].TCSR0_FF_I_i_2 
       (.I0(p_30_in),
        .I1(tCSR0_Reg[7]),
        .I2(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .I3(tCSR0_Reg[0]),
        .I4(generateOutPre0),
        .I5(tCSR0_Reg[8]),
        .O(\TCSR0_GENERATE[23].TCSR0_FF_I_i_2_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[24].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(pair0_Select),
        .D(\TCSR0_GENERATE[24].TCSR0_FF_I_1 ),
        .Q(tCSR0_Reg[7]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[25].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[6]),
        .Q(tCSR0_Reg[6]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[26].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[5]),
        .Q(tCSR0_Reg[5]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[27].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[4]),
        .Q(tCSR0_Reg[4]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[28].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[3]),
        .Q(tCSR0_Reg[3]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[29].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[2]),
        .Q(tCSR0_Reg[2]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[30].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[1]),
        .Q(tCSR0_Reg[1]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR0_GENERATE[31].TCSR0_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[1]),
        .D(s_axi_wdata[0]),
        .Q(tCSR0_Reg[0]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[21].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(pair0_Select),
        .D(s_axi_wdata[8]),
        .Q(tCSR1_Reg[21]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[22].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[0]),
        .D(s_axi_wdata[7]),
        .Q(tCSR1_Reg[22]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[23].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCSR1_GENERATE[23].TCSR1_FF_I_i_2_n_0 ),
        .Q(tCSR1_Reg[23]),
        .R(\TCSR1_GENERATE[23].TCSR1_FF_I_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \TCSR1_GENERATE[23].TCSR1_FF_I_i_2 
       (.I0(tCSR1_Reg[24]),
        .I1(\TCSR0_GENERATE[20].TCSR0_FF_I_0 ),
        .I2(captureTrig1_d2),
        .I3(tCSR1_Reg[31]),
        .I4(captureTrig1_d),
        .I5(tCSR1_Reg[23]),
        .O(\TCSR1_GENERATE[23].TCSR1_FF_I_i_2_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[24].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(pair0_Select),
        .D(\TCSR1_GENERATE[24].TCSR1_FF_I_0 ),
        .Q(tCSR1_Reg[24]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[25].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[0]),
        .D(s_axi_wdata[6]),
        .Q(tCSR1_Reg[25]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[26].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[0]),
        .D(s_axi_wdata[5]),
        .Q(tCSR1_Reg[26]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[27].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[0]),
        .D(s_axi_wdata[4]),
        .Q(tCSR1_Reg[27]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[28].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[0]),
        .D(s_axi_wdata[3]),
        .Q(tCSR1_Reg[28]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[29].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[0]),
        .D(s_axi_wdata[2]),
        .Q(tCSR1_Reg[29]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[30].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[0]),
        .D(s_axi_wdata[1]),
        .Q(tCSR1_Reg[30]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \TCSR1_GENERATE[31].TCSR1_FF_I 
       (.C(s_axi_aclk),
        .CE(bus2ip_wrce[0]),
        .D(s_axi_wdata[0]),
        .Q(tCSR1_Reg[31]),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  FDRE captureTrig0_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(captureTrig0_d),
        .Q(captureTrig0_d2),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  FDRE captureTrig0_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(captureTrig0_d0),
        .Q(captureTrig0_d),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    captureTrig0_pulse_d1_i_1
       (.I0(captureTrig0_d),
        .I1(captureTrig0_d2),
        .O(p_46_in));
  FDRE captureTrig0_pulse_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_46_in),
        .Q(captureTrig0_pulse_d1),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  FDRE captureTrig0_pulse_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(captureTrig0_pulse_d1),
        .Q(captureTrig0_pulse_d2),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  FDRE captureTrig1_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(captureTrig1_d),
        .Q(captureTrig1_d2),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  FDRE captureTrig1_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(captureTrig1_d0),
        .Q(captureTrig1_d),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  FDRE counter_TC_Reg2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(counter_TC_Reg2),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  FDRE \counter_TC_Reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(counter_TC),
        .Q(p_0_in),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  FDRE generateOutPre0_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(generateOutPre00),
        .Q(generateOutPre0),
        .R(\TCSR1_GENERATE[31].TCSR1_FF_I_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'hE)) 
    icount_out0_carry_i_7
       (.I0(tCSR0_Reg[4]),
        .I1(tCSR0_Reg[9]),
        .O(Load_Counter_Reg354_in));
endmodule

(* ORIG_REF_NAME = "uartlite_core" *) 
module m1_for_arty_a7_cm1_ecu_0_0_uartlite_core
   (bus2ip_reset,
    rx_Buffer_Full,
    tx_Buffer_Full,
    tx,
    interrupt,
    status_reg,
    enable_interrupts,
    Q,
    \INFERRED_GEN.cnt_i_reg[4] ,
    out,
    s_axi_aclk,
    reset_TX_FIFO,
    reset_RX_FIFO,
    bus2ip_rdce,
    enable_interrupts_reg_0,
    tx_Buffer_Empty_Pre_reg_0,
    rx_Data_Present_Pre_reg_0,
    s_axi_aresetn,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Bus_RNW_reg,
    p_3_in,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    rx,
    fifo_wr,
    s_axi_wdata);
  output bus2ip_reset;
  output rx_Buffer_Full;
  output tx_Buffer_Full;
  output tx;
  output interrupt;
  output [1:0]status_reg;
  output enable_interrupts;
  output [0:0]Q;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  output [7:0]out;
  input s_axi_aclk;
  input reset_TX_FIFO;
  input reset_RX_FIFO;
  input [0:0]bus2ip_rdce;
  input enable_interrupts_reg_0;
  input tx_Buffer_Empty_Pre_reg_0;
  input rx_Data_Present_Pre_reg_0;
  input s_axi_aresetn;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input Bus_RNW_reg;
  input p_3_in;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input rx;
  input fifo_wr;
  input [7:0]s_axi_wdata;

  wire Bus_RNW_reg;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire Interrupt0;
  wire [0:0]Q;
  wire UARTLITE_RX_I_n_2;
  wire UARTLITE_RX_I_n_3;
  wire UARTLITE_RX_I_n_4;
  wire [0:0]bus2ip_rdce;
  wire bus2ip_reset;
  wire clr_Status;
  wire enable_interrupts;
  wire enable_interrupts_reg_0;
  wire fifo_wr;
  wire interrupt;
  wire [7:0]out;
  wire [7:7]p_2_out;
  wire p_3_in;
  wire reset_RX_FIFO;
  wire reset_RX_FIFO_reg_n_0;
  wire reset_TX_FIFO;
  wire reset_TX_FIFO_reg_n_0;
  wire rx;
  wire rx_Buffer_Full;
  wire rx_Data_Present_Pre;
  wire rx_Data_Present_Pre_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [7:0]s_axi_wdata;
  wire [1:0]status_reg;
  wire tx;
  wire tx_Buffer_Empty_Pre;
  wire tx_Buffer_Empty_Pre_reg_0;
  wire tx_Buffer_Full;

  m1_for_arty_a7_cm1_ecu_0_0_baudrate BAUD_RATE_I
       (.EN_16x_Baud_reg_0(bus2ip_reset),
        .p_2_out(p_2_out),
        .s_axi_aclk(s_axi_aclk));
  FDRE Interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Interrupt0),
        .Q(interrupt),
        .R(bus2ip_reset));
  m1_for_arty_a7_cm1_ecu_0_0_uartlite_rx UARTLITE_RX_I
       (.FIFO_Full_reg(rx_Buffer_Full),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (reset_RX_FIFO_reg_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[4] ),
        .RESET_INTERCONNECT(bus2ip_reset),
        .clr_Status(clr_Status),
        .clr_Status_reg(UARTLITE_RX_I_n_3),
        .data_shift_reg_r_12_0(UARTLITE_RX_I_n_2),
        .out(out),
        .p_2_out(p_2_out),
        .rx(rx),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .status_reg(status_reg),
        .\status_reg_reg[2] (UARTLITE_RX_I_n_4));
  m1_for_arty_a7_cm1_ecu_0_0_uartlite_tx UARTLITE_TX_I
       (.Bus_RNW_reg(Bus_RNW_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (reset_TX_FIFO_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Interrupt0(Interrupt0),
        .Interrupt_reg(\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .\data_shift_reg[15]_0 (bus2ip_reset),
        .\data_shift_reg[15]_1 (UARTLITE_RX_I_n_2),
        .enable_interrupts(enable_interrupts),
        .fifo_wr(fifo_wr),
        .p_2_out(p_2_out),
        .p_3_in(p_3_in),
        .rx_Data_Present_Pre(rx_Data_Present_Pre),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .tx(tx),
        .tx_Buffer_Empty_Pre(tx_Buffer_Empty_Pre),
        .tx_Buffer_Full(tx_Buffer_Full));
  FDRE clr_Status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rdce),
        .Q(clr_Status),
        .R(bus2ip_reset));
  FDRE enable_interrupts_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_interrupts_reg_0),
        .Q(enable_interrupts),
        .R(bus2ip_reset));
  FDSE reset_RX_FIFO_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_RX_FIFO),
        .Q(reset_RX_FIFO_reg_n_0),
        .S(bus2ip_reset));
  FDSE reset_TX_FIFO_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_TX_FIFO),
        .Q(reset_TX_FIFO_reg_n_0),
        .S(bus2ip_reset));
  FDRE rx_Data_Present_Pre_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rx_Data_Present_Pre_reg_0),
        .Q(rx_Data_Present_Pre),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(UARTLITE_RX_I_n_3),
        .Q(status_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(UARTLITE_RX_I_n_4),
        .Q(status_reg[0]),
        .R(1'b0));
  FDRE tx_Buffer_Empty_Pre_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_Buffer_Empty_Pre_reg_0),
        .Q(tx_Buffer_Empty_Pre),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "uartlite_rx" *) 
module m1_for_arty_a7_cm1_ecu_0_0_uartlite_rx
   (RESET_INTERCONNECT,
    FIFO_Full_reg,
    data_shift_reg_r_12_0,
    clr_Status_reg,
    \status_reg_reg[2] ,
    Q,
    out,
    p_2_out,
    s_axi_aclk,
    clr_Status,
    status_reg,
    s_axi_aresetn,
    FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    rx);
  output RESET_INTERCONNECT;
  output FIFO_Full_reg;
  output data_shift_reg_r_12_0;
  output clr_Status_reg;
  output \status_reg_reg[2] ;
  output [0:0]Q;
  output [7:0]out;
  input [0:0]p_2_out;
  input s_axi_aclk;
  input clr_Status;
  input [1:0]status_reg;
  input s_axi_aresetn;
  input FIFO_Full_reg_0;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input rx;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire INPUT_DOUBLE_REGS3_n_3;
  wire INPUT_DOUBLE_REGS3_n_4;
  wire [0:0]Q;
  wire RESET_INTERCONNECT;
  wire RX_D2;
  wire \SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ;
  wire clr_Status;
  wire clr_Status_reg;
  wire \data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0 ;
  wire \data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13_n_0 ;
  wire data_shift_reg_gate_n_0;
  wire data_shift_reg_r_0_n_0;
  wire data_shift_reg_r_10_n_0;
  wire data_shift_reg_r_11_n_0;
  wire data_shift_reg_r_12_0;
  wire data_shift_reg_r_13_n_0;
  wire data_shift_reg_r_1_n_0;
  wire data_shift_reg_r_2_n_0;
  wire data_shift_reg_r_3_n_0;
  wire data_shift_reg_r_4_n_0;
  wire data_shift_reg_r_5_n_0;
  wire data_shift_reg_r_6_n_0;
  wire data_shift_reg_r_7_n_0;
  wire data_shift_reg_r_8_n_0;
  wire data_shift_reg_r_9_n_0;
  wire data_shift_reg_r_n_0;
  wire fifo_Write;
  wire fifo_Write0;
  wire [1:8]fifo_din;
  wire frame_err_ocrd;
  wire [7:0]out;
  wire [0:0]p_1_out;
  wire [0:0]p_2_out;
  wire running_i_1_n_0;
  wire running_reg_n_0;
  wire rx;
  wire rx_1;
  wire rx_2;
  wire rx_3;
  wire rx_4;
  wire rx_5;
  wire rx_6;
  wire rx_7;
  wire rx_8;
  wire rx_9;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sample_Point;
  wire [2:8]serial_to_Par;
  wire start_Edge_Detected;
  wire start_Edge_Detected0;
  wire start_Edge_Detected_i_2_n_0;
  wire [1:0]status_reg;
  wire \status_reg[1]_i_2_n_0 ;
  wire \status_reg_reg[2] ;
  wire stop_Bit_Position_i_1_n_0;
  wire stop_Bit_Position_reg_n_0;
  wire valid_rx;
  wire valid_rx_i_1_n_0;

  m1_for_arty_a7_cm1_ecu_0_0_cdc_sync__parameterized0 INPUT_DOUBLE_REGS3
       (.clr_Status(clr_Status),
        .clr_Status_reg(clr_Status_reg),
        .fifo_Write0(fifo_Write0),
        .frame_err_ocrd(frame_err_ocrd),
        .frame_err_ocrd_reg(stop_Bit_Position_reg_n_0),
        .in(fifo_din[1]),
        .p_2_out(p_2_out),
        .rx(rx),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sample_Point(sample_Point),
        .scndry_out(RX_D2),
        .start_Edge_Detected(start_Edge_Detected),
        .status_reg(status_reg[1]),
        .\status_reg_reg[1] (\status_reg[1]_i_2_n_0 ),
        .stop_Bit_Position_reg(INPUT_DOUBLE_REGS3_n_3),
        .stop_Bit_Position_reg_0(INPUT_DOUBLE_REGS3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    Interrupt_i_1
       (.I0(s_axi_aresetn),
        .O(RESET_INTERCONNECT));
  FDRE \SERIAL_TO_PARALLEL[1].fifo_din_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(INPUT_DOUBLE_REGS3_n_4),
        .Q(fifo_din[1]),
        .R(RESET_INTERCONNECT));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SERIAL_TO_PARALLEL[2].fifo_din[2]_i_1 
       (.I0(fifo_din[2]),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(sample_Point),
        .I3(fifo_din[1]),
        .O(serial_to_Par[2]));
  FDRE \SERIAL_TO_PARALLEL[2].fifo_din_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(serial_to_Par[2]),
        .Q(fifo_din[2]),
        .R(\SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SERIAL_TO_PARALLEL[3].fifo_din[3]_i_1 
       (.I0(fifo_din[3]),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(sample_Point),
        .I3(fifo_din[2]),
        .O(serial_to_Par[3]));
  FDRE \SERIAL_TO_PARALLEL[3].fifo_din_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(serial_to_Par[3]),
        .Q(fifo_din[3]),
        .R(\SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SERIAL_TO_PARALLEL[4].fifo_din[4]_i_1 
       (.I0(fifo_din[4]),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(sample_Point),
        .I3(fifo_din[3]),
        .O(serial_to_Par[4]));
  FDRE \SERIAL_TO_PARALLEL[4].fifo_din_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(serial_to_Par[4]),
        .Q(fifo_din[4]),
        .R(\SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SERIAL_TO_PARALLEL[5].fifo_din[5]_i_1 
       (.I0(fifo_din[5]),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(sample_Point),
        .I3(fifo_din[4]),
        .O(serial_to_Par[5]));
  FDRE \SERIAL_TO_PARALLEL[5].fifo_din_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(serial_to_Par[5]),
        .Q(fifo_din[5]),
        .R(\SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SERIAL_TO_PARALLEL[6].fifo_din[6]_i_1 
       (.I0(fifo_din[6]),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(sample_Point),
        .I3(fifo_din[5]),
        .O(serial_to_Par[6]));
  FDRE \SERIAL_TO_PARALLEL[6].fifo_din_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(serial_to_Par[6]),
        .Q(fifo_din[6]),
        .R(\SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SERIAL_TO_PARALLEL[7].fifo_din[7]_i_1 
       (.I0(fifo_din[7]),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(sample_Point),
        .I3(fifo_din[6]),
        .O(serial_to_Par[7]));
  FDRE \SERIAL_TO_PARALLEL[7].fifo_din_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(serial_to_Par[7]),
        .Q(fifo_din[7]),
        .R(\SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1 
       (.I0(start_Edge_Detected),
        .I1(s_axi_aresetn),
        .O(\SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SERIAL_TO_PARALLEL[8].fifo_din[8]_i_2 
       (.I0(fifo_din[8]),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(sample_Point),
        .I3(fifo_din[7]),
        .O(serial_to_Par[8]));
  FDRE \SERIAL_TO_PARALLEL[8].fifo_din_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(serial_to_Par[8]),
        .Q(fifo_din[8]),
        .R(\SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0 ));
  m1_for_arty_a7_cm1_ecu_0_0_srl_fifo_f_4 SRL_FIFO_I
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .Q(Q),
        .clr_Status(clr_Status),
        .fifo_Write(fifo_Write),
        .in(fifo_din),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .status_reg(status_reg[0]),
        .\status_reg_reg[2] (\status_reg_reg[2] ),
        .valid_rx(valid_rx));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12 " *) 
  SRL16E \data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(p_2_out),
        .CLK(s_axi_aclk),
        .D(p_1_out),
        .Q(\data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h00C8)) 
    \data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_i_1 
       (.I0(sample_Point),
        .I1(valid_rx),
        .I2(start_Edge_Detected),
        .I3(stop_Bit_Position_reg_n_0),
        .O(p_1_out));
  FDRE \data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(\data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0 ),
        .Q(\data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE \data_shift_reg[15] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_gate_n_0),
        .Q(sample_Point),
        .R(RESET_INTERCONNECT));
  LUT2 #(
    .INIT(4'h8)) 
    data_shift_reg_gate
       (.I0(\data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13_n_0 ),
        .I1(data_shift_reg_r_13_n_0),
        .O(data_shift_reg_gate_n_0));
  FDRE data_shift_reg_r
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(1'b1),
        .Q(data_shift_reg_r_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_0
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_n_0),
        .Q(data_shift_reg_r_0_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_1
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_0_n_0),
        .Q(data_shift_reg_r_1_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_10
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_9_n_0),
        .Q(data_shift_reg_r_10_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_11
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_10_n_0),
        .Q(data_shift_reg_r_11_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_12
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_11_n_0),
        .Q(data_shift_reg_r_12_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_13
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_12_0),
        .Q(data_shift_reg_r_13_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_2
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_1_n_0),
        .Q(data_shift_reg_r_2_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_3
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_2_n_0),
        .Q(data_shift_reg_r_3_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_4
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_3_n_0),
        .Q(data_shift_reg_r_4_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_5
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_4_n_0),
        .Q(data_shift_reg_r_5_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_6
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_5_n_0),
        .Q(data_shift_reg_r_6_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_7
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_6_n_0),
        .Q(data_shift_reg_r_7_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_8
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_7_n_0),
        .Q(data_shift_reg_r_8_n_0),
        .R(RESET_INTERCONNECT));
  FDRE data_shift_reg_r_9
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_r_8_n_0),
        .Q(data_shift_reg_r_9_n_0),
        .R(RESET_INTERCONNECT));
  FDRE fifo_Write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_Write0),
        .Q(fifo_Write),
        .R(RESET_INTERCONNECT));
  FDRE frame_err_ocrd_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(INPUT_DOUBLE_REGS3_n_3),
        .Q(frame_err_ocrd),
        .R(RESET_INTERCONNECT));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'hBFFFAA00)) 
    running_i_1
       (.I0(start_Edge_Detected),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(sample_Point),
        .I3(p_2_out),
        .I4(running_reg_n_0),
        .O(running_i_1_n_0));
  FDRE running_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(running_i_1_n_0),
        .Q(running_reg_n_0),
        .R(RESET_INTERCONNECT));
  FDRE rx_1_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(RX_D2),
        .Q(rx_1),
        .R(RESET_INTERCONNECT));
  FDRE rx_2_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(rx_1),
        .Q(rx_2),
        .R(RESET_INTERCONNECT));
  FDRE rx_3_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(rx_2),
        .Q(rx_3),
        .R(RESET_INTERCONNECT));
  FDRE rx_4_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(rx_3),
        .Q(rx_4),
        .R(RESET_INTERCONNECT));
  FDRE rx_5_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(rx_4),
        .Q(rx_5),
        .R(RESET_INTERCONNECT));
  FDRE rx_6_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(rx_5),
        .Q(rx_6),
        .R(RESET_INTERCONNECT));
  FDRE rx_7_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(rx_6),
        .Q(rx_7),
        .R(RESET_INTERCONNECT));
  FDRE rx_8_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(rx_7),
        .Q(rx_8),
        .R(RESET_INTERCONNECT));
  FDRE rx_9_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(rx_8),
        .Q(rx_9),
        .R(RESET_INTERCONNECT));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    start_Edge_Detected_i_1
       (.I0(rx_7),
        .I1(rx_5),
        .I2(start_Edge_Detected_i_2_n_0),
        .I3(rx_4),
        .I4(rx_6),
        .I5(rx_9),
        .O(start_Edge_Detected0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    start_Edge_Detected_i_2
       (.I0(frame_err_ocrd),
        .I1(rx_8),
        .I2(rx_2),
        .I3(rx_3),
        .I4(rx_1),
        .I5(running_reg_n_0),
        .O(start_Edge_Detected_i_2_n_0));
  FDRE start_Edge_Detected_reg
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(start_Edge_Detected0),
        .Q(start_Edge_Detected),
        .R(RESET_INTERCONNECT));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \status_reg[1]_i_2 
       (.I0(p_2_out),
        .I1(sample_Point),
        .I2(stop_Bit_Position_reg_n_0),
        .O(\status_reg[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2CCC)) 
    stop_Bit_Position_i_1
       (.I0(fifo_din[8]),
        .I1(stop_Bit_Position_reg_n_0),
        .I2(p_2_out),
        .I3(sample_Point),
        .O(stop_Bit_Position_i_1_n_0));
  FDRE stop_Bit_Position_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(stop_Bit_Position_i_1_n_0),
        .Q(stop_Bit_Position_reg_n_0),
        .R(RESET_INTERCONNECT));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    valid_rx_i_1
       (.I0(start_Edge_Detected),
        .I1(fifo_Write),
        .I2(valid_rx),
        .O(valid_rx_i_1_n_0));
  FDRE valid_rx_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(valid_rx_i_1_n_0),
        .Q(valid_rx),
        .R(RESET_INTERCONNECT));
endmodule

(* ORIG_REF_NAME = "uartlite_tx" *) 
module m1_for_arty_a7_cm1_ecu_0_0_uartlite_tx
   (tx_Buffer_Full,
    tx,
    Q,
    Interrupt0,
    s_axi_aclk,
    \data_shift_reg[15]_0 ,
    p_2_out,
    \data_shift_reg[15]_1 ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Bus_RNW_reg,
    p_3_in,
    tx_Buffer_Empty_Pre,
    enable_interrupts,
    rx_Data_Present_Pre,
    Interrupt_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    s_axi_aresetn,
    fifo_wr,
    s_axi_wdata);
  output tx_Buffer_Full;
  output tx;
  output [0:0]Q;
  output Interrupt0;
  input s_axi_aclk;
  input \data_shift_reg[15]_0 ;
  input [0:0]p_2_out;
  input \data_shift_reg[15]_1 ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input Bus_RNW_reg;
  input p_3_in;
  input tx_Buffer_Empty_Pre;
  input enable_interrupts;
  input rx_Data_Present_Pre;
  input [0:0]Interrupt_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input s_axi_aresetn;
  input fifo_wr;
  input [7:0]s_axi_wdata;

  wire Bus_RNW_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire Interrupt0;
  wire [0:0]Interrupt_reg;
  wire [0:0]Q;
  wire TX0;
  wire \data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11_n_0 ;
  wire \data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0 ;
  wire \data_shift_reg[15]_0 ;
  wire \data_shift_reg[15]_1 ;
  wire data_shift_reg_gate_n_0;
  wire \data_shift_reg_n_0_[0] ;
  wire div16;
  wire enable_interrupts;
  wire fifo_Read;
  wire fifo_Read0;
  wire fifo_wr;
  wire mux_Out;
  wire \mux_sel[0]_i_1_n_0 ;
  wire \mux_sel[1]_i_1_n_0 ;
  wire \mux_sel[2]_i_1_n_0 ;
  wire \mux_sel_reg_n_0_[0] ;
  wire \mux_sel_reg_n_0_[2] ;
  wire [0:0]p_2_out;
  wire p_3_in;
  wire p_4_in;
  wire rx_Data_Present_Pre;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [7:0]s_axi_wdata;
  wire serial_Data;
  wire serial_Data_i_6_n_0;
  wire tx;
  wire tx_Buffer_Empty_Pre;
  wire tx_Buffer_Full;
  wire tx_DataBits;
  wire tx_DataBits0;
  wire tx_Data_Enable_i_1_n_0;
  wire tx_Data_Enable_reg_n_0;
  wire tx_Start;
  wire tx_Start0;

  m1_for_arty_a7_cm1_ecu_0_0_srl_fifo_f SRL_FIFO_I
       (.Bus_RNW_reg(Bus_RNW_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Interrupt0(Interrupt0),
        .Interrupt_reg(Interrupt_reg),
        .Q(Q),
        .enable_interrupts(enable_interrupts),
        .fifo_Read(fifo_Read),
        .fifo_wr(fifo_wr),
        .mux_Out(mux_Out),
        .p_3_in(p_3_in),
        .p_4_in(p_4_in),
        .rx_Data_Present_Pre(rx_Data_Present_Pre),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .serial_Data_reg(serial_Data_i_6_n_0),
        .serial_Data_reg_0(\mux_sel_reg_n_0_[0] ),
        .serial_Data_reg_1(\mux_sel_reg_n_0_[2] ),
        .tx_Buffer_Empty_Pre(tx_Buffer_Empty_Pre),
        .tx_Buffer_Full(tx_Buffer_Full),
        .tx_DataBits(tx_DataBits),
        .tx_Start(tx_Start),
        .tx_Start0(tx_Start0),
        .tx_Start_reg(tx_Data_Enable_reg_n_0));
  LUT3 #(
    .INIT(8'h0B)) 
    TX_i_1
       (.I0(serial_Data),
        .I1(tx_DataBits),
        .I2(tx_Start),
        .O(TX0));
  FDSE TX_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(TX0),
        .Q(tx),
        .S(\data_shift_reg[15]_0 ));
  FDSE \data_shift_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(div16),
        .Q(\data_shift_reg_n_0_[0] ),
        .S(\data_shift_reg[15]_0 ));
  (* srl_bus_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg " *) 
  (* srl_name = "\U0/cm1_ecu_i/axi_uartlite_0 /U0/\UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11 " *) 
  SRL16E \data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(p_2_out),
        .CLK(s_axi_aclk),
        .D(\data_shift_reg_n_0_[0] ),
        .Q(\data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11_n_0 ));
  FDRE \data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(\data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11_n_0 ),
        .Q(\data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE \data_shift_reg[15] 
       (.C(s_axi_aclk),
        .CE(p_2_out),
        .D(data_shift_reg_gate_n_0),
        .Q(div16),
        .R(\data_shift_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    data_shift_reg_gate
       (.I0(\data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0 ),
        .I1(\data_shift_reg[15]_1 ),
        .O(data_shift_reg_gate_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    fifo_Read_i_1
       (.I0(\mux_sel_reg_n_0_[0] ),
        .I1(\mux_sel_reg_n_0_[2] ),
        .I2(p_4_in),
        .I3(tx_Data_Enable_reg_n_0),
        .O(fifo_Read0));
  FDRE fifo_Read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_Read0),
        .Q(fifo_Read),
        .R(\data_shift_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hE1F0F1F0)) 
    \mux_sel[0]_i_1 
       (.I0(p_4_in),
        .I1(\mux_sel_reg_n_0_[2] ),
        .I2(\mux_sel_reg_n_0_[0] ),
        .I3(tx_Data_Enable_reg_n_0),
        .I4(tx_DataBits),
        .O(\mux_sel[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'h99AAABAA)) 
    \mux_sel[1]_i_1 
       (.I0(p_4_in),
        .I1(\mux_sel_reg_n_0_[2] ),
        .I2(\mux_sel_reg_n_0_[0] ),
        .I3(tx_Data_Enable_reg_n_0),
        .I4(tx_DataBits),
        .O(\mux_sel[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'h7777888C)) 
    \mux_sel[2]_i_1 
       (.I0(tx_DataBits),
        .I1(tx_Data_Enable_reg_n_0),
        .I2(\mux_sel_reg_n_0_[0] ),
        .I3(p_4_in),
        .I4(\mux_sel_reg_n_0_[2] ),
        .O(\mux_sel[2]_i_1_n_0 ));
  FDSE \mux_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mux_sel[0]_i_1_n_0 ),
        .Q(\mux_sel_reg_n_0_[0] ),
        .S(\data_shift_reg[15]_0 ));
  FDSE \mux_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mux_sel[1]_i_1_n_0 ),
        .Q(p_4_in),
        .S(\data_shift_reg[15]_0 ));
  FDSE \mux_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mux_sel[2]_i_1_n_0 ),
        .Q(\mux_sel_reg_n_0_[2] ),
        .S(\data_shift_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h01)) 
    serial_Data_i_6
       (.I0(p_4_in),
        .I1(\mux_sel_reg_n_0_[2] ),
        .I2(\mux_sel_reg_n_0_[0] ),
        .O(serial_Data_i_6_n_0));
  FDRE serial_Data_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mux_Out),
        .Q(serial_Data),
        .R(\data_shift_reg[15]_0 ));
  LUT4 #(
    .INIT(16'h3222)) 
    tx_DataBits_i_1
       (.I0(tx_DataBits),
        .I1(fifo_Read),
        .I2(tx_Start),
        .I3(tx_Data_Enable_reg_n_0),
        .O(tx_DataBits0));
  FDRE tx_DataBits_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_DataBits0),
        .Q(tx_DataBits),
        .R(\data_shift_reg[15]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    tx_Data_Enable_i_1
       (.I0(div16),
        .I1(tx_Data_Enable_reg_n_0),
        .I2(p_2_out),
        .O(tx_Data_Enable_i_1_n_0));
  FDRE tx_Data_Enable_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_Data_Enable_i_1_n_0),
        .Q(tx_Data_Enable_reg_n_0),
        .R(\data_shift_reg[15]_0 ));
  FDRE tx_Start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_Start0),
        .Q(tx_Start),
        .R(\data_shift_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module m1_for_arty_a7_cm1_ecu_0_0_upcnt_n
   (\FSM_sequential_scl_state_reg[1] ,
    \q_int_reg[0]_0 ,
    Q,
    \q_int_reg[4]_0 ,
    CO,
    scndry_out,
    \q_int_reg[1]_0 ,
    \q_int_reg[1]_1 ,
    \q_int_reg[1]_2 ,
    arb_lost,
    \q_int_reg[0]_1 ,
    s_axi_aclk);
  output \FSM_sequential_scl_state_reg[1] ;
  output [9:0]\q_int_reg[0]_0 ;
  input [3:0]Q;
  input \q_int_reg[4]_0 ;
  input [0:0]CO;
  input scndry_out;
  input \q_int_reg[1]_0 ;
  input \q_int_reg[1]_1 ;
  input [0:0]\q_int_reg[1]_2 ;
  input arb_lost;
  input \q_int_reg[0]_1 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire \FSM_sequential_scl_state_reg[1] ;
  wire [3:0]Q;
  wire arb_lost;
  wire [8:0]p_0_in;
  wire \q_int[0]_i_1__1_n_0 ;
  wire \q_int[0]_i_2__1_n_0 ;
  wire \q_int[0]_i_3__1_n_0 ;
  wire \q_int[0]_i_4_n_0 ;
  wire \q_int[0]_i_5__0_n_0 ;
  wire \q_int[0]_i_7_n_0 ;
  wire \q_int[1]_i_3_n_0 ;
  wire \q_int[2]_i_2_n_0 ;
  wire \q_int[3]_i_2_n_0 ;
  wire \q_int[4]_i_2_n_0 ;
  wire \q_int[5]_i_2_n_0 ;
  wire \q_int[6]_i_2_n_0 ;
  wire \q_int[7]_i_2_n_0 ;
  wire [9:0]\q_int_reg[0]_0 ;
  wire \q_int_reg[0]_1 ;
  wire \q_int_reg[1]_0 ;
  wire \q_int_reg[1]_1 ;
  wire [0:0]\q_int_reg[1]_2 ;
  wire \q_int_reg[4]_0 ;
  wire s_axi_aclk;
  wire scndry_out;

  LUT3 #(
    .INIT(8'h1F)) 
    \q_int[0]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\q_int[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020222222)) 
    \q_int[0]_i_2__1 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(\q_int[0]_i_4_n_0 ),
        .I2(\q_int[0]_i_5__0_n_0 ),
        .I3(\q_int_reg[4]_0 ),
        .I4(\FSM_sequential_scl_state_reg[1] ),
        .I5(\q_int[0]_i_7_n_0 ),
        .O(\q_int[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \q_int[0]_i_3__1 
       (.I0(\q_int_reg[0]_0 [9]),
        .I1(\q_int_reg[0]_0 [8]),
        .I2(\q_int_reg[0]_0 [7]),
        .I3(\q_int_reg[0]_0 [6]),
        .I4(\q_int[3]_i_2_n_0 ),
        .O(\q_int[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000005500FF0051)) 
    \q_int[0]_i_4 
       (.I0(Q[2]),
        .I1(\q_int_reg[1]_1 ),
        .I2(\q_int_reg[1]_2 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\q_int[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \q_int[0]_i_5__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\q_int[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_int[0]_i_6 
       (.I0(Q[1]),
        .I1(arb_lost),
        .O(\FSM_sequential_scl_state_reg[1] ));
  LUT3 #(
    .INIT(8'h54)) 
    \q_int[0]_i_7 
       (.I0(Q[0]),
        .I1(CO),
        .I2(scndry_out),
        .O(\q_int[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000445444540000)) 
    \q_int[1]_i_1__0 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[1]_0 ),
        .I3(\q_int[0]_i_7_n_0 ),
        .I4(\q_int[1]_i_3_n_0 ),
        .I5(\q_int_reg[0]_0 [8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \q_int[1]_i_3 
       (.I0(\q_int_reg[0]_0 [7]),
        .I1(\q_int_reg[0]_0 [6]),
        .I2(\q_int[3]_i_2_n_0 ),
        .O(\q_int[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4454000000004454)) 
    \q_int[2]_i_1__0 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[1]_0 ),
        .I3(\q_int[0]_i_7_n_0 ),
        .I4(\q_int[2]_i_2_n_0 ),
        .I5(\q_int_reg[0]_0 [7]),
        .O(p_0_in[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \q_int[2]_i_2 
       (.I0(\q_int[3]_i_2_n_0 ),
        .I1(\q_int_reg[0]_0 [6]),
        .O(\q_int[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4454000000004454)) 
    \q_int[3]_i_1__0 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[1]_0 ),
        .I3(\q_int[0]_i_7_n_0 ),
        .I4(\q_int[3]_i_2_n_0 ),
        .I5(\q_int_reg[0]_0 [6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_int[3]_i_2 
       (.I0(\q_int_reg[0]_0 [4]),
        .I1(\q_int_reg[0]_0 [2]),
        .I2(\q_int_reg[0]_0 [0]),
        .I3(\q_int_reg[0]_0 [1]),
        .I4(\q_int_reg[0]_0 [3]),
        .I5(\q_int_reg[0]_0 [5]),
        .O(\q_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444555)) 
    \q_int[4]_i_1 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[4]_0 ),
        .I3(\FSM_sequential_scl_state_reg[1] ),
        .I4(\q_int[0]_i_7_n_0 ),
        .I5(\q_int[4]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \q_int[4]_i_2 
       (.I0(\q_int_reg[0]_0 [5]),
        .I1(\q_int_reg[0]_0 [4]),
        .I2(\q_int_reg[0]_0 [2]),
        .I3(\q_int_reg[0]_0 [0]),
        .I4(\q_int_reg[0]_0 [1]),
        .I5(\q_int_reg[0]_0 [3]),
        .O(\q_int[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444555)) 
    \q_int[5]_i_1__0 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[4]_0 ),
        .I3(\FSM_sequential_scl_state_reg[1] ),
        .I4(\q_int[0]_i_7_n_0 ),
        .I5(\q_int[5]_i_2_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \q_int[5]_i_2 
       (.I0(\q_int_reg[0]_0 [4]),
        .I1(\q_int_reg[0]_0 [3]),
        .I2(\q_int_reg[0]_0 [1]),
        .I3(\q_int_reg[0]_0 [0]),
        .I4(\q_int_reg[0]_0 [2]),
        .O(\q_int[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444555)) 
    \q_int[6]_i_1__0 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[4]_0 ),
        .I3(\FSM_sequential_scl_state_reg[1] ),
        .I4(\q_int[0]_i_7_n_0 ),
        .I5(\q_int[6]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[6]_i_2 
       (.I0(\q_int_reg[0]_0 [3]),
        .I1(\q_int_reg[0]_0 [2]),
        .I2(\q_int_reg[0]_0 [0]),
        .I3(\q_int_reg[0]_0 [1]),
        .O(\q_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444555)) 
    \q_int[7]_i_1__0 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[4]_0 ),
        .I3(\FSM_sequential_scl_state_reg[1] ),
        .I4(\q_int[0]_i_7_n_0 ),
        .I5(\q_int[7]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h95)) 
    \q_int[7]_i_2 
       (.I0(\q_int_reg[0]_0 [2]),
        .I1(\q_int_reg[0]_0 [1]),
        .I2(\q_int_reg[0]_0 [0]),
        .O(\q_int[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000445444540000)) 
    \q_int[8]_i_1__0 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[1]_0 ),
        .I3(\q_int[0]_i_7_n_0 ),
        .I4(\q_int_reg[0]_0 [1]),
        .I5(\q_int_reg[0]_0 [0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000044444555)) 
    \q_int[9]_i_1__0 
       (.I0(\q_int[0]_i_4_n_0 ),
        .I1(\q_int[0]_i_5__0_n_0 ),
        .I2(\q_int_reg[4]_0 ),
        .I3(\FSM_sequential_scl_state_reg[1] ),
        .I4(\q_int[0]_i_7_n_0 ),
        .I5(\q_int_reg[0]_0 [0]),
        .O(p_0_in[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[0]_i_2__1_n_0 ),
        .Q(\q_int_reg[0]_0 [9]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[8]),
        .Q(\q_int_reg[0]_0 [8]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[7]),
        .Q(\q_int_reg[0]_0 [7]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[6]),
        .Q(\q_int_reg[0]_0 [6]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[5]),
        .Q(\q_int_reg[0]_0 [5]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[4]),
        .Q(\q_int_reg[0]_0 [4]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[3]),
        .Q(\q_int_reg[0]_0 [3]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[2]),
        .Q(\q_int_reg[0]_0 [2]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[1]),
        .Q(\q_int_reg[0]_0 [1]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(p_0_in[0]),
        .Q(\q_int_reg[0]_0 [0]),
        .R(\q_int_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module m1_for_arty_a7_cm1_ecu_0_0_upcnt_n_13
   (gen_stop_d1_reg,
    Q,
    sda_setup,
    gen_stop_d1,
    gen_stop,
    \q_int[0]_i_3_0 ,
    rsta_d1,
    tx_under_prev_d1,
    \q_int[0]_i_3_1 ,
    \q_int[0]_i_3_2 ,
    \q_int[0]_i_3_3 ,
    \q_int_reg[9]_0 ,
    s_axi_aclk);
  output gen_stop_d1_reg;
  output [9:0]Q;
  input sda_setup;
  input gen_stop_d1;
  input gen_stop;
  input [0:0]\q_int[0]_i_3_0 ;
  input rsta_d1;
  input tx_under_prev_d1;
  input \q_int[0]_i_3_1 ;
  input \q_int[0]_i_3_2 ;
  input \q_int[0]_i_3_3 ;
  input \q_int_reg[9]_0 ;
  input s_axi_aclk;

  wire [9:0]Q;
  wire gen_stop;
  wire gen_stop_d1;
  wire gen_stop_d1_reg;
  wire [9:0]p_0_in__0;
  wire \q_int[0]_i_1_n_0 ;
  wire [0:0]\q_int[0]_i_3_0 ;
  wire \q_int[0]_i_3_1 ;
  wire \q_int[0]_i_3_2 ;
  wire \q_int[0]_i_3_3 ;
  wire \q_int[0]_i_4__0_n_0 ;
  wire \q_int[0]_i_5_n_0 ;
  wire \q_int[1]_i_1__1_n_0 ;
  wire \q_int[2]_i_1__1_n_0 ;
  wire \q_int[3]_i_1__1_n_0 ;
  wire \q_int[4]_i_1__0_n_0 ;
  wire \q_int[4]_i_2__0_n_0 ;
  wire \q_int_reg[9]_0 ;
  wire rsta_d1;
  wire s_axi_aclk;
  wire sda_setup;
  wire tx_under_prev_d1;

  LUT2 #(
    .INIT(4'hE)) 
    \q_int[0]_i_1 
       (.I0(sda_setup),
        .I1(gen_stop_d1_reg),
        .O(\q_int[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    \q_int[0]_i_2 
       (.I0(\q_int[0]_i_4__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(gen_stop_d1_reg),
        .O(p_0_in__0[9]));
  LUT3 #(
    .INIT(8'hF4)) 
    \q_int[0]_i_3 
       (.I0(gen_stop_d1),
        .I1(gen_stop),
        .I2(\q_int[0]_i_5_n_0 ),
        .O(gen_stop_d1_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_int[0]_i_4__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\q_int[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \q_int[0]_i_5 
       (.I0(\q_int[0]_i_3_0 ),
        .I1(rsta_d1),
        .I2(tx_under_prev_d1),
        .I3(\q_int[0]_i_3_1 ),
        .I4(\q_int[0]_i_3_2 ),
        .I5(\q_int[0]_i_3_3 ),
        .O(\q_int[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h55150040)) 
    \q_int[1]_i_1__1 
       (.I0(gen_stop_d1_reg),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\q_int[0]_i_4__0_n_0 ),
        .I4(Q[8]),
        .O(\q_int[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \q_int[2]_i_1__1 
       (.I0(gen_stop_d1_reg),
        .I1(\q_int[0]_i_4__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\q_int[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \q_int[3]_i_1__1 
       (.I0(gen_stop_d1_reg),
        .I1(\q_int[0]_i_4__0_n_0 ),
        .I2(Q[6]),
        .O(\q_int[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \q_int[4]_i_1__0 
       (.I0(gen_stop_d1_reg),
        .I1(\q_int[4]_i_2__0_n_0 ),
        .I2(Q[5]),
        .O(\q_int[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \q_int[4]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\q_int[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \q_int[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(gen_stop_d1_reg),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \q_int[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(gen_stop_d1_reg),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \q_int[7]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(gen_stop_d1_reg),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_int[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(gen_stop_d1_reg),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_int[9]_i_1 
       (.I0(Q[0]),
        .I1(gen_stop_d1_reg),
        .O(p_0_in__0[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[9]),
        .Q(Q[9]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[1]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[2]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[3]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[4]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(Q[4]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(Q[3]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(Q[2]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(Q[1]),
        .R(\q_int_reg[9]_0 ));
  FDRE \q_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(Q[0]),
        .R(\q_int_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module m1_for_arty_a7_cm1_ecu_0_0_upcnt_n__parameterized0
   (EarlyAckDataState0,
    \q_int_reg[1]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    detect_start,
    state__0,
    bit_cnt_en,
    \FSM_sequential_state_reg[0]_0 ,
    EarlyAckDataState_reg,
    EarlyAckDataState_reg_0,
    scl_falling_edge,
    dtc_i_reg,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    state0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[0]_1 ,
    \q_int_reg[0]_0 ,
    s_axi_aclk);
  output EarlyAckDataState0;
  output \q_int_reg[1]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  input detect_start;
  input [2:0]state__0;
  input bit_cnt_en;
  input \FSM_sequential_state_reg[0]_0 ;
  input EarlyAckDataState_reg;
  input EarlyAckDataState_reg_0;
  input scl_falling_edge;
  input dtc_i_reg;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[2]_1 ;
  input state0;
  input \FSM_sequential_state_reg[1]_0 ;
  input [0:0]Q;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \q_int_reg[0]_0 ;
  input s_axi_aclk;

  wire EarlyAckDataState0;
  wire EarlyAckDataState_reg;
  wire EarlyAckDataState_reg_0;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [0:0]Q;
  wire [3:0]bit_cnt;
  wire bit_cnt_en;
  wire detect_start;
  wire dtc_i_reg;
  wire \q_int[0]_i_1__0_n_0 ;
  wire \q_int[0]_i_2__0_n_0 ;
  wire \q_int[0]_i_3__0_n_0 ;
  wire \q_int[1]_i_1_n_0 ;
  wire \q_int[2]_i_1_n_0 ;
  wire \q_int[3]_i_1_n_0 ;
  wire \q_int_reg[0]_0 ;
  wire \q_int_reg[1]_0 ;
  wire s_axi_aclk;
  wire scl_falling_edge;
  wire state0;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'hAAAAAAAABAAAAAAE)) 
    EarlyAckDataState_i_1
       (.I0(EarlyAckDataState_reg),
        .I1(bit_cnt[3]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[0]),
        .I4(bit_cnt[2]),
        .I5(EarlyAckDataState_reg_0),
        .O(EarlyAckDataState0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[1]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[2]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(state0),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000033FEBAFC)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\FSM_sequential_state[2]_i_6_n_0 ),
        .I1(state__0[0]),
        .I2(detect_start),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[3]),
        .I3(bit_cnt[2]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    dtc_i_i_1
       (.I0(bit_cnt[2]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[3]),
        .I4(scl_falling_edge),
        .I5(dtc_i_reg),
        .O(\q_int_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hEFEFFEEF)) 
    \q_int[0]_i_1__0 
       (.I0(bit_cnt_en),
        .I1(detect_start),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(\q_int[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \q_int[0]_i_2__0 
       (.I0(\q_int[0]_i_3__0_n_0 ),
        .I1(bit_cnt[1]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[2]),
        .I4(bit_cnt[3]),
        .O(\q_int[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    \q_int[0]_i_3__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(detect_start),
        .O(\q_int[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \q_int[1]_i_1 
       (.I0(\q_int[0]_i_3__0_n_0 ),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[2]),
        .O(\q_int[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000441444140000)) 
    \q_int[2]_i_1 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(bit_cnt[0]),
        .I5(bit_cnt[1]),
        .O(\q_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h00004414)) 
    \q_int[3]_i_1 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(bit_cnt[0]),
        .O(\q_int[3]_i_1_n_0 ));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(\q_int[0]_i_2__0_n_0 ),
        .Q(bit_cnt[3]),
        .R(\q_int_reg[0]_0 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(\q_int[1]_i_1_n_0 ),
        .Q(bit_cnt[2]),
        .R(\q_int_reg[0]_0 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(\q_int[2]_i_1_n_0 ),
        .Q(bit_cnt[1]),
        .R(\q_int_reg[0]_0 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(\q_int[3]_i_1_n_0 ),
        .Q(bit_cnt[0]),
        .R(\q_int_reg[0]_0 ));
endmodule

(* DEST_EXT_HSK = "1" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_handshake" *) (* SIM_ASSERT_CHK = "0" *) (* SRC_SYNC_FF = "3" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "HANDSHAKE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake
   (src_clk,
    src_in,
    src_send,
    src_rcv,
    dest_clk,
    dest_out,
    dest_req,
    dest_ack);
  input src_clk;
  input [7:0]src_in;
  input src_send;
  output src_rcv;
  input dest_clk;
  output [7:0]dest_out;
  output dest_req;
  input dest_ack;

  wire dest_ack;
  wire dest_clk;
  (* DIRECT_ENABLE *) wire dest_hsdata_en;
  (* RTL_KEEP = "true" *) (* xpm_cdc = "HANDSHAKE" *) wire [7:0]dest_hsdata_ff;
  wire dest_req;
  wire dest_req_nxt;
  wire p_0_in;
  wire src_clk;
  wire [7:0]src_hsdata_ff;
  wire [7:0]src_in;
  wire src_rcv;
  wire src_send;
  wire src_sendd_ff;

  assign dest_out[7:0] = dest_hsdata_ff;
  LUT2 #(
    .INIT(4'h2)) 
    dest_hsdata_en_inferred_i_1
       (.I0(dest_req_nxt),
        .I1(dest_req),
        .O(dest_hsdata_en));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[0] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[0]),
        .Q(dest_hsdata_ff[0]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[1] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[1]),
        .Q(dest_hsdata_ff[1]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[2] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[2]),
        .Q(dest_hsdata_ff[2]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[3] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[3]),
        .Q(dest_hsdata_ff[3]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[4] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[4]),
        .Q(dest_hsdata_ff[4]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[5] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[5]),
        .Q(dest_hsdata_ff[5]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[6] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[6]),
        .Q(dest_hsdata_ff[6]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[7] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[7]),
        .Q(dest_hsdata_ff[7]),
        .R(1'b0));
  FDRE dest_req_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_req_nxt),
        .Q(dest_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \src_hsdata_ff[7]_i_1 
       (.I0(src_sendd_ff),
        .O(p_0_in));
  FDRE \src_hsdata_ff_reg[0] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[0]),
        .Q(src_hsdata_ff[0]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[1] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[1]),
        .Q(src_hsdata_ff[1]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[2] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[2]),
        .Q(src_hsdata_ff[2]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[3] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[3]),
        .Q(src_hsdata_ff[3]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[4] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[4]),
        .Q(src_hsdata_ff[4]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[5] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[5]),
        .Q(src_hsdata_ff[5]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[6] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[6]),
        .Q(src_hsdata_ff[6]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[7] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[7]),
        .Q(src_hsdata_ff[7]),
        .R(1'b0));
  FDRE src_sendd_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_send),
        .Q(src_sendd_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__13 xpm_cdc_single_dest2src_inst
       (.dest_clk(src_clk),
        .dest_out(src_rcv),
        .src_clk(dest_clk),
        .src_in(dest_ack));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__12 xpm_cdc_single_src2dest_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_req_nxt),
        .src_clk(src_clk),
        .src_in(src_sendd_ff));
endmodule

(* DEST_EXT_HSK = "1" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_handshake" *) (* SIM_ASSERT_CHK = "0" *) (* SRC_SYNC_FF = "3" *) 
(* VERSION = "0" *) (* WIDTH = "36" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "HANDSHAKE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake__parameterized0
   (src_clk,
    src_in,
    src_send,
    src_rcv,
    dest_clk,
    dest_out,
    dest_req,
    dest_ack);
  input src_clk;
  input [35:0]src_in;
  input src_send;
  output src_rcv;
  input dest_clk;
  output [35:0]dest_out;
  output dest_req;
  input dest_ack;

  wire dest_ack;
  wire dest_clk;
  (* DIRECT_ENABLE *) wire dest_hsdata_en;
  (* RTL_KEEP = "true" *) (* xpm_cdc = "HANDSHAKE" *) wire [35:0]dest_hsdata_ff;
  wire dest_req;
  wire dest_req_nxt;
  wire p_0_in;
  wire src_clk;
  wire [35:0]src_hsdata_ff;
  wire [35:0]src_in;
  wire src_rcv;
  wire src_send;
  wire src_sendd_ff;

  assign dest_out[35:0] = dest_hsdata_ff;
  LUT2 #(
    .INIT(4'h2)) 
    dest_hsdata_en_inferred_i_1
       (.I0(dest_req_nxt),
        .I1(dest_req),
        .O(dest_hsdata_en));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[0] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[0]),
        .Q(dest_hsdata_ff[0]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[10] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[10]),
        .Q(dest_hsdata_ff[10]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[11] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[11]),
        .Q(dest_hsdata_ff[11]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[12] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[12]),
        .Q(dest_hsdata_ff[12]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[13] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[13]),
        .Q(dest_hsdata_ff[13]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[14] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[14]),
        .Q(dest_hsdata_ff[14]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[15] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[15]),
        .Q(dest_hsdata_ff[15]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[16] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[16]),
        .Q(dest_hsdata_ff[16]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[17] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[17]),
        .Q(dest_hsdata_ff[17]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[18] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[18]),
        .Q(dest_hsdata_ff[18]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[19] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[19]),
        .Q(dest_hsdata_ff[19]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[1] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[1]),
        .Q(dest_hsdata_ff[1]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[20] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[20]),
        .Q(dest_hsdata_ff[20]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[21] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[21]),
        .Q(dest_hsdata_ff[21]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[22] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[22]),
        .Q(dest_hsdata_ff[22]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[23] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[23]),
        .Q(dest_hsdata_ff[23]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[24] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[24]),
        .Q(dest_hsdata_ff[24]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[25] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[25]),
        .Q(dest_hsdata_ff[25]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[26] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[26]),
        .Q(dest_hsdata_ff[26]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[27] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[27]),
        .Q(dest_hsdata_ff[27]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[28] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[28]),
        .Q(dest_hsdata_ff[28]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[29] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[29]),
        .Q(dest_hsdata_ff[29]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[2] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[2]),
        .Q(dest_hsdata_ff[2]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[30] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[30]),
        .Q(dest_hsdata_ff[30]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[31] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[31]),
        .Q(dest_hsdata_ff[31]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[32] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[32]),
        .Q(dest_hsdata_ff[32]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[33] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[33]),
        .Q(dest_hsdata_ff[33]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[34] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[34]),
        .Q(dest_hsdata_ff[34]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[35] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[35]),
        .Q(dest_hsdata_ff[35]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[3] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[3]),
        .Q(dest_hsdata_ff[3]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[4] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[4]),
        .Q(dest_hsdata_ff[4]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[5] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[5]),
        .Q(dest_hsdata_ff[5]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[6] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[6]),
        .Q(dest_hsdata_ff[6]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[7] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[7]),
        .Q(dest_hsdata_ff[7]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[8] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[8]),
        .Q(dest_hsdata_ff[8]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[9] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[9]),
        .Q(dest_hsdata_ff[9]),
        .R(1'b0));
  FDRE dest_req_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_req_nxt),
        .Q(dest_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \src_hsdata_ff[35]_i_1 
       (.I0(src_sendd_ff),
        .O(p_0_in));
  FDRE \src_hsdata_ff_reg[0] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[0]),
        .Q(src_hsdata_ff[0]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[10] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[10]),
        .Q(src_hsdata_ff[10]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[11] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[11]),
        .Q(src_hsdata_ff[11]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[12] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[12]),
        .Q(src_hsdata_ff[12]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[13] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[13]),
        .Q(src_hsdata_ff[13]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[14] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[14]),
        .Q(src_hsdata_ff[14]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[15] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[15]),
        .Q(src_hsdata_ff[15]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[16] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[16]),
        .Q(src_hsdata_ff[16]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[17] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[17]),
        .Q(src_hsdata_ff[17]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[18] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[18]),
        .Q(src_hsdata_ff[18]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[19] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[19]),
        .Q(src_hsdata_ff[19]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[1] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[1]),
        .Q(src_hsdata_ff[1]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[20] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[20]),
        .Q(src_hsdata_ff[20]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[21] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[21]),
        .Q(src_hsdata_ff[21]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[22] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[22]),
        .Q(src_hsdata_ff[22]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[23] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[23]),
        .Q(src_hsdata_ff[23]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[24] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[24]),
        .Q(src_hsdata_ff[24]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[25] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[25]),
        .Q(src_hsdata_ff[25]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[26] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[26]),
        .Q(src_hsdata_ff[26]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[27] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[27]),
        .Q(src_hsdata_ff[27]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[28] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[28]),
        .Q(src_hsdata_ff[28]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[29] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[29]),
        .Q(src_hsdata_ff[29]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[2] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[2]),
        .Q(src_hsdata_ff[2]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[30] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[30]),
        .Q(src_hsdata_ff[30]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[31] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[31]),
        .Q(src_hsdata_ff[31]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[32] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[32]),
        .Q(src_hsdata_ff[32]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[33] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[33]),
        .Q(src_hsdata_ff[33]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[34] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[34]),
        .Q(src_hsdata_ff[34]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[35] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[35]),
        .Q(src_hsdata_ff[35]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[3] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[3]),
        .Q(src_hsdata_ff[3]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[4] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[4]),
        .Q(src_hsdata_ff[4]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[5] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[5]),
        .Q(src_hsdata_ff[5]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[6] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[6]),
        .Q(src_hsdata_ff[6]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[7] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[7]),
        .Q(src_hsdata_ff[7]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[8] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[8]),
        .Q(src_hsdata_ff[8]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[9] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[9]),
        .Q(src_hsdata_ff[9]),
        .R(1'b0));
  FDRE src_sendd_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_send),
        .Q(src_sendd_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__15 xpm_cdc_single_dest2src_inst
       (.dest_clk(src_clk),
        .dest_out(src_rcv),
        .src_clk(dest_clk),
        .src_in(dest_ack));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__14 xpm_cdc_single_src2dest_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_req_nxt),
        .src_clk(src_clk),
        .src_in(src_sendd_ff));
endmodule

(* DEST_EXT_HSK = "1" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_handshake" *) (* SIM_ASSERT_CHK = "0" *) (* SRC_SYNC_FF = "3" *) 
(* VERSION = "0" *) (* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "HANDSHAKE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake__parameterized1
   (src_clk,
    src_in,
    src_send,
    src_rcv,
    dest_clk,
    dest_out,
    dest_req,
    dest_ack);
  input src_clk;
  input [1:0]src_in;
  input src_send;
  output src_rcv;
  input dest_clk;
  output [1:0]dest_out;
  output dest_req;
  input dest_ack;

  wire dest_ack;
  wire dest_clk;
  (* DIRECT_ENABLE *) wire dest_hsdata_en;
  (* RTL_KEEP = "true" *) (* xpm_cdc = "HANDSHAKE" *) wire [1:0]dest_hsdata_ff;
  wire dest_req;
  wire dest_req_nxt;
  wire src_clk;
  wire [1:0]src_hsdata_ff;
  wire \src_hsdata_ff[0]_i_1_n_0 ;
  wire \src_hsdata_ff[1]_i_1_n_0 ;
  wire [1:0]src_in;
  wire src_rcv;
  wire src_send;
  wire src_sendd_ff;

  assign dest_out[1:0] = dest_hsdata_ff;
  LUT2 #(
    .INIT(4'h2)) 
    dest_hsdata_en_inferred_i_1
       (.I0(dest_req_nxt),
        .I1(dest_req),
        .O(dest_hsdata_en));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[0] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[0]),
        .Q(dest_hsdata_ff[0]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[1] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[1]),
        .Q(dest_hsdata_ff[1]),
        .R(1'b0));
  FDRE dest_req_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_req_nxt),
        .Q(dest_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \src_hsdata_ff[0]_i_1 
       (.I0(src_in[0]),
        .I1(src_sendd_ff),
        .I2(src_hsdata_ff[0]),
        .O(\src_hsdata_ff[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \src_hsdata_ff[1]_i_1 
       (.I0(src_in[1]),
        .I1(src_sendd_ff),
        .I2(src_hsdata_ff[1]),
        .O(\src_hsdata_ff[1]_i_1_n_0 ));
  FDRE \src_hsdata_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(\src_hsdata_ff[0]_i_1_n_0 ),
        .Q(src_hsdata_ff[0]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(\src_hsdata_ff[1]_i_1_n_0 ),
        .Q(src_hsdata_ff[1]),
        .R(1'b0));
  FDRE src_sendd_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_send),
        .Q(src_sendd_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__17 xpm_cdc_single_dest2src_inst
       (.dest_clk(src_clk),
        .dest_out(src_rcv),
        .src_clk(dest_clk),
        .src_in(dest_ack));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__16 xpm_cdc_single_src2dest_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_req_nxt),
        .src_clk(src_clk),
        .src_in(src_sendd_ff));
endmodule

(* DEST_EXT_HSK = "1" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_handshake" *) (* SIM_ASSERT_CHK = "0" *) (* SRC_SYNC_FF = "3" *) 
(* VERSION = "0" *) (* WIDTH = "34" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "HANDSHAKE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake__parameterized2
   (src_clk,
    src_in,
    src_send,
    src_rcv,
    dest_clk,
    dest_out,
    dest_req,
    dest_ack);
  input src_clk;
  input [33:0]src_in;
  input src_send;
  output src_rcv;
  input dest_clk;
  output [33:0]dest_out;
  output dest_req;
  input dest_ack;

  wire dest_ack;
  wire dest_clk;
  (* DIRECT_ENABLE *) wire dest_hsdata_en;
  (* RTL_KEEP = "true" *) (* xpm_cdc = "HANDSHAKE" *) wire [33:0]dest_hsdata_ff;
  wire dest_req;
  wire dest_req_nxt;
  wire p_0_in;
  wire src_clk;
  wire [33:0]src_hsdata_ff;
  wire [33:0]src_in;
  wire src_rcv;
  wire src_send;
  wire src_sendd_ff;

  assign dest_out[33:0] = dest_hsdata_ff;
  LUT2 #(
    .INIT(4'h2)) 
    dest_hsdata_en_inferred_i_1
       (.I0(dest_req_nxt),
        .I1(dest_req),
        .O(dest_hsdata_en));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[0] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[0]),
        .Q(dest_hsdata_ff[0]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[10] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[10]),
        .Q(dest_hsdata_ff[10]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[11] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[11]),
        .Q(dest_hsdata_ff[11]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[12] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[12]),
        .Q(dest_hsdata_ff[12]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[13] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[13]),
        .Q(dest_hsdata_ff[13]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[14] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[14]),
        .Q(dest_hsdata_ff[14]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[15] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[15]),
        .Q(dest_hsdata_ff[15]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[16] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[16]),
        .Q(dest_hsdata_ff[16]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[17] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[17]),
        .Q(dest_hsdata_ff[17]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[18] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[18]),
        .Q(dest_hsdata_ff[18]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[19] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[19]),
        .Q(dest_hsdata_ff[19]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[1] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[1]),
        .Q(dest_hsdata_ff[1]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[20] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[20]),
        .Q(dest_hsdata_ff[20]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[21] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[21]),
        .Q(dest_hsdata_ff[21]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[22] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[22]),
        .Q(dest_hsdata_ff[22]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[23] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[23]),
        .Q(dest_hsdata_ff[23]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[24] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[24]),
        .Q(dest_hsdata_ff[24]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[25] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[25]),
        .Q(dest_hsdata_ff[25]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[26] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[26]),
        .Q(dest_hsdata_ff[26]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[27] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[27]),
        .Q(dest_hsdata_ff[27]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[28] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[28]),
        .Q(dest_hsdata_ff[28]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[29] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[29]),
        .Q(dest_hsdata_ff[29]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[2] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[2]),
        .Q(dest_hsdata_ff[2]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[30] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[30]),
        .Q(dest_hsdata_ff[30]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[31] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[31]),
        .Q(dest_hsdata_ff[31]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[32] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[32]),
        .Q(dest_hsdata_ff[32]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[33] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[33]),
        .Q(dest_hsdata_ff[33]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[3] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[3]),
        .Q(dest_hsdata_ff[3]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[4] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[4]),
        .Q(dest_hsdata_ff[4]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[5] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[5]),
        .Q(dest_hsdata_ff[5]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[6] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[6]),
        .Q(dest_hsdata_ff[6]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[7] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[7]),
        .Q(dest_hsdata_ff[7]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[8] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[8]),
        .Q(dest_hsdata_ff[8]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[9] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[9]),
        .Q(dest_hsdata_ff[9]),
        .R(1'b0));
  FDRE dest_req_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_req_nxt),
        .Q(dest_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \src_hsdata_ff[33]_i_1 
       (.I0(src_sendd_ff),
        .O(p_0_in));
  FDRE \src_hsdata_ff_reg[0] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[0]),
        .Q(src_hsdata_ff[0]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[10] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[10]),
        .Q(src_hsdata_ff[10]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[11] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[11]),
        .Q(src_hsdata_ff[11]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[12] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[12]),
        .Q(src_hsdata_ff[12]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[13] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[13]),
        .Q(src_hsdata_ff[13]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[14] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[14]),
        .Q(src_hsdata_ff[14]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[15] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[15]),
        .Q(src_hsdata_ff[15]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[16] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[16]),
        .Q(src_hsdata_ff[16]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[17] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[17]),
        .Q(src_hsdata_ff[17]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[18] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[18]),
        .Q(src_hsdata_ff[18]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[19] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[19]),
        .Q(src_hsdata_ff[19]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[1] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[1]),
        .Q(src_hsdata_ff[1]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[20] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[20]),
        .Q(src_hsdata_ff[20]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[21] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[21]),
        .Q(src_hsdata_ff[21]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[22] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[22]),
        .Q(src_hsdata_ff[22]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[23] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[23]),
        .Q(src_hsdata_ff[23]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[24] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[24]),
        .Q(src_hsdata_ff[24]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[25] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[25]),
        .Q(src_hsdata_ff[25]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[26] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[26]),
        .Q(src_hsdata_ff[26]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[27] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[27]),
        .Q(src_hsdata_ff[27]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[28] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[28]),
        .Q(src_hsdata_ff[28]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[29] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[29]),
        .Q(src_hsdata_ff[29]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[2] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[2]),
        .Q(src_hsdata_ff[2]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[30] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[30]),
        .Q(src_hsdata_ff[30]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[31] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[31]),
        .Q(src_hsdata_ff[31]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[32] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[32]),
        .Q(src_hsdata_ff[32]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[33] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[33]),
        .Q(src_hsdata_ff[33]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[3] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[3]),
        .Q(src_hsdata_ff[3]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[4] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[4]),
        .Q(src_hsdata_ff[4]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[5] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[5]),
        .Q(src_hsdata_ff[5]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[6] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[6]),
        .Q(src_hsdata_ff[6]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[7] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[7]),
        .Q(src_hsdata_ff[7]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[8] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[8]),
        .Q(src_hsdata_ff[8]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[9] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[9]),
        .Q(src_hsdata_ff[9]),
        .R(1'b0));
  FDRE src_sendd_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_send),
        .Q(src_sendd_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single xpm_cdc_single_dest2src_inst
       (.dest_clk(src_clk),
        .dest_out(src_rcv),
        .src_clk(dest_clk),
        .src_in(dest_ack));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__18 xpm_cdc_single_src2dest_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_req_nxt),
        .src_clk(src_clk),
        .src_in(src_sendd_ff));
endmodule

(* DEST_EXT_HSK = "1" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* ORIG_REF_NAME = "xpm_cdc_handshake" *) (* SIM_ASSERT_CHK = "0" *) (* SRC_SYNC_FF = "3" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "HANDSHAKE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_handshake__xdcDup__1
   (src_clk,
    src_in,
    src_send,
    src_rcv,
    dest_clk,
    dest_out,
    dest_req,
    dest_ack);
  input src_clk;
  input [7:0]src_in;
  input src_send;
  output src_rcv;
  input dest_clk;
  output [7:0]dest_out;
  output dest_req;
  input dest_ack;

  wire dest_ack;
  wire dest_clk;
  (* DIRECT_ENABLE *) wire dest_hsdata_en;
  (* RTL_KEEP = "true" *) (* xpm_cdc = "HANDSHAKE" *) wire [7:0]dest_hsdata_ff;
  wire dest_req;
  wire dest_req_nxt;
  wire p_0_in;
  wire src_clk;
  wire [7:0]src_hsdata_ff;
  wire [7:0]src_in;
  wire src_rcv;
  wire src_send;
  wire src_sendd_ff;

  assign dest_out[7:0] = dest_hsdata_ff;
  LUT2 #(
    .INIT(4'h2)) 
    dest_hsdata_en_inferred_i_1
       (.I0(dest_req_nxt),
        .I1(dest_req),
        .O(dest_hsdata_en));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[0] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[0]),
        .Q(dest_hsdata_ff[0]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[1] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[1]),
        .Q(dest_hsdata_ff[1]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[2] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[2]),
        .Q(dest_hsdata_ff[2]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[3] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[3]),
        .Q(dest_hsdata_ff[3]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[4] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[4]),
        .Q(dest_hsdata_ff[4]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[5] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[5]),
        .Q(dest_hsdata_ff[5]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[6] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[6]),
        .Q(dest_hsdata_ff[6]),
        .R(1'b0));
  (* KEEP = "true" *) 
  (* XPM_CDC = "HANDSHAKE" *) 
  FDRE \dest_hsdata_ff_reg[7] 
       (.C(dest_clk),
        .CE(dest_hsdata_en),
        .D(src_hsdata_ff[7]),
        .Q(dest_hsdata_ff[7]),
        .R(1'b0));
  FDRE dest_req_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_req_nxt),
        .Q(dest_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \src_hsdata_ff[7]_i_1 
       (.I0(src_sendd_ff),
        .O(p_0_in));
  FDRE \src_hsdata_ff_reg[0] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[0]),
        .Q(src_hsdata_ff[0]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[1] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[1]),
        .Q(src_hsdata_ff[1]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[2] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[2]),
        .Q(src_hsdata_ff[2]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[3] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[3]),
        .Q(src_hsdata_ff[3]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[4] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[4]),
        .Q(src_hsdata_ff[4]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[5] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[5]),
        .Q(src_hsdata_ff[5]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[6] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[6]),
        .Q(src_hsdata_ff[6]),
        .R(1'b0));
  FDRE \src_hsdata_ff_reg[7] 
       (.C(src_clk),
        .CE(p_0_in),
        .D(src_in[7]),
        .Q(src_hsdata_ff[7]),
        .R(1'b0));
  FDRE src_sendd_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_send),
        .Q(src_sendd_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__11 xpm_cdc_single_dest2src_inst
       (.dest_clk(src_clk),
        .dest_out(src_rcv),
        .src_clk(dest_clk),
        .src_in(dest_ack));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__10 xpm_cdc_single_src2dest_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_req_nxt),
        .src_clk(src_clk),
        .src_in(src_sendd_ff));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__10
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__11
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__12
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__13
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__14
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__15
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__16
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__17
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module m1_for_arty_a7_cm1_ecu_0_0_xpm_cdc_single__18
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "A11AhbLiteMToAxi" *) 
module m1_for_arty_a7_cm1_ecu_0_0_A11AhbLiteMToAxi
   (AVALID_reg_0,
    iRREADY_reg_0,
    AWBURST,
    iWLAST_reg_0,
    HReadyReg_reg_0,
    AWVALID,
    ARVALID,
    AWADDR,
    AWSIZE,
    AWCACHE,
    AWPROT,
    WSTRB,
    HCLK,
    AhbDataValid_reg_0,
    NewAddr,
    AWriteNxt,
    SYSRESETn,
    WREADY,
    RVALID,
    RLAST,
    BVALID,
    AWREADY,
    ARREADY,
    RRESP,
    BRESP,
    HTRANS,
    ReadXfer0,
    D,
    HSIZE,
    \ACACHE_reg[3]_0 ,
    \APROT_reg[2]_0 ,
    E,
    \iWSTRB_reg[3]_0 ,
    \iWSTRB_reg[2]_0 );
  output AVALID_reg_0;
  output iRREADY_reg_0;
  output [0:0]AWBURST;
  output iWLAST_reg_0;
  output HReadyReg_reg_0;
  output AWVALID;
  output ARVALID;
  output [31:0]AWADDR;
  output [1:0]AWSIZE;
  output [2:0]AWCACHE;
  output [1:0]AWPROT;
  output [3:0]WSTRB;
  input HCLK;
  input AhbDataValid_reg_0;
  input NewAddr;
  input AWriteNxt;
  input SYSRESETn;
  input WREADY;
  input RVALID;
  input RLAST;
  input BVALID;
  input AWREADY;
  input ARREADY;
  input [0:0]RRESP;
  input [0:0]BRESP;
  input [0:0]HTRANS;
  input ReadXfer0;
  input [31:0]D;
  input [1:0]HSIZE;
  input [2:0]\ACACHE_reg[3]_0 ;
  input [1:0]\APROT_reg[2]_0 ;
  input [0:0]E;
  input [3:0]\iWSTRB_reg[3]_0 ;
  input \iWSTRB_reg[2]_0 ;

  wire [2:0]\ACACHE_reg[3]_0 ;
  wire \ADDR[31]_i_3_n_0 ;
  wire [1:0]\APROT_reg[2]_0 ;
  wire ARREADY;
  wire ARVALID;
  wire AVALID;
  wire AVALID_i_1_n_0;
  wire AVALID_reg_0;
  wire AValidNxt;
  wire [31:0]AWADDR;
  wire [0:0]AWBURST;
  wire [2:0]AWCACHE;
  wire [1:0]AWPROT;
  wire AWREADY;
  wire AWRITE;
  wire [1:0]AWSIZE;
  wire AWVALID;
  wire AWriteNxt;
  wire AhbDataValid;
  wire AhbDataValid_i_1_n_0;
  wire AhbDataValid_reg_0;
  wire [0:0]BRESP;
  wire BRespWait;
  wire BRespWaitNxt;
  wire BVALID;
  wire [31:0]D;
  wire [0:0]E;
  wire HCLK;
  wire HReadyReg;
  wire HReadyReg_i_2_n_0;
  wire HReadyReg_i_3_n_0;
  wire HReadyReg_i_4_n_0;
  wire HReadyReg_reg_0;
  wire [0:0]HRespReg;
  wire [1:0]HSIZE;
  wire [0:0]HTRANS;
  wire MissedAddr;
  wire MissedAddr_i_1_n_0;
  wire NewAddr;
  wire RLAST;
  wire [0:0]RRESP;
  wire RVALID;
  wire ReadErrorMidBurst;
  wire ReadErrorMidBurstNxt;
  wire ReadTerminate;
  wire ReadTerminateNxt;
  wire ReadXfer;
  wire ReadXfer0;
  wire ReadXfer_i_1_n_0;
  wire SYSRESETn;
  wire WREADY;
  wire [3:0]WSTRB;
  wire WValidNxt;
  wire [0:0]axi_hresp;
  wire iRREADY_i_1_n_0;
  wire iRREADY_reg_0;
  wire iWLAST_reg_0;
  wire \iWSTRB_reg[2]_0 ;
  wire [3:0]\iWSTRB_reg[3]_0 ;

  FDCE \ABURST_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(1'b1),
        .Q(AWBURST));
  FDCE \ACACHE_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(\ACACHE_reg[3]_0 [0]),
        .Q(AWCACHE[0]));
  FDCE \ACACHE_reg[1] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(\ACACHE_reg[3]_0 [1]),
        .Q(AWCACHE[1]));
  FDCE \ACACHE_reg[3] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(\ACACHE_reg[3]_0 [2]),
        .Q(AWCACHE[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ADDR[31]_i_3 
       (.I0(SYSRESETn),
        .O(\ADDR[31]_i_3_n_0 ));
  FDCE \ADDR_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[0]),
        .Q(AWADDR[0]));
  FDCE \ADDR_reg[10] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[10]),
        .Q(AWADDR[10]));
  FDCE \ADDR_reg[11] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[11]),
        .Q(AWADDR[11]));
  FDCE \ADDR_reg[12] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[12]),
        .Q(AWADDR[12]));
  FDCE \ADDR_reg[13] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[13]),
        .Q(AWADDR[13]));
  FDCE \ADDR_reg[14] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[14]),
        .Q(AWADDR[14]));
  FDCE \ADDR_reg[15] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[15]),
        .Q(AWADDR[15]));
  FDCE \ADDR_reg[16] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[16]),
        .Q(AWADDR[16]));
  FDCE \ADDR_reg[17] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[17]),
        .Q(AWADDR[17]));
  FDCE \ADDR_reg[18] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[18]),
        .Q(AWADDR[18]));
  FDCE \ADDR_reg[19] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[19]),
        .Q(AWADDR[19]));
  FDCE \ADDR_reg[1] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[1]),
        .Q(AWADDR[1]));
  FDCE \ADDR_reg[20] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[20]),
        .Q(AWADDR[20]));
  FDCE \ADDR_reg[21] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[21]),
        .Q(AWADDR[21]));
  FDCE \ADDR_reg[22] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[22]),
        .Q(AWADDR[22]));
  FDCE \ADDR_reg[23] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[23]),
        .Q(AWADDR[23]));
  FDCE \ADDR_reg[24] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[24]),
        .Q(AWADDR[24]));
  FDCE \ADDR_reg[25] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[25]),
        .Q(AWADDR[25]));
  FDCE \ADDR_reg[26] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[26]),
        .Q(AWADDR[26]));
  FDCE \ADDR_reg[27] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[27]),
        .Q(AWADDR[27]));
  FDCE \ADDR_reg[28] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[28]),
        .Q(AWADDR[28]));
  FDCE \ADDR_reg[29] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[29]),
        .Q(AWADDR[29]));
  FDCE \ADDR_reg[2] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[2]),
        .Q(AWADDR[2]));
  FDCE \ADDR_reg[30] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[30]),
        .Q(AWADDR[30]));
  FDCE \ADDR_reg[31] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[31]),
        .Q(AWADDR[31]));
  FDCE \ADDR_reg[3] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[3]),
        .Q(AWADDR[3]));
  FDCE \ADDR_reg[4] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[4]),
        .Q(AWADDR[4]));
  FDCE \ADDR_reg[5] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[5]),
        .Q(AWADDR[5]));
  FDCE \ADDR_reg[6] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[6]),
        .Q(AWADDR[6]));
  FDCE \ADDR_reg[7] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[7]),
        .Q(AWADDR[7]));
  FDCE \ADDR_reg[8] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[8]),
        .Q(AWADDR[8]));
  FDCE \ADDR_reg[9] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(D[9]),
        .Q(AWADDR[9]));
  FDCE \APROT_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(\APROT_reg[2]_0 [0]),
        .Q(AWPROT[0]));
  FDCE \APROT_reg[2] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(\APROT_reg[2]_0 [1]),
        .Q(AWPROT[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ARVALID_INST_0
       (.I0(AVALID),
        .I1(AWRITE),
        .O(ARVALID));
  FDCE \ASIZE_reg[0] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(HSIZE[0]),
        .Q(AWSIZE[0]));
  FDCE \ASIZE_reg[1] 
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(HSIZE[1]),
        .Q(AWSIZE[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF1DFF00)) 
    AVALID_i_1
       (.I0(ARREADY),
        .I1(AWRITE),
        .I2(AWREADY),
        .I3(AValidNxt),
        .I4(AVALID),
        .O(AVALID_i_1_n_0));
  LUT5 #(
    .INIT(32'hF4444444)) 
    AVALID_i_2
       (.I0(ReadTerminateNxt),
        .I1(NewAddr),
        .I2(RVALID),
        .I3(RLAST),
        .I4(MissedAddr),
        .O(AValidNxt));
  FDCE AVALID_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(AVALID_i_1_n_0),
        .Q(AVALID));
  FDCE AWRITE_reg
       (.C(HCLK),
        .CE(NewAddr),
        .CLR(AhbDataValid_reg_0),
        .D(AWriteNxt),
        .Q(AWRITE));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    AWVALID_INST_0
       (.I0(AWRITE),
        .I1(AVALID),
        .O(AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    AhbDataValid_i_1
       (.I0(HTRANS),
        .I1(AVALID_reg_0),
        .I2(AhbDataValid),
        .O(AhbDataValid_i_1_n_0));
  FDCE AhbDataValid_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(AhbDataValid_i_1_n_0),
        .Q(AhbDataValid));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    BRespWait_i_1
       (.I0(iWLAST_reg_0),
        .I1(BVALID),
        .I2(BRespWait),
        .O(BRespWaitNxt));
  FDCE BRespWait_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(BRespWaitNxt),
        .Q(BRespWait));
  LUT5 #(
    .INIT(32'h0B00FFFF)) 
    HReadyReg_i_1
       (.I0(HReadyReg_i_2_n_0),
        .I1(AVALID),
        .I2(HReadyReg_i_3_n_0),
        .I3(HReadyReg_i_4_n_0),
        .I4(AhbDataValid),
        .O(AVALID_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    HReadyReg_i_2
       (.I0(AWREADY),
        .I1(AWRITE),
        .I2(ARREADY),
        .O(HReadyReg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    HReadyReg_i_3
       (.I0(BRespWait),
        .I1(BVALID),
        .I2(iWLAST_reg_0),
        .I3(ReadXfer),
        .I4(RVALID),
        .I5(ReadTerminate),
        .O(HReadyReg_i_3_n_0));
  LUT5 #(
    .INIT(32'h07777777)) 
    HReadyReg_i_4
       (.I0(BRESP),
        .I1(BVALID),
        .I2(RVALID),
        .I3(iRREADY_reg_0),
        .I4(RRESP),
        .O(HReadyReg_i_4_n_0));
  FDPE HReadyReg_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(AVALID_reg_0),
        .PRE(AhbDataValid_reg_0),
        .Q(HReadyReg));
  LUT1 #(
    .INIT(2'h1)) 
    \HRespReg[0]_i_1 
       (.I0(HReadyReg_reg_0),
        .O(axi_hresp));
  FDCE \HRespReg_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(axi_hresp),
        .Q(HRespReg));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    MissedAddr_i_1
       (.I0(RVALID),
        .I1(iRREADY_reg_0),
        .I2(RLAST),
        .I3(ReadTerminateNxt),
        .I4(NewAddr),
        .I5(MissedAddr),
        .O(MissedAddr_i_1_n_0));
  FDCE MissedAddr_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(MissedAddr_i_1_n_0),
        .Q(MissedAddr));
  LUT5 #(
    .INIT(32'h00000080)) 
    ReadErrorMidBurst_i_1
       (.I0(RVALID),
        .I1(iRREADY_reg_0),
        .I2(RRESP),
        .I3(ReadTerminate),
        .I4(RLAST),
        .O(ReadErrorMidBurstNxt));
  FDCE ReadErrorMidBurst_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(ReadErrorMidBurstNxt),
        .Q(ReadErrorMidBurst));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    ReadTerminate_i_1
       (.I0(ReadErrorMidBurst),
        .I1(RLAST),
        .I2(iRREADY_reg_0),
        .I3(RVALID),
        .I4(ReadTerminate),
        .O(ReadTerminateNxt));
  FDCE ReadTerminate_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(ReadTerminateNxt),
        .Q(ReadTerminate));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    ReadXfer_i_1
       (.I0(ReadXfer0),
        .I1(RVALID),
        .I2(iRREADY_reg_0),
        .I3(ReadTerminate),
        .I4(ReadXfer),
        .O(ReadXfer_i_1_n_0));
  FDCE ReadXfer_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(ReadXfer_i_1_n_0),
        .Q(ReadXfer));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    iRREADY_i_1
       (.I0(AVALID_reg_0),
        .I1(HReadyReg_reg_0),
        .O(iRREADY_i_1_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    iRREADY_i_2
       (.I0(HReadyReg),
        .I1(HRespReg),
        .I2(HReadyReg_i_4_n_0),
        .I3(ReadTerminate),
        .O(HReadyReg_reg_0));
  FDCE iRREADY_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(iRREADY_i_1_n_0),
        .Q(iRREADY_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    iWLAST_i_1
       (.I0(WREADY),
        .I1(iWLAST_reg_0),
        .I2(AWriteNxt),
        .O(WValidNxt));
  FDCE iWLAST_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(AhbDataValid_reg_0),
        .D(WValidNxt),
        .Q(iWLAST_reg_0));
  FDCE \iWSTRB_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(\iWSTRB_reg[2]_0 ),
        .D(\iWSTRB_reg[3]_0 [0]),
        .Q(WSTRB[0]));
  FDCE \iWSTRB_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(\iWSTRB_reg[2]_0 ),
        .D(\iWSTRB_reg[3]_0 [1]),
        .Q(WSTRB[1]));
  FDCE \iWSTRB_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(\iWSTRB_reg[2]_0 ),
        .D(\iWSTRB_reg[3]_0 [2]),
        .Q(WSTRB[2]));
  FDCE \iWSTRB_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(\ADDR[31]_i_3_n_0 ),
        .D(\iWSTRB_reg[3]_0 [3]),
        .Q(WSTRB[3]));
endmodule

(* ORIG_REF_NAME = "AhbSToAxi" *) 
module m1_for_arty_a7_cm1_ecu_0_0_AhbSToAxi
   (HREADY,
    iRREADY_reg,
    AWBURST,
    iWLAST_reg,
    HReadyReg_reg,
    AWVALID,
    ARVALID,
    AWADDR,
    AWSIZE,
    AWCACHE,
    AWPROT,
    WSTRB,
    HCLK,
    AhbDataValid_reg,
    NewAddr,
    AWriteNxt,
    SYSRESETn,
    WREADY,
    RVALID,
    RLAST,
    BVALID,
    AWREADY,
    ARREADY,
    RRESP,
    BRESP,
    HTRANS,
    ReadXfer0,
    D,
    HSIZE,
    \ACACHE_reg[3] ,
    \APROT_reg[2] ,
    E,
    \iWSTRB_reg[3] ,
    \iWSTRB_reg[2] );
  output HREADY;
  output iRREADY_reg;
  output [0:0]AWBURST;
  output iWLAST_reg;
  output HReadyReg_reg;
  output AWVALID;
  output ARVALID;
  output [31:0]AWADDR;
  output [1:0]AWSIZE;
  output [2:0]AWCACHE;
  output [1:0]AWPROT;
  output [3:0]WSTRB;
  input HCLK;
  input AhbDataValid_reg;
  input NewAddr;
  input AWriteNxt;
  input SYSRESETn;
  input WREADY;
  input RVALID;
  input RLAST;
  input BVALID;
  input AWREADY;
  input ARREADY;
  input [0:0]RRESP;
  input [0:0]BRESP;
  input [0:0]HTRANS;
  input ReadXfer0;
  input [31:0]D;
  input [1:0]HSIZE;
  input [2:0]\ACACHE_reg[3] ;
  input [1:0]\APROT_reg[2] ;
  input [0:0]E;
  input [3:0]\iWSTRB_reg[3] ;
  input \iWSTRB_reg[2] ;

  wire [2:0]\ACACHE_reg[3] ;
  wire [1:0]\APROT_reg[2] ;
  wire ARREADY;
  wire ARVALID;
  wire [31:0]AWADDR;
  wire [0:0]AWBURST;
  wire [2:0]AWCACHE;
  wire [1:0]AWPROT;
  wire AWREADY;
  wire [1:0]AWSIZE;
  wire AWVALID;
  wire AWriteNxt;
  wire AhbDataValid_reg;
  wire [0:0]BRESP;
  wire BVALID;
  wire [31:0]D;
  wire [0:0]E;
  wire HCLK;
  wire HREADY;
  wire HReadyReg_reg;
  wire [1:0]HSIZE;
  wire [0:0]HTRANS;
  wire NewAddr;
  wire RLAST;
  wire [0:0]RRESP;
  wire RVALID;
  wire ReadXfer0;
  wire SYSRESETn;
  wire WREADY;
  wire [3:0]WSTRB;
  wire iRREADY_reg;
  wire iWLAST_reg;
  wire \iWSTRB_reg[2] ;
  wire [3:0]\iWSTRB_reg[3] ;

  m1_for_arty_a7_cm1_ecu_0_0_A11AhbLiteMToAxi uA11AhbLiteMToAxi
       (.\ACACHE_reg[3]_0 (\ACACHE_reg[3] ),
        .\APROT_reg[2]_0 (\APROT_reg[2] ),
        .ARREADY(ARREADY),
        .ARVALID(ARVALID),
        .AVALID_reg_0(HREADY),
        .AWADDR(AWADDR),
        .AWBURST(AWBURST),
        .AWCACHE(AWCACHE),
        .AWPROT(AWPROT),
        .AWREADY(AWREADY),
        .AWSIZE(AWSIZE),
        .AWVALID(AWVALID),
        .AWriteNxt(AWriteNxt),
        .AhbDataValid_reg_0(AhbDataValid_reg),
        .BRESP(BRESP),
        .BVALID(BVALID),
        .D(D),
        .E(E),
        .HCLK(HCLK),
        .HReadyReg_reg_0(HReadyReg_reg),
        .HSIZE(HSIZE),
        .HTRANS(HTRANS),
        .NewAddr(NewAddr),
        .RLAST(RLAST),
        .RRESP(RRESP),
        .RVALID(RVALID),
        .ReadXfer0(ReadXfer0),
        .SYSRESETn(SYSRESETn),
        .WREADY(WREADY),
        .WSTRB(WSTRB),
        .iRREADY_reg_0(iRREADY_reg),
        .iWLAST_reg_0(iWLAST_reg),
        .\iWSTRB_reg[2]_0 (\iWSTRB_reg[2] ),
        .\iWSTRB_reg[3]_0 (\iWSTRB_reg[3] ));
endmodule

(* ORIG_REF_NAME = "CortexM1Dbg" *) 
module m1_for_arty_a7_cm1_ecu_0_0_CortexM1Dbg
   (RESET_INTERCONNECT,
    RESET_INTERCONNECT_0,
    RESET_INTERCONNECT_1,
    AhbErrRespS,
    BdAccess_cdc_check,
    BdReg_cdc_check,
    DAPREADYCM1,
    DAPSLVERRCM1,
    RESET_INTERCONNECT_2,
    RESET_INTERCONNECT_3,
    SpidEnSync,
    RESET_INTERCONNECT_4,
    RESET_INTERCONNECT_5,
    \CswReg_cdc_check_reg[1] ,
    DapAbortReg0,
    Q,
    \TaReg_cdc_check_reg[31] ,
    NextPackCtr,
    \CswReg_cdc_check_reg[9] ,
    \PackCtr_reg[1] ,
    sync2_reg_reg,
    \FSM_sequential_CurState_reg[2] ,
    AhbTrInProg,
    \FSM_sequential_CurState_reg[3] ,
    \FSM_sequential_CurState_reg[1] ,
    NextTaReg1,
    iWLAST_reg,
    AWriteNxt,
    asel_write_reg,
    D,
    HSIZE,
    NewAddr,
    ReadXfer0,
    HTRANS,
    DAPREADY_reg,
    \DAPRDATA_reg[31] ,
    DAPRDATACM1,
    \hprot_dap_reg_reg[3] ,
    asel_dside_reg,
    dbg_halt_ack,
    locked_up,
    \HWDATAM_reg[31] ,
    SYSRESETREQ,
    DapAbortReg,
    HWDATA,
    p_1_in2_in,
    ADDRARDADDR,
    DBGRESTARTED,
    DBGITCMADDR,
    DBGDTCMADDR,
    DBGITCMBYTEWR,
    DBGDTCMBYTEWR,
    DTCMBYTEWR,
    ITCMBYTEWR,
    HCLK,
    NMI,
    BdAccess_cdc_check_reg,
    DAPSLVERR_reg,
    \BdReg_cdc_check_reg[1] ,
    \BdReg_cdc_check_reg[0] ,
    E,
    DAPWRITE,
    SYSRESETn,
    DBGRESETn,
    HREADY,
    \FSM_sequential_CurState_reg[0] ,
    DAPSLVERR_reg_0,
    DAPSLVERR_reg_1,
    \DAPRDATA_reg[31]_0 ,
    \DAPRDATA_reg[2] ,
    \DAPRDATA_reg[2]_0 ,
    AhbTrReq,
    \PackCtr_reg[0] ,
    \FSM_sequential_CurState_reg[1]_0 ,
    DAPREADY_reg_0,
    \DapState_cdc_check_reg[2] ,
    \DapState_cdc_check_reg[2]_0 ,
    \FSM_sequential_CurState_reg[1]_1 ,
    \PackCtr_reg[0]_0 ,
    WREADY,
    WLAST,
    \Rdbuff_cdc_check_reg[18] ,
    i_biu_wfault_reg,
    nxt_mult_out0_carry__2,
    CFGITCMEN,
    IRQ,
    \CswReg_cdc_check_reg[9]_0 ,
    \TaReg_cdc_check_reg[31]_0 ,
    BusabortD,
    APBcurr,
    \PackCtr_reg[1]_0 ,
    \TaReg_cdc_check_reg[17] ,
    \TaReg_cdc_check_reg[9] ,
    HRDATA,
    EDBGRQ,
    doutB,
    \HRDATA_reg[31] ,
    DBGRESTART,
    doutA,
    nxt_mult_out0_carry__2_0,
    \hold_reg1[7]_i_7 );
  output RESET_INTERCONNECT;
  output RESET_INTERCONNECT_0;
  output RESET_INTERCONNECT_1;
  output AhbErrRespS;
  output BdAccess_cdc_check;
  output [1:0]BdReg_cdc_check;
  output DAPREADYCM1;
  output DAPSLVERRCM1;
  output RESET_INTERCONNECT_2;
  output RESET_INTERCONNECT_3;
  output SpidEnSync;
  output RESET_INTERCONNECT_4;
  output RESET_INTERCONNECT_5;
  output \CswReg_cdc_check_reg[1] ;
  output DapAbortReg0;
  output [25:0]Q;
  output [25:0]\TaReg_cdc_check_reg[31] ;
  output [0:0]NextPackCtr;
  output [9:0]\CswReg_cdc_check_reg[9] ;
  output [0:0]\PackCtr_reg[1] ;
  output sync2_reg_reg;
  output \FSM_sequential_CurState_reg[2] ;
  output AhbTrInProg;
  output \FSM_sequential_CurState_reg[3] ;
  output \FSM_sequential_CurState_reg[1] ;
  output [9:0]NextTaReg1;
  output [0:0]iWLAST_reg;
  output AWriteNxt;
  output [3:0]asel_write_reg;
  output [31:0]D;
  output [1:0]HSIZE;
  output NewAddr;
  output ReadXfer0;
  output [0:0]HTRANS;
  output DAPREADY_reg;
  output [31:0]\DAPRDATA_reg[31] ;
  output [31:0]DAPRDATACM1;
  output [2:0]\hprot_dap_reg_reg[3] ;
  output [1:0]asel_dside_reg;
  output dbg_halt_ack;
  output locked_up;
  output [31:0]\HWDATAM_reg[31] ;
  output SYSRESETREQ;
  output DapAbortReg;
  output [31:0]HWDATA;
  output [31:0]p_1_in2_in;
  output [13:0]ADDRARDADDR;
  output DBGRESTARTED;
  output [12:0]DBGITCMADDR;
  output [0:0]DBGDTCMADDR;
  output [3:0]DBGITCMBYTEWR;
  output [3:0]DBGDTCMBYTEWR;
  output [3:0]DTCMBYTEWR;
  output [3:0]ITCMBYTEWR;
  input HCLK;
  input NMI;
  input BdAccess_cdc_check_reg;
  input DAPSLVERR_reg;
  input \BdReg_cdc_check_reg[1] ;
  input \BdReg_cdc_check_reg[0] ;
  input [0:0]E;
  input DAPWRITE;
  input SYSRESETn;
  input DBGRESETn;
  input HREADY;
  input \FSM_sequential_CurState_reg[0] ;
  input DAPSLVERR_reg_0;
  input DAPSLVERR_reg_1;
  input [25:0]\DAPRDATA_reg[31]_0 ;
  input \DAPRDATA_reg[2] ;
  input \DAPRDATA_reg[2]_0 ;
  input AhbTrReq;
  input \PackCtr_reg[0] ;
  input \FSM_sequential_CurState_reg[1]_0 ;
  input DAPREADY_reg_0;
  input \DapState_cdc_check_reg[2] ;
  input \DapState_cdc_check_reg[2]_0 ;
  input \FSM_sequential_CurState_reg[1]_1 ;
  input \PackCtr_reg[0]_0 ;
  input WREADY;
  input WLAST;
  input \Rdbuff_cdc_check_reg[18] ;
  input i_biu_wfault_reg;
  input nxt_mult_out0_carry__2;
  input [1:0]CFGITCMEN;
  input [31:0]IRQ;
  input [0:0]\CswReg_cdc_check_reg[9]_0 ;
  input [31:0]\TaReg_cdc_check_reg[31]_0 ;
  input BusabortD;
  input [1:0]APBcurr;
  input \PackCtr_reg[1]_0 ;
  input [1:0]\TaReg_cdc_check_reg[17] ;
  input [9:0]\TaReg_cdc_check_reg[9] ;
  input [31:0]HRDATA;
  input EDBGRQ;
  input [31:0]doutB;
  input [31:0]\HRDATA_reg[31] ;
  input DBGRESTART;
  input [31:0]doutA;
  input nxt_mult_out0_carry__2_0;
  input [31:0]\hold_reg1[7]_i_7 ;

  wire [13:0]ADDRARDADDR;
  wire [1:0]APBcurr;
  wire AWriteNxt;
  wire AhbErrRespS;
  wire AhbTrInProg;
  wire AhbTrReq;
  wire BdAccess_cdc_check;
  wire BdAccess_cdc_check_reg;
  wire [1:0]BdReg_cdc_check;
  wire \BdReg_cdc_check_reg[0] ;
  wire \BdReg_cdc_check_reg[1] ;
  wire BusabortD;
  wire [1:0]CFGITCMEN;
  wire \CswReg_cdc_check_reg[1] ;
  wire [9:0]\CswReg_cdc_check_reg[9] ;
  wire [0:0]\CswReg_cdc_check_reg[9]_0 ;
  wire [31:0]D;
  wire [31:0]DAPRDATACM1;
  wire \DAPRDATA_reg[2] ;
  wire \DAPRDATA_reg[2]_0 ;
  wire [31:0]\DAPRDATA_reg[31] ;
  wire [25:0]\DAPRDATA_reg[31]_0 ;
  wire DAPREADYCM1;
  wire DAPREADY_reg;
  wire DAPREADY_reg_0;
  wire DAPSLVERRCM1;
  wire DAPSLVERR_reg;
  wire DAPSLVERR_reg_0;
  wire DAPSLVERR_reg_1;
  wire DAPWRITE;
  wire [0:0]DBGDTCMADDR;
  wire [3:0]DBGDTCMBYTEWR;
  wire [12:0]DBGITCMADDR;
  wire [3:0]DBGITCMBYTEWR;
  wire DBGRESETn;
  wire DBGRESTART;
  wire DBGRESTARTED;
  wire [3:0]DTCMBYTEWR;
  wire DapAbortReg;
  wire DapAbortReg0;
  wire \DapState_cdc_check_reg[2] ;
  wire \DapState_cdc_check_reg[2]_0 ;
  wire [0:0]E;
  wire EDBGRQ;
  wire \FSM_sequential_CurState_reg[0] ;
  wire \FSM_sequential_CurState_reg[1] ;
  wire \FSM_sequential_CurState_reg[1]_0 ;
  wire \FSM_sequential_CurState_reg[1]_1 ;
  wire \FSM_sequential_CurState_reg[2] ;
  wire \FSM_sequential_CurState_reg[3] ;
  wire [31:0]HADDRcore;
  wire [31:2]HADDRdbgppb;
  wire [11:2]HADDRsysppb;
  wire HCLK;
  wire [0:0]HPROTcore;
  wire [31:0]HRDATA;
  wire [31:0]\HRDATA_reg[31] ;
  wire [31:0]HRDATAdbgppb;
  wire [31:0]HRDATAsysppb;
  wire HREADY;
  wire HREADYdbgppb;
  wire [1:0]HSIZE;
  wire [1:0]HSIZEcore;
  wire [0:0]HTRANS;
  wire [1:1]HTRANScoreext;
  wire [31:0]HWDATA;
  wire [31:0]\HWDATAM_reg[31] ;
  wire [31:0]HWDATAcoreext;
  wire [31:0]HWDATAsysppb;
  wire HWRITEcore;
  wire [31:0]IRQ;
  wire [3:0]ITCMBYTEWR;
  wire NMI;
  wire NewAddr;
  wire [0:0]NextPackCtr;
  wire [9:0]NextTaReg1;
  wire \PackCtr_reg[0] ;
  wire \PackCtr_reg[0]_0 ;
  wire [0:0]\PackCtr_reg[1] ;
  wire \PackCtr_reg[1]_0 ;
  wire [25:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire RESET_INTERCONNECT_1;
  wire RESET_INTERCONNECT_2;
  wire RESET_INTERCONNECT_3;
  wire RESET_INTERCONNECT_4;
  wire RESET_INTERCONNECT_5;
  wire \Rdbuff_cdc_check_reg[18] ;
  wire ReadXfer0;
  wire SYSRESETREQ;
  wire SYSRESETn;
  wire SpidEnSync;
  wire [1:0]\TaReg_cdc_check_reg[17] ;
  wire [25:0]\TaReg_cdc_check_reg[31] ;
  wire [31:0]\TaReg_cdc_check_reg[31]_0 ;
  wire [9:0]\TaReg_cdc_check_reg[9] ;
  wire WLAST;
  wire WREADY;
  wire ahb_rd_en;
  wire ahb_wr_en;
  wire [1:0]asel_dside_reg;
  wire [3:0]asel_write_reg;
  wire [31:0]biu_addr;
  wire biu_commit;
  wire biu_commit_reg;
  wire biu_drack;
  wire biu_dreq;
  wire biu_dsb;
  wire biu_irack;
  wire [31:0]biu_rdata;
  wire biu_rdy;
  wire biu_rfault;
  wire [1:0]biu_size;
  wire biu_wfault;
  wire biu_write;
  wire [1:0]cfgitcmen_sync2;
  wire dbg_bp_hit;
  wire dbg_bp_match;
  wire [1:1]dbg_bp_pc;
  wire \dbg_bpu/nxt_ahb_rd_en ;
  wire \dbg_bpu/nxt_ahb_wr_en ;
  wire [26:0]\dbg_bpu/p_1_in ;
  wire [26:0]\dbg_bpu/p_1_in0_in ;
  wire \dbg_ctl/ahb_wr_en ;
  wire \dbg_ctl/c_halt ;
  wire \dbg_ctl/c_maskints ;
  wire [10:0]\dbg_ctl/dbg_exception_ctrl ;
  wire \dbg_ctl/nxt_ahb_rd_en ;
  wire \dbg_ctl/nxt_ahb_wr_en ;
  wire \dbg_ctl/nxt_dbg_restarted ;
  wire \dbg_ctl/nxt_vcatch ;
  wire dbg_debugen;
  wire [31:0]\dbg_dw/dw_comp0 ;
  wire \dbg_dw/nxt_ahb_rd_en ;
  wire \dbg_dw/nxt_ahb_wr_en ;
  wire dbg_exec;
  wire dbg_halt_ack;
  wire dbg_maskints;
  wire [3:0]dbg_reg_addr;
  wire dbg_reg_rdy;
  wire [31:0]dbg_reg_wdata;
  wire dbg_reg_write;
  wire \dbg_rom_tb/nxt_ahb_rd_en ;
  wire \dbg_tcm/nxt_ahb_rd_en ;
  wire [3:0]\dbg_tcm/nxt_write_en ;
  wire [31:2]dbg_wp_addr;
  wire [31:1]dbg_wp_pc;
  wire dbg_wp_pc_valid;
  wire [31:0]doutA;
  wire [31:0]doutB;
  wire dreq_wr_ex;
  wire dsel_ppb;
  wire [0:0]dw_mask0;
  wire [1:0]en_itcm_core;
  wire en_itcm_wr;
  wire fetch_internal;
  wire [0:0]haddr_dap_algn;
  wire hdf_actv;
  wire hi_pre_fetch_addr;
  wire [31:0]\hold_reg1[7]_i_7 ;
  wire hold_reg2_mask;
  wire [3:0]hprot_dap;
  wire [2:0]\hprot_dap_reg_reg[3] ;
  wire [31:0]hrdata_dap;
  wire hready_dap;
  wire hresp_dap;
  wire hsel_code;
  wire [1:1]htrans_dap;
  wire hwdata_en;
  wire hwrite_dap;
  wire [0:0]iWLAST_reg;
  wire i_biu_wfault_reg;
  wire i_dap_access_i_12_n_0;
  wire i_dap_access_i_15_n_0;
  wire i_dap_access_i_22_n_0;
  wire i_dap_access_i_25_n_0;
  wire i_dap_access_i_28_n_0;
  wire i_dap_access_i_5_n_0;
  wire i_dap_access_i_6_n_0;
  wire i_dap_access_i_7_n_0;
  wire i_dap_access_i_8_n_0;
  wire i_dap_access_i_9_n_0;
  wire [10:10]i_haddr_q;
  wire int_actv;
  wire [1:0]int_actv_lvl;
  wire [36:5]int_prev;
  wire locked_up;
  wire nmi_actv;
  wire nvic_excpt_clr_actv;
  wire [5:0]nvic_excpt_num;
  wire nvic_excpt_pend;
  wire [5:1]nvic_excpt_pend_num;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken;
  wire nvic_lockup;
  wire nvic_primask;
  wire nxt_ahb_data_state;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_wr_en;
  wire [31:0]nxt_biu_rdata;
  wire [1:0]nxt_en_itcm_dbg;
  wire nxt_mult_out0_carry__2;
  wire nxt_mult_out0_carry__2_0;
  wire [36:1]nxt_pend_state;
  wire p_0_in;
  wire [4:3]p_10_in;
  wire [15:0]p_1_in;
  wire [31:0]p_1_in2_in;
  wire [31:0]p_1_in_0;
  wire [31:0]p_8_in;
  wire pend_hdf;
  wire [4:2]pend_sys;
  wire [1:0]psv_lvl_0;
  wire [15:0]rdata_fe;
  wire reset_sync;
  wire rst_fptr_align_ex;
  wire [1:0]svc_lvl_0;
  wire sync2_reg_reg;
  wire [1:0]tck_lvl_0;
  wire u_ahb_n_1;
  wire u_ahb_n_17;
  wire u_ahb_n_19;
  wire u_ahb_n_2;
  wire u_ahb_n_20;
  wire u_ahb_n_21;
  wire u_ahb_n_23;
  wire u_ahb_n_3;
  wire u_ahb_n_5;
  wire u_ahb_n_6;
  wire u_ahb_n_8;
  wire u_ahb_n_9;
  wire u_ahb_n_91;
  wire u_ahb_n_95;
  wire u_ahb_n_96;
  wire u_core_n_10;
  wire u_core_n_100;
  wire u_core_n_101;
  wire u_core_n_102;
  wire u_core_n_103;
  wire u_core_n_104;
  wire u_core_n_105;
  wire u_core_n_144;
  wire u_core_n_145;
  wire u_core_n_179;
  wire u_core_n_182;
  wire u_core_n_183;
  wire u_core_n_184;
  wire u_core_n_185;
  wire u_core_n_186;
  wire u_core_n_187;
  wire u_core_n_188;
  wire u_core_n_189;
  wire u_core_n_190;
  wire u_core_n_191;
  wire u_core_n_192;
  wire u_core_n_193;
  wire u_core_n_194;
  wire u_core_n_195;
  wire u_core_n_196;
  wire u_core_n_197;
  wire u_core_n_198;
  wire u_core_n_199;
  wire u_core_n_200;
  wire u_core_n_201;
  wire u_core_n_202;
  wire u_core_n_203;
  wire u_core_n_204;
  wire u_core_n_236;
  wire u_core_n_237;
  wire u_core_n_238;
  wire u_core_n_239;
  wire u_core_n_240;
  wire u_core_n_241;
  wire u_core_n_242;
  wire u_core_n_243;
  wire u_core_n_244;
  wire u_core_n_246;
  wire u_core_n_249;
  wire u_core_n_252;
  wire u_core_n_253;
  wire u_core_n_288;
  wire u_core_n_289;
  wire u_core_n_290;
  wire u_core_n_291;
  wire u_core_n_293;
  wire u_core_n_3;
  wire u_core_n_55;
  wire u_core_n_56;
  wire u_core_n_65;
  wire u_core_n_96;
  wire \u_ctrl/adv_de_to_ex ;
  wire \u_ctrl/excpt_isb_de ;
  wire \u_ctrl/first32_ex ;
  wire \u_ctrl/instr_faulted ;
  wire \u_ctrl/pc_ex0 ;
  wire \u_ctrl/pf_fault_fe ;
  wire \u_ctrl/u_excpt/biu_rd_reg ;
  wire [1:0]\u_ctrl/u_excpt/excpt_state ;
  wire [1:1]\u_ctrl/u_excpt/i_mcode_dec ;
  wire \u_ctrl/u_excpt/int_fault_ex ;
  wire \u_ctrl/u_excpt/nxt_dbg_halt_ack ;
  wire \u_ctrl/u_excpt/nxt_instr_faulted ;
  wire u_dap_ahb_ap_n_165;
  wire u_dap_ahb_ap_n_264;
  wire u_dap_ahb_ap_n_265;
  wire u_dap_ahb_ap_n_266;
  wire u_dap_ahb_ap_n_267;
  wire u_dap_ahb_ap_n_67;
  wire u_dap_ahb_ap_n_68;
  wire u_dap_ahb_ap_n_69;
  wire u_dap_ahb_ap_n_70;
  wire u_dap_ahb_ap_n_71;
  wire u_dap_ahb_ap_n_72;
  wire u_dap_ahb_ap_n_73;
  wire u_dap_ahb_ap_n_74;
  wire u_dap_ahb_ap_n_75;
  wire u_dap_ahb_ap_n_76;
  wire u_dap_ahb_ap_n_77;
  wire u_dap_ahb_ap_n_78;
  wire u_dap_ahb_ap_n_79;
  wire u_dap_ahb_ap_n_8;
  wire u_dap_ahb_ap_n_80;
  wire u_dap_ahb_ap_n_81;
  wire u_dap_ahb_ap_n_82;
  wire u_dap_ahb_ap_n_83;
  wire u_dap_ahb_ap_n_84;
  wire u_dap_ahb_ap_n_85;
  wire u_dap_ahb_ap_n_86;
  wire u_dap_ahb_ap_n_87;
  wire u_dap_ahb_ap_n_88;
  wire u_dap_ahb_ap_n_89;
  wire u_dap_ahb_ap_n_90;
  wire u_dap_ahb_ap_n_91;
  wire u_dap_ahb_ap_n_92;
  wire u_dap_ahb_ap_n_93;
  wire u_dap_ahb_ap_n_94;
  wire u_dap_ahb_ap_n_95;
  wire u_dap_ahb_ap_n_96;
  wire u_dap_ahb_ap_n_97;
  wire u_debug_sys_n_1;
  wire u_debug_sys_n_120;
  wire u_debug_sys_n_130;
  wire u_debug_sys_n_132;
  wire u_debug_sys_n_137;
  wire u_debug_sys_n_138;
  wire u_debug_sys_n_139;
  wire u_debug_sys_n_140;
  wire u_debug_sys_n_141;
  wire u_debug_sys_n_21;
  wire u_debug_sys_n_22;
  wire \u_dp/u_mem_ctl/irack ;
  wire \u_dp/u_mem_ctl/nxt_drack ;
  wire \u_dp/u_mem_ctl/nxt_dwack ;
  wire u_fault;
  wire u_fault_ex;
  wire \u_fetch/buf_wr_en ;
  wire \u_matrix_dbg/dap_start ;
  wire \u_matrix_dbg/hsel_sysext ;
  wire \u_matrix_dbg/hsel_sysppb ;
  wire u_matrix_n_127;
  wire u_matrix_n_128;
  wire u_matrix_n_129;
  wire u_matrix_n_130;
  wire u_matrix_n_131;
  wire u_matrix_n_132;
  wire u_matrix_n_133;
  wire u_matrix_n_134;
  wire u_matrix_n_135;
  wire u_matrix_n_136;
  wire u_matrix_n_137;
  wire u_matrix_n_138;
  wire u_matrix_n_139;
  wire u_matrix_n_140;
  wire u_matrix_n_141;
  wire u_matrix_n_142;
  wire u_matrix_n_143;
  wire u_matrix_n_144;
  wire u_matrix_n_145;
  wire u_matrix_n_146;
  wire u_matrix_n_158;
  wire u_matrix_n_159;
  wire u_matrix_n_49;
  wire u_matrix_n_50;
  wire u_matrix_n_51;
  wire \u_matrix_sys/dap_ext_dsel ;
  wire \u_matrix_sys/dap_ppb_asel ;
  wire \u_matrix_sys/dap_ppb_dsel ;
  wire u_nvic_n_154;
  wire u_nvic_n_155;
  wire u_nvic_n_157;
  wire u_nvic_n_161;
  wire u_nvic_n_162;
  wire u_nvic_n_166;
  wire u_nvic_n_167;
  wire u_nvic_n_168;
  wire u_nvic_n_169;
  wire u_nvic_n_170;
  wire u_nvic_n_171;
  wire u_nvic_n_172;
  wire u_nvic_n_173;
  wire u_nvic_n_77;
  wire u_nvic_n_83;
  wire u_nvic_n_88;

  LUT6 #(
    .INIT(64'hB830880000000000)) 
    i_dap_access_i_12
       (.I0(HADDRdbgppb[15]),
        .I1(\u_matrix_sys/dap_ppb_asel ),
        .I2(u_matrix_n_143),
        .I3(HADDRdbgppb[14]),
        .I4(u_matrix_n_144),
        .I5(i_dap_access_i_25_n_0),
        .O(i_dap_access_i_12_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    i_dap_access_i_15
       (.I0(HADDRdbgppb[21]),
        .I1(\u_matrix_sys/dap_ppb_asel ),
        .I2(u_matrix_n_137),
        .I3(HADDRdbgppb[20]),
        .I4(u_matrix_n_138),
        .I5(i_dap_access_i_28_n_0),
        .O(i_dap_access_i_15_n_0));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    i_dap_access_i_22
       (.I0(u_matrix_n_129),
        .I1(HADDRdbgppb[29]),
        .I2(u_matrix_n_130),
        .I3(\u_matrix_sys/dap_ppb_asel ),
        .I4(HADDRdbgppb[28]),
        .O(i_dap_access_i_22_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    i_dap_access_i_25
       (.I0(u_matrix_n_142),
        .I1(HADDRdbgppb[16]),
        .I2(u_matrix_n_141),
        .I3(\u_matrix_sys/dap_ppb_asel ),
        .I4(HADDRdbgppb[17]),
        .O(i_dap_access_i_25_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    i_dap_access_i_28
       (.I0(u_matrix_n_136),
        .I1(HADDRdbgppb[22]),
        .I2(u_matrix_n_135),
        .I3(\u_matrix_sys/dap_ppb_asel ),
        .I4(HADDRdbgppb[23]),
        .O(i_dap_access_i_28_n_0));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    i_dap_access_i_5
       (.I0(i_dap_access_i_9_n_0),
        .I1(HADDRdbgppb[31]),
        .I2(\u_matrix_sys/dap_ppb_asel ),
        .I3(u_matrix_n_127),
        .I4(HADDRdbgppb[30]),
        .I5(u_matrix_n_128),
        .O(i_dap_access_i_5_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    i_dap_access_i_6
       (.I0(i_dap_access_i_12_n_0),
        .I1(HADDRdbgppb[19]),
        .I2(\u_matrix_sys/dap_ppb_asel ),
        .I3(u_matrix_n_139),
        .I4(HADDRdbgppb[18]),
        .I5(u_matrix_n_140),
        .O(i_dap_access_i_6_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    i_dap_access_i_7
       (.I0(i_dap_access_i_15_n_0),
        .I1(HADDRdbgppb[25]),
        .I2(\u_matrix_sys/dap_ppb_asel ),
        .I3(u_matrix_n_133),
        .I4(HADDRdbgppb[24]),
        .I5(u_matrix_n_134),
        .O(i_dap_access_i_7_n_0));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    i_dap_access_i_8
       (.I0(u_matrix_n_145),
        .I1(HADDRdbgppb[13]),
        .I2(u_matrix_n_146),
        .I3(\u_matrix_sys/dap_ppb_asel ),
        .I4(HADDRdbgppb[12]),
        .O(i_dap_access_i_8_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    i_dap_access_i_9
       (.I0(HADDRdbgppb[27]),
        .I1(\u_matrix_sys/dap_ppb_asel ),
        .I2(u_matrix_n_131),
        .I3(HADDRdbgppb[26]),
        .I4(u_matrix_n_132),
        .I5(i_dap_access_i_22_n_0),
        .O(i_dap_access_i_9_n_0));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_ahb u_ahb
       (.D({biu_addr[31:16],ADDRARDADDR,u_core_n_96,biu_addr[0]}),
        .E(u_ahb_n_17),
        .\HADDR_reg[31]_0 (HADDRcore),
        .HCLK(HCLK),
        .HPROTcore(HPROTcore),
        .HTRANScoreext(HTRANScoreext),
        .\HWDATA_reg[31]_0 (HWDATAcoreext),
        .\HWDATA_reg[31]_1 (hwdata_en),
        .HWRITEcore(HWRITEcore),
        .O({u_core_n_100,u_core_n_101}),
        .Q(cfgitcmen_sync2),
        .RESET_INTERCONNECT(u_ahb_n_8),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_0),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETREQ_reg(u_nvic_n_155),
        .SYSRESETREQ_reg_0(i_haddr_q),
        .SYSRESETREQ_reg_1(u_nvic_n_166),
        .SYSRESETREQ_reg_2(u_dap_ahb_ap_n_265),
        .SYSRESETn(SYSRESETn),
        .adv_de_to_ex(\u_ctrl/adv_de_to_ex ),
        .\ahb_addr_state_0x_reg[1]_0 (u_ahb_n_21),
        .\ahb_addr_state_10_reg[0]_0 (u_matrix_n_50),
        .\ahb_addr_state_10_reg[1]_0 (u_ahb_n_19),
        .\ahb_addr_state_10_reg[1]_1 (u_matrix_n_158),
        .\ahb_addr_state_11_reg[0]_0 (u_core_n_105),
        .\ahb_data_state_reg[0]_0 (u_ahb_n_9),
        .biu_ack_reg_0(u_matrix_n_159),
        .biu_commit(biu_commit),
        .biu_commit_reg(biu_commit_reg),
        .biu_drack(biu_drack),
        .biu_dreq(biu_dreq),
        .biu_dsb(biu_dsb),
        .biu_irack(biu_irack),
        .\biu_rdata_reg[31]_0 (biu_rdata),
        .\biu_rdata_reg[31]_1 (p_1_in),
        .\biu_rdata_reg[31]_2 (nxt_biu_rdata),
        .biu_rdy(biu_rdy),
        .biu_rfault(biu_rfault),
        .biu_wfault(biu_wfault),
        .biu_write(biu_write),
        .\cfgitcmen_sync2_reg[0] (u_ahb_n_2),
        .\cfgitcmen_sync2_reg[1] (u_ahb_n_1),
        .dap_ext_dsel(\u_matrix_sys/dap_ext_dsel ),
        .doutA(doutA),
        .dreq_wr_ex(dreq_wr_ex),
        .dsel_ppb(dsel_ppb),
        .dsel_ppb_reg_0(u_ahb_n_23),
        .dsel_write_reg_0(u_ahb_n_20),
        .dsel_write_reg_1(u_matrix_n_51),
        .dtcm_sel_i_2({u_core_n_288,u_core_n_289,u_core_n_290,u_core_n_291}),
        .en_itcm_core(en_itcm_core),
        .\en_itcm_core_reg[1] (u_core_n_252),
        .\en_itcm_core_reg[1]_0 (u_core_n_55),
        .\en_itcm_reg[0] (u_ahb_n_5),
        .\en_itcm_reg[1] (u_ahb_n_3),
        .\en_itcm_reg[1]_0 (HWDATAsysppb[4:2]),
        .en_itcm_wr(en_itcm_wr),
        .excpt_isb_de(\u_ctrl/excpt_isb_de ),
        .fetch_internal(fetch_internal),
        .fetch_internal_reg(\u_fetch/buf_wr_en ),
        .first32_ex(\u_ctrl/first32_ex ),
        .first32_ex_reg(\u_ctrl/pc_ex0 ),
        .hi_pre_fetch_addr(hi_pre_fetch_addr),
        .hold_reg2_mask(hold_reg2_mask),
        .\hsize_1_0_reg[1]_0 (HSIZEcore),
        .\hsize_1_0_reg[1]_1 (biu_size),
        .i_biu_drack_reg_0(u_core_n_3),
        .i_biu_wfault_reg_0(i_biu_wfault_reg),
        .i_dbg_halt_req_ex_reg(u_core_n_65),
        .\i_haddr_q_reg[10] (u_ahb_n_6),
        .instr_faulted(\u_ctrl/instr_faulted ),
        .irack(\u_dp/u_mem_ctl/irack ),
        .last_uncond_phase_ex_reg(u_ahb_n_91),
        .\mem_held_addr_reg[19]_i_1 (u_ahb_n_96),
        .\mem_held_addr_reg[31]_i_1 (u_ahb_n_95),
        .nxt_ahb_data_state(nxt_ahb_data_state),
        .nxt_drack(\u_dp/u_mem_ctl/nxt_drack ),
        .nxt_dwack(\u_dp/u_mem_ctl/nxt_dwack ),
        .nxt_instr_faulted(\u_ctrl/u_excpt/nxt_instr_faulted ),
        .p_10_in(p_10_in),
        .p_1_in2_in(p_1_in2_in),
        .pf_fault_fe(\u_ctrl/pf_fault_fe ),
        .rdata_fe(rdata_fe),
        .reset_sync(reset_sync),
        .rst_fptr_align_ex(rst_fptr_align_ex),
        .u_fault(u_fault));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_core u_core
       (.D({biu_addr[31:16],ADDRARDADDR,u_core_n_96,biu_addr[0]}),
        .DBGRESTART(DBGRESTART),
        .DBGRESTARTED(DBGRESTARTED),
        .DTCMBYTEWR(DTCMBYTEWR),
        .E(u_core_n_179),
        .HCLK(HCLK),
        .\HWDATAM_reg[31] (p_1_in_0),
        .HWDATAsysppb(HWDATAsysppb),
        .IRQ(IRQ),
        .ITCMBYTEWR(ITCMBYTEWR),
        .O({u_core_n_100,u_core_n_101,u_core_n_102,u_core_n_103}),
        .Q(dbg_wp_addr),
        .RESET_INTERCONNECT(u_core_n_3),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_4),
        .RESET_INTERCONNECT_1(u_core_n_10),
        .RESET_INTERCONNECT_2(RESET_INTERCONNECT),
        .S({u_core_n_183,u_core_n_184,u_core_n_185,u_core_n_186}),
        .SYSRESETn(SYSRESETn),
        .adv_de_to_ex(\u_ctrl/adv_de_to_ex ),
        .bcc_first_ex_reg(u_core_n_65),
        .biu_commit(biu_commit),
        .biu_commit_reg(biu_commit_reg),
        .biu_commit_reg_reg(u_nvic_n_172),
        .biu_drack(biu_drack),
        .biu_dreq(biu_dreq),
        .biu_dsb(biu_dsb),
        .biu_irack(biu_irack),
        .biu_rd_reg(\u_ctrl/u_excpt/biu_rd_reg ),
        .biu_rdy(biu_rdy),
        .biu_rfault(biu_rfault),
        .biu_wfault(biu_wfault),
        .biu_write(biu_write),
        .biu_write_reg(u_core_n_105),
        .bp_compare0_return1_carry__1(\dbg_bpu/p_1_in ),
        .bp_compare_return1_carry__1(\dbg_bpu/p_1_in0_in ),
        .c_halt(\dbg_ctl/c_halt ),
        .dbg_bp_hit(dbg_bp_hit),
        .dbg_bp_match(dbg_bp_match),
        .dbg_bp_match_de_reg(u_core_n_249),
        .dbg_debugen(dbg_debugen),
        .dbg_exception_ctrl({\dbg_ctl/dbg_exception_ctrl [10],\dbg_ctl/dbg_exception_ctrl [0]}),
        .dbg_exec(dbg_exec),
        .dbg_reg_rdy(dbg_reg_rdy),
        .\dbg_reg_wdata_reg[0] (u_debug_sys_n_120),
        .\dbg_reg_wdata_reg[31] (\HWDATAM_reg[31] ),
        .dbg_reg_write(dbg_reg_write),
        .dbg_wp_pc_valid(dbg_wp_pc_valid),
        .doutA(doutA),
        .\dp_ipsr_7to2_reg[4] (u_core_n_144),
        .\dp_ipsr_7to2_reg[4]_0 (u_core_n_145),
        .\dp_ipsr_7to2_reg[7] (int_actv_lvl),
        .dreq_wr_ex(dreq_wr_ex),
        .dtcm_sel_reg(u_ahb_n_96),
        .emit_wp2_carry__1_i_6({\dbg_dw/dw_comp0 [31],\dbg_dw/dw_comp0 [28],\dbg_dw/dw_comp0 [25],\dbg_dw/dw_comp0 [22],\dbg_dw/dw_comp0 [13],\dbg_dw/dw_comp0 [7],\dbg_dw/dw_comp0 [1:0]}),
        .en_itcm_core(en_itcm_core),
        .excpt_isb_de(\u_ctrl/excpt_isb_de ),
        .\excpt_state[2]_i_2 (u_debug_sys_n_137),
        .\excpt_state_reg[0] (u_core_n_55),
        .\excpt_state_reg[0]_0 (u_debug_sys_n_132),
        .\excpt_state_reg[1] (\u_ctrl/u_excpt/excpt_state ),
        .\excpt_state_reg[1]_0 (u_debug_sys_n_138),
        .\excpt_state_reg[4] (u_core_n_253),
        .\excpt_state_reg[4]_0 (u_nvic_n_171),
        .fetch_internal(fetch_internal),
        .first32_ex(\u_ctrl/first32_ex ),
        .hdf_actv(hdf_actv),
        .hi_pre_fetch_addr(hi_pre_fetch_addr),
        .\hold_reg1[7]_i_7 (\hold_reg1[7]_i_7 ),
        .\hold_reg1[7]_i_7_0 (biu_rdata),
        .\hold_reg1_reg[31] (u_ahb_n_17),
        .hold_reg2_mask(hold_reg2_mask),
        .i_dbg_halt_ack_reg(dbg_halt_ack),
        .i_dbg_halt_ack_reg_0(u_core_n_182),
        .i_dbg_instr_v_ex_reg(u_debug_sys_n_130),
        .i_dbg_wdata_sel_de_reg(u_ahb_n_91),
        .\i_mcode_dec_reg[1] (\u_ctrl/u_excpt/i_mcode_dec ),
        .i_nvic_excpt_svc_valid_reg(u_ahb_n_8),
        .\i_pend_state_reg[1] (u_nvic_n_161),
        .\i_pend_state_reg[1]_0 (u_nvic_n_77),
        .\i_pend_state_reg[2] (u_nvic_n_157),
        .\i_pend_state_reg[36] (u_nvic_n_88),
        .\i_pend_state_reg[36]_0 (u_nvic_n_162),
        .\i_pend_state_reg[36]_1 (int_prev),
        .\i_pend_state_reg[36]_2 ({p_8_in,pend_sys[2],pend_hdf}),
        .\imm_held_reg[6] (u_core_n_252),
        .\instr_de_reg[0] (u_debug_sys_n_141),
        .\instr_de_reg[1] (u_debug_sys_n_139),
        .\instr_de_reg[3] (u_debug_sys_n_140),
        .\instr_de_reg[7] (dbg_reg_addr),
        .instr_faulted(\u_ctrl/instr_faulted ),
        .instr_faulted_reg(u_core_n_56),
        .int_actv(int_actv),
        .int_fault_ex(\u_ctrl/u_excpt/int_fault_ex ),
        .irack(\u_dp/u_mem_ctl/irack ),
        .itcm_sel_i_6(u_core_n_293),
        .itcm_sel_reg(u_nvic_n_173),
        .\latched_excpt_num_reg[5] ({nvic_excpt_pend_num,u_nvic_n_83}),
        .load_xpsr_ex_reg({nxt_pend_state[36:5],nxt_pend_state[2:1]}),
        .locked_up_reg(locked_up),
        .ls_half_ex_reg(biu_size),
        .\mem_held_addr_reg[13] (u_core_n_237),
        .\mem_held_addr_reg[1] (u_core_n_246),
        .\mem_held_addr_reg[22] (u_core_n_238),
        .\mem_held_addr_reg[25] (u_core_n_241),
        .\mem_held_addr_reg[28] (u_core_n_242),
        .\mem_held_addr_reg[7] (u_core_n_203),
        .nmi_actv(nmi_actv),
        .nvic_excpt_clr_actv(nvic_excpt_clr_actv),
        .nvic_excpt_num(nvic_excpt_num),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_excpt_taken(nvic_excpt_taken),
        .nvic_lockup(nvic_lockup),
        .nvic_primask(nvic_primask),
        .nxt_dbg_halt_ack(\u_ctrl/u_excpt/nxt_dbg_halt_ack ),
        .nxt_dbg_restarted(\dbg_ctl/nxt_dbg_restarted ),
        .nxt_drack(\u_dp/u_mem_ctl/nxt_drack ),
        .nxt_dwack(\u_dp/u_mem_ctl/nxt_dwack ),
        .nxt_instr_faulted(\u_ctrl/u_excpt/nxt_instr_faulted ),
        .nxt_mult_out0_carry__2(nxt_mult_out0_carry__2),
        .nxt_mult_out0_carry__2_0(nxt_mult_out0_carry__2_0),
        .nxt_vcatch(\dbg_ctl/nxt_vcatch ),
        .p_1_in2_in(p_1_in2_in),
        .\pc_ex_reg[0] (\u_ctrl/pc_ex0 ),
        .\pc_ex_reg[13] (u_core_n_236),
        .\pc_ex_reg[22] (u_core_n_239),
        .\pc_ex_reg[25] (u_core_n_240),
        .\pc_ex_reg[28] (u_core_n_243),
        .\pc_ex_reg[31] (dbg_wp_pc),
        .\pc_ex_reg[31]_0 (u_core_n_244),
        .\pc_ex_reg[7] (u_core_n_204),
        .\pc_reg[13] ({u_core_n_193,u_core_n_194,u_core_n_195,u_core_n_196}),
        .\pc_reg[15] (u_core_n_104),
        .\pc_reg[19] ({u_core_n_288,u_core_n_289,u_core_n_290,u_core_n_291}),
        .\pc_reg[1] (dbg_bp_pc),
        .\pc_reg[25] ({u_core_n_187,u_core_n_188,u_core_n_189,u_core_n_190}),
        .\pc_reg[25]_0 ({u_core_n_197,u_core_n_198,u_core_n_199,u_core_n_200}),
        .\pc_reg[31] ({u_core_n_191,u_core_n_192}),
        .\pc_reg[31]_0 ({u_core_n_201,u_core_n_202}),
        .\pc_reg[31]_1 (dbg_reg_wdata),
        .pf_fault_fe(\u_ctrl/pf_fault_fe ),
        .\pre_msk_emit_wp_q[0]_i_5 (dw_mask0),
        .r_amt4_ex2_reg(RESET_INTERCONNECT_0),
        .\r_int_actv_lvl_reg[0] (u_nvic_n_169),
        .\r_int_actv_lvl_reg[0]_0 (u_nvic_n_170),
        .\r_int_actv_lvl_reg[1] (tck_lvl_0),
        .\r_int_actv_lvl_reg[1]_0 (psv_lvl_0),
        .\r_int_actv_lvl_reg[1]_1 (u_nvic_n_167),
        .\r_int_actv_lvl_reg[1]_2 (u_nvic_n_168),
        .rdata_fe(rdata_fe),
        .rst_fptr_align_ex(rst_fptr_align_ex),
        .svc_lvl_0(svc_lvl_0),
        .u_fault(u_fault),
        .u_fault_ex(u_fault_ex),
        .\uhalf_instr_reg[0] (\u_fetch/buf_wr_en ),
        .\uhalf_instr_reg[15] (p_1_in));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAHBAP u_dap_ahb_ap
       (.APBcurr(APBcurr),
        .AhbErrRespS_reg(AhbErrRespS),
        .\AhbRdDataS_reg[30] (RESET_INTERCONNECT_3),
        .\AhbRdDataS_reg[31] (Q),
        .AhbTrInProg_reg(AhbTrInProg),
        .AhbTrReq(AhbTrReq),
        .\AhbWrData_cdc_check_reg[19] (u_debug_sys_n_1),
        .\AhbWrData_cdc_check_reg[20] (RESET_INTERCONNECT_1),
        .BdAccess_cdc_check(BdAccess_cdc_check),
        .BdAccess_cdc_check_reg(BdAccess_cdc_check_reg),
        .BdReg_cdc_check(BdReg_cdc_check),
        .\BdReg_cdc_check_reg[0] (\BdReg_cdc_check_reg[0] ),
        .\BdReg_cdc_check_reg[1] (\BdReg_cdc_check_reg[1] ),
        .BusabortD(BusabortD),
        .\CswReg_cdc_check_reg[1] (\CswReg_cdc_check_reg[1] ),
        .\CswReg_cdc_check_reg[9] (\CswReg_cdc_check_reg[9]_0 ),
        .D({u_dap_ahb_ap_n_67,u_dap_ahb_ap_n_68,u_dap_ahb_ap_n_69,u_dap_ahb_ap_n_70,u_dap_ahb_ap_n_71,u_dap_ahb_ap_n_72,u_dap_ahb_ap_n_73,u_dap_ahb_ap_n_74,u_dap_ahb_ap_n_75,u_dap_ahb_ap_n_76,u_dap_ahb_ap_n_77,u_dap_ahb_ap_n_78,u_dap_ahb_ap_n_79,u_dap_ahb_ap_n_80,u_dap_ahb_ap_n_81,u_dap_ahb_ap_n_82,u_dap_ahb_ap_n_83,u_dap_ahb_ap_n_84,u_dap_ahb_ap_n_85,u_dap_ahb_ap_n_86,u_dap_ahb_ap_n_87,u_dap_ahb_ap_n_88,u_dap_ahb_ap_n_89,u_dap_ahb_ap_n_90,u_dap_ahb_ap_n_91,u_dap_ahb_ap_n_92,u_dap_ahb_ap_n_93,u_dap_ahb_ap_n_94,u_dap_ahb_ap_n_95,u_dap_ahb_ap_n_96,u_dap_ahb_ap_n_97,haddr_dap_algn}),
        .DAPRDATACM1(DAPRDATACM1),
        .\DAPRDATA_reg[2] (\DAPRDATA_reg[2] ),
        .\DAPRDATA_reg[2]_0 (\DAPRDATA_reg[2]_0 ),
        .\DAPRDATA_reg[31] (\DAPRDATA_reg[31] ),
        .\DAPRDATA_reg[31]_0 (\DAPRDATA_reg[31]_0 ),
        .DAPREADYCM1(DAPREADYCM1),
        .DAPREADY_reg(DAPREADY_reg),
        .DAPREADY_reg_0(DAPREADY_reg_0),
        .DAPSLVERRCM1(DAPSLVERRCM1),
        .DAPSLVERR_reg(DAPSLVERR_reg),
        .DAPSLVERR_reg_0(DAPSLVERR_reg_0),
        .DAPSLVERR_reg_1(DAPSLVERR_reg_1),
        .DAPWRITE(DAPWRITE),
        .DBGRESETn(DBGRESETn),
        .DapAbortReg(DapAbortReg),
        .\DapState_cdc_check_reg[2] (\DapState_cdc_check_reg[2] ),
        .\DapState_cdc_check_reg[2]_0 (\DapState_cdc_check_reg[2]_0 ),
        .E(E),
        .\FSM_sequential_CurState_reg[0] (\FSM_sequential_CurState_reg[0] ),
        .\FSM_sequential_CurState_reg[1] (DapAbortReg0),
        .\FSM_sequential_CurState_reg[1]_0 (\FSM_sequential_CurState_reg[1] ),
        .\FSM_sequential_CurState_reg[1]_1 (\FSM_sequential_CurState_reg[1]_0 ),
        .\FSM_sequential_CurState_reg[1]_2 (\FSM_sequential_CurState_reg[1]_1 ),
        .\FSM_sequential_CurState_reg[2] (\FSM_sequential_CurState_reg[2] ),
        .\FSM_sequential_CurState_reg[3] (\FSM_sequential_CurState_reg[3] ),
        .HCLK(HCLK),
        .\HPROTM_reg[3] (hprot_dap),
        .\HSIZEM_reg[0] (u_dap_ahb_ap_n_165),
        .\HSIZEM_reg[1] (p_0_in),
        .\HTRANSM_reg[1] (\u_matrix_dbg/dap_start ),
        .HWDATA(HWDATA),
        .\HWDATAM_reg[18] (u_dap_ahb_ap_n_267),
        .\HWDATAM_reg[23] (u_dap_ahb_ap_n_266),
        .\HWDATAM_reg[31] (\HWDATAM_reg[31] ),
        .HWDATAsysppb(HWDATAsysppb),
        .NextPackCtr(NextPackCtr),
        .NextTaReg1(NextTaReg1),
        .\PackCtr_reg[0] (\PackCtr_reg[0] ),
        .\PackCtr_reg[0]_0 (\PackCtr_reg[0]_0 ),
        .\PackCtr_reg[1] (\PackCtr_reg[1] ),
        .\PackCtr_reg[1]_0 (\PackCtr_reg[1]_0 ),
        .Q(\CswReg_cdc_check_reg[9] ),
        .RESET_INTERCONNECT(u_dap_ahb_ap_n_8),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_2),
        .RESET_INTERCONNECT_1(RESET_INTERCONNECT_5),
        .\RdData_cdc_check_reg[31] (hrdata_dap),
        .\Rdbuff_cdc_check_reg[18] (\Rdbuff_cdc_check_reg[18] ),
        .SpidEnSync(SpidEnSync),
        .\TaReg_cdc_check_reg[17] (\TaReg_cdc_check_reg[17] ),
        .\TaReg_cdc_check_reg[31] (\TaReg_cdc_check_reg[31] ),
        .\TaReg_cdc_check_reg[31]_0 (\TaReg_cdc_check_reg[31]_0 ),
        .\TaReg_cdc_check_reg[9] (\TaReg_cdc_check_reg[9] ),
        .ahb_wr_en(ahb_wr_en),
        .ahb_wr_en_0(\dbg_ctl/ahb_wr_en ),
        .c_halt_i_8(DBGITCMADDR[1]),
        .dap_ext_dsel(\u_matrix_sys/dap_ext_dsel ),
        .dap_ppb_dsel(\u_matrix_sys/dap_ppb_dsel ),
        .hready_dap(hready_dap),
        .hresp_dap(hresp_dap),
        .hsel_code(hsel_code),
        .hsel_sysext(\u_matrix_dbg/hsel_sysext ),
        .hsel_sysppb(\u_matrix_dbg/hsel_sysppb ),
        .htrans_dap(htrans_dap),
        .hwrite_dap(hwrite_dap),
        .i_ahb_wr_en_reg(u_dap_ahb_ap_n_265),
        .\i_pend_state_reg[3] (nxt_pend_state[3]),
        .\i_pend_state_reg[3]_0 (u_core_n_145),
        .\i_pend_state_reg[3]_1 (u_nvic_n_154),
        .\i_pend_state_reg[4] (u_dap_ahb_ap_n_264),
        .\i_pend_state_reg[4]_0 (pend_sys[4:3]),
        .\i_pend_state_reg[4]_1 (u_core_n_144),
        .\i_tck_lvl_reg[1] (HWDATAcoreext),
        .nvic_excpt_taken(nvic_excpt_taken),
        .sync2_reg_reg(sync2_reg_reg));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_sys u_debug_sys
       (.D(\HWDATAM_reg[31] ),
        .DBGDTCMBYTEWR(DBGDTCMBYTEWR),
        .DBGITCMBYTEWR(DBGITCMBYTEWR),
        .DBGRESETn(DBGRESETn),
        .DBGRESTART(DBGRESTART),
        .DBGRESTARTED(DBGRESTARTED),
        .E(u_core_n_179),
        .EDBGRQ(EDBGRQ),
        .HCLK(HCLK),
        .\HRDATA_reg[31] (HRDATAdbgppb),
        .\HRDATA_reg[31]_0 (\HRDATA_reg[31] ),
        .HREADYdbgppb(HREADYdbgppb),
        .Q({HADDRdbgppb[29],HADDRdbgppb[15:2]}),
        .RESET_INTERCONNECT(u_debug_sys_n_1),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_1),
        .RESET_INTERCONNECT_1(RESET_INTERCONNECT_3),
        .S({u_core_n_183,u_core_n_184,u_core_n_185,u_core_n_186}),
        .adv_de_to_ex(\u_ctrl/adv_de_to_ex ),
        .ahb_rd_en_reg(u_dap_ahb_ap_n_8),
        .ahb_wr_en(\dbg_ctl/ahb_wr_en ),
        .biu_rd_reg(\u_ctrl/u_excpt/biu_rd_reg ),
        .biu_write(biu_write),
        .bp_compare0_return1_carry__0({u_core_n_193,u_core_n_194,u_core_n_195,u_core_n_196}),
        .bp_compare0_return1_carry__1({u_core_n_197,u_core_n_198,u_core_n_199,u_core_n_200}),
        .bp_compare_return1_carry__1({u_core_n_187,u_core_n_188,u_core_n_189,u_core_n_190}),
        .\bu0_comp28to2_reg[26] (\dbg_bpu/p_1_in0_in ),
        .\bu1_comp28to2_reg[26] (\dbg_bpu/p_1_in ),
        .c_debugen_reg(u_debug_sys_n_130),
        .c_halt(\dbg_ctl/c_halt ),
        .c_maskints(\dbg_ctl/c_maskints ),
        .c_maskints_reg(u_debug_sys_n_21),
        .c_maskints_reg_0(u_debug_sys_n_22),
        .c_maskints_reg_1(u_dap_ahb_ap_n_266),
        .c_maskints_reg_2(u_dap_ahb_ap_n_267),
        .dbg_bp_hit(dbg_bp_hit),
        .dbg_bp_match(dbg_bp_match),
        .dbg_bp_match_de_i_3({u_core_n_201,u_core_n_202}),
        .dbg_bp_match_de_i_4({u_core_n_191,u_core_n_192}),
        .dbg_bp_match_de_reg(dbg_bp_pc),
        .dbg_debugen(dbg_debugen),
        .dbg_exception_ctrl({\dbg_ctl/dbg_exception_ctrl [10],\dbg_ctl/dbg_exception_ctrl [0]}),
        .dbg_exec(dbg_exec),
        .dbg_maskints(dbg_maskints),
        .\dbg_reg_addr_reg[0] (u_debug_sys_n_139),
        .\dbg_reg_addr_reg[2] (u_debug_sys_n_140),
        .\dbg_reg_addr_reg[2]_0 (u_debug_sys_n_141),
        .\dbg_reg_addr_reg[3] (dbg_reg_addr),
        .dbg_reg_rdy(dbg_reg_rdy),
        .dbg_reg_req_reg(u_debug_sys_n_138),
        .\dbg_reg_wdata_reg[31] (dbg_reg_wdata),
        .\dbg_reg_wdata_reg[31]_0 (p_1_in_0),
        .dbg_reg_write(dbg_reg_write),
        .dbg_wp_pc_valid(dbg_wp_pc_valid),
        .doutB(doutB),
        .\dw_comp0_reg[31] ({\dbg_dw/dw_comp0 [31],\dbg_dw/dw_comp0 [28],\dbg_dw/dw_comp0 [25],\dbg_dw/dw_comp0 [22],\dbg_dw/dw_comp0 [13],\dbg_dw/dw_comp0 [7],\dbg_dw/dw_comp0 [1:0]}),
        .\dw_mask0_reg[0] (dw_mask0),
        .\dw_pcsr_reg[31] (dbg_wp_pc),
        .emit_wp2_carry__0_i_1(u_core_n_241),
        .emit_wp2_carry__0_i_1_0(u_core_n_240),
        .emit_wp2_carry__0_i_2(u_core_n_239),
        .emit_wp2_carry__0_i_2_0(u_core_n_238),
        .emit_wp2_carry__1(dbg_wp_addr),
        .emit_wp2_carry__1_i_1(u_core_n_244),
        .emit_wp2_carry__1_i_2(u_core_n_243),
        .emit_wp2_carry__1_i_2_0(u_core_n_242),
        .emit_wp2_carry_i_1(u_core_n_237),
        .emit_wp2_carry_i_1_0(u_core_n_236),
        .emit_wp2_carry_i_3(u_core_n_204),
        .emit_wp2_carry_i_3_0(u_core_n_203),
        .\excpt_state[1]_i_3 (\u_ctrl/u_excpt/excpt_state ),
        .\excpt_state_reg[0] (u_debug_sys_n_132),
        .\excpt_state_reg[0]_0 (u_debug_sys_n_137),
        .external_reg(u_core_n_182),
        .\haddr_q_reg[0] (DBGITCMADDR[0]),
        .\haddr_q_reg[15] ({DBGDTCMADDR,DBGITCMADDR[12:10]}),
        .\haddr_q_reg[1] (DBGITCMADDR[1]),
        .\haddr_q_reg[1]_0 (u_debug_sys_n_120),
        .\haddr_q_reg[2] (DBGITCMADDR[2]),
        .\haddr_q_reg[3] (DBGITCMADDR[3]),
        .\haddr_q_reg[4] (DBGITCMADDR[4]),
        .\haddr_q_reg[5] (DBGITCMADDR[5]),
        .\haddr_q_reg[6] (DBGITCMADDR[6]),
        .\haddr_q_reg[7] (DBGITCMADDR[7]),
        .\haddr_q_reg[8] (DBGITCMADDR[8]),
        .\haddr_q_reg[9] (DBGITCMADDR[9]),
        .i_dbg_halt_ack_reg(dbg_halt_ack),
        .i_dbg_halt_ack_reg_0(u_core_n_253),
        .i_dbg_instr_v_ex_reg(u_core_n_249),
        .locked_up(locked_up),
        .nxt_ahb_rd_en(\dbg_ctl/nxt_ahb_rd_en ),
        .nxt_ahb_rd_en_0(\dbg_bpu/nxt_ahb_rd_en ),
        .nxt_ahb_rd_en_2(\dbg_dw/nxt_ahb_rd_en ),
        .nxt_ahb_rd_en_4(\dbg_rom_tb/nxt_ahb_rd_en ),
        .nxt_ahb_rd_en_5(\dbg_tcm/nxt_ahb_rd_en ),
        .nxt_ahb_wr_en(\dbg_ctl/nxt_ahb_wr_en ),
        .nxt_ahb_wr_en_1(\dbg_bpu/nxt_ahb_wr_en ),
        .nxt_ahb_wr_en_3(\dbg_dw/nxt_ahb_wr_en ),
        .nxt_dbg_halt_ack(\u_ctrl/u_excpt/nxt_dbg_halt_ack ),
        .nxt_dbg_restarted(\dbg_ctl/nxt_dbg_restarted ),
        .nxt_vcatch(\dbg_ctl/nxt_vcatch ),
        .\pend_lvl_tree[1]_i_2 (pend_sys[4:3]),
        .\pre_msk_emit_wp_q_reg[0] (u_core_n_246),
        .s_reset_st_reg(RESET_INTERCONNECT),
        .s_retire_st_reg(u_ahb_n_8),
        .u_fault_ex(u_fault_ex),
        .\write_en_reg[3] (\dbg_tcm/nxt_write_en ));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_mtx u_matrix
       (.D(HSIZEcore),
        .E(\u_matrix_dbg/dap_start ),
        .HCLK(HCLK),
        .HPROTcore(HPROTcore),
        .HRDATA(HRDATA),
        .\HRDATA_reg[31] (hrdata_dap),
        .HREADY(HREADY),
        .HREADYdbgppb(HREADYdbgppb),
        .HSIZE(HSIZE[0]),
        .HTRANS(HTRANS),
        .HTRANScoreext(HTRANScoreext),
        .HWRITEcore(HWRITEcore),
        .NewAddr(NewAddr),
        .Q(HADDRdbgppb),
        .\RdData_cdc_check_reg[31] (HRDATAdbgppb),
        .\RdData_cdc_check_reg[31]_0 (HRDATAsysppb),
        .ReadXfer0(ReadXfer0),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .\ahb_data_state_reg[0] (u_matrix_n_50),
        .\ahb_data_state_reg[0]_0 (u_ahb_n_9),
        .\ahb_data_state_reg[0]_1 (u_ahb_n_21),
        .\ahb_data_state_reg[0]_2 (u_ahb_n_20),
        .ahb_rd_en(ahb_rd_en),
        .asel_dside_reg(asel_dside_reg),
        .asel_write_reg(AWriteNxt),
        .asel_write_reg_0(asel_write_reg),
        .biu_ack_reg(u_ahb_n_23),
        .dap_ext_dsel(\u_matrix_sys/dap_ext_dsel ),
        .dap_ext_dsel_reg(u_matrix_n_51),
        .dap_ext_dsel_reg_0(hwdata_en),
        .dap_ext_dsel_reg_1(u_matrix_n_158),
        .dap_ext_dsel_reg_2(u_matrix_n_159),
        .dap_ppb_asel(\u_matrix_sys/dap_ppb_asel ),
        .dap_ppb_asel_reg(u_matrix_n_49),
        .dap_ppb_dsel(\u_matrix_sys/dap_ppb_dsel ),
        .\en_itcm_dbg_reg[1] (nxt_en_itcm_dbg),
        .\haddr_dap_reg_reg[0] (RESET_INTERCONNECT_3),
        .\haddr_dap_reg_reg[11] (HADDRsysppb),
        .\haddr_dap_reg_reg[16] (RESET_INTERCONNECT_5),
        .\haddr_dap_reg_reg[1] (D[1]),
        .\haddr_dap_reg_reg[27] (RESET_INTERCONNECT_1),
        .\haddr_dap_reg_reg[31] (\dbg_tcm/nxt_write_en ),
        .\haddr_dap_reg_reg[31]_0 ({D[31:2],D[0]}),
        .\haddr_dap_reg_reg[31]_1 ({u_dap_ahb_ap_n_67,u_dap_ahb_ap_n_68,u_dap_ahb_ap_n_69,u_dap_ahb_ap_n_70,u_dap_ahb_ap_n_71,u_dap_ahb_ap_n_72,u_dap_ahb_ap_n_73,u_dap_ahb_ap_n_74,u_dap_ahb_ap_n_75,u_dap_ahb_ap_n_76,u_dap_ahb_ap_n_77,u_dap_ahb_ap_n_78,u_dap_ahb_ap_n_79,u_dap_ahb_ap_n_80,u_dap_ahb_ap_n_81,u_dap_ahb_ap_n_82,u_dap_ahb_ap_n_83,u_dap_ahb_ap_n_84,u_dap_ahb_ap_n_85,u_dap_ahb_ap_n_86,u_dap_ahb_ap_n_87,u_dap_ahb_ap_n_88,u_dap_ahb_ap_n_89,u_dap_ahb_ap_n_90,u_dap_ahb_ap_n_91,u_dap_ahb_ap_n_92,u_dap_ahb_ap_n_93,u_dap_ahb_ap_n_94,u_dap_ahb_ap_n_95,u_dap_ahb_ap_n_96,u_dap_ahb_ap_n_97,haddr_dap_algn}),
        .\haddrcore_reg_reg[12] (u_matrix_n_146),
        .\haddrcore_reg_reg[13] (u_matrix_n_145),
        .\haddrcore_reg_reg[14] (u_matrix_n_144),
        .\haddrcore_reg_reg[15] (u_matrix_n_143),
        .\haddrcore_reg_reg[16] (u_matrix_n_142),
        .\haddrcore_reg_reg[17] (u_matrix_n_141),
        .\haddrcore_reg_reg[18] (u_matrix_n_140),
        .\haddrcore_reg_reg[19] (u_matrix_n_139),
        .\haddrcore_reg_reg[20] (u_matrix_n_138),
        .\haddrcore_reg_reg[21] (u_matrix_n_137),
        .\haddrcore_reg_reg[22] (u_matrix_n_136),
        .\haddrcore_reg_reg[23] (u_matrix_n_135),
        .\haddrcore_reg_reg[24] (u_matrix_n_134),
        .\haddrcore_reg_reg[25] (u_matrix_n_133),
        .\haddrcore_reg_reg[26] (u_matrix_n_132),
        .\haddrcore_reg_reg[27] (u_matrix_n_131),
        .\haddrcore_reg_reg[28] (u_matrix_n_130),
        .\haddrcore_reg_reg[29] (u_matrix_n_129),
        .\haddrcore_reg_reg[30] (u_matrix_n_128),
        .\haddrcore_reg_reg[31] (u_matrix_n_127),
        .\haddrcore_reg_reg[31]_0 (HADDRcore),
        .\hprot_dap_reg_reg[3] (\hprot_dap_reg_reg[3] ),
        .\hprot_dap_reg_reg[3]_0 (hprot_dap),
        .hready_dap(hready_dap),
        .hresp_dap(hresp_dap),
        .hresp_hold_reg(i_biu_wfault_reg),
        .hsel_code(hsel_code),
        .hsel_code_reg_reg(u_dap_ahb_ap_n_8),
        .hsel_sysext(\u_matrix_dbg/hsel_sysext ),
        .hsel_sysppb(\u_matrix_dbg/hsel_sysppb ),
        .\hsize_dap_reg_reg[1] (HSIZE[1]),
        .\hsize_dap_reg_reg[1]_0 (RESET_INTERCONNECT_2),
        .\hsize_dap_reg_reg[1]_1 ({p_0_in,u_dap_ahb_ap_n_165}),
        .htrans_dap(htrans_dap),
        .\htranscoreppb_reg_reg[1] (u_ahb_n_8),
        .\htranscoreppb_reg_reg[1]_0 (u_ahb_n_19),
        .hwrite_dap(hwrite_dap),
        .iWLAST_reg(iWLAST_reg),
        .i_ahb_wr_en_reg(i_dap_access_i_5_n_0),
        .i_ahb_wr_en_reg_0(i_dap_access_i_6_n_0),
        .i_ahb_wr_en_reg_1(i_dap_access_i_7_n_0),
        .i_ahb_wr_en_reg_2(i_dap_access_i_8_n_0),
        .nxt_ahb_data_state(nxt_ahb_data_state),
        .nxt_ahb_rd_en(\dbg_bpu/nxt_ahb_rd_en ),
        .nxt_ahb_rd_en_1(\dbg_dw/nxt_ahb_rd_en ),
        .nxt_ahb_rd_en_2(nxt_ahb_rd_en),
        .nxt_ahb_rd_en_4(\dbg_rom_tb/nxt_ahb_rd_en ),
        .nxt_ahb_rd_en_5(\dbg_tcm/nxt_ahb_rd_en ),
        .nxt_ahb_rd_en_6(\dbg_ctl/nxt_ahb_rd_en ),
        .nxt_ahb_wr_en(\dbg_bpu/nxt_ahb_wr_en ),
        .nxt_ahb_wr_en_0(\dbg_dw/nxt_ahb_wr_en ),
        .nxt_ahb_wr_en_3(nxt_ahb_wr_en),
        .nxt_ahb_wr_en_7(\dbg_ctl/nxt_ahb_wr_en ));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic u_nvic
       (.CFGITCMEN(CFGITCMEN),
        .D({nxt_pend_state[36:5],nxt_pend_state[3:1]}),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .\HRDATA_reg[31] (nxt_biu_rdata),
        .\HRDATA_reg[31]_0 (HRDATAsysppb),
        .\HWDATAM_reg[4] (nxt_en_itcm_dbg),
        .HWDATAsysppb({HWDATAsysppb[31:30],HWDATAsysppb[23:0]}),
        .IRQ(IRQ),
        .NMI(NMI),
        .O({u_core_n_102,u_core_n_103}),
        .Q(int_prev),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETREQ_reg(u_ahb_n_6),
        .SYSRESETn(SYSRESETn),
        .ahb_rd_en(ahb_rd_en),
        .ahb_wr_en(ahb_wr_en),
        .biu_commit_reg_reg(u_core_n_293),
        .biu_commit_reg_reg_0(u_ahb_n_95),
        .biu_wfault(biu_wfault),
        .c_maskints(\dbg_ctl/c_maskints ),
        .\cfgitcmen_sync2_reg[1] (cfgitcmen_sync2),
        .dap_ppb_dsel(\u_matrix_sys/dap_ppb_dsel ),
        .dbg_debugen(dbg_debugen),
        .dbg_maskints(dbg_maskints),
        .\dp_ipsr_7to2_reg[5] (u_nvic_n_167),
        .\dp_ipsr_7to2_reg[5]_0 (u_nvic_n_168),
        .\dp_ipsr_7to2_reg[5]_1 (u_nvic_n_169),
        .\dp_ipsr_7to2_reg[5]_2 (u_nvic_n_170),
        .dsel_ppb(dsel_ppb),
        .en_itcm_core(en_itcm_core),
        .\en_itcm_core_reg[0] (u_nvic_n_172),
        .\en_itcm_core_reg[0]_0 (u_nvic_n_173),
        .\en_itcm_core_reg[0]_1 (u_ahb_n_5),
        .\en_itcm_core_reg[1] (u_ahb_n_3),
        .\en_itcm_reg[0] (u_ahb_n_2),
        .\en_itcm_reg[1] (u_ahb_n_1),
        .en_itcm_wr(en_itcm_wr),
        .\excpt_state_reg[4] (\u_ctrl/u_excpt/i_mcode_dec ),
        .hdf_actv(hdf_actv),
        .\high_irq1_reg[16] (RESET_INTERCONNECT),
        .i_ahb_wr_en_reg(u_nvic_n_154),
        .i_ahb_wr_en_reg_0(u_nvic_n_162),
        .i_dap_access_reg(u_nvic_n_157),
        .i_dap_access_reg_0(u_matrix_n_49),
        .\i_haddr_q_reg[10] (i_haddr_q),
        .\i_haddr_q_reg[10]_0 (u_nvic_n_88),
        .\i_haddr_q_reg[11] (HADDRsysppb),
        .\i_haddr_q_reg[2] (u_nvic_n_166),
        .\i_haddr_q_reg[8] (u_nvic_n_155),
        .\i_mcode_dec_reg[1] (u_nvic_n_171),
        .\i_pend_state_reg[0] (u_dap_ahb_ap_n_265),
        .\i_pend_state_reg[36] ({p_8_in,pend_sys,pend_hdf}),
        .\i_pend_state_reg[4] (u_dap_ahb_ap_n_264),
        .\i_psv_lvl_reg[1] (psv_lvl_0),
        .\i_svc_lvl_reg[1] (u_nvic_n_161),
        .\i_svc_lvl_reg[1]_0 (\HWDATAM_reg[31] ),
        .\i_svc_lvl_reg[1]_1 (HWDATAcoreext),
        .\i_tck_lvl_reg[1] (tck_lvl_0),
        .instr_faulted(\u_ctrl/instr_faulted ),
        .int_actv(int_actv),
        .int_fault_ex(\u_ctrl/u_excpt/int_fault_ex ),
        .itcm_sel_reg(u_ahb_n_96),
        .itcm_sel_reg_0(u_core_n_104),
        .locked_up(locked_up),
        .lockup_pend_reg(u_core_n_56),
        .nmi_actv(nmi_actv),
        .nvic_excpt_clr_actv(nvic_excpt_clr_actv),
        .nvic_excpt_num(nvic_excpt_num),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_excpt_taken(nvic_excpt_taken),
        .nvic_lockup(nvic_lockup),
        .nvic_primask(nvic_primask),
        .nxt_ahb_rd_en(nxt_ahb_rd_en),
        .nxt_ahb_wr_en(nxt_ahb_wr_en),
        .p_10_in(p_10_in),
        .\pend_lvl_num_reg[1] (RESET_INTERCONNECT_4),
        .\pend_lvl_num_reg[5] ({nvic_excpt_pend_num,u_nvic_n_83}),
        .\pend_lvl_tree_reg[0] (u_core_n_10),
        .\pend_lvl_tree_reg[1] (u_debug_sys_n_22),
        .\pend_lvl_tree_reg[1]_0 (u_debug_sys_n_21),
        .r_hdf_actv_reg(u_nvic_n_77),
        .\r_int_actv_lvl_reg[1] (int_actv_lvl),
        .r_nmi_actv_reg(RESET_INTERCONNECT_0),
        .reset_sync(reset_sync),
        .svc_lvl_0(svc_lvl_0),
        .\tck_count_reg[23] (dbg_halt_ack));
endmodule

(* AUSER_MAX = "0" *) (* AUSER_WIDTH = "1" *) (* BE8 = "1'b0" *) 
(* DEBUG_SEL = "1" *) (* DTCM_ADDR_WIDTH = "14" *) (* DTCM_INIT_FILE = "" *) 
(* DTCM_INIT_RAM = "1'b0" *) (* DTCM_SIZE = "4'b0111" *) (* ITCM_ADDR_WIDTH = "13" *) 
(* ITCM_INIT_FILE = "bram_a7.hex" *) (* ITCM_INIT_RAM = "1'b1" *) (* ITCM_SIZE = "4'b0110" *) 
(* JTAG = "1" *) (* NUM_IRQ = "32" *) (* ORIG_REF_NAME = "CortexM1DbgAXI" *) 
(* OS = "1'b1" *) (* SMALL_DEBUG = "1'b1" *) (* SMALL_MUL = "1'b0" *) 
(* STRB_MAX = "3" *) (* STRB_WIDTH = "4" *) (* SW = "0" *) 
module m1_for_arty_a7_cm1_ecu_0_0_CortexM1DbgAXI
   (DBGRESTARTED,
    JTAGNSW,
    JTAGTOP,
    TDO,
    nTDOEN,
    SWDO,
    SWDOEN,
    LOCKUP,
    HALTED,
    SYSRESETREQ,
    HWDATA,
    HCLK,
    SYSRESETn,
    IRQ,
    NMI,
    DBGRESETn,
    EDBGRQ,
    DBGRESTART,
    nTRST,
    SWCLKTCK,
    SWDITMS,
    TDI,
    HRDATA,
    CFGITCMEN,
    AWADDR,
    AWLEN,
    AWSIZE,
    AWBURST,
    AWLOCK,
    AWCACHE,
    AWPROT,
    AWUSER,
    AWVALID,
    AWREADY,
    WSTRB,
    WLAST,
    WVALID,
    WREADY,
    BRESP,
    BVALID,
    BREADY,
    ARADDR,
    ARLEN,
    ARSIZE,
    ARBURST,
    ARLOCK,
    ARCACHE,
    ARPROT,
    ARUSER,
    ARVALID,
    ARREADY,
    RRESP,
    RLAST,
    RVALID,
    RREADY);
  output DBGRESTARTED;
  output JTAGNSW;
  output JTAGTOP;
  output TDO;
  output nTDOEN;
  output SWDO;
  output SWDOEN;
  output LOCKUP;
  output HALTED;
  output SYSRESETREQ;
  output [31:0]HWDATA;
  input HCLK;
  input SYSRESETn;
  input [31:0]IRQ;
  input NMI;
  input DBGRESETn;
  input EDBGRQ;
  input DBGRESTART;
  input nTRST;
  input SWCLKTCK;
  input SWDITMS;
  input TDI;
  input [31:0]HRDATA;
  input [1:0]CFGITCMEN;
  output [31:0]AWADDR;
  output [3:0]AWLEN;
  output [2:0]AWSIZE;
  output [1:0]AWBURST;
  output [1:0]AWLOCK;
  output [3:0]AWCACHE;
  output [2:0]AWPROT;
  output [0:0]AWUSER;
  output AWVALID;
  input AWREADY;
  output [3:0]WSTRB;
  output WLAST;
  output WVALID;
  input WREADY;
  input [1:0]BRESP;
  input BVALID;
  output BREADY;
  output [31:0]ARADDR;
  output [3:0]ARLEN;
  output [2:0]ARSIZE;
  output [1:0]ARBURST;
  output [1:0]ARLOCK;
  output [3:0]ARCACHE;
  output [2:0]ARPROT;
  output [0:0]ARUSER;
  output ARVALID;
  input ARREADY;
  input [1:0]RRESP;
  input RLAST;
  input RVALID;
  output RREADY;

  wire \<const0> ;
  wire [2:2]AProtNxt;
  wire ARREADY;
  wire ARVALID;
  wire [31:0]AWADDR;
  wire [0:0]\^AWBURST ;
  wire [3:0]\^AWCACHE ;
  wire [2:0]\^AWPROT ;
  wire AWREADY;
  wire [1:0]\^AWSIZE ;
  wire AWVALID;
  wire [1:0]BRESP;
  wire BVALID;
  wire BusabortD;
  wire [1:0]CFGITCMEN;
  wire [31:0]DAPRDATA;
  wire [31:0]DAPRDATACM1;
  wire DAPREADYCM1;
  wire DAPSLVERRCM1;
  wire [31:0]DAPWDATA;
  wire DAPWRITE;
  wire [13:13]DBGDTCMADDR;
  wire [3:0]DBGDTCMBYTEWR;
  wire [31:0]DBGDTCMRDATA;
  wire [12:0]DBGITCMADDR;
  wire [3:0]DBGITCMBYTEWR;
  wire [31:0]DBGITCMRDATA;
  wire [31:0]DBGITCMWDATA;
  wire DBGRESETn;
  wire DBGRESTART;
  wire DBGRESTARTED;
  wire [13:13]DTCMADDR;
  wire [3:0]DTCMBYTEWR;
  wire [31:0]DTCMRDATA;
  wire EDBGRQ;
  wire [31:0]HADDR;
  wire HALTED;
  wire HCLK;
  wire [3:1]HPROT;
  wire [31:0]HRDATA;
  wire HREADY;
  wire [1:0]HSIZE;
  wire [1:1]HTRANS;
  wire [31:0]HWDATA;
  wire [31:0]IRQ;
  wire [12:0]ITCMADDR;
  wire [3:0]ITCMBYTEWR;
  wire [31:0]ITCMRDATA;
  wire [31:0]ITCMWDATA;
  wire JTAGTOP;
  wire LOCKUP;
  wire NMI;
  wire RLAST;
  wire RREADY;
  wire [1:0]RRESP;
  wire RVALID;
  wire SWCLKTCK;
  wire SWDITMS;
  wire SYSRESETREQ;
  wire SYSRESETn;
  wire TDI;
  wire TDO;
  wire WLAST;
  wire WREADY;
  wire [3:0]WSTRB;
  wire nTDOEN;
  wire nTRST;
  wire nxt_mult_out0_carry_i_7_n_0;
  wire nxt_mult_out0_carry_i_8_n_0;
  wire [3:3]\uA11AhbLiteMToAxi/ACacheNxt ;
  wire \uA11AhbLiteMToAxi/AWriteNxt ;
  wire \uA11AhbLiteMToAxi/NewAddr ;
  wire \uA11AhbLiteMToAxi/ReadXfer0 ;
  wire [3:0]\uA11AhbLiteMToAxi/WStrbNxt ;
  wire [1:0]\uDAPDpApbIf/APBcurr ;
  wire \uDAPJtagDpProtocol/TCKn ;
  wire u_AhbSToAxi_n_4;
  wire u_cortexm1_n_0;
  wire u_cortexm1_n_1;
  wire u_cortexm1_n_10;
  wire u_cortexm1_n_12;
  wire u_cortexm1_n_13;
  wire u_cortexm1_n_138;
  wire u_cortexm1_n_14;
  wire u_cortexm1_n_2;
  wire u_cortexm1_n_80;
  wire u_cortexm1_n_81;
  wire u_cortexm1_n_83;
  wire u_cortexm1_n_84;
  wire u_cortexm1_n_9;
  wire u_cortexm1_n_95;
  wire [1:0]\u_dap_ahb_ap/AhbAddr ;
  wire [1:0]\u_dap_ahb_ap/AhbSize ;
  wire \u_dap_ahb_ap/BdAccess_cdc_check ;
  wire [1:0]\u_dap_ahb_ap/BdReg_cdc_check ;
  wire \u_dap_ahb_ap/DapAbortReg0 ;
  wire [9:0]\u_dap_ahb_ap/NextTaReg ;
  wire [9:0]\u_dap_ahb_ap/NextTaReg1 ;
  wire [1:1]\u_dap_ahb_ap/PackCtr ;
  wire \u_dap_ahb_ap/SpidEnSync ;
  wire [1:0]\u_dap_ahb_ap/uDAPAhbApSlv/AddrInc ;
  wire \u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn ;
  wire \u_dap_ahb_ap/uDAPAhbApSlv/AhbErrRespS ;
  wire [31:0]\u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS ;
  wire \u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg ;
  wire \u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq ;
  wire \u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn ;
  wire \u_dap_ahb_ap/uDAPAhbApSlv/DapAbortReg ;
  wire [31:0]\u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData ;
  wire [1:1]\u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr ;
  wire [4:0]\u_dap_ahb_ap/uDAPAhbApSlv/Prot ;
  wire \u_dap_ahb_ap/uDAPAhbApSlv/SProt ;
  wire [31:4]\u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check ;
  wire \u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn ;
  wire u_swj_dp_n_0;
  wire u_swj_dp_n_10;
  wire u_swj_dp_n_3;
  wire u_swj_dp_n_37;
  wire u_swj_dp_n_38;
  wire u_swj_dp_n_39;
  wire u_swj_dp_n_41;
  wire u_swj_dp_n_42;
  wire u_swj_dp_n_43;
  wire u_swj_dp_n_44;
  wire u_swj_dp_n_57;
  wire u_swj_dp_n_58;
  wire u_swj_dp_n_6;
  wire u_swj_dp_n_60;
  wire u_swj_dp_n_8;
  wire u_swj_dp_n_94;
  wire u_swj_dp_n_95;
  wire u_swj_dp_n_96;
  wire u_swj_dp_n_97;

  assign ARADDR[31] = \<const0> ;
  assign ARADDR[30] = \<const0> ;
  assign ARADDR[29] = \<const0> ;
  assign ARADDR[28] = \<const0> ;
  assign ARADDR[27] = \<const0> ;
  assign ARADDR[26] = \<const0> ;
  assign ARADDR[25] = \<const0> ;
  assign ARADDR[24] = \<const0> ;
  assign ARADDR[23] = \<const0> ;
  assign ARADDR[22] = \<const0> ;
  assign ARADDR[21] = \<const0> ;
  assign ARADDR[20] = \<const0> ;
  assign ARADDR[19] = \<const0> ;
  assign ARADDR[18] = \<const0> ;
  assign ARADDR[17] = \<const0> ;
  assign ARADDR[16] = \<const0> ;
  assign ARADDR[15] = \<const0> ;
  assign ARADDR[14] = \<const0> ;
  assign ARADDR[13] = \<const0> ;
  assign ARADDR[12] = \<const0> ;
  assign ARADDR[11] = \<const0> ;
  assign ARADDR[10] = \<const0> ;
  assign ARADDR[9] = \<const0> ;
  assign ARADDR[8] = \<const0> ;
  assign ARADDR[7] = \<const0> ;
  assign ARADDR[6] = \<const0> ;
  assign ARADDR[5] = \<const0> ;
  assign ARADDR[4] = \<const0> ;
  assign ARADDR[3] = \<const0> ;
  assign ARADDR[2] = \<const0> ;
  assign ARADDR[1] = \<const0> ;
  assign ARADDR[0] = \<const0> ;
  assign ARBURST[1] = \<const0> ;
  assign ARBURST[0] = \<const0> ;
  assign ARCACHE[3] = \<const0> ;
  assign ARCACHE[2] = \<const0> ;
  assign ARCACHE[1] = \<const0> ;
  assign ARCACHE[0] = \<const0> ;
  assign ARLEN[3] = \<const0> ;
  assign ARLEN[2] = \<const0> ;
  assign ARLEN[1] = \<const0> ;
  assign ARLEN[0] = \<const0> ;
  assign ARLOCK[1] = \<const0> ;
  assign ARLOCK[0] = \<const0> ;
  assign ARPROT[2] = \<const0> ;
  assign ARPROT[1] = \<const0> ;
  assign ARPROT[0] = \<const0> ;
  assign ARSIZE[2] = \<const0> ;
  assign ARSIZE[1] = \<const0> ;
  assign ARSIZE[0] = \<const0> ;
  assign ARUSER[0] = \<const0> ;
  assign AWBURST[1] = \<const0> ;
  assign AWBURST[0] = \^AWBURST [0];
  assign AWCACHE[3] = \^AWCACHE [3];
  assign AWCACHE[2] = \<const0> ;
  assign AWCACHE[1:0] = \^AWCACHE [1:0];
  assign AWLEN[3] = \<const0> ;
  assign AWLEN[2] = \<const0> ;
  assign AWLEN[1] = \<const0> ;
  assign AWLEN[0] = \<const0> ;
  assign AWLOCK[1] = \<const0> ;
  assign AWLOCK[0] = \<const0> ;
  assign AWPROT[2] = \^AWPROT [2];
  assign AWPROT[1] = \<const0> ;
  assign AWPROT[0] = \^AWPROT [0];
  assign AWSIZE[2] = \<const0> ;
  assign AWSIZE[1:0] = \^AWSIZE [1:0];
  assign AWUSER[0] = \<const0> ;
  assign BREADY = \<const0> ;
  assign JTAGNSW = \<const0> ;
  assign SWDO = \<const0> ;
  assign SWDOEN = \<const0> ;
  assign WVALID = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    TDOi_reg_i_2
       (.I0(SWCLKTCK),
        .O(\uDAPJtagDpProtocol/TCKn ));
  FDCE nxt_mult_out0_carry_i_7
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_cortexm1_n_1),
        .D(1'b1),
        .Q(nxt_mult_out0_carry_i_7_n_0));
  FDCE nxt_mult_out0_carry_i_8
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_cortexm1_n_1),
        .D(1'b1),
        .Q(nxt_mult_out0_carry_i_8_n_0));
  m1_for_arty_a7_cm1_ecu_0_0_AhbSToAxi u_AhbSToAxi
       (.\ACACHE_reg[3] ({\uA11AhbLiteMToAxi/ACacheNxt ,HPROT[3:2]}),
        .\APROT_reg[2] ({AProtNxt,HPROT[1]}),
        .ARREADY(ARREADY),
        .ARVALID(ARVALID),
        .AWADDR(AWADDR),
        .AWBURST(\^AWBURST ),
        .AWCACHE({\^AWCACHE [3],\^AWCACHE [1:0]}),
        .AWPROT({\^AWPROT [2],\^AWPROT [0]}),
        .AWREADY(AWREADY),
        .AWSIZE(\^AWSIZE ),
        .AWVALID(AWVALID),
        .AWriteNxt(\uA11AhbLiteMToAxi/AWriteNxt ),
        .AhbDataValid_reg(u_cortexm1_n_0),
        .BRESP(BRESP[1]),
        .BVALID(BVALID),
        .D(HADDR),
        .E(u_cortexm1_n_95),
        .HCLK(HCLK),
        .HREADY(HREADY),
        .HReadyReg_reg(u_AhbSToAxi_n_4),
        .HSIZE(HSIZE),
        .HTRANS(HTRANS),
        .NewAddr(\uA11AhbLiteMToAxi/NewAddr ),
        .RLAST(RLAST),
        .RRESP(RRESP[1]),
        .RVALID(RVALID),
        .ReadXfer0(\uA11AhbLiteMToAxi/ReadXfer0 ),
        .SYSRESETn(SYSRESETn),
        .WREADY(WREADY),
        .WSTRB(WSTRB),
        .iRREADY_reg(RREADY),
        .iWLAST_reg(WLAST),
        .\iWSTRB_reg[2] (u_cortexm1_n_12),
        .\iWSTRB_reg[3] (\uA11AhbLiteMToAxi/WStrbNxt ));
  m1_for_arty_a7_cm1_ecu_0_0_CortexM1Dbg u_cortexm1
       (.ADDRARDADDR({DTCMADDR,ITCMADDR}),
        .APBcurr(\uDAPDpApbIf/APBcurr ),
        .AWriteNxt(\uA11AhbLiteMToAxi/AWriteNxt ),
        .AhbErrRespS(\u_dap_ahb_ap/uDAPAhbApSlv/AhbErrRespS ),
        .AhbTrInProg(\u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg ),
        .AhbTrReq(\u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq ),
        .BdAccess_cdc_check(\u_dap_ahb_ap/BdAccess_cdc_check ),
        .BdAccess_cdc_check_reg(u_swj_dp_n_95),
        .BdReg_cdc_check(\u_dap_ahb_ap/BdReg_cdc_check ),
        .\BdReg_cdc_check_reg[0] (u_swj_dp_n_97),
        .\BdReg_cdc_check_reg[1] (u_swj_dp_n_96),
        .BusabortD(BusabortD),
        .CFGITCMEN(CFGITCMEN),
        .\CswReg_cdc_check_reg[1] (u_cortexm1_n_14),
        .\CswReg_cdc_check_reg[9] ({\u_dap_ahb_ap/uDAPAhbApSlv/SProt ,\u_dap_ahb_ap/uDAPAhbApSlv/Prot ,\u_dap_ahb_ap/uDAPAhbApSlv/AddrInc ,\u_dap_ahb_ap/AhbSize }),
        .\CswReg_cdc_check_reg[9]_0 (\u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn ),
        .D(HADDR),
        .DAPRDATACM1(DAPRDATACM1),
        .\DAPRDATA_reg[2] (u_swj_dp_n_38),
        .\DAPRDATA_reg[2]_0 (u_swj_dp_n_37),
        .\DAPRDATA_reg[31] (DAPRDATA),
        .\DAPRDATA_reg[31]_0 ({\u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData [31:12],\u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData [7:4],\u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData [1:0]}),
        .DAPREADYCM1(DAPREADYCM1),
        .DAPREADY_reg(u_cortexm1_n_138),
        .DAPREADY_reg_0(u_swj_dp_n_44),
        .DAPSLVERRCM1(DAPSLVERRCM1),
        .DAPSLVERR_reg(u_swj_dp_n_0),
        .DAPSLVERR_reg_0(u_swj_dp_n_6),
        .DAPSLVERR_reg_1(u_swj_dp_n_8),
        .DAPWRITE(DAPWRITE),
        .DBGDTCMADDR(DBGDTCMADDR),
        .DBGDTCMBYTEWR(DBGDTCMBYTEWR),
        .DBGITCMADDR(DBGITCMADDR),
        .DBGITCMBYTEWR(DBGITCMBYTEWR),
        .DBGRESETn(DBGRESETn),
        .DBGRESTART(DBGRESTART),
        .DBGRESTARTED(DBGRESTARTED),
        .DTCMBYTEWR(DTCMBYTEWR),
        .DapAbortReg(\u_dap_ahb_ap/uDAPAhbApSlv/DapAbortReg ),
        .DapAbortReg0(\u_dap_ahb_ap/DapAbortReg0 ),
        .\DapState_cdc_check_reg[2] (u_swj_dp_n_58),
        .\DapState_cdc_check_reg[2]_0 (u_swj_dp_n_57),
        .E(\u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn ),
        .EDBGRQ(EDBGRQ),
        .\FSM_sequential_CurState_reg[0] (u_swj_dp_n_3),
        .\FSM_sequential_CurState_reg[1] (u_cortexm1_n_84),
        .\FSM_sequential_CurState_reg[1]_0 (u_swj_dp_n_43),
        .\FSM_sequential_CurState_reg[1]_1 (u_swj_dp_n_60),
        .\FSM_sequential_CurState_reg[2] (u_cortexm1_n_81),
        .\FSM_sequential_CurState_reg[3] (u_cortexm1_n_83),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .\HRDATA_reg[31] (DBGITCMRDATA),
        .HREADY(HREADY),
        .HSIZE(HSIZE),
        .HTRANS(HTRANS),
        .HWDATA(HWDATA),
        .\HWDATAM_reg[31] (DBGITCMWDATA),
        .IRQ(IRQ),
        .ITCMBYTEWR(ITCMBYTEWR),
        .NMI(NMI),
        .NewAddr(\uA11AhbLiteMToAxi/NewAddr ),
        .NextPackCtr(\u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr ),
        .NextTaReg1(\u_dap_ahb_ap/NextTaReg1 ),
        .\PackCtr_reg[0] (u_swj_dp_n_41),
        .\PackCtr_reg[0]_0 (u_swj_dp_n_42),
        .\PackCtr_reg[1] (\u_dap_ahb_ap/PackCtr ),
        .\PackCtr_reg[1]_0 (u_swj_dp_n_94),
        .Q({\u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS [31:12],\u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS [7:4],\u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS [1:0]}),
        .RESET_INTERCONNECT(u_cortexm1_n_0),
        .RESET_INTERCONNECT_0(u_cortexm1_n_1),
        .RESET_INTERCONNECT_1(u_cortexm1_n_2),
        .RESET_INTERCONNECT_2(u_cortexm1_n_9),
        .RESET_INTERCONNECT_3(u_cortexm1_n_10),
        .RESET_INTERCONNECT_4(u_cortexm1_n_12),
        .RESET_INTERCONNECT_5(u_cortexm1_n_13),
        .\Rdbuff_cdc_check_reg[18] (u_swj_dp_n_10),
        .ReadXfer0(\uA11AhbLiteMToAxi/ReadXfer0 ),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETn(SYSRESETn),
        .SpidEnSync(\u_dap_ahb_ap/SpidEnSync ),
        .\TaReg_cdc_check_reg[17] ({u_swj_dp_n_39,\u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn }),
        .\TaReg_cdc_check_reg[31] ({\u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check [31:12],\u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check [7:4],\u_dap_ahb_ap/AhbAddr }),
        .\TaReg_cdc_check_reg[31]_0 (DAPWDATA),
        .\TaReg_cdc_check_reg[9] (\u_dap_ahb_ap/NextTaReg ),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .asel_dside_reg({AProtNxt,HPROT[1]}),
        .asel_write_reg(\uA11AhbLiteMToAxi/WStrbNxt ),
        .dbg_halt_ack(HALTED),
        .doutA(ITCMRDATA),
        .doutB(DBGDTCMRDATA),
        .\hold_reg1[7]_i_7 (DTCMRDATA),
        .\hprot_dap_reg_reg[3] ({\uA11AhbLiteMToAxi/ACacheNxt ,HPROT[3:2]}),
        .iWLAST_reg(u_cortexm1_n_95),
        .i_biu_wfault_reg(u_AhbSToAxi_n_4),
        .locked_up(LOCKUP),
        .nxt_mult_out0_carry__2(nxt_mult_out0_carry_i_7_n_0),
        .nxt_mult_out0_carry__2_0(nxt_mult_out0_carry_i_8_n_0),
        .p_1_in2_in(ITCMWDATA),
        .sync2_reg_reg(u_cortexm1_n_80));
  m1_for_arty_a7_cm1_ecu_0_0_DAPSWJDP u_swj_dp
       (.APBcurr(\uDAPDpApbIf/APBcurr ),
        .\APbanksel_reg[4] (u_swj_dp_n_41),
        .\APsel_reg[4] (u_swj_dp_n_10),
        .AhbErrRespS(\u_dap_ahb_ap/uDAPAhbApSlv/AhbErrRespS ),
        .AhbTrInProg(\u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg ),
        .AhbTrInProg_reg(u_swj_dp_n_6),
        .AhbTrInProg_reg_0({u_swj_dp_n_39,\u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn }),
        .AhbTrReq(\u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq ),
        .BdAccess_cdc_check(\u_dap_ahb_ap/BdAccess_cdc_check ),
        .BdAccess_cdc_check_reg(u_cortexm1_n_81),
        .BdReg_cdc_check(\u_dap_ahb_ap/BdReg_cdc_check ),
        .BusabortD(BusabortD),
        .D(DAPRDATA),
        .DAPRDATACM1(DAPRDATACM1),
        .\DAPRDATA_reg[30] ({\u_dap_ahb_ap/uDAPAhbApSlv/SProt ,\u_dap_ahb_ap/uDAPAhbApSlv/Prot ,\u_dap_ahb_ap/uDAPAhbApSlv/AddrInc ,\u_dap_ahb_ap/AhbSize }),
        .\DAPRDATA_reg[31] ({\u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check [31:12],\u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check [7:4],\u_dap_ahb_ap/AhbAddr }),
        .DAPREADYCM1(DAPREADYCM1),
        .DAPSLVERRCM1(DAPSLVERRCM1),
        .DAPWRITE(DAPWRITE),
        .DBGRESETn(DBGRESETn),
        .\DPaddr_reg[0] (u_swj_dp_n_37),
        .\DPaddr_reg[0]_0 (u_swj_dp_n_43),
        .\DPaddr_reg[0]_1 (u_swj_dp_n_97),
        .\DPaddr_reg[1] (u_swj_dp_n_44),
        .\DPaddr_reg[1]_0 (u_swj_dp_n_58),
        .\DPaddr_reg[1]_1 (u_swj_dp_n_96),
        .DapAbortReg(\u_dap_ahb_ap/uDAPAhbApSlv/DapAbortReg ),
        .DapAbortReg0(\u_dap_ahb_ap/DapAbortReg0 ),
        .DapAbortReg_reg(u_swj_dp_n_42),
        .E(\u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn ),
        .\FSM_sequential_APBcurr_reg[0] (u_swj_dp_n_3),
        .\FSM_sequential_APBcurr_reg[0]_0 (u_swj_dp_n_57),
        .\FSM_sequential_APBcurr_reg[0]_1 (u_cortexm1_n_138),
        .\FSM_sequential_APBcurr_reg[1] (u_swj_dp_n_8),
        .\FSM_sequential_APBcurr_reg[1]_0 (u_swj_dp_n_38),
        .\FSM_sequential_APBcurr_reg[1]_1 (\u_dap_ahb_ap/NextTaReg ),
        .\FSM_sequential_APBcurr_reg[1]_2 (\u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn ),
        .\FSM_sequential_APBcurr_reg[1]_3 (u_swj_dp_n_60),
        .\FSM_sequential_APBcurr_reg[1]_4 (DAPWDATA),
        .\FSM_sequential_APBcurr_reg[1]_5 (u_swj_dp_n_95),
        .\FSM_sequential_CurState_reg[1] (u_cortexm1_n_83),
        .HCLK(HCLK),
        .JTAGTOP(JTAGTOP),
        .NextPackCtr(\u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr ),
        .NextTaReg1(\u_dap_ahb_ap/NextTaReg1 ),
        .\PackCtr_reg[1] (u_swj_dp_n_94),
        .\PackCtr_reg[1]_0 (u_cortexm1_n_84),
        .\PackCtr_reg[1]_1 (u_cortexm1_n_80),
        .\PackCtr_reg[1]_2 (u_cortexm1_n_14),
        .\PackCtr_reg[1]_3 (\u_dap_ahb_ap/PackCtr ),
        .Q({\u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS [31:12],\u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS [7:4],\u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS [1:0]}),
        .RESET_INTERCONNECT(u_swj_dp_n_0),
        .\Rdbuff_cdc_check_reg[20] (u_cortexm1_n_2),
        .SWCLKTCK(SWCLKTCK),
        .SWDITMS(SWDITMS),
        .SpidEnSync(\u_dap_ahb_ap/SpidEnSync ),
        .TCKn(\uDAPJtagDpProtocol/TCKn ),
        .TDI(TDI),
        .TDO(TDO),
        .TDOeni_reg_inv(u_cortexm1_n_13),
        .\TaReg_cdc_check_reg[31] ({\u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData [31:12],\u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData [7:4],\u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData [1:0]}),
        .nTDOEN(nTDOEN),
        .nTRST(nTRST),
        .sync_reg_reg(u_cortexm1_n_9),
        .sync_reg_reg_0(u_cortexm1_n_10));
  m1_for_arty_a7_cm1_ecu_0_0_X_TCMDBG__parameterized0 u_x_dtcm
       (.ADDRARDADDR({DTCMADDR,ITCMADDR}),
        .ADDRBWRADDR({DBGDTCMADDR,DBGITCMADDR}),
        .DBGDTCMBYTEWR(DBGDTCMBYTEWR),
        .DTCMBYTEWR(DTCMBYTEWR),
        .HCLK(HCLK),
        .doutA(DTCMRDATA),
        .doutB(DBGDTCMRDATA),
        .p_1_in2_in(ITCMWDATA),
        .p_2_in(DBGITCMWDATA));
  m1_for_arty_a7_cm1_ecu_0_0_X_TCMDBG u_x_itcm
       (.ADDRARDADDR(ITCMADDR),
        .DBGITCMADDR(DBGITCMADDR),
        .DBGITCMBYTEWR(DBGITCMBYTEWR),
        .HCLK(HCLK),
        .ITCMBYTEWR(ITCMBYTEWR),
        .doutA(ITCMRDATA),
        .doutB(DBGITCMRDATA),
        .p_1_in2_in(ITCMWDATA),
        .p_2_in(DBGITCMWDATA));
endmodule

(* ORIG_REF_NAME = "DAPAHBAP" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAHBAP
   (AhbErrRespS_reg,
    BdAccess_cdc_check,
    BdReg_cdc_check,
    hwrite_dap,
    DAPREADYCM1,
    DAPSLVERRCM1,
    htrans_dap,
    RESET_INTERCONNECT,
    RESET_INTERCONNECT_0,
    SpidEnSync,
    RESET_INTERCONNECT_1,
    \CswReg_cdc_check_reg[1] ,
    \FSM_sequential_CurState_reg[1] ,
    NextPackCtr,
    Q,
    \PackCtr_reg[1] ,
    sync2_reg_reg,
    \FSM_sequential_CurState_reg[2] ,
    AhbTrInProg_reg,
    \FSM_sequential_CurState_reg[3] ,
    \FSM_sequential_CurState_reg[1]_0 ,
    NextTaReg1,
    \TaReg_cdc_check_reg[31] ,
    D,
    \HSIZEM_reg[1] ,
    DAPREADY_reg,
    \DAPRDATA_reg[31] ,
    DAPRDATACM1,
    \HSIZEM_reg[0] ,
    \HTRANSM_reg[1] ,
    HWDATA,
    \HWDATAM_reg[31] ,
    HWDATAsysppb,
    \i_pend_state_reg[3] ,
    \i_pend_state_reg[4] ,
    i_ahb_wr_en_reg,
    \HWDATAM_reg[23] ,
    \HWDATAM_reg[18] ,
    DapAbortReg,
    \AhbRdDataS_reg[31] ,
    \HPROTM_reg[3] ,
    hsel_code,
    hsel_sysext,
    hsel_sysppb,
    HCLK,
    \AhbWrData_cdc_check_reg[20] ,
    BdAccess_cdc_check_reg,
    DAPSLVERR_reg,
    \BdReg_cdc_check_reg[1] ,
    \BdReg_cdc_check_reg[0] ,
    E,
    DAPWRITE,
    \AhbRdDataS_reg[30] ,
    DBGRESETn,
    hready_dap,
    \FSM_sequential_CurState_reg[0] ,
    DAPSLVERR_reg_0,
    DAPSLVERR_reg_1,
    \DAPRDATA_reg[2] ,
    \DAPRDATA_reg[2]_0 ,
    AhbTrReq,
    \PackCtr_reg[0] ,
    \FSM_sequential_CurState_reg[1]_1 ,
    DAPREADY_reg_0,
    \DapState_cdc_check_reg[2] ,
    \DapState_cdc_check_reg[2]_0 ,
    \FSM_sequential_CurState_reg[1]_2 ,
    \PackCtr_reg[0]_0 ,
    \Rdbuff_cdc_check_reg[18] ,
    dap_ext_dsel,
    \i_tck_lvl_reg[1] ,
    dap_ppb_dsel,
    \i_pend_state_reg[4]_0 ,
    nvic_excpt_taken,
    \i_pend_state_reg[3]_0 ,
    \i_pend_state_reg[3]_1 ,
    \i_pend_state_reg[4]_1 ,
    ahb_wr_en,
    ahb_wr_en_0,
    c_halt_i_8,
    \CswReg_cdc_check_reg[9] ,
    \TaReg_cdc_check_reg[31]_0 ,
    BusabortD,
    APBcurr,
    \PackCtr_reg[1]_0 ,
    hresp_dap,
    \TaReg_cdc_check_reg[17] ,
    \TaReg_cdc_check_reg[9] ,
    \RdData_cdc_check_reg[31] ,
    \DAPRDATA_reg[31]_0 ,
    \AhbWrData_cdc_check_reg[19] );
  output AhbErrRespS_reg;
  output BdAccess_cdc_check;
  output [1:0]BdReg_cdc_check;
  output hwrite_dap;
  output DAPREADYCM1;
  output DAPSLVERRCM1;
  output [0:0]htrans_dap;
  output RESET_INTERCONNECT;
  output RESET_INTERCONNECT_0;
  output SpidEnSync;
  output RESET_INTERCONNECT_1;
  output \CswReg_cdc_check_reg[1] ;
  output \FSM_sequential_CurState_reg[1] ;
  output [0:0]NextPackCtr;
  output [9:0]Q;
  output \PackCtr_reg[1] ;
  output sync2_reg_reg;
  output \FSM_sequential_CurState_reg[2] ;
  output AhbTrInProg_reg;
  output \FSM_sequential_CurState_reg[3] ;
  output \FSM_sequential_CurState_reg[1]_0 ;
  output [9:0]NextTaReg1;
  output [25:0]\TaReg_cdc_check_reg[31] ;
  output [31:0]D;
  output [0:0]\HSIZEM_reg[1] ;
  output DAPREADY_reg;
  output [31:0]\DAPRDATA_reg[31] ;
  output [31:0]DAPRDATACM1;
  output [0:0]\HSIZEM_reg[0] ;
  output [0:0]\HTRANSM_reg[1] ;
  output [31:0]HWDATA;
  output [31:0]\HWDATAM_reg[31] ;
  output [31:0]HWDATAsysppb;
  output [0:0]\i_pend_state_reg[3] ;
  output \i_pend_state_reg[4] ;
  output i_ahb_wr_en_reg;
  output \HWDATAM_reg[23] ;
  output \HWDATAM_reg[18] ;
  output DapAbortReg;
  output [25:0]\AhbRdDataS_reg[31] ;
  output [3:0]\HPROTM_reg[3] ;
  output hsel_code;
  output hsel_sysext;
  output hsel_sysppb;
  input HCLK;
  input \AhbWrData_cdc_check_reg[20] ;
  input BdAccess_cdc_check_reg;
  input DAPSLVERR_reg;
  input \BdReg_cdc_check_reg[1] ;
  input \BdReg_cdc_check_reg[0] ;
  input [0:0]E;
  input DAPWRITE;
  input \AhbRdDataS_reg[30] ;
  input DBGRESETn;
  input hready_dap;
  input \FSM_sequential_CurState_reg[0] ;
  input DAPSLVERR_reg_0;
  input DAPSLVERR_reg_1;
  input \DAPRDATA_reg[2] ;
  input \DAPRDATA_reg[2]_0 ;
  input AhbTrReq;
  input \PackCtr_reg[0] ;
  input \FSM_sequential_CurState_reg[1]_1 ;
  input DAPREADY_reg_0;
  input \DapState_cdc_check_reg[2] ;
  input \DapState_cdc_check_reg[2]_0 ;
  input \FSM_sequential_CurState_reg[1]_2 ;
  input \PackCtr_reg[0]_0 ;
  input \Rdbuff_cdc_check_reg[18] ;
  input dap_ext_dsel;
  input [31:0]\i_tck_lvl_reg[1] ;
  input dap_ppb_dsel;
  input [1:0]\i_pend_state_reg[4]_0 ;
  input nvic_excpt_taken;
  input \i_pend_state_reg[3]_0 ;
  input \i_pend_state_reg[3]_1 ;
  input \i_pend_state_reg[4]_1 ;
  input ahb_wr_en;
  input ahb_wr_en_0;
  input c_halt_i_8;
  input [0:0]\CswReg_cdc_check_reg[9] ;
  input [31:0]\TaReg_cdc_check_reg[31]_0 ;
  input BusabortD;
  input [1:0]APBcurr;
  input \PackCtr_reg[1]_0 ;
  input hresp_dap;
  input [1:0]\TaReg_cdc_check_reg[17] ;
  input [9:0]\TaReg_cdc_check_reg[9] ;
  input [31:0]\RdData_cdc_check_reg[31] ;
  input [25:0]\DAPRDATA_reg[31]_0 ;
  input \AhbWrData_cdc_check_reg[19] ;

  wire [1:0]APBcurr;
  wire [3:2]AhbAddr__0;
  wire AhbErrRespS_reg;
  wire AhbErrResp_cdc_check;
  wire \AhbRdDataS_reg[30] ;
  wire [25:0]\AhbRdDataS_reg[31] ;
  wire AhbRdWr;
  wire [2:0]AhbStateSync;
  wire AhbTrInProg_reg;
  wire AhbTrReq;
  wire [31:0]AhbWrData;
  wire \AhbWrData_cdc_check_reg[19] ;
  wire \AhbWrData_cdc_check_reg[20] ;
  wire BdAccess_cdc_check;
  wire BdAccess_cdc_check_reg;
  wire [1:0]BdReg_cdc_check;
  wire \BdReg_cdc_check_reg[0] ;
  wire \BdReg_cdc_check_reg[1] ;
  wire BusabortD;
  wire \CswReg_cdc_check_reg[1] ;
  wire [0:0]\CswReg_cdc_check_reg[9] ;
  wire [2:2]CurState;
  wire [3:0]CurState_0;
  wire [31:0]D;
  wire [31:0]DAPRDATACM1;
  wire \DAPRDATA_reg[2] ;
  wire \DAPRDATA_reg[2]_0 ;
  wire [31:0]\DAPRDATA_reg[31] ;
  wire [25:0]\DAPRDATA_reg[31]_0 ;
  wire DAPREADYCM1;
  wire DAPREADY_reg;
  wire DAPREADY_reg_0;
  wire DAPSLVERRCM1;
  wire DAPSLVERR_reg;
  wire DAPSLVERR_reg_0;
  wire DAPSLVERR_reg_1;
  wire DAPWRITE;
  wire DBGRESETn;
  wire DapAbortReg;
  wire [3:0]DapState_cdc_check;
  wire \DapState_cdc_check_reg[2] ;
  wire \DapState_cdc_check_reg[2]_0 ;
  wire [0:0]E;
  wire \FSM_sequential_CurState_reg[0] ;
  wire \FSM_sequential_CurState_reg[1] ;
  wire \FSM_sequential_CurState_reg[1]_0 ;
  wire \FSM_sequential_CurState_reg[1]_1 ;
  wire \FSM_sequential_CurState_reg[1]_2 ;
  wire \FSM_sequential_CurState_reg[2] ;
  wire \FSM_sequential_CurState_reg[3] ;
  wire HCLK;
  wire [3:0]\HPROTM_reg[3] ;
  wire [0:0]\HSIZEM_reg[0] ;
  wire [0:0]\HSIZEM_reg[1] ;
  wire [0:0]\HTRANSM_reg[1] ;
  wire [31:0]HWDATA;
  wire \HWDATAM_reg[18] ;
  wire \HWDATAM_reg[23] ;
  wire [31:0]\HWDATAM_reg[31] ;
  wire [31:0]HWDATAsysppb;
  wire [0:0]NextAhbState;
  wire NextDapSlvErr;
  wire [0:0]NextPackCtr;
  wire [2:2]NextState__0;
  wire [9:0]NextTaReg1;
  wire \PackCtr_reg[0] ;
  wire \PackCtr_reg[0]_0 ;
  wire \PackCtr_reg[1] ;
  wire \PackCtr_reg[1]_0 ;
  wire [9:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire RESET_INTERCONNECT_1;
  wire [31:0]RdData_cdc_check;
  wire [31:0]\RdData_cdc_check_reg[31] ;
  wire \Rdbuff_cdc_check_reg[18] ;
  wire SignalToSync;
  wire SpidEnSync;
  wire [11:8]TaReg_cdc_check;
  wire [1:0]\TaReg_cdc_check_reg[17] ;
  wire [25:0]\TaReg_cdc_check_reg[31] ;
  wire [31:0]\TaReg_cdc_check_reg[31]_0 ;
  wire [9:0]\TaReg_cdc_check_reg[9] ;
  wire ahb_wr_en;
  wire ahb_wr_en_0;
  wire c_halt_i_8;
  wire dap_ext_dsel;
  wire dap_ppb_dsel;
  wire hready_dap;
  wire hresp_dap;
  wire hsel_code;
  wire hsel_sysext;
  wire hsel_sysppb;
  wire [0:0]htrans_dap;
  wire hwrite_dap;
  wire i_ahb_wr_en_reg;
  wire [0:0]\i_pend_state_reg[3] ;
  wire \i_pend_state_reg[3]_0 ;
  wire \i_pend_state_reg[3]_1 ;
  wire \i_pend_state_reg[4] ;
  wire [1:0]\i_pend_state_reg[4]_0 ;
  wire \i_pend_state_reg[4]_1 ;
  wire [31:0]\i_tck_lvl_reg[1] ;
  wire nvic_excpt_taken;
  wire p_1_in;
  wire sync2_reg_reg;
  wire uDAPAhbApAhbSync_n_1;
  wire uDAPAhbApAhbSync_n_3;
  wire uDAPAhbApAhbSync_n_4;
  wire uDAPAhbApAhbSync_n_5;
  wire uDAPAhbApAhbSync_n_6;
  wire uDAPAhbApDapSync_n_5;
  wire uDAPAhbApDapSync_n_7;
  wire uDAPAhbApDapSync_n_8;
  wire uDAPAhbApDapSync_n_9;
  wire uDAPAhbApMst_n_179;
  wire uDAPAhbApMst_n_181;
  wire uDAPAhbApMst_n_5;

  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApAhbSync uDAPAhbApAhbSync
       (.\AhbState_cdc_check_reg[0] (uDAPAhbApMst_n_5),
        .CurState(CurState),
        .DapState_cdc_check(DapState_cdc_check),
        .\FSM_sequential_CurState_reg[2] (uDAPAhbApAhbSync_n_6),
        .HCLK(HCLK),
        .NextAhbState(NextAhbState),
        .NextState__0(NextState__0),
        .p_1_in(p_1_in),
        .sync2_reg_reg(uDAPAhbApAhbSync_n_1),
        .sync2_reg_reg_0(uDAPAhbApAhbSync_n_3),
        .sync2_reg_reg_1(uDAPAhbApAhbSync_n_4),
        .sync2_reg_reg_2(uDAPAhbApAhbSync_n_5),
        .sync2_reg_reg_3(\AhbRdDataS_reg[30] ),
        .sync_reg_reg(RESET_INTERCONNECT));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApDapSync uDAPAhbApDapSync
       (.AhbStateSync(AhbStateSync),
        .CurState({CurState_0[3:2],CurState_0[0]}),
        .DAPSLVERR_reg(AhbErrRespS_reg),
        .DAPSLVERR_reg_0(\FSM_sequential_CurState_reg[1] ),
        .DAPSLVERR_reg_1(DAPSLVERR_reg_0),
        .DAPSLVERR_reg_2(DAPSLVERR_reg_1),
        .\DapState_cdc_check_reg[2] (AhbTrInProg_reg),
        .\DapState_cdc_check_reg[2]_0 (\DapState_cdc_check_reg[2]_0 ),
        .HCLK(HCLK),
        .NextDapSlvErr(NextDapSlvErr),
        .SignalToSync(SignalToSync),
        .SpidEnSync(SpidEnSync),
        .sync2_reg_reg(uDAPAhbApDapSync_n_5),
        .sync2_reg_reg_0(sync2_reg_reg),
        .sync2_reg_reg_1(uDAPAhbApDapSync_n_7),
        .sync2_reg_reg_2(uDAPAhbApDapSync_n_8),
        .sync2_reg_reg_3(uDAPAhbApDapSync_n_9),
        .sync2_reg_reg_4(RESET_INTERCONNECT_0),
        .sync_reg_reg(uDAPAhbApMst_n_181),
        .sync_reg_reg_0(RESET_INTERCONNECT),
        .sync_reg_reg_1(uDAPAhbApMst_n_179),
        .sync_reg_reg_2(DAPSLVERR_reg));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApMst uDAPAhbApMst
       (.AhbErrResp_cdc_check(AhbErrResp_cdc_check),
        .AhbRdWr(AhbRdWr),
        .\AhbState_cdc_check_reg[0]_0 (uDAPAhbApMst_n_181),
        .\AhbState_cdc_check_reg[0]_1 (NextAhbState),
        .\AhbState_cdc_check_reg[1]_0 (uDAPAhbApAhbSync_n_3),
        .\AhbState_cdc_check_reg[2]_0 (uDAPAhbApMst_n_179),
        .\AhbState_cdc_check_reg[2]_1 (uDAPAhbApAhbSync_n_1),
        .D(D),
        .DBGRESETn(DBGRESETn),
        .\FSM_sequential_CurState_reg[0]_0 (uDAPAhbApMst_n_5),
        .\FSM_sequential_CurState_reg[0]_1 (uDAPAhbApAhbSync_n_6),
        .\FSM_sequential_CurState_reg[0]_2 (uDAPAhbApAhbSync_n_4),
        .\FSM_sequential_CurState_reg[1]_0 (uDAPAhbApAhbSync_n_5),
        .\FSM_sequential_CurState_reg[2]_0 (CurState),
        .\FSM_sequential_CurState_reg[2]_1 (NextState__0),
        .\HADDRM_reg[0]_0 (DAPSLVERR_reg),
        .\HADDRM_reg[1]_0 (RESET_INTERCONNECT_0),
        .\HADDRM_reg[31]_0 ({\TaReg_cdc_check_reg[31] [25:6],TaReg_cdc_check,\TaReg_cdc_check_reg[31] [5:2],AhbAddr__0,\TaReg_cdc_check_reg[31] [1:0]}),
        .HCLK(HCLK),
        .\HPROTM_reg[3]_0 (\HPROTM_reg[3] ),
        .\HPROTM_reg[3]_1 ({Q[7:4],Q[1:0]}),
        .\HSIZEM_reg[0]_0 (\HSIZEM_reg[0] ),
        .\HTRANSM_reg[1]_0 (\HTRANSM_reg[1] ),
        .HWDATA(HWDATA),
        .\HWDATAM_reg[17]_0 (\AhbWrData_cdc_check_reg[20] ),
        .\HWDATAM_reg[18]_0 (\HWDATAM_reg[18] ),
        .\HWDATAM_reg[18]_1 (\AhbWrData_cdc_check_reg[19] ),
        .\HWDATAM_reg[23]_0 (\HWDATAM_reg[23] ),
        .\HWDATAM_reg[31]_0 (\HWDATAM_reg[31] ),
        .\HWDATAM_reg[31]_1 (AhbWrData),
        .HWDATAsysppb(HWDATAsysppb),
        .Q(\HSIZEM_reg[1] ),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .\RdData_cdc_check_reg[30]_0 (\AhbRdDataS_reg[30] ),
        .\RdData_cdc_check_reg[31]_0 (RdData_cdc_check),
        .\RdData_cdc_check_reg[31]_1 (\CswReg_cdc_check_reg[1] ),
        .\RdData_cdc_check_reg[31]_2 (\RdData_cdc_check_reg[31] ),
        .SignalToSync(SignalToSync),
        .ahb_wr_en(ahb_wr_en),
        .ahb_wr_en_0(ahb_wr_en_0),
        .c_halt_i_8_0(c_halt_i_8),
        .dap_ext_dsel(dap_ext_dsel),
        .dap_ppb_dsel(dap_ppb_dsel),
        .hready_dap(hready_dap),
        .hresp_dap(hresp_dap),
        .hsel_code(hsel_code),
        .hsel_sysext(hsel_sysext),
        .hsel_sysppb(hsel_sysppb),
        .htrans_dap(htrans_dap),
        .hwrite_dap(hwrite_dap),
        .i_ahb_wr_en_reg(i_ahb_wr_en_reg),
        .\i_pend_state_reg[3] (\i_pend_state_reg[3] ),
        .\i_pend_state_reg[3]_0 (\i_pend_state_reg[3]_0 ),
        .\i_pend_state_reg[3]_1 (\i_pend_state_reg[3]_1 ),
        .\i_pend_state_reg[4] (\i_pend_state_reg[4] ),
        .\i_pend_state_reg[4]_0 (\i_pend_state_reg[4]_0 ),
        .\i_pend_state_reg[4]_1 (\i_pend_state_reg[4]_1 ),
        .\i_tck_lvl_reg[1] (\i_tck_lvl_reg[1] ),
        .nvic_excpt_taken(nvic_excpt_taken),
        .p_1_in(p_1_in));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSlv uDAPAhbApSlv
       (.APBcurr(APBcurr),
        .AhbErrRespS_reg_0(AhbErrRespS_reg),
        .AhbErrResp_cdc_check(AhbErrResp_cdc_check),
        .\AhbRdDataS_reg[30]_0 (\AhbRdDataS_reg[30] ),
        .\AhbRdDataS_reg[31]_0 (\AhbRdDataS_reg[31] ),
        .\AhbRdDataS_reg[31]_1 (RESET_INTERCONNECT),
        .AhbRdWr(AhbRdWr),
        .AhbStateSync(AhbStateSync),
        .AhbTrInProg_reg_0(AhbTrInProg_reg),
        .AhbTrInProg_reg_1(uDAPAhbApDapSync_n_5),
        .AhbTrReq(AhbTrReq),
        .\AhbWrData_cdc_check_reg[19]_0 (\AhbWrData_cdc_check_reg[19] ),
        .\AhbWrData_cdc_check_reg[20]_0 (\AhbWrData_cdc_check_reg[20] ),
        .\AhbWrData_cdc_check_reg[31]_0 (AhbWrData),
        .BdAccess_cdc_check(BdAccess_cdc_check),
        .BdAccess_cdc_check_reg_0(BdAccess_cdc_check_reg),
        .BdReg_cdc_check(BdReg_cdc_check),
        .\BdReg_cdc_check_reg[0]_0 (\BdReg_cdc_check_reg[0] ),
        .\BdReg_cdc_check_reg[1]_0 (\BdReg_cdc_check_reg[1] ),
        .BusabortD(BusabortD),
        .\CswReg_cdc_check_reg[1]_0 (\CswReg_cdc_check_reg[1] ),
        .\CswReg_cdc_check_reg[9]_0 (\CswReg_cdc_check_reg[9] ),
        .D(RdData_cdc_check),
        .DAPRDATACM1(DAPRDATACM1),
        .\DAPRDATA_reg[2]_0 (\DAPRDATA_reg[2] ),
        .\DAPRDATA_reg[2]_1 (\DAPRDATA_reg[2]_0 ),
        .\DAPRDATA_reg[31]_0 (\DAPRDATA_reg[31] ),
        .\DAPRDATA_reg[31]_1 (\DAPRDATA_reg[31]_0 ),
        .DAPREADYCM1(DAPREADYCM1),
        .DAPREADY_reg_0(DAPREADY_reg),
        .DAPREADY_reg_1(DAPREADY_reg_0),
        .DAPSLVERRCM1(DAPSLVERRCM1),
        .DAPSLVERR_reg_0(DAPSLVERR_reg),
        .DAPWRITE(DAPWRITE),
        .DBGRESETn(DBGRESETn),
        .DapAbortReg(DapAbortReg),
        .DapState_cdc_check(DapState_cdc_check),
        .\DapState_cdc_check_reg[1]_0 (uDAPAhbApDapSync_n_8),
        .\DapState_cdc_check_reg[2]_0 (sync2_reg_reg),
        .\DapState_cdc_check_reg[2]_1 (\DapState_cdc_check_reg[2] ),
        .E(E),
        .\FSM_sequential_CurState_reg[0]_0 (\FSM_sequential_CurState_reg[0] ),
        .\FSM_sequential_CurState_reg[0]_1 (uDAPAhbApDapSync_n_7),
        .\FSM_sequential_CurState_reg[0]_2 (uDAPAhbApDapSync_n_9),
        .\FSM_sequential_CurState_reg[1]_0 (\FSM_sequential_CurState_reg[1] ),
        .\FSM_sequential_CurState_reg[1]_1 (\FSM_sequential_CurState_reg[1]_0 ),
        .\FSM_sequential_CurState_reg[1]_2 (\FSM_sequential_CurState_reg[1]_1 ),
        .\FSM_sequential_CurState_reg[1]_3 (\FSM_sequential_CurState_reg[1]_2 ),
        .\FSM_sequential_CurState_reg[2]_0 (\FSM_sequential_CurState_reg[2] ),
        .\FSM_sequential_CurState_reg[3]_0 ({CurState_0[3:2],CurState_0[0]}),
        .\FSM_sequential_CurState_reg[3]_1 (\FSM_sequential_CurState_reg[3] ),
        .HCLK(HCLK),
        .NextDapSlvErr(NextDapSlvErr),
        .NextPackCtr(NextPackCtr),
        .NextTaReg1(NextTaReg1),
        .\PackCtr_reg[0]_0 (\PackCtr_reg[0] ),
        .\PackCtr_reg[0]_1 (\PackCtr_reg[0]_0 ),
        .\PackCtr_reg[1]_0 (\PackCtr_reg[1] ),
        .\PackCtr_reg[1]_1 (\PackCtr_reg[1]_0 ),
        .Q(Q),
        .RESET_INTERCONNECT(RESET_INTERCONNECT_1),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_0),
        .\Rdbuff_cdc_check_reg[18] (\Rdbuff_cdc_check_reg[18] ),
        .\TaReg_cdc_check_reg[17]_0 (\TaReg_cdc_check_reg[17] ),
        .\TaReg_cdc_check_reg[31]_0 ({\TaReg_cdc_check_reg[31] [25:6],TaReg_cdc_check,\TaReg_cdc_check_reg[31] [5:2],AhbAddr__0,\TaReg_cdc_check_reg[31] [1:0]}),
        .\TaReg_cdc_check_reg[31]_1 (\TaReg_cdc_check_reg[31]_0 ),
        .\TaReg_cdc_check_reg[9]_0 (\TaReg_cdc_check_reg[9] ));
endmodule

(* ORIG_REF_NAME = "DAPAhbApAhbSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApAhbSync
   (NextState__0,
    sync2_reg_reg,
    NextAhbState,
    sync2_reg_reg_0,
    sync2_reg_reg_1,
    sync2_reg_reg_2,
    \FSM_sequential_CurState_reg[2] ,
    DapState_cdc_check,
    HCLK,
    sync2_reg_reg_3,
    sync_reg_reg,
    CurState,
    p_1_in,
    \AhbState_cdc_check_reg[0] );
  output [0:0]NextState__0;
  output sync2_reg_reg;
  output [0:0]NextAhbState;
  output sync2_reg_reg_0;
  output sync2_reg_reg_1;
  output sync2_reg_reg_2;
  output \FSM_sequential_CurState_reg[2] ;
  input [3:0]DapState_cdc_check;
  input HCLK;
  input sync2_reg_reg_3;
  input sync_reg_reg;
  input [0:0]CurState;
  input p_1_in;
  input \AhbState_cdc_check_reg[0] ;

  wire \AhbState_cdc_check_reg[0] ;
  wire [0:0]CurState;
  wire [3:0]DapStateSync;
  wire [3:0]DapState_cdc_check;
  wire \FSM_sequential_CurState_reg[2] ;
  wire HCLK;
  wire [0:0]NextAhbState;
  wire [0:0]NextState__0;
  wire p_1_in;
  wire sync2_reg_reg;
  wire sync2_reg_reg_0;
  wire sync2_reg_reg_1;
  wire sync2_reg_reg_2;
  wire sync2_reg_reg_3;
  wire sync_reg_reg;

  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn__parameterized0 uAhbApAhbSync0
       (.\AhbState_cdc_check_reg[0] (\AhbState_cdc_check_reg[0] ),
        .\AhbState_cdc_check_reg[0]_0 (DapStateSync[3:1]),
        .CurState(CurState),
        .DapStateSync(DapStateSync[0]),
        .DapState_cdc_check(DapState_cdc_check[0]),
        .HCLK(HCLK),
        .NextAhbState(NextAhbState),
        .sync2_reg_reg_0(sync2_reg_reg_3));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_23 uAhbApAhbSync1
       (.CurState(CurState),
        .DapStateSync({DapStateSync[3:2],DapStateSync[0]}),
        .DapState_cdc_check(DapState_cdc_check[1]),
        .\FSM_sequential_CurState_reg[2] (\FSM_sequential_CurState_reg[2] ),
        .HCLK(HCLK),
        .sync2_reg_reg_0(DapStateSync[1]),
        .sync2_reg_reg_1(sync2_reg_reg_1),
        .sync2_reg_reg_2(sync2_reg_reg_2),
        .sync_reg_reg_0(sync_reg_reg));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_24 uAhbApAhbSync2
       (.\AhbState_cdc_check_reg[1] (\AhbState_cdc_check_reg[0] ),
        .CurState(CurState),
        .DapStateSync(DapStateSync[2]),
        .DapState_cdc_check(DapState_cdc_check[2]),
        .\FSM_sequential_CurState_reg[2] ({DapStateSync[3],DapStateSync[1:0]}),
        .HCLK(HCLK),
        .NextState__0(NextState__0),
        .p_1_in(p_1_in),
        .sync2_reg_reg_0(sync2_reg_reg),
        .sync2_reg_reg_1(sync2_reg_reg_0),
        .sync_reg_reg_0(sync_reg_reg));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_25 uAhbApAhbSync3
       (.DapState_cdc_check(DapState_cdc_check[3]),
        .HCLK(HCLK),
        .sync2_reg_reg_0(DapStateSync[3]),
        .sync2_reg_reg_1(sync2_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "DAPAhbApDapSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApDapSync
   (AhbStateSync,
    SpidEnSync,
    NextDapSlvErr,
    sync2_reg_reg,
    sync2_reg_reg_0,
    sync2_reg_reg_1,
    sync2_reg_reg_2,
    sync2_reg_reg_3,
    sync_reg_reg,
    HCLK,
    sync_reg_reg_0,
    sync2_reg_reg_4,
    SignalToSync,
    sync_reg_reg_1,
    sync_reg_reg_2,
    DAPSLVERR_reg,
    DAPSLVERR_reg_0,
    DAPSLVERR_reg_1,
    DAPSLVERR_reg_2,
    \DapState_cdc_check_reg[2] ,
    \DapState_cdc_check_reg[2]_0 ,
    CurState);
  output [2:0]AhbStateSync;
  output SpidEnSync;
  output NextDapSlvErr;
  output sync2_reg_reg;
  output sync2_reg_reg_0;
  output sync2_reg_reg_1;
  output sync2_reg_reg_2;
  output sync2_reg_reg_3;
  input sync_reg_reg;
  input HCLK;
  input sync_reg_reg_0;
  input sync2_reg_reg_4;
  input SignalToSync;
  input sync_reg_reg_1;
  input sync_reg_reg_2;
  input DAPSLVERR_reg;
  input DAPSLVERR_reg_0;
  input DAPSLVERR_reg_1;
  input DAPSLVERR_reg_2;
  input \DapState_cdc_check_reg[2] ;
  input \DapState_cdc_check_reg[2]_0 ;
  input [2:0]CurState;

  wire [2:0]AhbStateSync;
  wire [2:0]CurState;
  wire DAPSLVERR_reg;
  wire DAPSLVERR_reg_0;
  wire DAPSLVERR_reg_1;
  wire DAPSLVERR_reg_2;
  wire \DapState_cdc_check_reg[2] ;
  wire \DapState_cdc_check_reg[2]_0 ;
  wire HCLK;
  wire NextDapSlvErr;
  wire SignalToSync;
  wire SpidEnSync;
  wire sync2_reg_reg;
  wire sync2_reg_reg_0;
  wire sync2_reg_reg_1;
  wire sync2_reg_reg_2;
  wire sync2_reg_reg_3;
  wire sync2_reg_reg_4;
  wire sync_reg_reg;
  wire sync_reg_reg_0;
  wire sync_reg_reg_1;
  wire sync_reg_reg_2;

  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn uAhbApDapSync1
       (.HCLK(HCLK),
        .SpidEnSync(SpidEnSync),
        .sync2_reg_reg_0(sync2_reg_reg_4),
        .sync_reg_reg_0(sync_reg_reg_2));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_20 uAhbApDapSync2
       (.HCLK(HCLK),
        .sync2_reg_reg_0(AhbStateSync[0]),
        .sync2_reg_reg_1(sync2_reg_reg_4),
        .sync_reg_reg_0(sync_reg_reg),
        .sync_reg_reg_1(sync_reg_reg_0));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_21 uAhbApDapSync3
       (.\FSM_sequential_CurState[1]_i_4 (AhbStateSync[2]),
        .\FSM_sequential_CurState[1]_i_4_0 (AhbStateSync[0]),
        .HCLK(HCLK),
        .SignalToSync(SignalToSync),
        .sync2_reg_reg_0(AhbStateSync[1]),
        .sync2_reg_reg_1(sync2_reg_reg_1),
        .sync2_reg_reg_2(sync2_reg_reg_4),
        .sync_reg_reg_0(sync_reg_reg_0));
  m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_22 uAhbApDapSync4
       (.CurState(CurState),
        .DAPSLVERR_reg(DAPSLVERR_reg),
        .DAPSLVERR_reg_0(DAPSLVERR_reg_0),
        .DAPSLVERR_reg_1(DAPSLVERR_reg_1),
        .DAPSLVERR_reg_2(DAPSLVERR_reg_2),
        .DAPSLVERR_reg_3(AhbStateSync[0]),
        .DAPSLVERR_reg_4(AhbStateSync[1]),
        .\DapState_cdc_check_reg[2] (\DapState_cdc_check_reg[2] ),
        .\DapState_cdc_check_reg[2]_0 (\DapState_cdc_check_reg[2]_0 ),
        .HCLK(HCLK),
        .NextDapSlvErr(NextDapSlvErr),
        .SpidEnSync(SpidEnSync),
        .sync2_reg_reg_0(AhbStateSync[2]),
        .sync2_reg_reg_1(sync2_reg_reg),
        .sync2_reg_reg_2(sync2_reg_reg_0),
        .sync2_reg_reg_3(sync2_reg_reg_2),
        .sync2_reg_reg_4(sync2_reg_reg_3),
        .sync2_reg_reg_5(sync2_reg_reg_4),
        .sync_reg_reg_0(sync_reg_reg_1),
        .sync_reg_reg_1(sync_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApMst" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApMst
   (hwrite_dap,
    htrans_dap,
    RESET_INTERCONNECT,
    \FSM_sequential_CurState_reg[2]_0 ,
    p_1_in,
    \FSM_sequential_CurState_reg[0]_0 ,
    D,
    Q,
    \HSIZEM_reg[0]_0 ,
    \HTRANSM_reg[1]_0 ,
    HWDATA,
    \HWDATAM_reg[31]_0 ,
    HWDATAsysppb,
    \i_pend_state_reg[3] ,
    \i_pend_state_reg[4] ,
    i_ahb_wr_en_reg,
    \HWDATAM_reg[23]_0 ,
    \HWDATAM_reg[18]_0 ,
    AhbErrResp_cdc_check,
    \RdData_cdc_check_reg[31]_0 ,
    \HPROTM_reg[3]_0 ,
    \AhbState_cdc_check_reg[2]_0 ,
    SignalToSync,
    \AhbState_cdc_check_reg[0]_0 ,
    hsel_code,
    hsel_sysext,
    hsel_sysppb,
    AhbRdWr,
    HCLK,
    \HWDATAM_reg[17]_0 ,
    DBGRESETn,
    \FSM_sequential_CurState_reg[2]_1 ,
    \FSM_sequential_CurState_reg[0]_1 ,
    hready_dap,
    \RdData_cdc_check_reg[31]_1 ,
    \FSM_sequential_CurState_reg[1]_0 ,
    \FSM_sequential_CurState_reg[0]_2 ,
    \AhbState_cdc_check_reg[0]_1 ,
    \AhbState_cdc_check_reg[1]_0 ,
    \AhbState_cdc_check_reg[2]_1 ,
    dap_ext_dsel,
    \i_tck_lvl_reg[1] ,
    dap_ppb_dsel,
    \i_pend_state_reg[4]_0 ,
    nvic_excpt_taken,
    \i_pend_state_reg[3]_0 ,
    \i_pend_state_reg[3]_1 ,
    \i_pend_state_reg[4]_1 ,
    ahb_wr_en,
    ahb_wr_en_0,
    c_halt_i_8_0,
    hresp_dap,
    \HADDRM_reg[31]_0 ,
    \HADDRM_reg[1]_0 ,
    \HADDRM_reg[0]_0 ,
    \HPROTM_reg[3]_1 ,
    \RdData_cdc_check_reg[31]_2 ,
    \RdData_cdc_check_reg[30]_0 ,
    \HWDATAM_reg[31]_1 ,
    \HWDATAM_reg[18]_1 );
  output hwrite_dap;
  output [0:0]htrans_dap;
  output RESET_INTERCONNECT;
  output [0:0]\FSM_sequential_CurState_reg[2]_0 ;
  output p_1_in;
  output \FSM_sequential_CurState_reg[0]_0 ;
  output [31:0]D;
  output [0:0]Q;
  output [0:0]\HSIZEM_reg[0]_0 ;
  output [0:0]\HTRANSM_reg[1]_0 ;
  output [31:0]HWDATA;
  output [31:0]\HWDATAM_reg[31]_0 ;
  output [31:0]HWDATAsysppb;
  output [0:0]\i_pend_state_reg[3] ;
  output \i_pend_state_reg[4] ;
  output i_ahb_wr_en_reg;
  output \HWDATAM_reg[23]_0 ;
  output \HWDATAM_reg[18]_0 ;
  output AhbErrResp_cdc_check;
  output [31:0]\RdData_cdc_check_reg[31]_0 ;
  output [3:0]\HPROTM_reg[3]_0 ;
  output \AhbState_cdc_check_reg[2]_0 ;
  output SignalToSync;
  output \AhbState_cdc_check_reg[0]_0 ;
  output hsel_code;
  output hsel_sysext;
  output hsel_sysppb;
  input AhbRdWr;
  input HCLK;
  input \HWDATAM_reg[17]_0 ;
  input DBGRESETn;
  input [0:0]\FSM_sequential_CurState_reg[2]_1 ;
  input \FSM_sequential_CurState_reg[0]_1 ;
  input hready_dap;
  input \RdData_cdc_check_reg[31]_1 ;
  input \FSM_sequential_CurState_reg[1]_0 ;
  input \FSM_sequential_CurState_reg[0]_2 ;
  input [0:0]\AhbState_cdc_check_reg[0]_1 ;
  input \AhbState_cdc_check_reg[1]_0 ;
  input \AhbState_cdc_check_reg[2]_1 ;
  input dap_ext_dsel;
  input [31:0]\i_tck_lvl_reg[1] ;
  input dap_ppb_dsel;
  input [1:0]\i_pend_state_reg[4]_0 ;
  input nvic_excpt_taken;
  input \i_pend_state_reg[3]_0 ;
  input \i_pend_state_reg[3]_1 ;
  input \i_pend_state_reg[4]_1 ;
  input ahb_wr_en;
  input ahb_wr_en_0;
  input c_halt_i_8_0;
  input hresp_dap;
  input [31:0]\HADDRM_reg[31]_0 ;
  input \HADDRM_reg[1]_0 ;
  input \HADDRM_reg[0]_0 ;
  input [5:0]\HPROTM_reg[3]_1 ;
  input [31:0]\RdData_cdc_check_reg[31]_2 ;
  input \RdData_cdc_check_reg[30]_0 ;
  input [31:0]\HWDATAM_reg[31]_1 ;
  input \HWDATAM_reg[18]_1 ;

  wire AhbErrResp_cdc_check;
  wire AhbErrResp_cdc_check_i_1_n_0;
  wire AhbRdWr;
  wire \AhbState_cdc_check_reg[0]_0 ;
  wire [0:0]\AhbState_cdc_check_reg[0]_1 ;
  wire \AhbState_cdc_check_reg[1]_0 ;
  wire \AhbState_cdc_check_reg[2]_0 ;
  wire \AhbState_cdc_check_reg[2]_1 ;
  wire [1:0]CurState;
  wire [31:0]D;
  wire DBGRESETn;
  wire \FSM_sequential_CurState[0]_i_2_n_0 ;
  wire \FSM_sequential_CurState_reg[0]_0 ;
  wire \FSM_sequential_CurState_reg[0]_1 ;
  wire \FSM_sequential_CurState_reg[0]_2 ;
  wire \FSM_sequential_CurState_reg[1]_0 ;
  wire [0:0]\FSM_sequential_CurState_reg[2]_0 ;
  wire [0:0]\FSM_sequential_CurState_reg[2]_1 ;
  wire \HADDRM_reg[0]_0 ;
  wire \HADDRM_reg[1]_0 ;
  wire [31:0]\HADDRM_reg[31]_0 ;
  wire \HADDRM_reg_n_0_[0] ;
  wire HBstrbEn;
  wire HCLK;
  wire [3:0]\HPROTM_reg[3]_0 ;
  wire [5:0]\HPROTM_reg[3]_1 ;
  wire [0:0]\HSIZEM_reg[0]_0 ;
  wire [0:0]\HTRANSM_reg[1]_0 ;
  wire [31:0]HWDATA;
  wire \HWDATAM_reg[17]_0 ;
  wire \HWDATAM_reg[18]_0 ;
  wire \HWDATAM_reg[18]_1 ;
  wire \HWDATAM_reg[23]_0 ;
  wire [31:0]\HWDATAM_reg[31]_0 ;
  wire [31:0]\HWDATAM_reg[31]_1 ;
  wire [31:0]HWDATAsysppb;
  wire [2:1]NextAhbState;
  wire [1:0]NextState__0;
  wire [0:0]Q;
  wire RESET_INTERCONNECT;
  wire \RdData_cdc_check[15]_i_1_n_0 ;
  wire \RdData_cdc_check[23]_i_1_n_0 ;
  wire \RdData_cdc_check[31]_i_1_n_0 ;
  wire \RdData_cdc_check[7]_i_1_n_0 ;
  wire \RdData_cdc_check_reg[30]_0 ;
  wire [31:0]\RdData_cdc_check_reg[31]_0 ;
  wire \RdData_cdc_check_reg[31]_1 ;
  wire [31:0]\RdData_cdc_check_reg[31]_2 ;
  wire SYSRESETREQ_i_7_n_0;
  wire SYSRESETREQ_i_8_n_0;
  wire SYSRESETREQ_i_9_n_0;
  wire SignalToSync;
  wire ahb_wr_en;
  wire ahb_wr_en_0;
  wire c_halt_i_11_n_0;
  wire c_halt_i_12_n_0;
  wire c_halt_i_8_0;
  wire dap_ext_dsel;
  wire dap_ppb_dsel;
  wire hready_dap;
  wire hresp_dap;
  wire hsel_code;
  wire hsel_sysext;
  wire hsel_sysppb;
  wire hsel_sysppb_reg_i_11_n_0;
  wire hsel_sysppb_reg_i_12_n_0;
  wire hsel_sysppb_reg_i_13_n_0;
  wire hsel_sysppb_reg_i_14_n_0;
  wire hsel_sysppb_reg_i_7_n_0;
  wire hsel_sysppb_reg_i_8_n_0;
  wire hsel_sysppb_reg_i_9_n_0;
  wire [0:0]htrans_dap;
  wire hwrite_dap;
  wire i_ahb_wr_en_reg;
  wire [0:0]\i_pend_state_reg[3] ;
  wire \i_pend_state_reg[3]_0 ;
  wire \i_pend_state_reg[3]_1 ;
  wire \i_pend_state_reg[4] ;
  wire [1:0]\i_pend_state_reg[4]_0 ;
  wire \i_pend_state_reg[4]_1 ;
  wire [31:0]\i_tck_lvl_reg[1] ;
  wire nvic_excpt_taken;
  wire p_0_in1_in;
  wire p_1_in;
  wire p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    AhbErrResp_cdc_check_i_1
       (.I0(hresp_dap),
        .I1(p_1_in),
        .I2(AhbErrResp_cdc_check),
        .O(AhbErrResp_cdc_check_i_1_n_0));
  FDCE AhbErrResp_cdc_check_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(AhbErrResp_cdc_check_i_1_n_0),
        .Q(AhbErrResp_cdc_check));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AhbState_cdc_check[0]_i_2 
       (.I0(CurState[0]),
        .I1(CurState[1]),
        .O(\FSM_sequential_CurState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \AhbState_cdc_check[1]_i_1 
       (.I0(\FSM_sequential_CurState_reg[1]_0 ),
        .I1(\FSM_sequential_CurState_reg[2]_0 ),
        .I2(CurState[0]),
        .I3(CurState[1]),
        .I4(\AhbState_cdc_check_reg[1]_0 ),
        .O(NextAhbState[1]));
  LUT5 #(
    .INIT(32'h000CF5F0)) 
    \AhbState_cdc_check[2]_i_1 
       (.I0(\FSM_sequential_CurState_reg[1]_0 ),
        .I1(\AhbState_cdc_check_reg[2]_1 ),
        .I2(CurState[1]),
        .I3(CurState[0]),
        .I4(\FSM_sequential_CurState_reg[2]_0 ),
        .O(NextAhbState[2]));
  FDPE \AhbState_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\AhbState_cdc_check_reg[0]_1 ),
        .PRE(RESET_INTERCONNECT),
        .Q(\AhbState_cdc_check_reg[0]_0 ));
  FDCE \AhbState_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(NextAhbState[1]),
        .Q(SignalToSync));
  FDCE \AhbState_cdc_check_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(NextAhbState[2]),
        .Q(\AhbState_cdc_check_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEEEEEEEEEE)) 
    \FSM_sequential_CurState[0]_i_1 
       (.I0(\FSM_sequential_CurState[0]_i_2_n_0 ),
        .I1(\FSM_sequential_CurState_reg[0]_1 ),
        .I2(CurState[0]),
        .I3(\FSM_sequential_CurState_reg[2]_0 ),
        .I4(hready_dap),
        .I5(CurState[1]),
        .O(NextState__0[0]));
  LUT6 #(
    .INIT(64'h3355330033F33333)) 
    \FSM_sequential_CurState[0]_i_2 
       (.I0(hready_dap),
        .I1(\FSM_sequential_CurState_reg[0]_2 ),
        .I2(\FSM_sequential_CurState_reg[1]_0 ),
        .I3(\FSM_sequential_CurState_reg[2]_0 ),
        .I4(CurState[0]),
        .I5(CurState[1]),
        .O(\FSM_sequential_CurState[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h050F0300)) 
    \FSM_sequential_CurState[1]_i_1 
       (.I0(hready_dap),
        .I1(\FSM_sequential_CurState_reg[1]_0 ),
        .I2(\FSM_sequential_CurState_reg[2]_0 ),
        .I3(CurState[0]),
        .I4(CurState[1]),
        .O(NextState__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_sequential_CurState[2]_i_2 
       (.I0(hready_dap),
        .I1(CurState[1]),
        .I2(\FSM_sequential_CurState_reg[2]_0 ),
        .I3(CurState[0]),
        .O(p_1_in));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100" *) 
  FDCE \FSM_sequential_CurState_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(NextState__0[0]),
        .Q(CurState[0]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100" *) 
  FDCE \FSM_sequential_CurState_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(NextState__0[1]),
        .Q(CurState[1]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100" *) 
  FDCE \FSM_sequential_CurState_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\FSM_sequential_CurState_reg[2]_1 ),
        .Q(\FSM_sequential_CurState_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h01000130)) 
    \HADDRM[31]_i_1 
       (.I0(\FSM_sequential_CurState_reg[1]_0 ),
        .I1(\FSM_sequential_CurState_reg[2]_0 ),
        .I2(CurState[1]),
        .I3(CurState[0]),
        .I4(hready_dap),
        .O(HBstrbEn));
  FDCE \HADDRM_reg[0] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[0]_0 ),
        .D(\HADDRM_reg[31]_0 [0]),
        .Q(\HADDRM_reg_n_0_[0] ));
  FDCE \HADDRM_reg[10] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [10]),
        .Q(D[10]));
  FDCE \HADDRM_reg[11] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [11]),
        .Q(D[11]));
  FDCE \HADDRM_reg[12] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [12]),
        .Q(D[12]));
  FDCE \HADDRM_reg[13] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [13]),
        .Q(D[13]));
  FDCE \HADDRM_reg[14] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [14]),
        .Q(D[14]));
  FDCE \HADDRM_reg[15] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [15]),
        .Q(D[15]));
  FDCE \HADDRM_reg[16] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [16]),
        .Q(D[16]));
  FDCE \HADDRM_reg[17] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [17]),
        .Q(D[17]));
  FDCE \HADDRM_reg[18] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [18]),
        .Q(D[18]));
  FDCE \HADDRM_reg[19] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [19]),
        .Q(D[19]));
  FDCE \HADDRM_reg[1] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [1]),
        .Q(p_1_in__0));
  FDCE \HADDRM_reg[20] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [20]),
        .Q(D[20]));
  FDCE \HADDRM_reg[21] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [21]),
        .Q(D[21]));
  FDCE \HADDRM_reg[22] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [22]),
        .Q(D[22]));
  FDCE \HADDRM_reg[23] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [23]),
        .Q(D[23]));
  FDCE \HADDRM_reg[24] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HADDRM_reg[31]_0 [24]),
        .Q(D[24]));
  FDCE \HADDRM_reg[25] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HADDRM_reg[31]_0 [25]),
        .Q(D[25]));
  FDCE \HADDRM_reg[26] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HADDRM_reg[31]_0 [26]),
        .Q(D[26]));
  FDCE \HADDRM_reg[27] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HADDRM_reg[31]_0 [27]),
        .Q(D[27]));
  FDCE \HADDRM_reg[28] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [28]),
        .Q(D[28]));
  FDCE \HADDRM_reg[29] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [29]),
        .Q(D[29]));
  FDCE \HADDRM_reg[2] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [2]),
        .Q(D[2]));
  FDCE \HADDRM_reg[30] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [30]),
        .Q(D[30]));
  FDCE \HADDRM_reg[31] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [31]),
        .Q(D[31]));
  FDCE \HADDRM_reg[3] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [3]),
        .Q(D[3]));
  FDCE \HADDRM_reg[4] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [4]),
        .Q(D[4]));
  FDCE \HADDRM_reg[5] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [5]),
        .Q(D[5]));
  FDCE \HADDRM_reg[6] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [6]),
        .Q(D[6]));
  FDCE \HADDRM_reg[7] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [7]),
        .Q(D[7]));
  FDCE \HADDRM_reg[8] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [8]),
        .Q(D[8]));
  FDCE \HADDRM_reg[9] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HADDRM_reg[31]_0 [9]),
        .Q(D[9]));
  FDCE \HPROTM_reg[0] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HPROTM_reg[3]_1 [2]),
        .Q(\HPROTM_reg[3]_0 [0]));
  FDCE \HPROTM_reg[1] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HPROTM_reg[3]_1 [3]),
        .Q(\HPROTM_reg[3]_0 [1]));
  FDCE \HPROTM_reg[2] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HPROTM_reg[3]_1 [4]),
        .Q(\HPROTM_reg[3]_0 [2]));
  FDCE \HPROTM_reg[3] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HPROTM_reg[3]_1 [5]),
        .Q(\HPROTM_reg[3]_0 [3]));
  FDCE \HSIZEM_reg[0] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HPROTM_reg[3]_1 [0]),
        .Q(p_0_in1_in));
  FDCE \HSIZEM_reg[1] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HADDRM_reg[1]_0 ),
        .D(\HPROTM_reg[3]_1 [1]),
        .Q(Q));
  FDCE \HTRANSM_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(HBstrbEn),
        .Q(htrans_dap));
  FDCE \HWDATAM_reg[0] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [0]),
        .Q(\HWDATAM_reg[31]_0 [0]));
  FDCE \HWDATAM_reg[10] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [10]),
        .Q(\HWDATAM_reg[31]_0 [10]));
  FDCE \HWDATAM_reg[11] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [11]),
        .Q(\HWDATAM_reg[31]_0 [11]));
  FDCE \HWDATAM_reg[12] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [12]),
        .Q(\HWDATAM_reg[31]_0 [12]));
  FDCE \HWDATAM_reg[13] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [13]),
        .Q(\HWDATAM_reg[31]_0 [13]));
  FDCE \HWDATAM_reg[14] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [14]),
        .Q(\HWDATAM_reg[31]_0 [14]));
  FDCE \HWDATAM_reg[15] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [15]),
        .Q(\HWDATAM_reg[31]_0 [15]));
  FDCE \HWDATAM_reg[16] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [16]),
        .Q(\HWDATAM_reg[31]_0 [16]));
  FDCE \HWDATAM_reg[17] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [17]),
        .Q(\HWDATAM_reg[31]_0 [17]));
  FDCE \HWDATAM_reg[18] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [18]),
        .Q(\HWDATAM_reg[31]_0 [18]));
  FDCE \HWDATAM_reg[19] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [19]),
        .Q(\HWDATAM_reg[31]_0 [19]));
  FDCE \HWDATAM_reg[1] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [1]),
        .Q(\HWDATAM_reg[31]_0 [1]));
  FDCE \HWDATAM_reg[20] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [20]),
        .Q(\HWDATAM_reg[31]_0 [20]));
  FDCE \HWDATAM_reg[21] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [21]),
        .Q(\HWDATAM_reg[31]_0 [21]));
  FDCE \HWDATAM_reg[22] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [22]),
        .Q(\HWDATAM_reg[31]_0 [22]));
  FDCE \HWDATAM_reg[23] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [23]),
        .Q(\HWDATAM_reg[31]_0 [23]));
  FDCE \HWDATAM_reg[24] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [24]),
        .Q(\HWDATAM_reg[31]_0 [24]));
  FDCE \HWDATAM_reg[25] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [25]),
        .Q(\HWDATAM_reg[31]_0 [25]));
  FDCE \HWDATAM_reg[26] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [26]),
        .Q(\HWDATAM_reg[31]_0 [26]));
  FDCE \HWDATAM_reg[27] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [27]),
        .Q(\HWDATAM_reg[31]_0 [27]));
  FDCE \HWDATAM_reg[28] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [28]),
        .Q(\HWDATAM_reg[31]_0 [28]));
  FDCE \HWDATAM_reg[29] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [29]),
        .Q(\HWDATAM_reg[31]_0 [29]));
  FDCE \HWDATAM_reg[2] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [2]),
        .Q(\HWDATAM_reg[31]_0 [2]));
  FDCE \HWDATAM_reg[30] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [30]),
        .Q(\HWDATAM_reg[31]_0 [30]));
  FDCE \HWDATAM_reg[31] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(\HWDATAM_reg[31]_1 [31]),
        .Q(\HWDATAM_reg[31]_0 [31]));
  FDCE \HWDATAM_reg[3] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [3]),
        .Q(\HWDATAM_reg[31]_0 [3]));
  FDCE \HWDATAM_reg[4] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [4]),
        .Q(\HWDATAM_reg[31]_0 [4]));
  FDCE \HWDATAM_reg[5] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [5]),
        .Q(\HWDATAM_reg[31]_0 [5]));
  FDCE \HWDATAM_reg[6] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [6]),
        .Q(\HWDATAM_reg[31]_0 [6]));
  FDCE \HWDATAM_reg[7] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [7]),
        .Q(\HWDATAM_reg[31]_0 [7]));
  FDCE \HWDATAM_reg[8] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [8]),
        .Q(\HWDATAM_reg[31]_0 [8]));
  FDCE \HWDATAM_reg[9] 
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[18]_1 ),
        .D(\HWDATAM_reg[31]_1 [9]),
        .Q(\HWDATAM_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[0]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [0]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [0]),
        .O(HWDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[10]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [10]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [10]),
        .O(HWDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[11]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [11]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [11]),
        .O(HWDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[12]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [12]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [12]),
        .O(HWDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[13]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [13]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [13]),
        .O(HWDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[14]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [14]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [14]),
        .O(HWDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[15]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [15]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [15]),
        .O(HWDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[16]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [16]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [16]),
        .O(HWDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[17]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [17]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [17]),
        .O(HWDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[18]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [18]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [18]),
        .O(HWDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[19]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [19]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [19]),
        .O(HWDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[1]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [1]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [1]),
        .O(HWDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[20]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [20]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [20]),
        .O(HWDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[21]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [21]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [21]),
        .O(HWDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[22]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [22]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [22]),
        .O(HWDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[23]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [23]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [23]),
        .O(HWDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[24]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [24]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [24]),
        .O(HWDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[25]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [25]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [25]),
        .O(HWDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[26]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [26]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [26]),
        .O(HWDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[27]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [27]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [27]),
        .O(HWDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[28]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [28]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [28]),
        .O(HWDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[29]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [29]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [29]),
        .O(HWDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[2]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [2]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [2]),
        .O(HWDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[30]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [30]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [30]),
        .O(HWDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[31]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [31]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [31]),
        .O(HWDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[3]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [3]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [3]),
        .O(HWDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[4]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [4]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [4]),
        .O(HWDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[5]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [5]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [5]),
        .O(HWDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[6]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [6]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [6]),
        .O(HWDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[7]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [7]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [7]),
        .O(HWDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[8]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [8]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [8]),
        .O(HWDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HWDATA[9]_INST_0 
       (.I0(\HWDATAM_reg[31]_0 [9]),
        .I1(dap_ext_dsel),
        .I2(\i_tck_lvl_reg[1] [9]),
        .O(HWDATA[9]));
  FDCE HWRITEM_reg
       (.C(HCLK),
        .CE(HBstrbEn),
        .CLR(\HWDATAM_reg[17]_0 ),
        .D(AhbRdWr),
        .Q(hwrite_dap));
  LUT5 #(
    .INIT(32'h0EFF0000)) 
    \RdData_cdc_check[15]_i_1 
       (.I0(p_0_in1_in),
        .I1(\HADDRM_reg_n_0_[0] ),
        .I2(p_1_in__0),
        .I3(\RdData_cdc_check_reg[31]_1 ),
        .I4(p_1_in),
        .O(\RdData_cdc_check[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F00)) 
    \RdData_cdc_check[23]_i_1 
       (.I0(p_1_in__0),
        .I1(\HADDRM_reg_n_0_[0] ),
        .I2(\RdData_cdc_check_reg[31]_1 ),
        .I3(p_1_in),
        .O(\RdData_cdc_check[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0FF0000)) 
    \RdData_cdc_check[31]_i_1 
       (.I0(p_0_in1_in),
        .I1(\HADDRM_reg_n_0_[0] ),
        .I2(p_1_in__0),
        .I3(\RdData_cdc_check_reg[31]_1 ),
        .I4(p_1_in),
        .O(\RdData_cdc_check[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F00)) 
    \RdData_cdc_check[7]_i_1 
       (.I0(\HADDRM_reg_n_0_[0] ),
        .I1(p_1_in__0),
        .I2(\RdData_cdc_check_reg[31]_1 ),
        .I3(p_1_in),
        .O(\RdData_cdc_check[7]_i_1_n_0 ));
  FDCE \RdData_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [0]),
        .Q(\RdData_cdc_check_reg[31]_0 [0]));
  FDCE \RdData_cdc_check_reg[10] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[15]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [10]),
        .Q(\RdData_cdc_check_reg[31]_0 [10]));
  FDCE \RdData_cdc_check_reg[11] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[15]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [11]),
        .Q(\RdData_cdc_check_reg[31]_0 [11]));
  FDCE \RdData_cdc_check_reg[12] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[15]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [12]),
        .Q(\RdData_cdc_check_reg[31]_0 [12]));
  FDCE \RdData_cdc_check_reg[13] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[15]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [13]),
        .Q(\RdData_cdc_check_reg[31]_0 [13]));
  FDCE \RdData_cdc_check_reg[14] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[15]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [14]),
        .Q(\RdData_cdc_check_reg[31]_0 [14]));
  FDCE \RdData_cdc_check_reg[15] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[15]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [15]),
        .Q(\RdData_cdc_check_reg[31]_0 [15]));
  FDCE \RdData_cdc_check_reg[16] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [16]),
        .Q(\RdData_cdc_check_reg[31]_0 [16]));
  FDCE \RdData_cdc_check_reg[17] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [17]),
        .Q(\RdData_cdc_check_reg[31]_0 [17]));
  FDCE \RdData_cdc_check_reg[18] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [18]),
        .Q(\RdData_cdc_check_reg[31]_0 [18]));
  FDCE \RdData_cdc_check_reg[19] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [19]),
        .Q(\RdData_cdc_check_reg[31]_0 [19]));
  FDCE \RdData_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [1]),
        .Q(\RdData_cdc_check_reg[31]_0 [1]));
  FDCE \RdData_cdc_check_reg[20] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [20]),
        .Q(\RdData_cdc_check_reg[31]_0 [20]));
  FDCE \RdData_cdc_check_reg[21] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [21]),
        .Q(\RdData_cdc_check_reg[31]_0 [21]));
  FDCE \RdData_cdc_check_reg[22] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [22]),
        .Q(\RdData_cdc_check_reg[31]_0 [22]));
  FDCE \RdData_cdc_check_reg[23] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [23]),
        .Q(\RdData_cdc_check_reg[31]_0 [23]));
  FDCE \RdData_cdc_check_reg[24] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [24]),
        .Q(\RdData_cdc_check_reg[31]_0 [24]));
  FDCE \RdData_cdc_check_reg[25] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [25]),
        .Q(\RdData_cdc_check_reg[31]_0 [25]));
  FDCE \RdData_cdc_check_reg[26] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [26]),
        .Q(\RdData_cdc_check_reg[31]_0 [26]));
  FDCE \RdData_cdc_check_reg[27] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [27]),
        .Q(\RdData_cdc_check_reg[31]_0 [27]));
  FDCE \RdData_cdc_check_reg[28] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [28]),
        .Q(\RdData_cdc_check_reg[31]_0 [28]));
  FDCE \RdData_cdc_check_reg[29] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [29]),
        .Q(\RdData_cdc_check_reg[31]_0 [29]));
  FDCE \RdData_cdc_check_reg[2] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [2]),
        .Q(\RdData_cdc_check_reg[31]_0 [2]));
  FDCE \RdData_cdc_check_reg[30] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[31]_i_1_n_0 ),
        .CLR(\RdData_cdc_check_reg[30]_0 ),
        .D(\RdData_cdc_check_reg[31]_2 [30]),
        .Q(\RdData_cdc_check_reg[31]_0 [30]));
  FDCE \RdData_cdc_check_reg[31] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [31]),
        .Q(\RdData_cdc_check_reg[31]_0 [31]));
  FDCE \RdData_cdc_check_reg[3] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [3]),
        .Q(\RdData_cdc_check_reg[31]_0 [3]));
  FDCE \RdData_cdc_check_reg[4] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [4]),
        .Q(\RdData_cdc_check_reg[31]_0 [4]));
  FDCE \RdData_cdc_check_reg[5] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [5]),
        .Q(\RdData_cdc_check_reg[31]_0 [5]));
  FDCE \RdData_cdc_check_reg[6] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [6]),
        .Q(\RdData_cdc_check_reg[31]_0 [6]));
  FDCE \RdData_cdc_check_reg[7] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [7]),
        .Q(\RdData_cdc_check_reg[31]_0 [7]));
  FDCE \RdData_cdc_check_reg[8] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[15]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [8]),
        .Q(\RdData_cdc_check_reg[31]_0 [8]));
  FDCE \RdData_cdc_check_reg[9] 
       (.C(HCLK),
        .CE(\RdData_cdc_check[15]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(\RdData_cdc_check_reg[31]_2 [9]),
        .Q(\RdData_cdc_check_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    SYSRESETREQ_i_5
       (.I0(SYSRESETREQ_i_7_n_0),
        .I1(SYSRESETREQ_i_8_n_0),
        .I2(SYSRESETREQ_i_9_n_0),
        .I3(HWDATAsysppb[21]),
        .I4(HWDATAsysppb[28]),
        .I5(HWDATAsysppb[23]),
        .O(i_ahb_wr_en_reg));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    SYSRESETREQ_i_7
       (.I0(HWDATAsysppb[24]),
        .I1(HWDATAsysppb[20]),
        .I2(HWDATAsysppb[18]),
        .I3(HWDATAsysppb[22]),
        .I4(HWDATAsysppb[31]),
        .I5(HWDATAsysppb[25]),
        .O(SYSRESETREQ_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFDFDFDF)) 
    SYSRESETREQ_i_8
       (.I0(ahb_wr_en),
        .I1(HWDATAsysppb[27]),
        .I2(HWDATAsysppb[19]),
        .I3(\HWDATAM_reg[31]_0 [29]),
        .I4(dap_ppb_dsel),
        .I5(\i_tck_lvl_reg[1] [29]),
        .O(SYSRESETREQ_i_8_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFFFFFFFFFF)) 
    SYSRESETREQ_i_9
       (.I0(HWDATAsysppb[30]),
        .I1(\HWDATAM_reg[31]_0 [16]),
        .I2(dap_ppb_dsel),
        .I3(\i_tck_lvl_reg[1] [16]),
        .I4(HWDATAsysppb[17]),
        .I5(HWDATAsysppb[26]),
        .O(SYSRESETREQ_i_9_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    c_halt_i_11
       (.I0(\HWDATAM_reg[31]_0 [25]),
        .I1(\HWDATAM_reg[31]_0 [24]),
        .I2(\HWDATAM_reg[31]_0 [27]),
        .I3(\HWDATAM_reg[31]_0 [26]),
        .O(c_halt_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    c_halt_i_12
       (.I0(\HWDATAM_reg[31]_0 [30]),
        .I1(\HWDATAM_reg[31]_0 [31]),
        .I2(\HWDATAM_reg[31]_0 [28]),
        .I3(\HWDATAM_reg[31]_0 [29]),
        .I4(ahb_wr_en_0),
        .I5(c_halt_i_8_0),
        .O(c_halt_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    c_halt_i_7
       (.I0(\HWDATAM_reg[31]_0 [23]),
        .I1(\HWDATAM_reg[31]_0 [22]),
        .I2(\HWDATAM_reg[31]_0 [21]),
        .I3(\HWDATAM_reg[31]_0 [20]),
        .I4(c_halt_i_11_n_0),
        .O(\HWDATAM_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    c_halt_i_8
       (.I0(c_halt_i_12_n_0),
        .I1(\HWDATAM_reg[31]_0 [18]),
        .I2(\HWDATAM_reg[31]_0 [19]),
        .I3(\HWDATAM_reg[31]_0 [16]),
        .I4(\HWDATAM_reg[31]_0 [17]),
        .O(\HWDATAM_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \haddr_dap_reg[0]_i_1 
       (.I0(\HADDRM_reg_n_0_[0] ),
        .I1(Q),
        .I2(p_0_in1_in),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \haddr_dap_reg[1]_i_1 
       (.I0(p_1_in__0),
        .I1(Q),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \haddr_dap_reg[31]_i_1 
       (.I0(htrans_dap),
        .I1(hready_dap),
        .O(\HTRANSM_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    hsel_code_reg_i_1
       (.I0(D[31]),
        .I1(D[30]),
        .I2(D[29]),
        .O(hsel_code));
  LUT6 #(
    .INIT(64'h0FFF0FFFFFFEFCFE)) 
    hsel_sysext_reg_i_1
       (.I0(D[15]),
        .I1(hsel_sysppb_reg_i_9_n_0),
        .I2(D[30]),
        .I3(D[29]),
        .I4(D[28]),
        .I5(D[31]),
        .O(hsel_sysext));
  LUT4 #(
    .INIT(16'hDFFF)) 
    hsel_sysppb_reg_i_11
       (.I0(D[8]),
        .I1(D[9]),
        .I2(D[11]),
        .I3(D[10]),
        .O(hsel_sysppb_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h2FFA)) 
    hsel_sysppb_reg_i_12
       (.I0(D[7]),
        .I1(D[6]),
        .I2(D[5]),
        .I3(D[4]),
        .O(hsel_sysppb_reg_i_12_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hsel_sysppb_reg_i_13
       (.I0(D[25]),
        .I1(D[24]),
        .I2(D[27]),
        .I3(D[26]),
        .O(hsel_sysppb_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hsel_sysppb_reg_i_14
       (.I0(D[17]),
        .I1(D[16]),
        .I2(D[19]),
        .I3(D[18]),
        .O(hsel_sysppb_reg_i_14_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    hsel_sysppb_reg_i_2
       (.I0(hsel_sysppb_reg_i_7_n_0),
        .I1(hsel_sysppb_reg_i_8_n_0),
        .I2(D[31]),
        .I3(D[29]),
        .I4(hsel_sysppb_reg_i_9_n_0),
        .O(hsel_sysppb));
  LUT1 #(
    .INIT(2'h1)) 
    hsel_sysppb_reg_i_3
       (.I0(DBGRESETn),
        .O(RESET_INTERCONNECT));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    hsel_sysppb_reg_i_7
       (.I0(D[7]),
        .I1(D[6]),
        .I2(D[3]),
        .I3(D[2]),
        .I4(hsel_sysppb_reg_i_11_n_0),
        .I5(hsel_sysppb_reg_i_12_n_0),
        .O(hsel_sysppb_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    hsel_sysppb_reg_i_8
       (.I0(D[14]),
        .I1(D[15]),
        .I2(D[13]),
        .I3(D[12]),
        .I4(D[28]),
        .I5(D[30]),
        .O(hsel_sysppb_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hsel_sysppb_reg_i_9
       (.I0(hsel_sysppb_reg_i_13_n_0),
        .I1(D[21]),
        .I2(D[20]),
        .I3(D[23]),
        .I4(D[22]),
        .I5(hsel_sysppb_reg_i_14_n_0),
        .O(hsel_sysppb_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hsize_dap_reg[0]_i_1 
       (.I0(p_0_in1_in),
        .I1(Q),
        .O(\HSIZEM_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[56]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [6]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [6]),
        .O(HWDATAsysppb[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[57]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [7]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [7]),
        .O(HWDATAsysppb[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[58]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [14]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [14]),
        .O(HWDATAsysppb[14]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[59]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [15]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [15]),
        .O(HWDATAsysppb[15]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[60]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [22]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [22]),
        .O(HWDATAsysppb[22]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[61]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [23]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [23]),
        .O(HWDATAsysppb[23]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[62]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [30]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [30]),
        .O(HWDATAsysppb[30]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_irq_lvl[63]_i_2 
       (.I0(\HWDATAM_reg[31]_0 [31]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [31]),
        .O(HWDATAsysppb[31]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_pend_state[29]_i_3 
       (.I0(\HWDATAM_reg[31]_0 [24]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [24]),
        .O(HWDATAsysppb[24]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_pend_state[30]_i_3 
       (.I0(\HWDATAM_reg[31]_0 [25]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [25]),
        .O(HWDATAsysppb[25]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_pend_state[31]_i_3 
       (.I0(\HWDATAM_reg[31]_0 [26]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [26]),
        .O(HWDATAsysppb[26]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_pend_state[32]_i_3 
       (.I0(\HWDATAM_reg[31]_0 [27]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [27]),
        .O(HWDATAsysppb[27]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_pend_state[33]_i_3 
       (.I0(\HWDATAM_reg[31]_0 [28]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [28]),
        .O(HWDATAsysppb[28]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_pend_state[34]_i_3 
       (.I0(\HWDATAM_reg[31]_0 [29]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [29]),
        .O(HWDATAsysppb[29]));
  LUT6 #(
    .INIT(64'h0CCCFFFF0CCC0444)) 
    \i_pend_state[3]_i_1 
       (.I0(HWDATAsysppb[27]),
        .I1(\i_pend_state_reg[4]_0 [0]),
        .I2(nvic_excpt_taken),
        .I3(\i_pend_state_reg[3]_0 ),
        .I4(\i_pend_state_reg[3]_1 ),
        .I5(HWDATAsysppb[28]),
        .O(\i_pend_state_reg[3] ));
  LUT6 #(
    .INIT(64'hC0CCFFFFC0CC4044)) 
    \i_pend_state[4]_i_3 
       (.I0(HWDATAsysppb[25]),
        .I1(\i_pend_state_reg[4]_0 [1]),
        .I2(\i_pend_state_reg[4]_1 ),
        .I3(nvic_excpt_taken),
        .I4(\i_pend_state_reg[3]_1 ),
        .I5(HWDATAsysppb[26]),
        .O(\i_pend_state_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[0]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [0]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [0]),
        .O(HWDATAsysppb[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[10]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [10]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [10]),
        .O(HWDATAsysppb[10]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[11]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [11]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [11]),
        .O(HWDATAsysppb[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[12]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [12]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [12]),
        .O(HWDATAsysppb[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[13]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [13]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [13]),
        .O(HWDATAsysppb[13]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[16]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [16]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [16]),
        .O(HWDATAsysppb[16]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[17]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [17]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [17]),
        .O(HWDATAsysppb[17]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[18]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [18]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [18]),
        .O(HWDATAsysppb[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[19]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [19]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [19]),
        .O(HWDATAsysppb[19]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[1]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [1]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [1]),
        .O(HWDATAsysppb[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[20]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [20]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [20]),
        .O(HWDATAsysppb[20]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[21]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [21]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [21]),
        .O(HWDATAsysppb[21]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[2]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [2]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [2]),
        .O(HWDATAsysppb[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[3]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [3]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [3]),
        .O(HWDATAsysppb[3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[4]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [4]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [4]),
        .O(HWDATAsysppb[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[5]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [5]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [5]),
        .O(HWDATAsysppb[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[8]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [8]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [8]),
        .O(HWDATAsysppb[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tck_reload[9]_i_1 
       (.I0(\HWDATAM_reg[31]_0 [9]),
        .I1(dap_ppb_dsel),
        .I2(\i_tck_lvl_reg[1] [9]),
        .O(HWDATAsysppb[9]));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSlv" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSlv
   (AhbErrRespS_reg_0,
    BdAccess_cdc_check,
    BdReg_cdc_check,
    AhbRdWr,
    DAPREADYCM1,
    DAPSLVERRCM1,
    RESET_INTERCONNECT,
    RESET_INTERCONNECT_0,
    \FSM_sequential_CurState_reg[3]_0 ,
    \TaReg_cdc_check_reg[31]_0 ,
    NextPackCtr,
    Q,
    \PackCtr_reg[1]_0 ,
    \CswReg_cdc_check_reg[1]_0 ,
    \FSM_sequential_CurState_reg[2]_0 ,
    \FSM_sequential_CurState_reg[1]_0 ,
    AhbTrInProg_reg_0,
    \FSM_sequential_CurState_reg[3]_1 ,
    \FSM_sequential_CurState_reg[1]_1 ,
    NextTaReg1,
    DAPREADY_reg_0,
    \DAPRDATA_reg[31]_0 ,
    DAPRDATACM1,
    DapAbortReg,
    \AhbRdDataS_reg[31]_0 ,
    \AhbWrData_cdc_check_reg[31]_0 ,
    DapState_cdc_check,
    AhbErrResp_cdc_check,
    HCLK,
    \AhbWrData_cdc_check_reg[20]_0 ,
    BdAccess_cdc_check_reg_0,
    DAPSLVERR_reg_0,
    \BdReg_cdc_check_reg[1]_0 ,
    \BdReg_cdc_check_reg[0]_0 ,
    E,
    DAPWRITE,
    NextDapSlvErr,
    DBGRESETn,
    AhbTrInProg_reg_1,
    \FSM_sequential_CurState_reg[0]_0 ,
    \FSM_sequential_CurState_reg[0]_1 ,
    \DAPRDATA_reg[2]_0 ,
    \DAPRDATA_reg[2]_1 ,
    AhbTrReq,
    \PackCtr_reg[0]_0 ,
    \FSM_sequential_CurState_reg[1]_2 ,
    DAPREADY_reg_1,
    \DapState_cdc_check_reg[1]_0 ,
    \DapState_cdc_check_reg[2]_0 ,
    \DapState_cdc_check_reg[2]_1 ,
    \FSM_sequential_CurState_reg[0]_2 ,
    AhbStateSync,
    \FSM_sequential_CurState_reg[1]_3 ,
    \PackCtr_reg[0]_1 ,
    \Rdbuff_cdc_check_reg[18] ,
    \CswReg_cdc_check_reg[9]_0 ,
    \TaReg_cdc_check_reg[31]_1 ,
    BusabortD,
    APBcurr,
    \PackCtr_reg[1]_1 ,
    \TaReg_cdc_check_reg[17]_0 ,
    \TaReg_cdc_check_reg[9]_0 ,
    D,
    \AhbRdDataS_reg[31]_1 ,
    \AhbRdDataS_reg[30]_0 ,
    \DAPRDATA_reg[31]_1 ,
    \AhbWrData_cdc_check_reg[19]_0 );
  output AhbErrRespS_reg_0;
  output BdAccess_cdc_check;
  output [1:0]BdReg_cdc_check;
  output AhbRdWr;
  output DAPREADYCM1;
  output DAPSLVERRCM1;
  output RESET_INTERCONNECT;
  output RESET_INTERCONNECT_0;
  output [2:0]\FSM_sequential_CurState_reg[3]_0 ;
  output [31:0]\TaReg_cdc_check_reg[31]_0 ;
  output [0:0]NextPackCtr;
  output [9:0]Q;
  output \PackCtr_reg[1]_0 ;
  output \CswReg_cdc_check_reg[1]_0 ;
  output \FSM_sequential_CurState_reg[2]_0 ;
  output \FSM_sequential_CurState_reg[1]_0 ;
  output AhbTrInProg_reg_0;
  output \FSM_sequential_CurState_reg[3]_1 ;
  output \FSM_sequential_CurState_reg[1]_1 ;
  output [9:0]NextTaReg1;
  output DAPREADY_reg_0;
  output [31:0]\DAPRDATA_reg[31]_0 ;
  output [31:0]DAPRDATACM1;
  output DapAbortReg;
  output [25:0]\AhbRdDataS_reg[31]_0 ;
  output [31:0]\AhbWrData_cdc_check_reg[31]_0 ;
  output [3:0]DapState_cdc_check;
  input AhbErrResp_cdc_check;
  input HCLK;
  input \AhbWrData_cdc_check_reg[20]_0 ;
  input BdAccess_cdc_check_reg_0;
  input DAPSLVERR_reg_0;
  input \BdReg_cdc_check_reg[1]_0 ;
  input \BdReg_cdc_check_reg[0]_0 ;
  input [0:0]E;
  input DAPWRITE;
  input NextDapSlvErr;
  input DBGRESETn;
  input AhbTrInProg_reg_1;
  input \FSM_sequential_CurState_reg[0]_0 ;
  input \FSM_sequential_CurState_reg[0]_1 ;
  input \DAPRDATA_reg[2]_0 ;
  input \DAPRDATA_reg[2]_1 ;
  input AhbTrReq;
  input \PackCtr_reg[0]_0 ;
  input \FSM_sequential_CurState_reg[1]_2 ;
  input DAPREADY_reg_1;
  input \DapState_cdc_check_reg[1]_0 ;
  input \DapState_cdc_check_reg[2]_0 ;
  input \DapState_cdc_check_reg[2]_1 ;
  input \FSM_sequential_CurState_reg[0]_2 ;
  input [2:0]AhbStateSync;
  input \FSM_sequential_CurState_reg[1]_3 ;
  input \PackCtr_reg[0]_1 ;
  input \Rdbuff_cdc_check_reg[18] ;
  input [0:0]\CswReg_cdc_check_reg[9]_0 ;
  input [31:0]\TaReg_cdc_check_reg[31]_1 ;
  input BusabortD;
  input [1:0]APBcurr;
  input \PackCtr_reg[1]_1 ;
  input [1:0]\TaReg_cdc_check_reg[17]_0 ;
  input [9:0]\TaReg_cdc_check_reg[9]_0 ;
  input [31:0]D;
  input \AhbRdDataS_reg[31]_1 ;
  input \AhbRdDataS_reg[30]_0 ;
  input [25:0]\DAPRDATA_reg[31]_1 ;
  input \AhbWrData_cdc_check_reg[19]_0 ;

  wire AHBSampleEn;
  wire [1:0]APBcurr;
  wire AhbErrRespS_reg_0;
  wire AhbErrResp_cdc_check;
  wire [11:2]AhbRdDataS;
  wire \AhbRdDataS_reg[30]_0 ;
  wire [25:0]\AhbRdDataS_reg[31]_0 ;
  wire \AhbRdDataS_reg[31]_1 ;
  wire AhbRdWr;
  wire [2:0]AhbStateSync;
  wire AhbTrInProg_i_1_n_0;
  wire AhbTrInProg_i_4_n_0;
  wire AhbTrInProg_reg_0;
  wire AhbTrInProg_reg_1;
  wire AhbTrReq;
  wire \AhbWrData_cdc_check_reg[19]_0 ;
  wire \AhbWrData_cdc_check_reg[20]_0 ;
  wire [31:0]\AhbWrData_cdc_check_reg[31]_0 ;
  wire BdAccess_cdc_check;
  wire BdAccess_cdc_check_reg_0;
  wire [1:0]BdReg_cdc_check;
  wire \BdReg_cdc_check_reg[0]_0 ;
  wire \BdReg_cdc_check_reg[1]_0 ;
  wire BusabortD;
  wire \CswReg_cdc_check_reg[1]_0 ;
  wire [0:0]\CswReg_cdc_check_reg[9]_0 ;
  wire [1:1]CurState;
  wire [31:0]D;
  wire [31:0]DAPRDATACM1;
  wire \DAPRDATA_reg[2]_0 ;
  wire \DAPRDATA_reg[2]_1 ;
  wire [31:0]\DAPRDATA_reg[31]_0 ;
  wire [25:0]\DAPRDATA_reg[31]_1 ;
  wire DAPREADYCM1;
  wire DAPREADY_i_2_n_0;
  wire DAPREADY_reg_0;
  wire DAPREADY_reg_1;
  wire DAPSLVERRCM1;
  wire DAPSLVERR_reg_0;
  wire DAPWRITE;
  wire DBGRESETn;
  wire DapAbortReg;
  wire DapAbortReg_i_1_n_0;
  wire [3:0]DapState_cdc_check;
  wire \DapState_cdc_check[3]_i_2_n_0 ;
  wire \DapState_cdc_check_reg[1]_0 ;
  wire \DapState_cdc_check_reg[2]_0 ;
  wire \DapState_cdc_check_reg[2]_1 ;
  wire [0:0]E;
  wire \FSM_sequential_CurState[0]_i_2__0_n_0 ;
  wire \FSM_sequential_CurState[0]_i_3_n_0 ;
  wire \FSM_sequential_CurState[1]_i_3_n_0 ;
  wire \FSM_sequential_CurState[1]_i_4_n_0 ;
  wire \FSM_sequential_CurState[1]_i_9_n_0 ;
  wire \FSM_sequential_CurState[2]_i_2__0_n_0 ;
  wire \FSM_sequential_CurState[2]_i_3_n_0 ;
  wire \FSM_sequential_CurState[2]_i_4_n_0 ;
  wire \FSM_sequential_CurState[2]_i_5_n_0 ;
  wire \FSM_sequential_CurState[3]_i_3_n_0 ;
  wire \FSM_sequential_CurState_reg[0]_0 ;
  wire \FSM_sequential_CurState_reg[0]_1 ;
  wire \FSM_sequential_CurState_reg[0]_2 ;
  wire \FSM_sequential_CurState_reg[1]_0 ;
  wire \FSM_sequential_CurState_reg[1]_1 ;
  wire \FSM_sequential_CurState_reg[1]_2 ;
  wire \FSM_sequential_CurState_reg[1]_3 ;
  wire \FSM_sequential_CurState_reg[2]_0 ;
  wire [2:0]\FSM_sequential_CurState_reg[3]_0 ;
  wire \FSM_sequential_CurState_reg[3]_1 ;
  wire HCLK;
  wire [11:2]NextDapRdData;
  wire NextDapReady;
  wire NextDapSlvErr;
  wire [3:0]NextDapState;
  wire [0:0]NextPackCtr;
  wire [3:0]NextState__0;
  wire [9:0]NextTaReg1;
  wire [0:0]PackCtr;
  wire \PackCtr[0]_i_1_n_0 ;
  wire \PackCtr[0]_i_2_n_0 ;
  wire \PackCtr[1]_i_6_n_0 ;
  wire \PackCtr_reg[0]_0 ;
  wire \PackCtr_reg[0]_1 ;
  wire \PackCtr_reg[1]_0 ;
  wire \PackCtr_reg[1]_1 ;
  wire [9:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire \Rdbuff_cdc_check_reg[18] ;
  wire [3:2]TaReg_cdc_check;
  wire \TaReg_cdc_check[3]_i_3_n_0 ;
  wire \TaReg_cdc_check[3]_i_4_n_0 ;
  wire \TaReg_cdc_check[3]_i_5_n_0 ;
  wire [1:0]\TaReg_cdc_check_reg[17]_0 ;
  wire [31:0]\TaReg_cdc_check_reg[31]_0 ;
  wire [31:0]\TaReg_cdc_check_reg[31]_1 ;
  wire \TaReg_cdc_check_reg[3]_i_2_n_0 ;
  wire \TaReg_cdc_check_reg[3]_i_2_n_1 ;
  wire \TaReg_cdc_check_reg[3]_i_2_n_2 ;
  wire \TaReg_cdc_check_reg[3]_i_2_n_3 ;
  wire \TaReg_cdc_check_reg[7]_i_2_n_0 ;
  wire \TaReg_cdc_check_reg[7]_i_2_n_1 ;
  wire \TaReg_cdc_check_reg[7]_i_2_n_2 ;
  wire \TaReg_cdc_check_reg[7]_i_2_n_3 ;
  wire [9:0]\TaReg_cdc_check_reg[9]_0 ;
  wire \TaReg_cdc_check_reg[9]_i_3_n_3 ;
  wire [3:1]\NLW_TaReg_cdc_check_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_TaReg_cdc_check_reg[9]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000001000000)) 
    AhbErrRespS_i_1
       (.I0(CurState),
        .I1(AhbStateSync[2]),
        .I2(AhbStateSync[0]),
        .I3(AhbStateSync[1]),
        .I4(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I5(\FSM_sequential_CurState[2]_i_3_n_0 ),
        .O(AHBSampleEn));
  FDCE AhbErrRespS_reg
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(AhbErrResp_cdc_check),
        .Q(AhbErrRespS_reg_0));
  FDCE \AhbRdDataS_reg[0] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[0]),
        .Q(\AhbRdDataS_reg[31]_0 [0]));
  FDCE \AhbRdDataS_reg[10] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[10]),
        .Q(AhbRdDataS[10]));
  FDCE \AhbRdDataS_reg[11] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[11]),
        .Q(AhbRdDataS[11]));
  FDCE \AhbRdDataS_reg[12] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[12]),
        .Q(\AhbRdDataS_reg[31]_0 [6]));
  FDCE \AhbRdDataS_reg[13] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[13]),
        .Q(\AhbRdDataS_reg[31]_0 [7]));
  FDCE \AhbRdDataS_reg[14] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[14]),
        .Q(\AhbRdDataS_reg[31]_0 [8]));
  FDCE \AhbRdDataS_reg[15] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[15]),
        .Q(\AhbRdDataS_reg[31]_0 [9]));
  FDCE \AhbRdDataS_reg[16] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[16]),
        .Q(\AhbRdDataS_reg[31]_0 [10]));
  FDCE \AhbRdDataS_reg[17] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[17]),
        .Q(\AhbRdDataS_reg[31]_0 [11]));
  FDCE \AhbRdDataS_reg[18] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[18]),
        .Q(\AhbRdDataS_reg[31]_0 [12]));
  FDCE \AhbRdDataS_reg[19] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[19]),
        .Q(\AhbRdDataS_reg[31]_0 [13]));
  FDCE \AhbRdDataS_reg[1] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[1]),
        .Q(\AhbRdDataS_reg[31]_0 [1]));
  FDCE \AhbRdDataS_reg[20] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[20]),
        .Q(\AhbRdDataS_reg[31]_0 [14]));
  FDCE \AhbRdDataS_reg[21] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[21]),
        .Q(\AhbRdDataS_reg[31]_0 [15]));
  FDCE \AhbRdDataS_reg[22] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[22]),
        .Q(\AhbRdDataS_reg[31]_0 [16]));
  FDCE \AhbRdDataS_reg[23] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[23]),
        .Q(\AhbRdDataS_reg[31]_0 [17]));
  FDCE \AhbRdDataS_reg[24] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[24]),
        .Q(\AhbRdDataS_reg[31]_0 [18]));
  FDCE \AhbRdDataS_reg[25] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[25]),
        .Q(\AhbRdDataS_reg[31]_0 [19]));
  FDCE \AhbRdDataS_reg[26] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[26]),
        .Q(\AhbRdDataS_reg[31]_0 [20]));
  FDCE \AhbRdDataS_reg[27] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[27]),
        .Q(\AhbRdDataS_reg[31]_0 [21]));
  FDCE \AhbRdDataS_reg[28] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[28]),
        .Q(\AhbRdDataS_reg[31]_0 [22]));
  FDCE \AhbRdDataS_reg[29] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[29]),
        .Q(\AhbRdDataS_reg[31]_0 [23]));
  FDCE \AhbRdDataS_reg[2] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[2]),
        .Q(AhbRdDataS[2]));
  FDCE \AhbRdDataS_reg[30] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(D[30]),
        .Q(\AhbRdDataS_reg[31]_0 [24]));
  FDCE \AhbRdDataS_reg[31] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[31]),
        .Q(\AhbRdDataS_reg[31]_0 [25]));
  FDCE \AhbRdDataS_reg[3] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[3]),
        .Q(AhbRdDataS[3]));
  FDCE \AhbRdDataS_reg[4] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[4]),
        .Q(\AhbRdDataS_reg[31]_0 [2]));
  FDCE \AhbRdDataS_reg[5] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[5]),
        .Q(\AhbRdDataS_reg[31]_0 [3]));
  FDCE \AhbRdDataS_reg[6] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[6]),
        .Q(\AhbRdDataS_reg[31]_0 [4]));
  FDCE \AhbRdDataS_reg[7] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[7]),
        .Q(\AhbRdDataS_reg[31]_0 [5]));
  FDCE \AhbRdDataS_reg[8] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[8]),
        .Q(AhbRdDataS[8]));
  FDCE \AhbRdDataS_reg[9] 
       (.C(HCLK),
        .CE(AHBSampleEn),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(D[9]),
        .Q(AhbRdDataS[9]));
  FDCE AhbRdWr_cdc_check_reg
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(DAPWRITE),
        .Q(AhbRdWr));
  LUT5 #(
    .INIT(32'hECEECCCC)) 
    AhbTrInProg_i_1
       (.I0(AhbTrInProg_reg_1),
        .I1(AhbTrReq),
        .I2(\FSM_sequential_CurState_reg[1]_0 ),
        .I3(AhbTrInProg_i_4_n_0),
        .I4(AhbTrInProg_reg_0),
        .O(AhbTrInProg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    AhbTrInProg_i_3
       (.I0(CurState),
        .I1(\FSM_sequential_CurState[2]_i_3_n_0 ),
        .I2(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I3(AhbStateSync[1]),
        .I4(AhbStateSync[0]),
        .I5(AhbStateSync[2]),
        .O(\FSM_sequential_CurState_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    AhbTrInProg_i_4
       (.I0(\PackCtr_reg[1]_0 ),
        .I1(PackCtr),
        .I2(AhbErrRespS_reg_0),
        .O(AhbTrInProg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    AhbTrInProg_i_5
       (.I0(CurState),
        .I1(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I2(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I3(\FSM_sequential_CurState_reg[3]_0 [1]),
        .O(\FSM_sequential_CurState_reg[1]_1 ));
  FDCE AhbTrInProg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(AhbTrInProg_i_1_n_0),
        .Q(AhbTrInProg_reg_0));
  FDCE \AhbWrData_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [0]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [0]));
  FDCE \AhbWrData_cdc_check_reg[10] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [10]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [10]));
  FDCE \AhbWrData_cdc_check_reg[11] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [11]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [11]));
  FDCE \AhbWrData_cdc_check_reg[12] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [12]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [12]));
  FDCE \AhbWrData_cdc_check_reg[13] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [13]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [13]));
  FDCE \AhbWrData_cdc_check_reg[14] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [14]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [14]));
  FDCE \AhbWrData_cdc_check_reg[15] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [15]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [15]));
  FDCE \AhbWrData_cdc_check_reg[16] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [16]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [16]));
  FDCE \AhbWrData_cdc_check_reg[17] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [17]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [17]));
  FDCE \AhbWrData_cdc_check_reg[18] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [18]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [18]));
  FDCE \AhbWrData_cdc_check_reg[19] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [19]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [19]));
  FDCE \AhbWrData_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [1]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [1]));
  FDCE \AhbWrData_cdc_check_reg[20] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [20]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [20]));
  FDCE \AhbWrData_cdc_check_reg[21] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [21]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [21]));
  FDCE \AhbWrData_cdc_check_reg[22] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [22]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [22]));
  FDCE \AhbWrData_cdc_check_reg[23] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [23]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [23]));
  FDCE \AhbWrData_cdc_check_reg[24] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [24]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [24]));
  FDCE \AhbWrData_cdc_check_reg[25] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [25]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [25]));
  FDCE \AhbWrData_cdc_check_reg[26] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [26]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [26]));
  FDCE \AhbWrData_cdc_check_reg[27] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [27]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [27]));
  FDCE \AhbWrData_cdc_check_reg[28] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [28]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [28]));
  FDCE \AhbWrData_cdc_check_reg[29] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [29]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [29]));
  FDCE \AhbWrData_cdc_check_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [2]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [2]));
  FDCE \AhbWrData_cdc_check_reg[30] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [30]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [30]));
  FDCE \AhbWrData_cdc_check_reg[31] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [31]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [31]));
  FDCE \AhbWrData_cdc_check_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [3]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [3]));
  FDCE \AhbWrData_cdc_check_reg[4] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [4]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [4]));
  FDCE \AhbWrData_cdc_check_reg[5] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [5]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [5]));
  FDCE \AhbWrData_cdc_check_reg[6] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [6]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [6]));
  FDCE \AhbWrData_cdc_check_reg[7] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [7]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [7]));
  FDCE \AhbWrData_cdc_check_reg[8] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [8]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [8]));
  FDCE \AhbWrData_cdc_check_reg[9] 
       (.C(HCLK),
        .CE(E),
        .CLR(\AhbWrData_cdc_check_reg[19]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [9]),
        .Q(\AhbWrData_cdc_check_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    BdAccess_cdc_check_i_3
       (.I0(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I1(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I2(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I3(CurState),
        .I4(\DapState_cdc_check_reg[2]_0 ),
        .O(\FSM_sequential_CurState_reg[2]_0 ));
  FDCE BdAccess_cdc_check_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(DAPSLVERR_reg_0),
        .D(BdAccess_cdc_check_reg_0),
        .Q(BdAccess_cdc_check));
  FDCE \BdReg_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(DAPSLVERR_reg_0),
        .D(\BdReg_cdc_check_reg[0]_0 ),
        .Q(BdReg_cdc_check[0]));
  FDCE \BdReg_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(DAPSLVERR_reg_0),
        .D(\BdReg_cdc_check_reg[1]_0 ),
        .Q(BdReg_cdc_check[1]));
  FDCE \CswReg_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .CLR(DAPSLVERR_reg_0),
        .D(\TaReg_cdc_check_reg[31]_1 [0]),
        .Q(Q[0]));
  FDPE \CswReg_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [1]),
        .PRE(DAPSLVERR_reg_0),
        .Q(Q[1]));
  FDCE \CswReg_cdc_check_reg[2] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .CLR(DAPSLVERR_reg_0),
        .D(\TaReg_cdc_check_reg[31]_1 [4]),
        .Q(Q[2]));
  FDCE \CswReg_cdc_check_reg[3] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .CLR(DAPSLVERR_reg_0),
        .D(\TaReg_cdc_check_reg[31]_1 [5]),
        .Q(Q[3]));
  FDPE \CswReg_cdc_check_reg[4] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [24]),
        .PRE(\AhbWrData_cdc_check_reg[20]_0 ),
        .Q(Q[4]));
  FDPE \CswReg_cdc_check_reg[5] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [25]),
        .PRE(\AhbWrData_cdc_check_reg[20]_0 ),
        .Q(Q[5]));
  FDCE \CswReg_cdc_check_reg[6] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [26]),
        .Q(Q[6]));
  FDCE \CswReg_cdc_check_reg[7] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [27]),
        .Q(Q[7]));
  FDCE \CswReg_cdc_check_reg[8] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [28]),
        .Q(Q[8]));
  FDPE \CswReg_cdc_check_reg[9] 
       (.C(HCLK),
        .CE(\CswReg_cdc_check_reg[9]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [30]),
        .PRE(RESET_INTERCONNECT_0),
        .Q(Q[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \DAPRDATA[10]_i_1 
       (.I0(AhbRdDataS[10]),
        .I1(\DAPRDATA_reg[2]_0 ),
        .I2(\TaReg_cdc_check_reg[31]_0 [10]),
        .I3(\DAPRDATA_reg[2]_1 ),
        .O(NextDapRdData[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \DAPRDATA[11]_i_1 
       (.I0(AhbRdDataS[11]),
        .I1(\DAPRDATA_reg[2]_0 ),
        .I2(\TaReg_cdc_check_reg[31]_0 [11]),
        .I3(\DAPRDATA_reg[2]_1 ),
        .O(NextDapRdData[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \DAPRDATA[2]_i_1 
       (.I0(AhbRdDataS[2]),
        .I1(\DAPRDATA_reg[2]_0 ),
        .I2(TaReg_cdc_check[2]),
        .I3(\DAPRDATA_reg[2]_1 ),
        .O(NextDapRdData[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \DAPRDATA[3]_i_1 
       (.I0(AhbRdDataS[3]),
        .I1(\DAPRDATA_reg[2]_0 ),
        .I2(TaReg_cdc_check[3]),
        .I3(\DAPRDATA_reg[2]_1 ),
        .O(NextDapRdData[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \DAPRDATA[8]_i_1 
       (.I0(AhbRdDataS[8]),
        .I1(\DAPRDATA_reg[2]_0 ),
        .I2(\TaReg_cdc_check_reg[31]_0 [8]),
        .I3(\DAPRDATA_reg[2]_1 ),
        .O(NextDapRdData[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \DAPRDATA[9]_i_1 
       (.I0(AhbRdDataS[9]),
        .I1(\DAPRDATA_reg[2]_0 ),
        .I2(\TaReg_cdc_check_reg[31]_0 [9]),
        .I3(\DAPRDATA_reg[2]_1 ),
        .O(NextDapRdData[9]));
  FDCE \DAPRDATA_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [0]),
        .Q(DAPRDATACM1[0]));
  FDCE \DAPRDATA_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(NextDapRdData[10]),
        .Q(DAPRDATACM1[10]));
  FDCE \DAPRDATA_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(NextDapRdData[11]),
        .Q(DAPRDATACM1[11]));
  FDCE \DAPRDATA_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [6]),
        .Q(DAPRDATACM1[12]));
  FDCE \DAPRDATA_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [7]),
        .Q(DAPRDATACM1[13]));
  FDCE \DAPRDATA_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [8]),
        .Q(DAPRDATACM1[14]));
  FDCE \DAPRDATA_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [9]),
        .Q(DAPRDATACM1[15]));
  FDCE \DAPRDATA_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [10]),
        .Q(DAPRDATACM1[16]));
  FDCE \DAPRDATA_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [11]),
        .Q(DAPRDATACM1[17]));
  FDCE \DAPRDATA_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\DAPRDATA_reg[31]_1 [12]),
        .Q(DAPRDATACM1[18]));
  FDCE \DAPRDATA_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [13]),
        .Q(DAPRDATACM1[19]));
  FDCE \DAPRDATA_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [1]),
        .Q(DAPRDATACM1[1]));
  FDCE \DAPRDATA_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [14]),
        .Q(DAPRDATACM1[20]));
  FDCE \DAPRDATA_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [15]),
        .Q(DAPRDATACM1[21]));
  FDCE \DAPRDATA_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [16]),
        .Q(DAPRDATACM1[22]));
  FDCE \DAPRDATA_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\DAPRDATA_reg[31]_1 [17]),
        .Q(DAPRDATACM1[23]));
  FDCE \DAPRDATA_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [18]),
        .Q(DAPRDATACM1[24]));
  FDCE \DAPRDATA_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [19]),
        .Q(DAPRDATACM1[25]));
  FDCE \DAPRDATA_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [20]),
        .Q(DAPRDATACM1[26]));
  FDCE \DAPRDATA_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [21]),
        .Q(DAPRDATACM1[27]));
  FDCE \DAPRDATA_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [22]),
        .Q(DAPRDATACM1[28]));
  FDCE \DAPRDATA_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [23]),
        .Q(DAPRDATACM1[29]));
  FDCE \DAPRDATA_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(NextDapRdData[2]),
        .Q(DAPRDATACM1[2]));
  FDCE \DAPRDATA_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [24]),
        .Q(DAPRDATACM1[30]));
  FDCE \DAPRDATA_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [25]),
        .Q(DAPRDATACM1[31]));
  FDCE \DAPRDATA_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(NextDapRdData[3]),
        .Q(DAPRDATACM1[3]));
  FDCE \DAPRDATA_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [2]),
        .Q(DAPRDATACM1[4]));
  FDCE \DAPRDATA_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [3]),
        .Q(DAPRDATACM1[5]));
  FDCE \DAPRDATA_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [4]),
        .Q(DAPRDATACM1[6]));
  FDCE \DAPRDATA_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(\DAPRDATA_reg[31]_1 [5]),
        .Q(DAPRDATACM1[7]));
  FDCE \DAPRDATA_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(NextDapRdData[8]),
        .Q(DAPRDATACM1[8]));
  FDCE \DAPRDATA_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(NextDapRdData[9]),
        .Q(DAPRDATACM1[9]));
  LUT6 #(
    .INIT(64'hEBFAEBBAEAFAEABA)) 
    DAPREADY_i_1
       (.I0(DAPREADY_i_2_n_0),
        .I1(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I2(CurState),
        .I3(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I4(AhbTrInProg_i_4_n_0),
        .I5(DAPREADY_reg_1),
        .O(NextDapReady));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFEFEABBB)) 
    DAPREADY_i_2
       (.I0(\PackCtr_reg[0]_1 ),
        .I1(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I2(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I3(AhbTrInProg_reg_1),
        .I4(\FSM_sequential_CurState_reg[3]_0 [2]),
        .O(DAPREADY_i_2_n_0));
  FDPE DAPREADY_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(NextDapReady),
        .PRE(DAPSLVERR_reg_0),
        .Q(DAPREADYCM1));
  FDCE DAPSLVERR_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(DAPSLVERR_reg_0),
        .D(NextDapSlvErr),
        .Q(DAPSLVERRCM1));
  LUT6 #(
    .INIT(64'hFFFF000008000000)) 
    DapAbortReg_i_1
       (.I0(AhbTrInProg_reg_0),
        .I1(BusabortD),
        .I2(APBcurr[0]),
        .I3(APBcurr[1]),
        .I4(\FSM_sequential_CurState_reg[1]_0 ),
        .I5(DapAbortReg),
        .O(DapAbortReg_i_1_n_0));
  FDCE DapAbortReg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(DapAbortReg_i_1_n_0),
        .Q(DapAbortReg));
  LUT6 #(
    .INIT(64'h0101010001000101)) 
    \DapState_cdc_check[0]_i_1 
       (.I0(\FSM_sequential_CurState[2]_i_3_n_0 ),
        .I1(CurState),
        .I2(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I3(AhbStateSync[2]),
        .I4(AhbStateSync[0]),
        .I5(AhbStateSync[1]),
        .O(NextDapState[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000CF5)) 
    \DapState_cdc_check[1]_i_1 
       (.I0(AhbTrInProg_reg_1),
        .I1(DAPREADY_reg_1),
        .I2(CurState),
        .I3(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I4(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I5(\DapState_cdc_check_reg[1]_0 ),
        .O(NextDapState[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DapState_cdc_check[2]_i_1 
       (.I0(\DapState_cdc_check_reg[2]_0 ),
        .I1(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I2(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I3(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I4(\DapState_cdc_check_reg[2]_1 ),
        .I5(\FSM_sequential_CurState[1]_i_4_n_0 ),
        .O(NextDapState[2]));
  LUT6 #(
    .INIT(64'h111F11F111111101)) 
    \DapState_cdc_check[3]_i_1 
       (.I0(\FSM_sequential_CurState[3]_i_3_n_0 ),
        .I1(CurState),
        .I2(AhbStateSync[0]),
        .I3(AhbStateSync[1]),
        .I4(AhbStateSync[2]),
        .I5(\DapState_cdc_check[3]_i_2_n_0 ),
        .O(NextDapState[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DapState_cdc_check[3]_i_2 
       (.I0(CurState),
        .I1(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I2(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I3(\FSM_sequential_CurState_reg[3]_0 [1]),
        .O(\DapState_cdc_check[3]_i_2_n_0 ));
  FDPE \DapState_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(NextDapState[0]),
        .PRE(\AhbRdDataS_reg[30]_0 ),
        .Q(DapState_cdc_check[0]));
  FDCE \DapState_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(NextDapState[1]),
        .Q(DapState_cdc_check[1]));
  FDCE \DapState_cdc_check_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[31]_1 ),
        .D(NextDapState[2]),
        .Q(DapState_cdc_check[2]));
  FDCE \DapState_cdc_check_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\AhbRdDataS_reg[30]_0 ),
        .D(NextDapState[3]),
        .Q(DapState_cdc_check[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_APBcurr[1]_i_4 
       (.I0(DAPREADYCM1),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(DAPREADY_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \FSM_sequential_CurState[0]_i_1__0 
       (.I0(\FSM_sequential_CurState[0]_i_2__0_n_0 ),
        .I1(AhbTrInProg_reg_1),
        .I2(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I3(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I4(\FSM_sequential_CurState[0]_i_3_n_0 ),
        .O(NextState__0[0]));
  LUT6 #(
    .INIT(64'h00F000AF00000033)) 
    \FSM_sequential_CurState[0]_i_2__0 
       (.I0(AhbTrInProg_i_4_n_0),
        .I1(\FSM_sequential_CurState_reg[0]_2 ),
        .I2(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I3(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I4(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I5(CurState),
        .O(\FSM_sequential_CurState[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAAAABAAAAAAABA)) 
    \FSM_sequential_CurState[0]_i_3 
       (.I0(\FSM_sequential_CurState_reg[0]_0 ),
        .I1(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I2(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I3(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I4(CurState),
        .I5(\FSM_sequential_CurState_reg[0]_1 ),
        .O(\FSM_sequential_CurState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFEFE)) 
    \FSM_sequential_CurState[1]_i_1__0 
       (.I0(\FSM_sequential_CurState_reg[1]_2 ),
        .I1(\FSM_sequential_CurState[1]_i_3_n_0 ),
        .I2(\FSM_sequential_CurState[1]_i_4_n_0 ),
        .I3(AhbTrInProg_reg_1),
        .I4(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I5(\FSM_sequential_CurState[2]_i_3_n_0 ),
        .O(NextState__0[1]));
  LUT6 #(
    .INIT(64'hCC40FFFFCC40CC40)) 
    \FSM_sequential_CurState[1]_i_3 
       (.I0(AhbTrInProg_reg_0),
        .I1(\FSM_sequential_CurState_reg[3]_1 ),
        .I2(\FSM_sequential_CurState_reg[1]_3 ),
        .I3(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I4(\FSM_sequential_CurState[1]_i_9_n_0 ),
        .I5(AhbTrInProg_i_4_n_0),
        .O(\FSM_sequential_CurState[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h00080300)) 
    \FSM_sequential_CurState[1]_i_4 
       (.I0(\FSM_sequential_CurState_reg[0]_1 ),
        .I1(CurState),
        .I2(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I3(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I4(\FSM_sequential_CurState_reg[3]_0 [0]),
        .O(\FSM_sequential_CurState[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_CurState[1]_i_7 
       (.I0(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I1(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I2(CurState),
        .O(\FSM_sequential_CurState_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \FSM_sequential_CurState[1]_i_9 
       (.I0(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I1(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I2(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I3(CurState),
        .O(\FSM_sequential_CurState[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABAAAAAAABA)) 
    \FSM_sequential_CurState[2]_i_1__0 
       (.I0(\FSM_sequential_CurState[2]_i_2__0_n_0 ),
        .I1(\FSM_sequential_CurState[2]_i_3_n_0 ),
        .I2(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I3(\PackCtr_reg[1]_0 ),
        .I4(PackCtr),
        .I5(AhbErrRespS_reg_0),
        .O(NextState__0[2]));
  LUT6 #(
    .INIT(64'hF0F1F0FFF0F0F0F0)) 
    \FSM_sequential_CurState[2]_i_2__0 
       (.I0(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I1(AhbTrInProg_reg_1),
        .I2(\FSM_sequential_CurState[2]_i_4_n_0 ),
        .I3(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I4(CurState),
        .I5(\FSM_sequential_CurState_reg[3]_0 [1]),
        .O(\FSM_sequential_CurState[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_CurState[2]_i_3 
       (.I0(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I1(\FSM_sequential_CurState_reg[3]_0 [2]),
        .O(\FSM_sequential_CurState[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000004000)) 
    \FSM_sequential_CurState[2]_i_4 
       (.I0(\FSM_sequential_CurState_reg[3]_0 [1]),
        .I1(\FSM_sequential_CurState[2]_i_5_n_0 ),
        .I2(CurState),
        .I3(AhbStateSync[2]),
        .I4(AhbStateSync[1]),
        .I5(AhbStateSync[0]),
        .O(\FSM_sequential_CurState[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_CurState[2]_i_5 
       (.I0(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I1(\FSM_sequential_CurState_reg[3]_0 [2]),
        .O(\FSM_sequential_CurState[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022200000)) 
    \FSM_sequential_CurState[3]_i_1 
       (.I0(AhbTrInProg_reg_1),
        .I1(AhbErrRespS_reg_0),
        .I2(PackCtr),
        .I3(\PackCtr_reg[1]_0 ),
        .I4(CurState),
        .I5(\FSM_sequential_CurState[3]_i_3_n_0 ),
        .O(NextState__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_CurState[3]_i_3 
       (.I0(\FSM_sequential_CurState_reg[3]_0 [2]),
        .I1(\FSM_sequential_CurState_reg[3]_0 [0]),
        .I2(\FSM_sequential_CurState_reg[3]_0 [1]),
        .O(\FSM_sequential_CurState[3]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0011,iSTATE0:0100,iSTATE1:1101,iSTATE2:0010,iSTATE3:1100,iSTATE4:1011,iSTATE5:1010,iSTATE6:0001,iSTATE7:0000,iSTATE8:0111,iSTATE9:1001,iSTATE10:1000,iSTATE11:0110,iSTATE12:1111,iSTATE13:1110,iSTATE14:0101" *) 
  FDCE \FSM_sequential_CurState_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(NextState__0[0]),
        .Q(\FSM_sequential_CurState_reg[3]_0 [0]));
  (* FSM_ENCODED_STATES = "iSTATE:0011,iSTATE0:0100,iSTATE1:1101,iSTATE2:0010,iSTATE3:1100,iSTATE4:1011,iSTATE5:1010,iSTATE6:0001,iSTATE7:0000,iSTATE8:0111,iSTATE9:1001,iSTATE10:1000,iSTATE11:0110,iSTATE12:1111,iSTATE13:1110,iSTATE14:0101" *) 
  FDCE \FSM_sequential_CurState_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(NextState__0[1]),
        .Q(CurState));
  (* FSM_ENCODED_STATES = "iSTATE:0011,iSTATE0:0100,iSTATE1:1101,iSTATE2:0010,iSTATE3:1100,iSTATE4:1011,iSTATE5:1010,iSTATE6:0001,iSTATE7:0000,iSTATE8:0111,iSTATE9:1001,iSTATE10:1000,iSTATE11:0110,iSTATE12:1111,iSTATE13:1110,iSTATE14:0101" *) 
  FDCE \FSM_sequential_CurState_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(NextState__0[2]),
        .Q(\FSM_sequential_CurState_reg[3]_0 [1]));
  (* FSM_ENCODED_STATES = "iSTATE:0011,iSTATE0:0100,iSTATE1:1101,iSTATE2:0010,iSTATE3:1100,iSTATE4:1011,iSTATE5:1010,iSTATE6:0001,iSTATE7:0000,iSTATE8:0111,iSTATE9:1001,iSTATE10:1000,iSTATE11:0110,iSTATE12:1111,iSTATE13:1110,iSTATE14:0101" *) 
  FDCE \FSM_sequential_CurState_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(NextState__0[3]),
        .Q(\FSM_sequential_CurState_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDRM[2]_i_1 
       (.I0(BdReg_cdc_check[0]),
        .I1(BdAccess_cdc_check),
        .I2(TaReg_cdc_check[2]),
        .O(\TaReg_cdc_check_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDRM[3]_i_1 
       (.I0(BdReg_cdc_check[1]),
        .I1(BdAccess_cdc_check),
        .I2(TaReg_cdc_check[3]),
        .O(\TaReg_cdc_check_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFAF33333FAF00000)) 
    \PackCtr[0]_i_1 
       (.I0(\PackCtr[0]_i_2_n_0 ),
        .I1(\PackCtr_reg[0]_1 ),
        .I2(AhbTrReq),
        .I3(\PackCtr_reg[0]_0 ),
        .I4(\CswReg_cdc_check_reg[1]_0 ),
        .I5(PackCtr),
        .O(\PackCtr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \PackCtr[0]_i_2 
       (.I0(PackCtr),
        .I1(\PackCtr_reg[1]_0 ),
        .I2(AhbErrRespS_reg_0),
        .O(\PackCtr[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \PackCtr[1]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\CswReg_cdc_check_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    \PackCtr[1]_i_5 
       (.I0(AhbTrReq),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\PackCtr[1]_i_6_n_0 ),
        .O(NextPackCtr));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \PackCtr[1]_i_6 
       (.I0(\PackCtr_reg[1]_0 ),
        .I1(PackCtr),
        .I2(AhbErrRespS_reg_0),
        .I3(\CswReg_cdc_check_reg[1]_0 ),
        .I4(\PackCtr_reg[0]_0 ),
        .O(\PackCtr[1]_i_6_n_0 ));
  FDCE \PackCtr_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(\PackCtr[0]_i_1_n_0 ),
        .Q(PackCtr));
  FDCE \PackCtr_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(\PackCtr_reg[1]_1 ),
        .Q(\PackCtr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[0]_i_1 
       (.I0(DAPRDATACM1[0]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[10]_i_1 
       (.I0(DAPRDATACM1[10]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[11]_i_1 
       (.I0(DAPRDATACM1[11]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[12]_i_1 
       (.I0(DAPRDATACM1[12]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[13]_i_1 
       (.I0(DAPRDATACM1[13]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[14]_i_1 
       (.I0(DAPRDATACM1[14]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[15]_i_1 
       (.I0(DAPRDATACM1[15]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[16]_i_1 
       (.I0(DAPRDATACM1[16]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[17]_i_1 
       (.I0(DAPRDATACM1[17]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[18]_i_1 
       (.I0(DAPRDATACM1[18]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[19]_i_1 
       (.I0(DAPRDATACM1[19]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [19]));
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[1]_i_1 
       (.I0(DAPRDATACM1[1]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[20]_i_1 
       (.I0(DAPRDATACM1[20]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[21]_i_1 
       (.I0(DAPRDATACM1[21]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[22]_i_1 
       (.I0(DAPRDATACM1[22]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[23]_i_1 
       (.I0(DAPRDATACM1[23]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[24]_i_1 
       (.I0(DAPRDATACM1[24]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[25]_i_1 
       (.I0(DAPRDATACM1[25]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[26]_i_1 
       (.I0(DAPRDATACM1[26]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[27]_i_1 
       (.I0(DAPRDATACM1[27]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[28]_i_1 
       (.I0(DAPRDATACM1[28]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[29]_i_1 
       (.I0(DAPRDATACM1[29]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[2]_i_1 
       (.I0(DAPRDATACM1[2]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[30]_i_1 
       (.I0(DAPRDATACM1[30]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[31]_i_2 
       (.I0(DAPRDATACM1[31]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[3]_i_1 
       (.I0(DAPRDATACM1[3]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[4]_i_1 
       (.I0(DAPRDATACM1[4]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[5]_i_1 
       (.I0(DAPRDATACM1[5]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[6]_i_1 
       (.I0(DAPRDATACM1[6]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[7]_i_1 
       (.I0(DAPRDATACM1[7]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[8]_i_1 
       (.I0(DAPRDATACM1[8]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdbuff_cdc_check[9]_i_1 
       (.I0(DAPRDATACM1[9]),
        .I1(\Rdbuff_cdc_check_reg[18] ),
        .O(\DAPRDATA_reg[31]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    TDOi_i_3
       (.I0(DBGRESETn),
        .O(RESET_INTERCONNECT));
  LUT2 #(
    .INIT(4'h6)) 
    \TaReg_cdc_check[3]_i_3 
       (.I0(TaReg_cdc_check[2]),
        .I1(Q[1]),
        .O(\TaReg_cdc_check[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TaReg_cdc_check[3]_i_4 
       (.I0(\TaReg_cdc_check_reg[31]_0 [1]),
        .I1(Q[0]),
        .O(\TaReg_cdc_check[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \TaReg_cdc_check[3]_i_5 
       (.I0(\TaReg_cdc_check_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\TaReg_cdc_check[3]_i_5_n_0 ));
  FDCE \TaReg_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(DAPSLVERR_reg_0),
        .D(\TaReg_cdc_check_reg[9]_0 [0]),
        .Q(\TaReg_cdc_check_reg[31]_0 [0]));
  FDCE \TaReg_cdc_check_reg[10] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [10]),
        .Q(\TaReg_cdc_check_reg[31]_0 [10]));
  FDCE \TaReg_cdc_check_reg[11] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [11]),
        .Q(\TaReg_cdc_check_reg[31]_0 [11]));
  FDCE \TaReg_cdc_check_reg[12] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [12]),
        .Q(\TaReg_cdc_check_reg[31]_0 [12]));
  FDCE \TaReg_cdc_check_reg[13] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [13]),
        .Q(\TaReg_cdc_check_reg[31]_0 [13]));
  FDCE \TaReg_cdc_check_reg[14] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [14]),
        .Q(\TaReg_cdc_check_reg[31]_0 [14]));
  FDCE \TaReg_cdc_check_reg[15] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [15]),
        .Q(\TaReg_cdc_check_reg[31]_0 [15]));
  FDCE \TaReg_cdc_check_reg[16] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [16]),
        .Q(\TaReg_cdc_check_reg[31]_0 [16]));
  FDCE \TaReg_cdc_check_reg[17] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [17]),
        .Q(\TaReg_cdc_check_reg[31]_0 [17]));
  FDCE \TaReg_cdc_check_reg[18] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [18]),
        .Q(\TaReg_cdc_check_reg[31]_0 [18]));
  FDCE \TaReg_cdc_check_reg[19] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [19]),
        .Q(\TaReg_cdc_check_reg[31]_0 [19]));
  FDCE \TaReg_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(DAPSLVERR_reg_0),
        .D(\TaReg_cdc_check_reg[9]_0 [1]),
        .Q(\TaReg_cdc_check_reg[31]_0 [1]));
  FDCE \TaReg_cdc_check_reg[20] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [20]),
        .Q(\TaReg_cdc_check_reg[31]_0 [20]));
  FDCE \TaReg_cdc_check_reg[21] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [21]),
        .Q(\TaReg_cdc_check_reg[31]_0 [21]));
  FDCE \TaReg_cdc_check_reg[22] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [22]),
        .Q(\TaReg_cdc_check_reg[31]_0 [22]));
  FDCE \TaReg_cdc_check_reg[23] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [23]),
        .Q(\TaReg_cdc_check_reg[31]_0 [23]));
  FDCE \TaReg_cdc_check_reg[24] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [24]),
        .Q(\TaReg_cdc_check_reg[31]_0 [24]));
  FDCE \TaReg_cdc_check_reg[25] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [25]),
        .Q(\TaReg_cdc_check_reg[31]_0 [25]));
  FDCE \TaReg_cdc_check_reg[26] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [26]),
        .Q(\TaReg_cdc_check_reg[31]_0 [26]));
  FDCE \TaReg_cdc_check_reg[27] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(\AhbWrData_cdc_check_reg[20]_0 ),
        .D(\TaReg_cdc_check_reg[31]_1 [27]),
        .Q(\TaReg_cdc_check_reg[31]_0 [27]));
  FDCE \TaReg_cdc_check_reg[28] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [28]),
        .Q(\TaReg_cdc_check_reg[31]_0 [28]));
  FDCE \TaReg_cdc_check_reg[29] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [29]),
        .Q(\TaReg_cdc_check_reg[31]_0 [29]));
  FDCE \TaReg_cdc_check_reg[2] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(DAPSLVERR_reg_0),
        .D(\TaReg_cdc_check_reg[9]_0 [2]),
        .Q(TaReg_cdc_check[2]));
  FDCE \TaReg_cdc_check_reg[30] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [30]),
        .Q(\TaReg_cdc_check_reg[31]_0 [30]));
  FDCE \TaReg_cdc_check_reg[31] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[31]_1 [31]),
        .Q(\TaReg_cdc_check_reg[31]_0 [31]));
  FDCE \TaReg_cdc_check_reg[3] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(DAPSLVERR_reg_0),
        .D(\TaReg_cdc_check_reg[9]_0 [3]),
        .Q(TaReg_cdc_check[3]));
  CARRY4 \TaReg_cdc_check_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\TaReg_cdc_check_reg[3]_i_2_n_0 ,\TaReg_cdc_check_reg[3]_i_2_n_1 ,\TaReg_cdc_check_reg[3]_i_2_n_2 ,\TaReg_cdc_check_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,TaReg_cdc_check[2],\TaReg_cdc_check_reg[31]_0 [1:0]}),
        .O(NextTaReg1[3:0]),
        .S({TaReg_cdc_check[3],\TaReg_cdc_check[3]_i_3_n_0 ,\TaReg_cdc_check[3]_i_4_n_0 ,\TaReg_cdc_check[3]_i_5_n_0 }));
  FDCE \TaReg_cdc_check_reg[4] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[9]_0 [4]),
        .Q(\TaReg_cdc_check_reg[31]_0 [4]));
  FDCE \TaReg_cdc_check_reg[5] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[9]_0 [5]),
        .Q(\TaReg_cdc_check_reg[31]_0 [5]));
  FDCE \TaReg_cdc_check_reg[6] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[9]_0 [6]),
        .Q(\TaReg_cdc_check_reg[31]_0 [6]));
  FDCE \TaReg_cdc_check_reg[7] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[9]_0 [7]),
        .Q(\TaReg_cdc_check_reg[31]_0 [7]));
  CARRY4 \TaReg_cdc_check_reg[7]_i_2 
       (.CI(\TaReg_cdc_check_reg[3]_i_2_n_0 ),
        .CO({\TaReg_cdc_check_reg[7]_i_2_n_0 ,\TaReg_cdc_check_reg[7]_i_2_n_1 ,\TaReg_cdc_check_reg[7]_i_2_n_2 ,\TaReg_cdc_check_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NextTaReg1[7:4]),
        .S(\TaReg_cdc_check_reg[31]_0 [7:4]));
  FDCE \TaReg_cdc_check_reg[8] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[9]_0 [8]),
        .Q(\TaReg_cdc_check_reg[31]_0 [8]));
  FDCE \TaReg_cdc_check_reg[9] 
       (.C(HCLK),
        .CE(\TaReg_cdc_check_reg[17]_0 [0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(\TaReg_cdc_check_reg[9]_0 [9]),
        .Q(\TaReg_cdc_check_reg[31]_0 [9]));
  CARRY4 \TaReg_cdc_check_reg[9]_i_3 
       (.CI(\TaReg_cdc_check_reg[7]_i_2_n_0 ),
        .CO({\NLW_TaReg_cdc_check_reg[9]_i_3_CO_UNCONNECTED [3:1],\TaReg_cdc_check_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_TaReg_cdc_check_reg[9]_i_3_O_UNCONNECTED [3:2],NextTaReg1[9:8]}),
        .S({1'b0,1'b0,\TaReg_cdc_check_reg[31]_0 [9:8]}));
  LUT1 #(
    .INIT(2'h1)) 
    \haddr_dap_reg[31]_i_2 
       (.I0(DBGRESETn),
        .O(RESET_INTERCONNECT_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSyn" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn
   (SpidEnSync,
    HCLK,
    sync_reg_reg_0,
    sync2_reg_reg_0);
  output SpidEnSync;
  input HCLK;
  input sync_reg_reg_0;
  input sync2_reg_reg_0;

  wire HCLK;
  wire SpidEnSync;
  wire sync2_reg_reg_0;
  wire sync_reg_reg_0;
  wire sync_reg_reg_n_0;

  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync2_reg_reg_0),
        .D(sync_reg_reg_n_0),
        .Q(SpidEnSync));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(1'b1),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSyn" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_20
   (sync2_reg_reg_0,
    sync_reg_reg_0,
    HCLK,
    sync_reg_reg_1,
    sync2_reg_reg_1);
  output sync2_reg_reg_0;
  input sync_reg_reg_0;
  input HCLK;
  input sync_reg_reg_1;
  input sync2_reg_reg_1;

  wire HCLK;
  wire sync2_reg_reg_0;
  wire sync2_reg_reg_1;
  wire sync_reg_reg_0;
  wire sync_reg_reg_1;
  wire sync_reg_reg_n_0;

  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync2_reg_reg_1),
        .D(sync_reg_reg_n_0),
        .Q(sync2_reg_reg_0));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_1),
        .D(sync_reg_reg_0),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSyn" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_21
   (sync2_reg_reg_0,
    sync2_reg_reg_1,
    SignalToSync,
    HCLK,
    sync_reg_reg_0,
    sync2_reg_reg_2,
    \FSM_sequential_CurState[1]_i_4 ,
    \FSM_sequential_CurState[1]_i_4_0 );
  output sync2_reg_reg_0;
  output sync2_reg_reg_1;
  input SignalToSync;
  input HCLK;
  input sync_reg_reg_0;
  input sync2_reg_reg_2;
  input \FSM_sequential_CurState[1]_i_4 ;
  input \FSM_sequential_CurState[1]_i_4_0 ;

  wire \FSM_sequential_CurState[1]_i_4 ;
  wire \FSM_sequential_CurState[1]_i_4_0 ;
  wire HCLK;
  wire SignalToSync;
  wire sync2_reg_reg_0;
  wire sync2_reg_reg_1;
  wire sync2_reg_reg_2;
  wire sync_reg_reg_0;
  wire sync_reg_reg_n_0;

  LUT3 #(
    .INIT(8'hEB)) 
    \FSM_sequential_CurState[1]_i_10 
       (.I0(sync2_reg_reg_0),
        .I1(\FSM_sequential_CurState[1]_i_4 ),
        .I2(\FSM_sequential_CurState[1]_i_4_0 ),
        .O(sync2_reg_reg_1));
  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync2_reg_reg_2),
        .D(sync_reg_reg_n_0),
        .Q(sync2_reg_reg_0));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(SignalToSync),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSyn" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_22
   (sync2_reg_reg_0,
    NextDapSlvErr,
    sync2_reg_reg_1,
    sync2_reg_reg_2,
    sync2_reg_reg_3,
    sync2_reg_reg_4,
    sync_reg_reg_0,
    HCLK,
    sync_reg_reg_1,
    sync2_reg_reg_5,
    DAPSLVERR_reg,
    DAPSLVERR_reg_0,
    DAPSLVERR_reg_1,
    DAPSLVERR_reg_2,
    SpidEnSync,
    DAPSLVERR_reg_3,
    DAPSLVERR_reg_4,
    \DapState_cdc_check_reg[2] ,
    \DapState_cdc_check_reg[2]_0 ,
    CurState);
  output sync2_reg_reg_0;
  output NextDapSlvErr;
  output sync2_reg_reg_1;
  output sync2_reg_reg_2;
  output sync2_reg_reg_3;
  output sync2_reg_reg_4;
  input sync_reg_reg_0;
  input HCLK;
  input sync_reg_reg_1;
  input sync2_reg_reg_5;
  input DAPSLVERR_reg;
  input DAPSLVERR_reg_0;
  input DAPSLVERR_reg_1;
  input DAPSLVERR_reg_2;
  input SpidEnSync;
  input DAPSLVERR_reg_3;
  input DAPSLVERR_reg_4;
  input \DapState_cdc_check_reg[2] ;
  input \DapState_cdc_check_reg[2]_0 ;
  input [2:0]CurState;

  wire [2:0]CurState;
  wire DAPSLVERR_reg;
  wire DAPSLVERR_reg_0;
  wire DAPSLVERR_reg_1;
  wire DAPSLVERR_reg_2;
  wire DAPSLVERR_reg_3;
  wire DAPSLVERR_reg_4;
  wire \DapState_cdc_check_reg[2] ;
  wire \DapState_cdc_check_reg[2]_0 ;
  wire HCLK;
  wire NextDapSlvErr;
  wire SpidEnSync;
  wire sync2_reg_reg_0;
  wire sync2_reg_reg_1;
  wire sync2_reg_reg_2;
  wire sync2_reg_reg_3;
  wire sync2_reg_reg_4;
  wire sync2_reg_reg_5;
  wire sync_reg_reg_0;
  wire sync_reg_reg_1;
  wire sync_reg_reg_n_0;

  LUT6 #(
    .INIT(64'hFF5DFF0CFFFFFF0C)) 
    DAPSLVERR_i_1
       (.I0(sync2_reg_reg_1),
        .I1(DAPSLVERR_reg),
        .I2(DAPSLVERR_reg_0),
        .I3(DAPSLVERR_reg_1),
        .I4(DAPSLVERR_reg_2),
        .I5(SpidEnSync),
        .O(NextDapSlvErr));
  LUT6 #(
    .INIT(64'h00FF000000000010)) 
    \DapState_cdc_check[1]_i_3 
       (.I0(sync2_reg_reg_0),
        .I1(DAPSLVERR_reg_3),
        .I2(DAPSLVERR_reg_4),
        .I3(CurState[2]),
        .I4(CurState[0]),
        .I5(CurState[1]),
        .O(sync2_reg_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \DapState_cdc_check[2]_i_2 
       (.I0(sync2_reg_reg_0),
        .I1(DAPSLVERR_reg_3),
        .I2(DAPSLVERR_reg_4),
        .I3(\DapState_cdc_check_reg[2] ),
        .I4(SpidEnSync),
        .I5(\DapState_cdc_check_reg[2]_0 ),
        .O(sync2_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_CurState[0]_i_4 
       (.I0(sync2_reg_reg_0),
        .I1(DAPSLVERR_reg_3),
        .I2(DAPSLVERR_reg_4),
        .O(sync2_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_CurState[3]_i_2 
       (.I0(sync2_reg_reg_0),
        .I1(DAPSLVERR_reg_4),
        .I2(DAPSLVERR_reg_3),
        .O(sync2_reg_reg_1));
  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync2_reg_reg_5),
        .D(sync_reg_reg_n_0),
        .Q(sync2_reg_reg_0));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_1),
        .D(sync_reg_reg_0),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSyn" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_23
   (sync2_reg_reg_0,
    sync2_reg_reg_1,
    sync2_reg_reg_2,
    \FSM_sequential_CurState_reg[2] ,
    DapState_cdc_check,
    HCLK,
    sync_reg_reg_0,
    DapStateSync,
    CurState);
  output [0:0]sync2_reg_reg_0;
  output sync2_reg_reg_1;
  output sync2_reg_reg_2;
  output \FSM_sequential_CurState_reg[2] ;
  input [0:0]DapState_cdc_check;
  input HCLK;
  input sync_reg_reg_0;
  input [2:0]DapStateSync;
  input [0:0]CurState;

  wire [0:0]CurState;
  wire [2:0]DapStateSync;
  wire [0:0]DapState_cdc_check;
  wire \FSM_sequential_CurState_reg[2] ;
  wire HCLK;
  wire [0:0]sync2_reg_reg_0;
  wire sync2_reg_reg_1;
  wire sync2_reg_reg_2;
  wire sync_reg_reg_0;
  wire sync_reg_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \FSM_sequential_CurState[0]_i_3__0 
       (.I0(CurState),
        .I1(sync2_reg_reg_0),
        .I2(DapStateSync[1]),
        .I3(DapStateSync[2]),
        .I4(DapStateSync[0]),
        .O(\FSM_sequential_CurState_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_CurState[0]_i_4__0 
       (.I0(sync2_reg_reg_0),
        .I1(DapStateSync[1]),
        .I2(DapStateSync[2]),
        .I3(DapStateSync[0]),
        .O(sync2_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \FSM_sequential_CurState[1]_i_2__0 
       (.I0(sync2_reg_reg_0),
        .I1(DapStateSync[0]),
        .I2(DapStateSync[2]),
        .I3(DapStateSync[1]),
        .O(sync2_reg_reg_2));
  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(sync_reg_reg_n_0),
        .Q(sync2_reg_reg_0));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(DapState_cdc_check),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSyn" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_24
   (DapStateSync,
    NextState__0,
    sync2_reg_reg_0,
    sync2_reg_reg_1,
    DapState_cdc_check,
    HCLK,
    sync_reg_reg_0,
    CurState,
    \FSM_sequential_CurState_reg[2] ,
    p_1_in,
    \AhbState_cdc_check_reg[1] );
  output [0:0]DapStateSync;
  output [0:0]NextState__0;
  output sync2_reg_reg_0;
  output sync2_reg_reg_1;
  input [0:0]DapState_cdc_check;
  input HCLK;
  input sync_reg_reg_0;
  input [0:0]CurState;
  input [2:0]\FSM_sequential_CurState_reg[2] ;
  input p_1_in;
  input \AhbState_cdc_check_reg[1] ;

  wire \AhbState_cdc_check_reg[1] ;
  wire [0:0]CurState;
  wire [0:0]DapStateSync;
  wire [0:0]DapState_cdc_check;
  wire [2:0]\FSM_sequential_CurState_reg[2] ;
  wire HCLK;
  wire [0:0]NextState__0;
  wire p_1_in;
  wire sync2_reg_reg_0;
  wire sync2_reg_reg_1;
  wire sync_reg_reg_0;
  wire sync_reg_reg_n_0;

  LUT6 #(
    .INIT(64'h0000100010004400)) 
    \AhbState_cdc_check[1]_i_2 
       (.I0(DapStateSync),
        .I1(\FSM_sequential_CurState_reg[2] [1]),
        .I2(CurState),
        .I3(\AhbState_cdc_check_reg[1] ),
        .I4(\FSM_sequential_CurState_reg[2] [2]),
        .I5(\FSM_sequential_CurState_reg[2] [0]),
        .O(sync2_reg_reg_1));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \AhbState_cdc_check[2]_i_2 
       (.I0(DapStateSync),
        .I1(\FSM_sequential_CurState_reg[2] [0]),
        .I2(\FSM_sequential_CurState_reg[2] [2]),
        .I3(\FSM_sequential_CurState_reg[2] [1]),
        .O(sync2_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA8A88A)) 
    \FSM_sequential_CurState[2]_i_1 
       (.I0(CurState),
        .I1(DapStateSync),
        .I2(\FSM_sequential_CurState_reg[2] [0]),
        .I3(\FSM_sequential_CurState_reg[2] [2]),
        .I4(\FSM_sequential_CurState_reg[2] [1]),
        .I5(p_1_in),
        .O(NextState__0));
  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(sync_reg_reg_n_0),
        .Q(DapStateSync));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(DapState_cdc_check),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSyn" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn_25
   (sync2_reg_reg_0,
    DapState_cdc_check,
    HCLK,
    sync2_reg_reg_1);
  output [0:0]sync2_reg_reg_0;
  input [0:0]DapState_cdc_check;
  input HCLK;
  input sync2_reg_reg_1;

  wire [0:0]DapState_cdc_check;
  wire HCLK;
  wire [0:0]sync2_reg_reg_0;
  wire sync2_reg_reg_1;
  wire sync_reg_reg_n_0;

  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync2_reg_reg_1),
        .D(sync_reg_reg_n_0),
        .Q(sync2_reg_reg_0));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync2_reg_reg_1),
        .D(DapState_cdc_check),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPAhbApSyn" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPAhbApSyn__parameterized0
   (DapStateSync,
    NextAhbState,
    DapState_cdc_check,
    HCLK,
    sync2_reg_reg_0,
    CurState,
    \AhbState_cdc_check_reg[0] ,
    \AhbState_cdc_check_reg[0]_0 );
  output [0:0]DapStateSync;
  output [0:0]NextAhbState;
  input [0:0]DapState_cdc_check;
  input HCLK;
  input sync2_reg_reg_0;
  input [0:0]CurState;
  input \AhbState_cdc_check_reg[0] ;
  input [2:0]\AhbState_cdc_check_reg[0]_0 ;

  wire \AhbState_cdc_check_reg[0] ;
  wire [2:0]\AhbState_cdc_check_reg[0]_0 ;
  wire [0:0]CurState;
  wire [0:0]DapStateSync;
  wire [0:0]DapState_cdc_check;
  wire HCLK;
  wire [0:0]NextAhbState;
  wire sync2_reg_reg_0;
  wire sync_reg_reg_n_0;

  LUT6 #(
    .INIT(64'h4444444044444444)) 
    \AhbState_cdc_check[0]_i_1 
       (.I0(CurState),
        .I1(\AhbState_cdc_check_reg[0] ),
        .I2(DapStateSync),
        .I3(\AhbState_cdc_check_reg[0]_0 [2]),
        .I4(\AhbState_cdc_check_reg[0]_0 [1]),
        .I5(\AhbState_cdc_check_reg[0]_0 [0]),
        .O(NextAhbState));
  FDPE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(sync_reg_reg_n_0),
        .PRE(sync2_reg_reg_0),
        .Q(DapStateSync));
  FDPE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(DapState_cdc_check),
        .PRE(sync2_reg_reg_0),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPDpApbSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPDpApbSync
   (BusreqD,
    BusabortD,
    Busreq,
    HCLK,
    sync_reg_reg,
    Busabort);
  output BusreqD;
  output BusabortD;
  input Busreq;
  input HCLK;
  input sync_reg_reg;
  input Busabort;

  wire Busabort;
  wire BusabortD;
  wire Busreq;
  wire BusreqD;
  wire HCLK;
  wire sync_reg_reg;

  m1_for_arty_a7_cm1_ecu_0_0_DAPDpEnSync uSyncBusAbort
       (.Busabort(Busabort),
        .BusabortD(BusabortD),
        .HCLK(HCLK),
        .sync_reg_reg_0(sync_reg_reg));
  m1_for_arty_a7_cm1_ecu_0_0_DAPDpEnSync_19 uSyncBusReq
       (.Busreq(Busreq),
        .BusreqD(BusreqD),
        .HCLK(HCLK),
        .sync_reg_reg_0(sync_reg_reg));
endmodule

(* ORIG_REF_NAME = "DAPDpEnSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPDpEnSync
   (BusabortD,
    Busabort,
    HCLK,
    sync_reg_reg_0);
  output BusabortD;
  input Busabort;
  input HCLK;
  input sync_reg_reg_0;

  wire Busabort;
  wire BusabortD;
  wire HCLK;
  wire sync_reg_reg_0;
  wire sync_reg_reg_n_0;

  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(sync_reg_reg_n_0),
        .Q(BusabortD));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(Busabort),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPDpEnSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPDpEnSync_19
   (BusreqD,
    Busreq,
    HCLK,
    sync_reg_reg_0);
  output BusreqD;
  input Busreq;
  input HCLK;
  input sync_reg_reg_0;

  wire Busreq;
  wire BusreqD;
  wire HCLK;
  wire sync_reg;
  wire sync_reg_reg_0;

  FDCE sync2_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(sync_reg),
        .Q(BusreqD));
  FDCE sync_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(Busreq),
        .Q(sync_reg));
endmodule

(* ORIG_REF_NAME = "DAPDpIMux" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPDpIMux
   (Busreq,
    Busabort,
    CDBGPWRUPREQ,
    CSYSPWRUPREQ,
    NextBusreq,
    SWCLKTCK,
    Busreq_cdc_check_reg_0,
    NextBusabort,
    JCDbgPwrUpReq,
    CDBGPWRUPREQ_reg_0,
    I88);
  output Busreq;
  output Busabort;
  output CDBGPWRUPREQ;
  output CSYSPWRUPREQ;
  input NextBusreq;
  input SWCLKTCK;
  input Busreq_cdc_check_reg_0;
  input NextBusabort;
  input JCDbgPwrUpReq;
  input CDBGPWRUPREQ_reg_0;
  input I88;

  wire Busabort;
  wire Busreq;
  wire Busreq_cdc_check_reg_0;
  wire CDBGPWRUPREQ;
  wire CDBGPWRUPREQ_reg_0;
  wire CSYSPWRUPREQ;
  wire I88;
  wire JCDbgPwrUpReq;
  wire NextBusabort;
  wire NextBusreq;
  wire SWCLKTCK;

  FDCE Busabort_cdc_check_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(Busreq_cdc_check_reg_0),
        .D(NextBusabort),
        .Q(Busabort));
  FDCE Busreq_cdc_check_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(Busreq_cdc_check_reg_0),
        .D(NextBusreq),
        .Q(Busreq));
  FDCE CDBGPWRUPREQ_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(CDBGPWRUPREQ_reg_0),
        .D(JCDbgPwrUpReq),
        .Q(CDBGPWRUPREQ));
  FDCE CSYSPWRUPREQ_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(CDBGPWRUPREQ_reg_0),
        .D(I88),
        .Q(CSYSPWRUPREQ));
endmodule

(* ORIG_REF_NAME = "DAPDpSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPDpSync
   (CdbgpwrupackS,
    CDBGPWRUPACK,
    SWCLKTCK,
    sync_reg_reg_0);
  output CdbgpwrupackS;
  input CDBGPWRUPACK;
  input SWCLKTCK;
  input sync_reg_reg_0;

  wire CDBGPWRUPACK;
  wire CdbgpwrupackS;
  wire SWCLKTCK;
  wire sync_reg_reg_0;
  wire sync_reg_reg_n_0;

  FDCE sync2_reg_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(sync_reg_reg_n_0),
        .Q(CdbgpwrupackS));
  FDCE sync_reg_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(CDBGPWRUPACK),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPDpSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPDpSync_17
   (CsyspwrupackS,
    CSYSPWRUPACK,
    SWCLKTCK,
    sync_reg_reg_0);
  output CsyspwrupackS;
  input CSYSPWRUPACK;
  input SWCLKTCK;
  input sync_reg_reg_0;

  wire CSYSPWRUPACK;
  wire CsyspwrupackS;
  wire SWCLKTCK;
  wire sync_reg_reg_0;
  wire sync_reg_reg_n_0;

  FDCE sync2_reg_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(sync_reg_reg_n_0),
        .Q(CsyspwrupackS));
  FDCE sync_reg_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(CSYSPWRUPACK),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPDpSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPDpSync_18
   (BusackT,
    Busack,
    SWCLKTCK,
    sync_reg_reg_0);
  output BusackT;
  input Busack;
  input SWCLKTCK;
  input sync_reg_reg_0;

  wire Busack;
  wire BusackT;
  wire SWCLKTCK;
  wire sync_reg_reg_0;
  wire sync_reg_reg_n_0;

  FDCE sync2_reg_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(sync_reg_reg_n_0),
        .Q(BusackT));
  FDCE sync_reg_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(sync_reg_reg_0),
        .D(Busack),
        .Q(sync_reg_reg_n_0));
endmodule

(* ORIG_REF_NAME = "DAPJtagDpProtocol" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPJtagDpProtocol
   (RESET_INTERCONNECT,
    JCDbgPwrUpReq,
    I88,
    TDO,
    nTDOEN,
    \FSM_sequential_APBcurr_reg[0] ,
    Q,
    AhbTrInProg_reg,
    \Trnmode_cdc_check_reg[0]_0 ,
    \FSM_sequential_APBcurr_reg[1] ,
    E,
    \APsel_reg[4]_0 ,
    \TaReg_cdc_check_reg[31] ,
    \DPaddr_reg[0]_0 ,
    \FSM_sequential_APBcurr_reg[1]_0 ,
    AhbTrInProg_reg_0,
    \APbanksel_reg[4]_0 ,
    \DPaddr_reg[0]_1 ,
    \DPaddr_reg[1]_0 ,
    AhbTrReq,
    \FSM_sequential_APBcurr_reg[1]_1 ,
    \Buswdatai_cdc_check_reg[31]_0 ,
    \FSM_sequential_APBcurr_reg[1]_2 ,
    \FSM_sequential_APBcurr_reg[0]_0 ,
    \DPaddr_reg[1]_1 ,
    \FSM_sequential_APBcurr_reg[1]_3 ,
    \Trncnt_cdc_check_reg[11]_0 ,
    \Trnmode_cdc_check_reg[1]_0 ,
    \FSM_sequential_APBcurr_reg[1]_4 ,
    JTAGTOP,
    \PackCtr_reg[1] ,
    NextBusabort,
    NextBusreq,
    \Trnmode_cdc_check_reg[0]_1 ,
    \FSM_sequential_APBcurr_reg[1]_5 ,
    \DPaddr_reg[1]_2 ,
    \DPaddr_reg[0]_2 ,
    SWCLKTCK,
    \Buswdatai_cdc_check_reg[12]_0 ,
    TCKn,
    TDOeni_reg_inv_0,
    DBGRESETn,
    \FSM_sequential_CurState[0]_i_3 ,
    DAPADDR,
    \PackCtr_reg[1]_0 ,
    AhbRdWr_cdc_check_reg,
    DapAbortReg0,
    DAPABORT,
    AhbTrInProg,
    \DAPRDATA_reg[30] ,
    \DAPRDATA_reg[31] ,
    \DAPRDATA_reg[31]_0 ,
    SpidEnSync,
    AhbErrRespS,
    \PackCtr_reg[1]_1 ,
    \PackCtr_reg[1]_2 ,
    \FSM_sequential_CurState_reg[1] ,
    NextTaReg1,
    \CswReg_cdc_check_reg[9] ,
    BusackT,
    \Trncnt_cdc_check_reg[11]_1 ,
    \JTAGsdr[34]_i_3_0 ,
    CdbgpwrupackS,
    TDI,
    CsyspwrupackS,
    SWDITMS,
    \FSM_sequential_APBcurr_reg[1]_6 ,
    \Rdbuff_cdc_check_reg[31] ,
    DAPRDATACM1,
    nTRST,
    \PackCtr_reg[1]_3 ,
    NextPackCtr,
    \PackCtr_reg[1]_4 ,
    Buscmp,
    BdAccess_cdc_check_reg,
    BdAccess_cdc_check,
    BdReg_cdc_check,
    Buserror,
    Facerdycdri_reg_0);
  output RESET_INTERCONNECT;
  output JCDbgPwrUpReq;
  output I88;
  output TDO;
  output nTDOEN;
  output \FSM_sequential_APBcurr_reg[0] ;
  output [0:0]Q;
  output AhbTrInProg_reg;
  output \Trnmode_cdc_check_reg[0]_0 ;
  output \FSM_sequential_APBcurr_reg[1] ;
  output [0:0]E;
  output \APsel_reg[4]_0 ;
  output [25:0]\TaReg_cdc_check_reg[31] ;
  output \DPaddr_reg[0]_0 ;
  output \FSM_sequential_APBcurr_reg[1]_0 ;
  output [1:0]AhbTrInProg_reg_0;
  output \APbanksel_reg[4]_0 ;
  output \DPaddr_reg[0]_1 ;
  output \DPaddr_reg[1]_0 ;
  output AhbTrReq;
  output [9:0]\FSM_sequential_APBcurr_reg[1]_1 ;
  output [31:0]\Buswdatai_cdc_check_reg[31]_0 ;
  output [0:0]\FSM_sequential_APBcurr_reg[1]_2 ;
  output \FSM_sequential_APBcurr_reg[0]_0 ;
  output \DPaddr_reg[1]_1 ;
  output \FSM_sequential_APBcurr_reg[1]_3 ;
  output [11:0]\Trncnt_cdc_check_reg[11]_0 ;
  output \Trnmode_cdc_check_reg[1]_0 ;
  output [0:0]\FSM_sequential_APBcurr_reg[1]_4 ;
  output JTAGTOP;
  output \PackCtr_reg[1] ;
  output NextBusabort;
  output NextBusreq;
  output \Trnmode_cdc_check_reg[0]_1 ;
  output \FSM_sequential_APBcurr_reg[1]_5 ;
  output \DPaddr_reg[1]_2 ;
  output \DPaddr_reg[0]_2 ;
  input SWCLKTCK;
  input \Buswdatai_cdc_check_reg[12]_0 ;
  input TCKn;
  input TDOeni_reg_inv_0;
  input DBGRESETn;
  input \FSM_sequential_CurState[0]_i_3 ;
  input [0:0]DAPADDR;
  input \PackCtr_reg[1]_0 ;
  input AhbRdWr_cdc_check_reg;
  input DapAbortReg0;
  input DAPABORT;
  input AhbTrInProg;
  input [9:0]\DAPRDATA_reg[30] ;
  input [25:0]\DAPRDATA_reg[31] ;
  input [25:0]\DAPRDATA_reg[31]_0 ;
  input SpidEnSync;
  input AhbErrRespS;
  input \PackCtr_reg[1]_1 ;
  input \PackCtr_reg[1]_2 ;
  input \FSM_sequential_CurState_reg[1] ;
  input [9:0]NextTaReg1;
  input \CswReg_cdc_check_reg[9] ;
  input BusackT;
  input [11:0]\Trncnt_cdc_check_reg[11]_1 ;
  input [31:0]\JTAGsdr[34]_i_3_0 ;
  input CdbgpwrupackS;
  input TDI;
  input CsyspwrupackS;
  input SWDITMS;
  input \FSM_sequential_APBcurr_reg[1]_6 ;
  input \Rdbuff_cdc_check_reg[31] ;
  input [31:0]DAPRDATACM1;
  input nTRST;
  input \PackCtr_reg[1]_3 ;
  input [0:0]NextPackCtr;
  input [0:0]\PackCtr_reg[1]_4 ;
  input Buscmp;
  input BdAccess_cdc_check_reg;
  input BdAccess_cdc_check;
  input [1:0]BdReg_cdc_check;
  input Buserror;
  input Facerdycdri_reg_0;

  wire APabort;
  wire APabortD;
  wire APabort_i_1_n_0;
  wire APabort_i_3_n_0;
  wire \APbanksel_reg[4]_0 ;
  wire APdir_cdc_check_i_3_n_0;
  wire APselEn;
  wire \APsel_reg[4]_0 ;
  wire AhbErrRespS;
  wire AhbRdWr_cdc_check_i_5_n_0;
  wire AhbRdWr_cdc_check_reg;
  wire AhbTrInProg;
  wire AhbTrInProg_reg;
  wire [1:0]AhbTrInProg_reg_0;
  wire AhbTrReq;
  wire BdAccess_cdc_check;
  wire BdAccess_cdc_check_reg;
  wire [1:0]BdReg_cdc_check;
  wire \BdReg_cdc_check[1]_i_2_n_0 ;
  wire BusackT;
  wire Buscmp;
  wire Buscmpi_cdc_check_i_10_n_0;
  wire Buscmpi_cdc_check_i_11_n_0;
  wire Buscmpi_cdc_check_i_12_n_0;
  wire Buscmpi_cdc_check_i_13_n_0;
  wire Buscmpi_cdc_check_i_14_n_0;
  wire Buscmpi_cdc_check_i_15_n_0;
  wire Buscmpi_cdc_check_i_16_n_0;
  wire Buscmpi_cdc_check_i_17_n_0;
  wire Buscmpi_cdc_check_i_18_n_0;
  wire Buscmpi_cdc_check_i_19_n_0;
  wire Buscmpi_cdc_check_i_20_n_0;
  wire Buscmpi_cdc_check_i_21_n_0;
  wire Buscmpi_cdc_check_i_2_n_0;
  wire Buscmpi_cdc_check_i_3_n_0;
  wire Buscmpi_cdc_check_i_4_n_0;
  wire Buscmpi_cdc_check_i_5_n_0;
  wire Buscmpi_cdc_check_i_6_n_0;
  wire Buscmpi_cdc_check_i_7_n_0;
  wire Buscmpi_cdc_check_i_8_n_0;
  wire Buscmpi_cdc_check_i_9_n_0;
  wire Buserror;
  wire Busreqi;
  wire Busreqi_i_1_n_0;
  wire Busreqi_i_2_n_0;
  wire Busreqi_i_3_n_0;
  wire \Buswdatai_cdc_check_reg[12]_0 ;
  wire [31:0]\Buswdatai_cdc_check_reg[31]_0 ;
  wire CdbgpwrupackS;
  wire Contdetect;
  wire Contdetect_i_1_n_0;
  wire \CswReg_cdc_check[9]_i_3_n_0 ;
  wire \CswReg_cdc_check_reg[9] ;
  wire CsyspwrupackS;
  wire DAPABORT;
  wire [0:0]DAPADDR;
  wire [31:0]DAPRDATACM1;
  wire \DAPRDATA[0]_i_2_n_0 ;
  wire \DAPRDATA[26]_i_2_n_0 ;
  wire \DAPRDATA[26]_i_3_n_0 ;
  wire \DAPRDATA[30]_i_2_n_0 ;
  wire \DAPRDATA[30]_i_3_n_0 ;
  wire \DAPRDATA[30]_i_4_n_0 ;
  wire \DAPRDATA[31]_i_2_n_0 ;
  wire [9:0]\DAPRDATA_reg[30] ;
  wire [25:0]\DAPRDATA_reg[31] ;
  wire [25:0]\DAPRDATA_reg[31]_0 ;
  wire DAPSLVERR_i_3_n_0;
  wire DBGRESETn;
  wire DPacc;
  wire \DPaddr_reg[0]_0 ;
  wire \DPaddr_reg[0]_1 ;
  wire \DPaddr_reg[0]_2 ;
  wire \DPaddr_reg[1]_0 ;
  wire \DPaddr_reg[1]_1 ;
  wire \DPaddr_reg[1]_2 ;
  wire DapAbortReg0;
  wire [0:0]E;
  wire \FSM_sequential_APBcurr_reg[0] ;
  wire \FSM_sequential_APBcurr_reg[0]_0 ;
  wire \FSM_sequential_APBcurr_reg[1] ;
  wire \FSM_sequential_APBcurr_reg[1]_0 ;
  wire [9:0]\FSM_sequential_APBcurr_reg[1]_1 ;
  wire [0:0]\FSM_sequential_APBcurr_reg[1]_2 ;
  wire \FSM_sequential_APBcurr_reg[1]_3 ;
  wire [0:0]\FSM_sequential_APBcurr_reg[1]_4 ;
  wire \FSM_sequential_APBcurr_reg[1]_5 ;
  wire \FSM_sequential_APBcurr_reg[1]_6 ;
  wire \FSM_sequential_CurState[0]_i_3 ;
  wire \FSM_sequential_CurState[0]_i_8_n_0 ;
  wire \FSM_sequential_CurState[0]_i_9_n_0 ;
  wire \FSM_sequential_CurState[1]_i_11_n_0 ;
  wire \FSM_sequential_CurState[1]_i_5_n_0 ;
  wire \FSM_sequential_CurState[1]_i_6_n_0 ;
  wire \FSM_sequential_CurState_reg[1] ;
  wire \FSM_sequential_JTAGcurr[3]_i_2_n_0 ;
  wire FacerdycdrEni;
  wire Facerdycdri;
  wire Facerdycdri_i_1_n_0;
  wire Facerdycdri_reg_0;
  wire I88;
  wire Iptr;
  wire IptrEn;
  wire Iptr_i_1_n_0;
  wire [31:2]JBusaddr;
  wire [3:0]JBusmask;
  wire [1:0]JBusmode;
  wire JBuswrite;
  wire JCDbgPwrUpReq;
  wire JCDbgRstReq;
  wire JTAGTOP;
  wire [3:0]JTAGcurr;
  wire [3:0]JTAGir;
  wire [3:0]JTAGirD;
  wire JTAGirEn;
  wire [3:0]JTAGnext;
  wire [34:0]JTAGsdrD;
  wire JTAGsdrEn;
  wire \JTAGsdr[10]_i_1_n_0 ;
  wire \JTAGsdr[10]_i_2_n_0 ;
  wire \JTAGsdr[11]_i_1_n_0 ;
  wire \JTAGsdr[11]_i_2_n_0 ;
  wire \JTAGsdr[12]_i_1_n_0 ;
  wire \JTAGsdr[12]_i_2_n_0 ;
  wire \JTAGsdr[13]_i_1_n_0 ;
  wire \JTAGsdr[13]_i_2_n_0 ;
  wire \JTAGsdr[14]_i_1_n_0 ;
  wire \JTAGsdr[14]_i_2_n_0 ;
  wire \JTAGsdr[15]_i_1_n_0 ;
  wire \JTAGsdr[15]_i_2_n_0 ;
  wire \JTAGsdr[16]_i_1_n_0 ;
  wire \JTAGsdr[16]_i_2_n_0 ;
  wire \JTAGsdr[17]_i_1_n_0 ;
  wire \JTAGsdr[17]_i_2_n_0 ;
  wire \JTAGsdr[18]_i_1_n_0 ;
  wire \JTAGsdr[18]_i_2_n_0 ;
  wire \JTAGsdr[19]_i_1_n_0 ;
  wire \JTAGsdr[19]_i_2_n_0 ;
  wire \JTAGsdr[1]_i_1_n_0 ;
  wire \JTAGsdr[1]_i_2_n_0 ;
  wire \JTAGsdr[20]_i_1_n_0 ;
  wire \JTAGsdr[20]_i_2_n_0 ;
  wire \JTAGsdr[21]_i_1_n_0 ;
  wire \JTAGsdr[21]_i_2_n_0 ;
  wire \JTAGsdr[22]_i_1_n_0 ;
  wire \JTAGsdr[22]_i_2_n_0 ;
  wire \JTAGsdr[23]_i_1_n_0 ;
  wire \JTAGsdr[23]_i_2_n_0 ;
  wire \JTAGsdr[24]_i_1_n_0 ;
  wire \JTAGsdr[24]_i_2_n_0 ;
  wire \JTAGsdr[25]_i_1_n_0 ;
  wire \JTAGsdr[25]_i_2_n_0 ;
  wire \JTAGsdr[26]_i_1_n_0 ;
  wire \JTAGsdr[26]_i_2_n_0 ;
  wire \JTAGsdr[27]_i_1_n_0 ;
  wire \JTAGsdr[27]_i_2_n_0 ;
  wire \JTAGsdr[28]_i_1_n_0 ;
  wire \JTAGsdr[28]_i_2_n_0 ;
  wire \JTAGsdr[29]_i_1_n_0 ;
  wire \JTAGsdr[29]_i_2_n_0 ;
  wire \JTAGsdr[30]_i_1_n_0 ;
  wire \JTAGsdr[30]_i_2_n_0 ;
  wire \JTAGsdr[30]_i_3_n_0 ;
  wire \JTAGsdr[31]_i_1_n_0 ;
  wire \JTAGsdr[31]_i_2_n_0 ;
  wire \JTAGsdr[31]_i_3_n_0 ;
  wire \JTAGsdr[32]_i_1_n_0 ;
  wire \JTAGsdr[32]_i_2_n_0 ;
  wire \JTAGsdr[32]_i_3_n_0 ;
  wire \JTAGsdr[33]_i_1_n_0 ;
  wire \JTAGsdr[33]_i_2_n_0 ;
  wire \JTAGsdr[33]_i_3_n_0 ;
  wire \JTAGsdr[33]_i_4_n_0 ;
  wire \JTAGsdr[33]_i_5_n_0 ;
  wire [31:0]\JTAGsdr[34]_i_3_0 ;
  wire \JTAGsdr[34]_i_3_n_0 ;
  wire \JTAGsdr[34]_i_4_n_0 ;
  wire \JTAGsdr[3]_i_1_n_0 ;
  wire \JTAGsdr[3]_i_2_n_0 ;
  wire \JTAGsdr[4]_i_1_n_0 ;
  wire \JTAGsdr[4]_i_2_n_0 ;
  wire \JTAGsdr[5]_i_1_n_0 ;
  wire \JTAGsdr[5]_i_2_n_0 ;
  wire \JTAGsdr[6]_i_1_n_0 ;
  wire \JTAGsdr[6]_i_2_n_0 ;
  wire \JTAGsdr[7]_i_1_n_0 ;
  wire \JTAGsdr[7]_i_2_n_0 ;
  wire \JTAGsdr[8]_i_1_n_0 ;
  wire \JTAGsdr[8]_i_2_n_0 ;
  wire \JTAGsdr[9]_i_1_n_0 ;
  wire \JTAGsdr[9]_i_2_n_0 ;
  wire \JTAGsdr_reg_n_0_[0] ;
  wire \JTAGsdr_reg_n_0_[10] ;
  wire \JTAGsdr_reg_n_0_[11] ;
  wire \JTAGsdr_reg_n_0_[12] ;
  wire \JTAGsdr_reg_n_0_[13] ;
  wire \JTAGsdr_reg_n_0_[14] ;
  wire \JTAGsdr_reg_n_0_[15] ;
  wire \JTAGsdr_reg_n_0_[16] ;
  wire \JTAGsdr_reg_n_0_[17] ;
  wire \JTAGsdr_reg_n_0_[18] ;
  wire \JTAGsdr_reg_n_0_[19] ;
  wire \JTAGsdr_reg_n_0_[20] ;
  wire \JTAGsdr_reg_n_0_[21] ;
  wire \JTAGsdr_reg_n_0_[22] ;
  wire \JTAGsdr_reg_n_0_[23] ;
  wire \JTAGsdr_reg_n_0_[24] ;
  wire \JTAGsdr_reg_n_0_[25] ;
  wire \JTAGsdr_reg_n_0_[26] ;
  wire \JTAGsdr_reg_n_0_[27] ;
  wire \JTAGsdr_reg_n_0_[28] ;
  wire \JTAGsdr_reg_n_0_[29] ;
  wire \JTAGsdr_reg_n_0_[30] ;
  wire \JTAGsdr_reg_n_0_[31] ;
  wire \JTAGsdr_reg_n_0_[32] ;
  wire \JTAGsdr_reg_n_0_[33] ;
  wire \JTAGsdr_reg_n_0_[5] ;
  wire \JTAGsdr_reg_n_0_[6] ;
  wire \JTAGsdr_reg_n_0_[7] ;
  wire \JTAGsdr_reg_n_0_[9] ;
  wire [3:0]JTAGsir;
  wire [3:0]JTAGsirD;
  wire JTAGsirEn;
  wire NCONTerr;
  wire NCONTerrEn1;
  wire NCONTerr_i_1_n_0;
  wire NCONTerr_i_2_n_0;
  wire NCONTerr_i_4_n_0;
  wire NextBusabort;
  wire NextBusreq;
  wire [0:0]NextPackCtr;
  wire [9:0]NextTaReg1;
  wire Optr;
  wire Optr_i_1_n_0;
  wire \PackCtr_reg[1] ;
  wire \PackCtr_reg[1]_0 ;
  wire \PackCtr_reg[1]_1 ;
  wire \PackCtr_reg[1]_2 ;
  wire \PackCtr_reg[1]_3 ;
  wire [0:0]\PackCtr_reg[1]_4 ;
  wire [0:0]Q;
  wire RESET_INTERCONNECT;
  wire \Rdbuff_cdc_check_reg[31] ;
  wire [1:0]Rdmux;
  wire \Rdmux[0]_i_1_n_0 ;
  wire \Rdmux[1]_i_1_n_0 ;
  wire SWCLKTCK;
  wire SWDITMS;
  wire SpidEnSync;
  wire Stickycmp;
  wire Stickycmp_i_1_n_0;
  wire Stickycmp_i_3_n_0;
  wire Stickyerr;
  wire Stickyerr_i_1_n_0;
  wire Stickyerr_i_2_n_0;
  wire Stickyerr_i_3_n_0;
  wire Stickyerr_i_4_n_0;
  wire TCKn;
  wire TDI;
  wire TDO;
  wire TDODi;
  wire TDOeni_inv_i_1_n_0;
  wire TDOeni_reg_inv_0;
  wire TDOi_i_4_n_0;
  wire TDOi_i_5_n_0;
  wire \TaReg_cdc_check[31]_i_3_n_0 ;
  wire [25:0]\TaReg_cdc_check_reg[31] ;
  wire Transapdp;
  wire TransapdpEn;
  wire Transapdp_i_1_n_0;
  wire [11:0]TrncntD;
  wire TrncntEn;
  wire [11:0]\Trncnt_cdc_check_reg[11]_0 ;
  wire [11:0]\Trncnt_cdc_check_reg[11]_1 ;
  wire \Trnmode_cdc_check_reg[0]_0 ;
  wire \Trnmode_cdc_check_reg[0]_1 ;
  wire \Trnmode_cdc_check_reg[1]_0 ;
  wire data2;
  wire nTDOEN;
  wire nTRST;
  wire [1:0]p_0_in;
  wire p_0_in3_in;
  wire p_15_in;
  wire p_16_in;
  wire p_1_in;
  wire p_2_in;

  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hCF08)) 
    APabort_i_1
       (.I0(Busreqi),
        .I1(APabortD),
        .I2(BusackT),
        .I3(APabort),
        .O(APabort_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    APabort_i_2
       (.I0(APabort_i_3_n_0),
        .I1(JTAGir[1]),
        .I2(JTAGir[3]),
        .I3(JTAGir[2]),
        .I4(JTAGir[0]),
        .O(APabortD));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    APabort_i_3
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[2]),
        .I3(JTAGcurr[1]),
        .O(APabort_i_3_n_0));
  FDCE APabort_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(APabort_i_1_n_0),
        .Q(APabort));
  LUT4 #(
    .INIT(16'h0040)) 
    \APbanksel[7]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[0] ),
        .I1(DPacc),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .O(APselEn));
  FDCE \APbanksel_reg[4] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[7] ),
        .Q(JBusaddr[4]));
  FDCE \APbanksel_reg[5] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(RESET_INTERCONNECT),
        .D(p_0_in3_in),
        .Q(Q));
  FDCE \APbanksel_reg[6] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[9] ),
        .Q(JBusaddr[6]));
  FDCE \APbanksel_reg[7] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[10] ),
        .Q(JBusaddr[7]));
  LUT5 #(
    .INIT(32'h00020202)) 
    APdir_cdc_check_i_1
       (.I0(APdir_cdc_check_i_3_n_0),
        .I1(Stickyerr),
        .I2(Stickycmp),
        .I3(Contdetect),
        .I4(NCONTerr),
        .O(p_15_in));
  LUT1 #(
    .INIT(2'h1)) 
    APdir_cdc_check_i_2
       (.I0(\JTAGsdr_reg_n_0_[0] ),
        .O(NCONTerrEn1));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    APdir_cdc_check_i_3
       (.I0(TransapdpEn),
        .I1(JTAGir[0]),
        .I2(JTAGir[2]),
        .I3(JTAGir[1]),
        .I4(JTAGir[3]),
        .O(APdir_cdc_check_i_3_n_0));
  FDCE APdir_cdc_check_reg
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(NCONTerrEn1),
        .Q(JBuswrite));
  FDCE \APsel_reg[0] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[27] ),
        .Q(JBusaddr[24]));
  FDCE \APsel_reg[1] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[28] ),
        .Q(JBusaddr[25]));
  FDCE \APsel_reg[2] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[29] ),
        .Q(JBusaddr[26]));
  FDCE \APsel_reg[3] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[30] ),
        .Q(JBusaddr[27]));
  FDCE \APsel_reg[4] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[31] ),
        .Q(JBusaddr[28]));
  FDCE \APsel_reg[5] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[32] ),
        .Q(JBusaddr[29]));
  FDCE \APsel_reg[6] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[33] ),
        .Q(JBusaddr[30]));
  FDCE \APsel_reg[7] 
       (.C(SWCLKTCK),
        .CE(APselEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(data2),
        .Q(JBusaddr[31]));
  LUT3 #(
    .INIT(8'h10)) 
    AhbRdWr_cdc_check_i_1
       (.I0(\APsel_reg[4]_0 ),
        .I1(AhbTrInProg),
        .I2(\FSM_sequential_APBcurr_reg[1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    AhbRdWr_cdc_check_i_2
       (.I0(JBusmode[0]),
        .I1(JBusmode[1]),
        .I2(JBuswrite),
        .I3(AhbRdWr_cdc_check_reg),
        .O(\Trnmode_cdc_check_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    AhbRdWr_cdc_check_i_3
       (.I0(JBusaddr[28]),
        .I1(JBusaddr[29]),
        .I2(JBusaddr[25]),
        .I3(AhbRdWr_cdc_check_i_5_n_0),
        .O(\APsel_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h0000A888)) 
    AhbRdWr_cdc_check_i_4
       (.I0(AhbRdWr_cdc_check_reg),
        .I1(JBusaddr[4]),
        .I2(JBusaddr[2]),
        .I3(JBusaddr[3]),
        .I4(\BdReg_cdc_check[1]_i_2_n_0 ),
        .O(\FSM_sequential_APBcurr_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    AhbRdWr_cdc_check_i_5
       (.I0(AhbRdWr_cdc_check_reg),
        .I1(JBusaddr[31]),
        .I2(JBusaddr[24]),
        .I3(JBusaddr[30]),
        .I4(JBusaddr[26]),
        .I5(JBusaddr[27]),
        .O(AhbRdWr_cdc_check_i_5_n_0));
  LUT6 #(
    .INIT(64'h4040400040004000)) 
    AhbTrInProg_i_2
       (.I0(\PackCtr_reg[1]_2 ),
        .I1(\PackCtr_reg[1]_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(JBusaddr[4]),
        .I4(JBusaddr[2]),
        .I5(JBusaddr[3]),
        .O(AhbTrReq));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    BdAccess_cdc_check_i_2
       (.I0(JBusaddr[3]),
        .I1(JBusaddr[2]),
        .I2(JBusaddr[4]),
        .I3(AhbRdWr_cdc_check_reg),
        .O(\DPaddr_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \BdReg_cdc_check[1]_i_2 
       (.I0(JBusaddr[7]),
        .I1(JBusaddr[6]),
        .I2(Q),
        .I3(AhbRdWr_cdc_check_reg),
        .O(\BdReg_cdc_check[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    Busabort_cdc_check_i_1
       (.I0(BusackT),
        .I1(Busreqi),
        .I2(Busreqi_i_2_n_0),
        .I3(APabort),
        .O(NextBusabort));
  LUT5 #(
    .INIT(32'h283C2800)) 
    Buscmpi_cdc_check_i_1
       (.I0(Buscmpi_cdc_check_i_2_n_0),
        .I1(JBusmode[0]),
        .I2(JBusmode[1]),
        .I3(\Rdbuff_cdc_check_reg[31] ),
        .I4(Buscmp),
        .O(\Trnmode_cdc_check_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00903309)) 
    Buscmpi_cdc_check_i_10
       (.I0(DAPRDATACM1[10]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [10]),
        .I2(DAPRDATACM1[15]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [15]),
        .O(Buscmpi_cdc_check_i_10_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_11
       (.I0(DAPRDATACM1[8]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [8]),
        .I2(DAPRDATACM1[12]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [12]),
        .O(Buscmpi_cdc_check_i_11_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_12
       (.I0(DAPRDATACM1[21]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [21]),
        .I2(DAPRDATACM1[22]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [22]),
        .O(Buscmpi_cdc_check_i_12_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_13
       (.I0(DAPRDATACM1[16]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [16]),
        .I2(DAPRDATACM1[20]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [20]),
        .O(Buscmpi_cdc_check_i_13_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_14
       (.I0(DAPRDATACM1[3]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [3]),
        .I2(DAPRDATACM1[1]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [1]),
        .O(Buscmpi_cdc_check_i_14_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_15
       (.I0(DAPRDATACM1[5]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [5]),
        .I2(DAPRDATACM1[6]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [6]),
        .O(Buscmpi_cdc_check_i_15_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    Buscmpi_cdc_check_i_16
       (.I0(DAPRDATACM1[2]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [2]),
        .I2(DAPRDATACM1[7]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [7]),
        .O(Buscmpi_cdc_check_i_16_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_17
       (.I0(DAPRDATACM1[0]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [0]),
        .I2(DAPRDATACM1[4]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [4]),
        .O(Buscmpi_cdc_check_i_17_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_18
       (.I0(DAPRDATACM1[27]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [27]),
        .I2(DAPRDATACM1[25]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [25]),
        .O(Buscmpi_cdc_check_i_18_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_19
       (.I0(DAPRDATACM1[29]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [29]),
        .I2(DAPRDATACM1[30]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [30]),
        .O(Buscmpi_cdc_check_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000000001055)) 
    Buscmpi_cdc_check_i_2
       (.I0(Buscmpi_cdc_check_i_3_n_0),
        .I1(Buscmpi_cdc_check_i_4_n_0),
        .I2(Buscmpi_cdc_check_i_5_n_0),
        .I3(JBusmask[2]),
        .I4(Buscmpi_cdc_check_i_6_n_0),
        .I5(Buscmpi_cdc_check_i_7_n_0),
        .O(Buscmpi_cdc_check_i_2_n_0));
  LUT5 #(
    .INIT(32'h00903309)) 
    Buscmpi_cdc_check_i_20
       (.I0(DAPRDATACM1[26]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [26]),
        .I2(DAPRDATACM1[31]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [31]),
        .O(Buscmpi_cdc_check_i_20_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_21
       (.I0(DAPRDATACM1[24]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [24]),
        .I2(DAPRDATACM1[28]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [28]),
        .O(Buscmpi_cdc_check_i_21_n_0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    Buscmpi_cdc_check_i_3
       (.I0(JBusmask[1]),
        .I1(Buscmpi_cdc_check_i_8_n_0),
        .I2(Buscmpi_cdc_check_i_9_n_0),
        .I3(Buscmpi_cdc_check_i_10_n_0),
        .I4(Buscmpi_cdc_check_i_11_n_0),
        .O(Buscmpi_cdc_check_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    Buscmpi_cdc_check_i_4
       (.I0(\Buswdatai_cdc_check_reg[31]_0 [17]),
        .I1(\APsel_reg[4]_0 ),
        .I2(DAPRDATACM1[17]),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [19]),
        .I4(DAPRDATACM1[19]),
        .I5(Buscmpi_cdc_check_i_12_n_0),
        .O(Buscmpi_cdc_check_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    Buscmpi_cdc_check_i_5
       (.I0(\Buswdatai_cdc_check_reg[31]_0 [23]),
        .I1(\APsel_reg[4]_0 ),
        .I2(DAPRDATACM1[23]),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [18]),
        .I4(DAPRDATACM1[18]),
        .I5(Buscmpi_cdc_check_i_13_n_0),
        .O(Buscmpi_cdc_check_i_5_n_0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    Buscmpi_cdc_check_i_6
       (.I0(JBusmask[0]),
        .I1(Buscmpi_cdc_check_i_14_n_0),
        .I2(Buscmpi_cdc_check_i_15_n_0),
        .I3(Buscmpi_cdc_check_i_16_n_0),
        .I4(Buscmpi_cdc_check_i_17_n_0),
        .O(Buscmpi_cdc_check_i_6_n_0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    Buscmpi_cdc_check_i_7
       (.I0(JBusmask[3]),
        .I1(Buscmpi_cdc_check_i_18_n_0),
        .I2(Buscmpi_cdc_check_i_19_n_0),
        .I3(Buscmpi_cdc_check_i_20_n_0),
        .I4(Buscmpi_cdc_check_i_21_n_0),
        .O(Buscmpi_cdc_check_i_7_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_8
       (.I0(DAPRDATACM1[11]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [11]),
        .I2(DAPRDATACM1[9]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [9]),
        .O(Buscmpi_cdc_check_i_8_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    Buscmpi_cdc_check_i_9
       (.I0(DAPRDATACM1[13]),
        .I1(\Buswdatai_cdc_check_reg[31]_0 [13]),
        .I2(DAPRDATACM1[14]),
        .I3(\APsel_reg[4]_0 ),
        .I4(\Buswdatai_cdc_check_reg[31]_0 [14]),
        .O(Buscmpi_cdc_check_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    Busreq_cdc_check_i_1
       (.I0(BusackT),
        .I1(Busreqi),
        .I2(Busreqi_i_2_n_0),
        .O(NextBusreq));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    Busreqi_i_1
       (.I0(BusackT),
        .I1(Busreqi),
        .I2(Busreqi_i_2_n_0),
        .O(Busreqi_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000F60000)) 
    Busreqi_i_2
       (.I0(Optr),
        .I1(Iptr),
        .I2(APdir_cdc_check_i_3_n_0),
        .I3(BusackT),
        .I4(Stickyerr_i_2_n_0),
        .I5(Busreqi_i_3_n_0),
        .O(Busreqi_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFF8)) 
    Busreqi_i_3
       (.I0(NCONTerr),
        .I1(Contdetect),
        .I2(Stickycmp),
        .I3(Stickyerr),
        .O(Busreqi_i_3_n_0));
  FDCE Busreqi_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(Busreqi_i_1_n_0),
        .Q(Busreqi));
  FDCE \Buswdatai_cdc_check_reg[0] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(p_1_in),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [0]));
  FDCE \Buswdatai_cdc_check_reg[10] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[13] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [10]));
  FDCE \Buswdatai_cdc_check_reg[11] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[14] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [11]));
  FDCE \Buswdatai_cdc_check_reg[12] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[15] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [12]));
  FDCE \Buswdatai_cdc_check_reg[13] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[16] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [13]));
  FDCE \Buswdatai_cdc_check_reg[14] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[17] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [14]));
  FDCE \Buswdatai_cdc_check_reg[15] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[18] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [15]));
  FDCE \Buswdatai_cdc_check_reg[16] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[19] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [16]));
  FDCE \Buswdatai_cdc_check_reg[17] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[20] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [17]));
  FDCE \Buswdatai_cdc_check_reg[18] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[21] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [18]));
  FDCE \Buswdatai_cdc_check_reg[19] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[22] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [19]));
  FDCE \Buswdatai_cdc_check_reg[1] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(p_2_in),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [1]));
  FDCE \Buswdatai_cdc_check_reg[20] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[23] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [20]));
  FDCE \Buswdatai_cdc_check_reg[21] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[24] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [21]));
  FDCE \Buswdatai_cdc_check_reg[22] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[25] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [22]));
  FDCE \Buswdatai_cdc_check_reg[23] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[26] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [23]));
  FDCE \Buswdatai_cdc_check_reg[24] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[27] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [24]));
  FDCE \Buswdatai_cdc_check_reg[25] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[28] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [25]));
  FDCE \Buswdatai_cdc_check_reg[26] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[29] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [26]));
  FDCE \Buswdatai_cdc_check_reg[27] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[30] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [27]));
  FDCE \Buswdatai_cdc_check_reg[28] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[31] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [28]));
  FDCE \Buswdatai_cdc_check_reg[29] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[32] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [29]));
  FDCE \Buswdatai_cdc_check_reg[2] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[5] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [2]));
  FDCE \Buswdatai_cdc_check_reg[30] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[33] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [30]));
  FDCE \Buswdatai_cdc_check_reg[31] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(data2),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [31]));
  FDCE \Buswdatai_cdc_check_reg[3] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[6] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [3]));
  FDCE \Buswdatai_cdc_check_reg[4] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[7] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [4]));
  FDCE \Buswdatai_cdc_check_reg[5] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(p_0_in3_in),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [5]));
  FDCE \Buswdatai_cdc_check_reg[6] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[9] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [6]));
  FDCE \Buswdatai_cdc_check_reg[7] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[10] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [7]));
  FDCE \Buswdatai_cdc_check_reg[8] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[11] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [8]));
  FDCE \Buswdatai_cdc_check_reg[9] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[12] ),
        .Q(\Buswdatai_cdc_check_reg[31]_0 [9]));
  FDCE CDBGPWRUPREQ_reg
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[31] ),
        .Q(JCDbgPwrUpReq));
  FDCE CDBGRSTREQ_reg
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[29] ),
        .Q(JCDbgRstReq));
  FDCE CSYSPWRUPREQ_reg
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[33] ),
        .Q(I88));
  LUT4 #(
    .INIT(16'h0400)) 
    Contdetect_i_1
       (.I0(\JTAGsdr_reg_n_0_[0] ),
        .I1(DPacc),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .O(Contdetect_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    Contdetect_i_2
       (.I0(TransapdpEn),
        .I1(JTAGir[2]),
        .I2(JTAGir[0]),
        .I3(JTAGir[3]),
        .I4(JTAGir[1]),
        .O(DPacc));
  FDCE Contdetect_reg
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(RESET_INTERCONNECT),
        .D(p_1_in),
        .Q(Contdetect));
  LUT1 #(
    .INIT(2'h1)) 
    \CswReg_cdc_check[3]_i_2 
       (.I0(DBGRESETn),
        .O(RESET_INTERCONNECT));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h00000700)) 
    \CswReg_cdc_check[9]_i_1 
       (.I0(AhbRdWr_cdc_check_reg),
        .I1(JBusaddr[2]),
        .I2(AhbTrInProg),
        .I3(\Trnmode_cdc_check_reg[0]_0 ),
        .I4(\CswReg_cdc_check[9]_i_3_n_0 ),
        .O(\FSM_sequential_APBcurr_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFF0FFF0)) 
    \CswReg_cdc_check[9]_i_3 
       (.I0(JBusaddr[4]),
        .I1(JBusaddr[3]),
        .I2(\BdReg_cdc_check[1]_i_2_n_0 ),
        .I3(\APsel_reg[4]_0 ),
        .I4(\CswReg_cdc_check_reg[9] ),
        .I5(AhbRdWr_cdc_check_reg),
        .O(\CswReg_cdc_check[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DAPRDATA[0]_i_1 
       (.I0(\DAPRDATA[0]_i_2_n_0 ),
        .I1(\DAPRDATA[26]_i_3_n_0 ),
        .O(\TaReg_cdc_check_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[0]_i_2 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [0]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [0]),
        .I4(\DAPRDATA_reg[31]_0 [0]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\DAPRDATA[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[12]_i_1 
       (.I0(\DAPRDATA[31]_i_2_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [6]),
        .I3(\DAPRDATA_reg[31]_0 [6]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[13]_i_1 
       (.I0(\DAPRDATA[31]_i_2_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [7]),
        .I3(\DAPRDATA_reg[31]_0 [7]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[14]_i_1 
       (.I0(\DAPRDATA[31]_i_2_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [8]),
        .I3(\DAPRDATA_reg[31]_0 [8]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[15]_i_1 
       (.I0(\DAPRDATA[31]_i_2_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [9]),
        .I3(\DAPRDATA_reg[31]_0 [9]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[16]_i_1 
       (.I0(\DAPRDATA[30]_i_4_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [10]),
        .I3(\DAPRDATA_reg[31]_0 [10]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[17]_i_1 
       (.I0(\DAPRDATA[30]_i_4_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [11]),
        .I3(\DAPRDATA_reg[31]_0 [11]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[18]_i_1 
       (.I0(\DAPRDATA[30]_i_4_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [12]),
        .I3(\DAPRDATA_reg[31]_0 [12]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[19]_i_1 
       (.I0(\DAPRDATA[31]_i_2_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [13]),
        .I3(\DAPRDATA_reg[31]_0 [13]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[1]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [1]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [1]),
        .I4(\DAPRDATA_reg[31]_0 [1]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[20]_i_1 
       (.I0(\DAPRDATA[26]_i_3_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [14]),
        .I3(\DAPRDATA_reg[31]_0 [14]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[21]_i_1 
       (.I0(\DAPRDATA[26]_i_3_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [15]),
        .I3(\DAPRDATA_reg[31]_0 [15]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[22]_i_1 
       (.I0(\DAPRDATA[26]_i_3_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [16]),
        .I3(\DAPRDATA_reg[31]_0 [16]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[23]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(SpidEnSync),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [17]),
        .I4(\DAPRDATA_reg[31]_0 [17]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[24]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [4]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [18]),
        .I4(\DAPRDATA_reg[31]_0 [18]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[25]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [5]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [19]),
        .I4(\DAPRDATA_reg[31]_0 [19]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DAPRDATA[26]_i_1 
       (.I0(\DAPRDATA[26]_i_2_n_0 ),
        .I1(\DAPRDATA[26]_i_3_n_0 ),
        .O(\TaReg_cdc_check_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[26]_i_2 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [6]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [20]),
        .I4(\DAPRDATA_reg[31]_0 [20]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\DAPRDATA[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \DAPRDATA[26]_i_3 
       (.I0(\DAPRDATA[30]_i_4_n_0 ),
        .I1(JBusaddr[2]),
        .I2(AhbRdWr_cdc_check_reg),
        .O(\DAPRDATA[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[27]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [7]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [21]),
        .I4(\DAPRDATA_reg[31]_0 [21]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[28]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [8]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [22]),
        .I4(\DAPRDATA_reg[31]_0 [22]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[29]_i_1 
       (.I0(\DAPRDATA[31]_i_2_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [23]),
        .I3(\DAPRDATA_reg[31]_0 [23]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \DAPRDATA[30]_i_1 
       (.I0(\DAPRDATA[30]_i_2_n_0 ),
        .I1(\DAPRDATA_reg[31] [24]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[30] [9]),
        .I4(\DAPRDATA[30]_i_3_n_0 ),
        .I5(\DAPRDATA[30]_i_4_n_0 ),
        .O(\TaReg_cdc_check_reg[31] [24]));
  LUT2 #(
    .INIT(4'h8)) 
    \DAPRDATA[30]_i_2 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\DAPRDATA_reg[31]_0 [24]),
        .O(\DAPRDATA[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF6FFF)) 
    \DAPRDATA[30]_i_3 
       (.I0(JBusmode[0]),
        .I1(JBusmode[1]),
        .I2(JBuswrite),
        .I3(AhbRdWr_cdc_check_reg),
        .I4(JBusaddr[2]),
        .I5(\CswReg_cdc_check[9]_i_3_n_0 ),
        .O(\DAPRDATA[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2AAAAA2A)) 
    \DAPRDATA[30]_i_4 
       (.I0(\FSM_sequential_APBcurr_reg[1]_3 ),
        .I1(AhbRdWr_cdc_check_reg),
        .I2(JBuswrite),
        .I3(JBusmode[1]),
        .I4(JBusmode[0]),
        .O(\DAPRDATA[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \DAPRDATA[31]_i_1 
       (.I0(\DAPRDATA[31]_i_2_n_0 ),
        .I1(\DPaddr_reg[0]_0 ),
        .I2(\DAPRDATA_reg[31] [25]),
        .I3(\DAPRDATA_reg[31]_0 [25]),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [25]));
  LUT6 #(
    .INIT(64'h0000AAAA28AAAAAA)) 
    \DAPRDATA[31]_i_2 
       (.I0(\FSM_sequential_APBcurr_reg[1]_3 ),
        .I1(JBusmode[0]),
        .I2(JBusmode[1]),
        .I3(JBuswrite),
        .I4(AhbRdWr_cdc_check_reg),
        .I5(JBusaddr[2]),
        .O(\DAPRDATA[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020202020200020)) 
    \DAPRDATA[31]_i_3 
       (.I0(JBusaddr[2]),
        .I1(\CswReg_cdc_check[9]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(JBuswrite),
        .I4(JBusmode[1]),
        .I5(JBusmode[0]),
        .O(\DPaddr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1010100010001000)) 
    \DAPRDATA[31]_i_4 
       (.I0(\BdReg_cdc_check[1]_i_2_n_0 ),
        .I1(DapAbortReg0),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(JBusaddr[4]),
        .I4(JBusaddr[2]),
        .I5(JBusaddr[3]),
        .O(\FSM_sequential_APBcurr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[4]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [2]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [2]),
        .I4(\DAPRDATA_reg[31]_0 [2]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[5]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(\DAPRDATA_reg[30] [3]),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [3]),
        .I4(\DAPRDATA_reg[31]_0 [3]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[6]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(SpidEnSync),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [4]),
        .I4(\DAPRDATA_reg[31]_0 [4]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \DAPRDATA[7]_i_1 
       (.I0(\DAPRDATA[30]_i_3_n_0 ),
        .I1(AhbTrInProg),
        .I2(\DPaddr_reg[0]_0 ),
        .I3(\DAPRDATA_reg[31] [5]),
        .I4(\DAPRDATA_reg[31]_0 [5]),
        .I5(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\TaReg_cdc_check_reg[31] [5]));
  LUT6 #(
    .INIT(64'h80F0000080800000)) 
    DAPSLVERR_i_2
       (.I0(DAPSLVERR_i_3_n_0),
        .I1(\Trnmode_cdc_check_reg[0]_0 ),
        .I2(DapAbortReg0),
        .I3(DAPABORT),
        .I4(AhbTrInProg),
        .I5(\FSM_sequential_APBcurr_reg[1] ),
        .O(AhbTrInProg_reg));
  LUT6 #(
    .INIT(64'h8F0F0F0F0F0F0F1F)) 
    DAPSLVERR_i_3
       (.I0(JBusaddr[4]),
        .I1(JBusaddr[3]),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(JBusaddr[7]),
        .I4(JBusaddr[6]),
        .I5(Q),
        .O(DAPSLVERR_i_3_n_0));
  FDCE \DPaddr_reg[0] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(p_0_in[0]),
        .Q(JBusaddr[2]));
  FDCE \DPaddr_reg[1] 
       (.C(SWCLKTCK),
        .CE(p_15_in),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(p_0_in[1]),
        .Q(JBusaddr[3]));
  LUT5 #(
    .INIT(32'hFFFF1F3F)) 
    \DapState_cdc_check[1]_i_2 
       (.I0(JBusaddr[3]),
        .I1(JBusaddr[4]),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(JBusaddr[2]),
        .I4(\PackCtr_reg[1]_2 ),
        .O(\DPaddr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFCFCFCFCFCFCFCDC)) 
    \DapState_cdc_check[2]_i_3 
       (.I0(\CswReg_cdc_check_reg[9] ),
        .I1(\APsel_reg[4]_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(Q),
        .I4(JBusaddr[6]),
        .I5(JBusaddr[7]),
        .O(\FSM_sequential_APBcurr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAEBA)) 
    \FSM_sequential_APBcurr[1]_i_2 
       (.I0(\FSM_sequential_APBcurr_reg[1]_6 ),
        .I1(JBusmode[1]),
        .I2(JBusmode[0]),
        .I3(Buscmpi_cdc_check_i_2_n_0),
        .O(\Trnmode_cdc_check_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FBBB0000)) 
    \FSM_sequential_CurState[0]_i_5 
       (.I0(\FSM_sequential_CurState[0]_i_3 ),
        .I1(\FSM_sequential_CurState[1]_i_6_n_0 ),
        .I2(DAPADDR),
        .I3(\FSM_sequential_CurState[0]_i_8_n_0 ),
        .I4(\PackCtr_reg[1]_0 ),
        .I5(\FSM_sequential_CurState[0]_i_9_n_0 ),
        .O(\FSM_sequential_APBcurr_reg[0] ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FSM_sequential_CurState[0]_i_8 
       (.I0(JBusaddr[4]),
        .I1(JBusaddr[3]),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(JBusaddr[7]),
        .I4(JBusaddr[6]),
        .O(\FSM_sequential_CurState[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
    \FSM_sequential_CurState[0]_i_9 
       (.I0(JBusaddr[6]),
        .I1(JBusaddr[7]),
        .I2(JBusaddr[3]),
        .I3(JBusaddr[4]),
        .I4(Q),
        .I5(AhbRdWr_cdc_check_reg),
        .O(\FSM_sequential_CurState[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_CurState[1]_i_11 
       (.I0(Q),
        .I1(JBusaddr[6]),
        .I2(JBusaddr[7]),
        .I3(AhbRdWr_cdc_check_reg),
        .I4(JBusaddr[3]),
        .I5(JBusaddr[4]),
        .O(\FSM_sequential_CurState[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000011F10000)) 
    \FSM_sequential_CurState[1]_i_2 
       (.I0(\FSM_sequential_CurState[1]_i_5_n_0 ),
        .I1(\PackCtr_reg[1]_2 ),
        .I2(\FSM_sequential_CurState[1]_i_6_n_0 ),
        .I3(\CswReg_cdc_check[9]_i_3_n_0 ),
        .I4(\FSM_sequential_CurState_reg[1] ),
        .I5(\DAPRDATA[30]_i_4_n_0 ),
        .O(\DPaddr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \FSM_sequential_CurState[1]_i_5 
       (.I0(JBusaddr[2]),
        .I1(JBusaddr[4]),
        .I2(AhbRdWr_cdc_check_reg),
        .O(\FSM_sequential_CurState[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h7FFFFF7F)) 
    \FSM_sequential_CurState[1]_i_6 
       (.I0(AhbTrInProg),
        .I1(AhbRdWr_cdc_check_reg),
        .I2(JBuswrite),
        .I3(JBusmode[1]),
        .I4(JBusmode[0]),
        .O(\FSM_sequential_CurState[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00A2)) 
    \FSM_sequential_CurState[1]_i_8 
       (.I0(\FSM_sequential_CurState[1]_i_11_n_0 ),
        .I1(AhbRdWr_cdc_check_reg),
        .I2(\CswReg_cdc_check_reg[9] ),
        .I3(\APsel_reg[4]_0 ),
        .O(\FSM_sequential_APBcurr_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hDB5320E8)) 
    \FSM_sequential_JTAGcurr[0]_i_1 
       (.I0(JTAGcurr[2]),
        .I1(JTAGcurr[0]),
        .I2(JTAGcurr[1]),
        .I3(JTAGcurr[3]),
        .I4(SWDITMS),
        .O(JTAGnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h747C7C60)) 
    \FSM_sequential_JTAGcurr[1]_i_1 
       (.I0(JTAGcurr[3]),
        .I1(JTAGcurr[0]),
        .I2(JTAGcurr[1]),
        .I3(SWDITMS),
        .I4(JTAGcurr[2]),
        .O(JTAGnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h6F748CDC)) 
    \FSM_sequential_JTAGcurr[2]_i_1 
       (.I0(JTAGcurr[3]),
        .I1(JTAGcurr[2]),
        .I2(JTAGcurr[1]),
        .I3(SWDITMS),
        .I4(JTAGcurr[0]),
        .O(JTAGnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hA21A2DFA)) 
    \FSM_sequential_JTAGcurr[3]_i_1 
       (.I0(JTAGcurr[3]),
        .I1(SWDITMS),
        .I2(JTAGcurr[2]),
        .I3(JTAGcurr[0]),
        .I4(JTAGcurr[1]),
        .O(JTAGnext[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_JTAGcurr[3]_i_2 
       (.I0(nTRST),
        .O(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0000,iSTATE0:0010,iSTATE1:1000,iSTATE2:0101,iSTATE3:0111,iSTATE4:1010,iSTATE5:1100,iSTATE6:1001,iSTATE7:0001,iSTATE8:1101,iSTATE9:0110,iSTATE10:1011,iSTATE11:1111,iSTATE12:0011,iSTATE13:0100,iSTATE14:1110" *) 
  FDPE \FSM_sequential_JTAGcurr_reg[0] 
       (.C(SWCLKTCK),
        .CE(1'b1),
        .D(JTAGnext[0]),
        .PRE(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .Q(JTAGcurr[0]));
  (* FSM_ENCODED_STATES = "iSTATE:0000,iSTATE0:0010,iSTATE1:1000,iSTATE2:0101,iSTATE3:0111,iSTATE4:1010,iSTATE5:1100,iSTATE6:1001,iSTATE7:0001,iSTATE8:1101,iSTATE9:0110,iSTATE10:1011,iSTATE11:1111,iSTATE12:0011,iSTATE13:0100,iSTATE14:1110" *) 
  FDPE \FSM_sequential_JTAGcurr_reg[1] 
       (.C(SWCLKTCK),
        .CE(1'b1),
        .D(JTAGnext[1]),
        .PRE(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .Q(JTAGcurr[1]));
  (* FSM_ENCODED_STATES = "iSTATE:0000,iSTATE0:0010,iSTATE1:1000,iSTATE2:0101,iSTATE3:0111,iSTATE4:1010,iSTATE5:1100,iSTATE6:1001,iSTATE7:0001,iSTATE8:1101,iSTATE9:0110,iSTATE10:1011,iSTATE11:1111,iSTATE12:0011,iSTATE13:0100,iSTATE14:1110" *) 
  FDCE \FSM_sequential_JTAGcurr_reg[2] 
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .D(JTAGnext[2]),
        .Q(JTAGcurr[2]));
  (* FSM_ENCODED_STATES = "iSTATE:0000,iSTATE0:0010,iSTATE1:1000,iSTATE2:0101,iSTATE3:0111,iSTATE4:1010,iSTATE5:1100,iSTATE6:1001,iSTATE7:0001,iSTATE8:1101,iSTATE9:0110,iSTATE10:1011,iSTATE11:1111,iSTATE12:0011,iSTATE13:0100,iSTATE14:1110" *) 
  FDCE \FSM_sequential_JTAGcurr_reg[3] 
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .D(JTAGnext[3]),
        .Q(JTAGcurr[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF40000000)) 
    Facerdycdri_i_1
       (.I0(\JTAGsdr[1]_i_2_n_0 ),
        .I1(JTAGcurr[2]),
        .I2(JTAGcurr[3]),
        .I3(JTAGcurr[0]),
        .I4(JTAGcurr[1]),
        .I5(Facerdycdri),
        .O(Facerdycdri_i_1_n_0));
  FDCE Facerdycdri_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(Facerdycdri_reg_0),
        .D(Facerdycdri_i_1_n_0),
        .Q(Facerdycdri));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    Iptr_i_1
       (.I0(JCDbgPwrUpReq),
        .I1(CdbgpwrupackS),
        .I2(p_15_in),
        .I3(Iptr),
        .O(Iptr_i_1_n_0));
  FDCE Iptr_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(Iptr_i_1_n_0),
        .Q(Iptr));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h2)) 
    JTAGTOP_INST_0
       (.I0(JTAGcurr[1]),
        .I1(JTAGcurr[3]),
        .O(JTAGTOP));
  LUT3 #(
    .INIT(8'h08)) 
    \JTAGir[0]_i_1 
       (.I0(JTAGsir[0]),
        .I1(JTAGcurr[2]),
        .I2(JTAGcurr[1]),
        .O(JTAGirD[0]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h58)) 
    \JTAGir[1]_i_1 
       (.I0(JTAGcurr[2]),
        .I1(JTAGsir[1]),
        .I2(JTAGcurr[1]),
        .O(JTAGirD[1]));
  LUT3 #(
    .INIT(8'h58)) 
    \JTAGir[2]_i_1 
       (.I0(JTAGcurr[2]),
        .I1(JTAGsir[2]),
        .I2(JTAGcurr[1]),
        .O(JTAGirD[2]));
  LUT4 #(
    .INIT(16'h0440)) 
    \JTAGir[3]_i_1 
       (.I0(JTAGcurr[3]),
        .I1(JTAGcurr[0]),
        .I2(JTAGcurr[2]),
        .I3(JTAGcurr[1]),
        .O(JTAGirEn));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h58)) 
    \JTAGir[3]_i_2 
       (.I0(JTAGcurr[2]),
        .I1(JTAGsir[3]),
        .I2(JTAGcurr[1]),
        .O(JTAGirD[3]));
  FDCE \JTAGir_reg[0] 
       (.C(SWCLKTCK),
        .CE(JTAGirEn),
        .CLR(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .D(JTAGirD[0]),
        .Q(JTAGir[0]));
  FDPE \JTAGir_reg[1] 
       (.C(SWCLKTCK),
        .CE(JTAGirEn),
        .D(JTAGirD[1]),
        .PRE(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .Q(JTAGir[1]));
  FDPE \JTAGir_reg[2] 
       (.C(SWCLKTCK),
        .CE(JTAGirEn),
        .D(JTAGirD[2]),
        .PRE(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .Q(JTAGir[2]));
  FDPE \JTAGir_reg[3] 
       (.C(SWCLKTCK),
        .CE(JTAGirEn),
        .D(JTAGirD[3]),
        .PRE(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .Q(JTAGir[3]));
  LUT6 #(
    .INIT(64'h8800000000300000)) 
    \JTAGsdr[0]_i_1 
       (.I0(\JTAGsdr[1]_i_2_n_0 ),
        .I1(JTAGcurr[2]),
        .I2(p_0_in[0]),
        .I3(JTAGcurr[1]),
        .I4(JTAGcurr[3]),
        .I5(JTAGcurr[0]),
        .O(JTAGsdrD[0]));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[10]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[10]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[11] ),
        .O(\JTAGsdr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08A8080808080808)) 
    \JTAGsdr[10]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [7]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(JBusaddr[7]),
        .O(\JTAGsdr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[11]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[11]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[12] ),
        .O(\JTAGsdr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[11]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [8]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(JBusmask[0]),
        .O(\JTAGsdr[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[12]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[12]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[13] ),
        .O(\JTAGsdr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[12]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [9]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(JBusmask[1]),
        .O(\JTAGsdr[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[13]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[14] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[13]_i_2_n_0 ),
        .O(\JTAGsdr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \JTAGsdr[13]_i_2 
       (.I0(Rdmux[1]),
        .I1(Rdmux[0]),
        .I2(JBusmask[2]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [10]),
        .O(\JTAGsdr[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[14]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[14]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[15] ),
        .O(\JTAGsdr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[14]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [11]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(JBusmask[3]),
        .O(\JTAGsdr[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[15]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[15]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[16] ),
        .O(\JTAGsdr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[15]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [12]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [0]),
        .O(\JTAGsdr[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[16]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[16]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[17] ),
        .O(\JTAGsdr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[16]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [13]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [1]),
        .O(\JTAGsdr[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[17]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[17]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[18] ),
        .O(\JTAGsdr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[17]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [14]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [2]),
        .O(\JTAGsdr[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[18]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[18]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[19] ),
        .O(\JTAGsdr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[18]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [15]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [3]),
        .O(\JTAGsdr[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[19]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[19]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[20] ),
        .O(\JTAGsdr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[19]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [16]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [4]),
        .O(\JTAGsdr[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04550404)) 
    \JTAGsdr[1]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr[1]_i_2_n_0 ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .O(\JTAGsdr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000BFBF00)) 
    \JTAGsdr[1]_i_2 
       (.I0(IptrEn),
        .I1(JTAGir[0]),
        .I2(p_16_in),
        .I3(Optr),
        .I4(Iptr),
        .I5(NCONTerr_i_4_n_0),
        .O(\JTAGsdr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \JTAGsdr[1]_i_3 
       (.I0(p_15_in),
        .I1(CdbgpwrupackS),
        .I2(JCDbgPwrUpReq),
        .O(IptrEn));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[20]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[20]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[21] ),
        .O(\JTAGsdr[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[20]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [17]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [5]),
        .O(\JTAGsdr[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[21]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[21]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[22] ),
        .O(\JTAGsdr[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[21]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [18]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [6]),
        .O(\JTAGsdr[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[22]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[22]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[23] ),
        .O(\JTAGsdr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[22]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [19]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [7]),
        .O(\JTAGsdr[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[23]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[23]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[24] ),
        .O(\JTAGsdr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[23]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [20]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [8]),
        .O(\JTAGsdr[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[24]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[25] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[24]_i_2_n_0 ),
        .O(\JTAGsdr[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \JTAGsdr[24]_i_2 
       (.I0(\Trncnt_cdc_check_reg[11]_0 [9]),
        .I1(Rdmux[1]),
        .I2(Rdmux[0]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [21]),
        .O(\JTAGsdr[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[25]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[25]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[26] ),
        .O(\JTAGsdr[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808A80808080808)) 
    \JTAGsdr[25]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [22]),
        .I2(Transapdp),
        .I3(Rdmux[0]),
        .I4(Rdmux[1]),
        .I5(\Trncnt_cdc_check_reg[11]_0 [10]),
        .O(\JTAGsdr[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[26]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[27] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[26]_i_2_n_0 ),
        .O(\JTAGsdr[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \JTAGsdr[26]_i_2 
       (.I0(\Trncnt_cdc_check_reg[11]_0 [11]),
        .I1(Rdmux[1]),
        .I2(Rdmux[0]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [23]),
        .O(\JTAGsdr[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[27]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[28] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[27]_i_2_n_0 ),
        .O(\JTAGsdr[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \JTAGsdr[27]_i_2 
       (.I0(JBusaddr[24]),
        .I1(Rdmux[1]),
        .I2(Rdmux[0]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [24]),
        .O(\JTAGsdr[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[28]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[29] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[28]_i_2_n_0 ),
        .O(\JTAGsdr[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \JTAGsdr[28]_i_2 
       (.I0(JBusaddr[25]),
        .I1(Rdmux[1]),
        .I2(Rdmux[0]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [25]),
        .O(\JTAGsdr[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04550404)) 
    \JTAGsdr[29]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[33]_i_5_n_0 ),
        .I2(\JTAGsdr[29]_i_2_n_0 ),
        .I3(JTAGcurr[2]),
        .I4(\JTAGsdr_reg_n_0_[30] ),
        .O(\JTAGsdr[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF03FFF3F55555555)) 
    \JTAGsdr[29]_i_2 
       (.I0(\JTAGsdr[34]_i_3_0 [26]),
        .I1(JCDbgRstReq),
        .I2(Rdmux[0]),
        .I3(Rdmux[1]),
        .I4(JBusaddr[26]),
        .I5(Transapdp),
        .O(\JTAGsdr[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \JTAGsdr[2]_i_1 
       (.I0(p_1_in),
        .I1(JTAGcurr[1]),
        .I2(JTAGcurr[2]),
        .I3(JTAGcurr[3]),
        .I4(JTAGcurr[0]),
        .O(JTAGsdrD[2]));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[30]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[31] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[30]_i_3_n_0 ),
        .O(\JTAGsdr[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \JTAGsdr[30]_i_2 
       (.I0(JTAGir[3]),
        .I1(JTAGir[1]),
        .I2(JTAGcurr[2]),
        .I3(JTAGir[2]),
        .I4(JTAGir[0]),
        .O(\JTAGsdr[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \JTAGsdr[30]_i_3 
       (.I0(JBusaddr[27]),
        .I1(Rdmux[1]),
        .I2(Rdmux[0]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [27]),
        .O(\JTAGsdr[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[31]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[31]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[32] ),
        .O(\JTAGsdr[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000005FD555D5)) 
    \JTAGsdr[31]_i_2 
       (.I0(Transapdp),
        .I1(JCDbgPwrUpReq),
        .I2(Rdmux[0]),
        .I3(Rdmux[1]),
        .I4(JBusaddr[28]),
        .I5(\JTAGsdr[31]_i_3_n_0 ),
        .O(\JTAGsdr[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFFFFFF)) 
    \JTAGsdr[31]_i_3 
       (.I0(JTAGir[2]),
        .I1(JTAGir[1]),
        .I2(JTAGir[3]),
        .I3(JTAGcurr[2]),
        .I4(\JTAGsdr[34]_i_3_0 [28]),
        .I5(Transapdp),
        .O(\JTAGsdr[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[32]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[32]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[33] ),
        .O(\JTAGsdr[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000005FD555D5)) 
    \JTAGsdr[32]_i_2 
       (.I0(Transapdp),
        .I1(CdbgpwrupackS),
        .I2(Rdmux[0]),
        .I3(Rdmux[1]),
        .I4(JBusaddr[29]),
        .I5(\JTAGsdr[32]_i_3_n_0 ),
        .O(\JTAGsdr[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFFFFFF)) 
    \JTAGsdr[32]_i_3 
       (.I0(JTAGir[2]),
        .I1(JTAGir[1]),
        .I2(JTAGir[3]),
        .I3(JTAGcurr[2]),
        .I4(\JTAGsdr[34]_i_3_0 [29]),
        .I5(Transapdp),
        .O(\JTAGsdr[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444444)) 
    \JTAGsdr[33]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[33]_i_3_n_0 ),
        .I2(\JTAGsdr[33]_i_4_n_0 ),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [30]),
        .I5(\JTAGsdr[33]_i_5_n_0 ),
        .O(\JTAGsdr[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h7FEF)) 
    \JTAGsdr[33]_i_2 
       (.I0(JTAGcurr[1]),
        .I1(JTAGcurr[2]),
        .I2(JTAGcurr[3]),
        .I3(JTAGcurr[0]),
        .O(\JTAGsdr[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30AA00AA00AA00AA)) 
    \JTAGsdr[33]_i_3 
       (.I0(data2),
        .I1(JTAGir[0]),
        .I2(JTAGir[2]),
        .I3(JTAGcurr[2]),
        .I4(JTAGir[1]),
        .I5(JTAGir[3]),
        .O(\JTAGsdr[33]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA02AAA2A)) 
    \JTAGsdr[33]_i_4 
       (.I0(Transapdp),
        .I1(JBusaddr[30]),
        .I2(Rdmux[1]),
        .I3(Rdmux[0]),
        .I4(I88),
        .O(\JTAGsdr[33]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \JTAGsdr[33]_i_5 
       (.I0(JTAGcurr[2]),
        .I1(JTAGir[3]),
        .I2(JTAGir[1]),
        .I3(JTAGir[2]),
        .O(\JTAGsdr[33]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8204)) 
    \JTAGsdr[34]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[2]),
        .I3(JTAGcurr[1]),
        .O(JTAGsdrEn));
  LUT6 #(
    .INIT(64'h8800000000300000)) 
    \JTAGsdr[34]_i_2 
       (.I0(\JTAGsdr[34]_i_3_n_0 ),
        .I1(JTAGcurr[2]),
        .I2(TDI),
        .I3(JTAGcurr[1]),
        .I4(JTAGcurr[3]),
        .I5(JTAGcurr[0]),
        .O(JTAGsdrD[34]));
  LUT6 #(
    .INIT(64'h000000005DF55D55)) 
    \JTAGsdr[34]_i_3 
       (.I0(Transapdp),
        .I1(JBusaddr[31]),
        .I2(Rdmux[0]),
        .I3(Rdmux[1]),
        .I4(CsyspwrupackS),
        .I5(\JTAGsdr[34]_i_4_n_0 ),
        .O(\JTAGsdr[34]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF7F7F7FF)) 
    \JTAGsdr[34]_i_4 
       (.I0(JTAGir[3]),
        .I1(JTAGir[1]),
        .I2(JTAGir[2]),
        .I3(\JTAGsdr[34]_i_3_0 [31]),
        .I4(Transapdp),
        .O(\JTAGsdr[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[3]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(p_2_in),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[3]_i_2_n_0 ),
        .O(\JTAGsdr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \JTAGsdr[3]_i_2 
       (.I0(Contdetect),
        .I1(Rdmux[1]),
        .I2(Rdmux[0]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [0]),
        .O(\JTAGsdr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[4]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[5] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[4]_i_2_n_0 ),
        .O(\JTAGsdr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \JTAGsdr[4]_i_2 
       (.I0(Rdmux[1]),
        .I1(Rdmux[0]),
        .I2(NCONTerr),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [1]),
        .O(\JTAGsdr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[5]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[6] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[5]_i_2_n_0 ),
        .O(\JTAGsdr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \JTAGsdr[5]_i_2 
       (.I0(JBusmode[0]),
        .I1(Rdmux[1]),
        .I2(Rdmux[0]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [2]),
        .O(\JTAGsdr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000040480000400)) 
    \JTAGsdr[6]_i_1 
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(\JTAGsdr[6]_i_2_n_0 ),
        .I4(JTAGcurr[2]),
        .I5(\JTAGsdr_reg_n_0_[7] ),
        .O(\JTAGsdr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \JTAGsdr[6]_i_2 
       (.I0(\JTAGsdr[33]_i_5_n_0 ),
        .I1(\JTAGsdr[34]_i_3_0 [3]),
        .I2(Transapdp),
        .I3(JBusmode[1]),
        .I4(Rdmux[0]),
        .I5(Rdmux[1]),
        .O(\JTAGsdr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[7]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(p_0_in3_in),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[7]_i_2_n_0 ),
        .O(\JTAGsdr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2C20FFFF2C200000)) 
    \JTAGsdr[7]_i_2 
       (.I0(JBusaddr[4]),
        .I1(Rdmux[0]),
        .I2(Rdmux[1]),
        .I3(Stickycmp),
        .I4(Transapdp),
        .I5(\JTAGsdr[34]_i_3_0 [4]),
        .O(\JTAGsdr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[8]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[9] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[8]_i_2_n_0 ),
        .O(\JTAGsdr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2C20FFFF2C200000)) 
    \JTAGsdr[8]_i_2 
       (.I0(Q),
        .I1(Rdmux[0]),
        .I2(Rdmux[1]),
        .I3(Stickyerr),
        .I4(Transapdp),
        .I5(\JTAGsdr[34]_i_3_0 [5]),
        .O(\JTAGsdr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \JTAGsdr[9]_i_1 
       (.I0(\JTAGsdr[33]_i_2_n_0 ),
        .I1(\JTAGsdr[30]_i_2_n_0 ),
        .I2(JTAGcurr[2]),
        .I3(\JTAGsdr_reg_n_0_[10] ),
        .I4(\JTAGsdr[33]_i_5_n_0 ),
        .I5(\JTAGsdr[9]_i_2_n_0 ),
        .O(\JTAGsdr[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \JTAGsdr[9]_i_2 
       (.I0(JBusaddr[6]),
        .I1(Rdmux[1]),
        .I2(Rdmux[0]),
        .I3(Transapdp),
        .I4(\JTAGsdr[34]_i_3_0 [6]),
        .O(\JTAGsdr[9]_i_2_n_0 ));
  FDCE \JTAGsdr_reg[0] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(JTAGsdrD[0]),
        .Q(\JTAGsdr_reg_n_0_[0] ));
  FDCE \JTAGsdr_reg[10] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[10]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[10] ));
  FDCE \JTAGsdr_reg[11] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[11]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[11] ));
  FDCE \JTAGsdr_reg[12] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[12]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[12] ));
  FDCE \JTAGsdr_reg[13] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[13]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[13] ));
  FDCE \JTAGsdr_reg[14] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[14]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[14] ));
  FDCE \JTAGsdr_reg[15] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr[15]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[15] ));
  FDCE \JTAGsdr_reg[16] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[16]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[16] ));
  FDCE \JTAGsdr_reg[17] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[17]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[17] ));
  FDCE \JTAGsdr_reg[18] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[18]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[18] ));
  FDCE \JTAGsdr_reg[19] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[19]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[19] ));
  FDCE \JTAGsdr_reg[1] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[1]_i_1_n_0 ),
        .Q(p_0_in[0]));
  FDCE \JTAGsdr_reg[20] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[20]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[20] ));
  FDCE \JTAGsdr_reg[21] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[21]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[21] ));
  FDCE \JTAGsdr_reg[22] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[22]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[22] ));
  FDCE \JTAGsdr_reg[23] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[23]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[23] ));
  FDCE \JTAGsdr_reg[24] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[24]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[24] ));
  FDCE \JTAGsdr_reg[25] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[25]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[25] ));
  FDCE \JTAGsdr_reg[26] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[26]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[26] ));
  FDCE \JTAGsdr_reg[27] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[27]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[27] ));
  FDCE \JTAGsdr_reg[28] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[28]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[28] ));
  FDCE \JTAGsdr_reg[29] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[29]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[29] ));
  FDCE \JTAGsdr_reg[2] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(JTAGsdrD[2]),
        .Q(p_0_in[1]));
  FDCE \JTAGsdr_reg[30] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[30]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[30] ));
  FDCE \JTAGsdr_reg[31] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[31]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[31] ));
  FDCE \JTAGsdr_reg[32] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[32]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[32] ));
  FDCE \JTAGsdr_reg[33] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[33]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[33] ));
  FDCE \JTAGsdr_reg[34] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(JTAGsdrD[34]),
        .Q(data2));
  FDCE \JTAGsdr_reg[3] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[3]_i_1_n_0 ),
        .Q(p_1_in));
  FDCE \JTAGsdr_reg[4] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[4]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \JTAGsdr_reg[5] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[5]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[5] ));
  FDCE \JTAGsdr_reg[6] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[6]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[6] ));
  FDCE \JTAGsdr_reg[7] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[7]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[7] ));
  FDCE \JTAGsdr_reg[8] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[8]_i_1_n_0 ),
        .Q(p_0_in3_in));
  FDCE \JTAGsdr_reg[9] 
       (.C(SWCLKTCK),
        .CE(JTAGsdrEn),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr[9]_i_1_n_0 ),
        .Q(\JTAGsdr_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h050000D0)) 
    \JTAGsir[0]_i_1 
       (.I0(JTAGcurr[3]),
        .I1(JTAGsir[1]),
        .I2(JTAGcurr[2]),
        .I3(JTAGcurr[1]),
        .I4(JTAGcurr[0]),
        .O(JTAGsirD[0]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \JTAGsir[1]_i_1 
       (.I0(JTAGsir[2]),
        .I1(JTAGcurr[1]),
        .I2(JTAGcurr[0]),
        .I3(JTAGcurr[3]),
        .I4(JTAGcurr[2]),
        .O(JTAGsirD[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \JTAGsir[2]_i_1 
       (.I0(JTAGsir[3]),
        .I1(JTAGcurr[1]),
        .I2(JTAGcurr[0]),
        .I3(JTAGcurr[3]),
        .I4(JTAGcurr[2]),
        .O(JTAGsirD[2]));
  LUT4 #(
    .INIT(16'h100A)) 
    \JTAGsir[3]_i_1 
       (.I0(JTAGcurr[2]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .I3(JTAGcurr[0]),
        .O(JTAGsirEn));
  LUT5 #(
    .INIT(32'h02000000)) 
    \JTAGsir[3]_i_2 
       (.I0(TDI),
        .I1(JTAGcurr[1]),
        .I2(JTAGcurr[0]),
        .I3(JTAGcurr[3]),
        .I4(JTAGcurr[2]),
        .O(JTAGsirD[3]));
  FDCE \JTAGsir_reg[0] 
       (.C(SWCLKTCK),
        .CE(JTAGsirEn),
        .CLR(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .D(JTAGsirD[0]),
        .Q(JTAGsir[0]));
  FDCE \JTAGsir_reg[1] 
       (.C(SWCLKTCK),
        .CE(JTAGsirEn),
        .CLR(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .D(JTAGsirD[1]),
        .Q(JTAGsir[1]));
  FDCE \JTAGsir_reg[2] 
       (.C(SWCLKTCK),
        .CE(JTAGsirEn),
        .CLR(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .D(JTAGsirD[2]),
        .Q(JTAGsir[2]));
  FDCE \JTAGsir_reg[3] 
       (.C(SWCLKTCK),
        .CE(JTAGsirEn),
        .CLR(\FSM_sequential_JTAGcurr[3]_i_2_n_0 ),
        .D(JTAGsirD[3]),
        .Q(JTAGsir[3]));
  FDCE \Masklane_cdc_check_reg[0] 
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[11] ),
        .Q(JBusmask[0]));
  FDCE \Masklane_cdc_check_reg[1] 
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[12] ),
        .Q(JBusmask[1]));
  FDCE \Masklane_cdc_check_reg[2] 
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[13] ),
        .Q(JBusmask[2]));
  FDCE \Masklane_cdc_check_reg[3] 
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(\JTAGsdr_reg_n_0_[14] ),
        .Q(JBusmask[3]));
  LUT6 #(
    .INIT(64'h5755444477774444)) 
    NCONTerr_i_1
       (.I0(DPacc),
        .I1(NCONTerr_i_2_n_0),
        .I2(p_2_in),
        .I3(p_1_in),
        .I4(NCONTerr),
        .I5(Contdetect_i_1_n_0),
        .O(NCONTerr_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    NCONTerr_i_2
       (.I0(\JTAGsdr[1]_i_2_n_0 ),
        .I1(FacerdycdrEni),
        .I2(NCONTerr),
        .I3(Contdetect),
        .I4(NCONTerr_i_4_n_0),
        .O(NCONTerr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    NCONTerr_i_3
       (.I0(JTAGcurr[2]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[0]),
        .I3(JTAGcurr[1]),
        .O(FacerdycdrEni));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    NCONTerr_i_4
       (.I0(JTAGir[2]),
        .I1(JTAGir[1]),
        .I2(JTAGir[3]),
        .O(NCONTerr_i_4_n_0));
  FDCE NCONTerr_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(NCONTerr_i_1_n_0),
        .Q(NCONTerr));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h78)) 
    Optr_i_1
       (.I0(BusackT),
        .I1(Busreqi),
        .I2(Optr),
        .O(Optr_i_1_n_0));
  FDCE Optr_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(Optr_i_1_n_0),
        .Q(Optr));
  LUT6 #(
    .INIT(64'hFFFF0155FEAA0000)) 
    \PackCtr[1]_i_1 
       (.I0(\PackCtr_reg[1]_1 ),
        .I1(AhbTrReq),
        .I2(\APbanksel_reg[4]_0 ),
        .I3(\PackCtr_reg[1]_3 ),
        .I4(NextPackCtr),
        .I5(\PackCtr_reg[1]_4 ),
        .O(\PackCtr_reg[1] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \PackCtr[1]_i_3 
       (.I0(JBusaddr[4]),
        .I1(DapAbortReg0),
        .I2(\BdReg_cdc_check[1]_i_2_n_0 ),
        .I3(AhbRdWr_cdc_check_reg),
        .I4(JBusaddr[3]),
        .I5(JBusaddr[2]),
        .O(\APbanksel_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h2AAAAA2A)) 
    \Rdbuff_cdc_check[31]_i_1 
       (.I0(\Rdbuff_cdc_check_reg[31] ),
        .I1(AhbRdWr_cdc_check_reg),
        .I2(JBuswrite),
        .I3(JBusmode[1]),
        .I4(JBusmode[0]),
        .O(\FSM_sequential_APBcurr_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \Rdmux[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(DPacc),
        .I3(Rdmux[0]),
        .O(\Rdmux[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \Rdmux[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(DPacc),
        .I3(Rdmux[1]),
        .O(\Rdmux[1]_i_1_n_0 ));
  FDPE \Rdmux_reg[0] 
       (.C(SWCLKTCK),
        .CE(1'b1),
        .D(\Rdmux[0]_i_1_n_0 ),
        .PRE(RESET_INTERCONNECT),
        .Q(Rdmux[0]));
  FDPE \Rdmux_reg[1] 
       (.C(SWCLKTCK),
        .CE(1'b1),
        .D(\Rdmux[1]_i_1_n_0 ),
        .PRE(RESET_INTERCONNECT),
        .Q(Rdmux[1]));
  LUT6 #(
    .INIT(64'hFF00FFFF24002400)) 
    Stickycmp_i_1
       (.I0(Buscmp),
        .I1(JBusmode[0]),
        .I2(JBusmode[1]),
        .I3(p_16_in),
        .I4(Stickycmp_i_3_n_0),
        .I5(Stickycmp),
        .O(Stickycmp_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Stickycmp_i_2
       (.I0(Busreqi),
        .I1(BusackT),
        .O(p_16_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    Stickycmp_i_3
       (.I0(\JTAGsdr_reg_n_0_[0] ),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(DPacc),
        .I4(Stickycmp),
        .I5(\JTAGsdr_reg_n_0_[7] ),
        .O(Stickycmp_i_3_n_0));
  FDCE Stickycmp_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(Stickycmp_i_1_n_0),
        .Q(Stickycmp));
  LUT6 #(
    .INIT(64'hFBFBC8C8F8FBF8F8)) 
    Stickyerr_i_1
       (.I0(Buserror),
        .I1(p_16_in),
        .I2(Stickyerr),
        .I3(Stickyerr_i_2_n_0),
        .I4(Stickyerr_i_3_n_0),
        .I5(Stickyerr_i_4_n_0),
        .O(Stickyerr_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Stickyerr_i_2
       (.I0(JCDbgPwrUpReq),
        .I1(CdbgpwrupackS),
        .O(Stickyerr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h82)) 
    Stickyerr_i_3
       (.I0(APdir_cdc_check_i_3_n_0),
        .I1(Iptr),
        .I2(Optr),
        .O(Stickyerr_i_3_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    Stickyerr_i_4
       (.I0(\JTAGsdr_reg_n_0_[0] ),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(DPacc),
        .I4(p_0_in3_in),
        .I5(Stickyerr),
        .O(Stickyerr_i_4_n_0));
  FDCE Stickyerr_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(Stickyerr_i_1_n_0),
        .Q(Stickyerr));
  LUT3 #(
    .INIT(8'hFB)) 
    TDOeni_inv_i_1
       (.I0(JTAGcurr[0]),
        .I1(JTAGcurr[3]),
        .I2(JTAGcurr[1]),
        .O(TDOeni_inv_i_1_n_0));
  FDPE TDOeni_reg_inv
       (.C(TCKn),
        .CE(1'b1),
        .D(TDOeni_inv_i_1_n_0),
        .PRE(TDOeni_reg_inv_0),
        .Q(nTDOEN));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF740074)) 
    TDOi_i_1
       (.I0(TDOi_i_4_n_0),
        .I1(JTAGir[3]),
        .I2(data2),
        .I3(JTAGcurr[2]),
        .I4(JTAGsir[0]),
        .I5(TDOi_i_5_n_0),
        .O(TDODi));
  LUT6 #(
    .INIT(64'h03004703CFFF47CF)) 
    TDOi_i_4
       (.I0(p_1_in),
        .I1(JTAGir[2]),
        .I2(\JTAGsdr_reg_n_0_[0] ),
        .I3(JTAGir[1]),
        .I4(JTAGir[0]),
        .I5(data2),
        .O(TDOi_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'hB)) 
    TDOi_i_5
       (.I0(JTAGcurr[1]),
        .I1(JTAGcurr[3]),
        .O(TDOi_i_5_n_0));
  FDCE TDOi_reg
       (.C(TCKn),
        .CE(1'b1),
        .CLR(TDOeni_reg_inv_0),
        .D(TDODi),
        .Q(TDO));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[0]_i_1 
       (.I0(NextTaReg1[0]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [0]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[1]_i_1 
       (.I0(NextTaReg1[1]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [1]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[2]_i_1 
       (.I0(NextTaReg1[2]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [2]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TaReg_cdc_check[31]_i_1 
       (.I0(\TaReg_cdc_check[31]_i_3_n_0 ),
        .O(AhbTrInProg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \TaReg_cdc_check[31]_i_3 
       (.I0(\Trnmode_cdc_check_reg[0]_0 ),
        .I1(AhbTrInProg),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(JBusaddr[2]),
        .I4(\CswReg_cdc_check[9]_i_3_n_0 ),
        .O(\TaReg_cdc_check[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[3]_i_1 
       (.I0(NextTaReg1[3]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [3]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[4]_i_1 
       (.I0(NextTaReg1[4]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [4]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [4]));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[5]_i_1 
       (.I0(NextTaReg1[5]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [5]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[6]_i_1 
       (.I0(NextTaReg1[6]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [6]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[7]_i_1 
       (.I0(NextTaReg1[7]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [7]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[8]_i_1 
       (.I0(NextTaReg1[8]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [8]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [8]));
  LUT6 #(
    .INIT(64'h00000220FFFFFFFF)) 
    \TaReg_cdc_check[9]_i_1 
       (.I0(\APbanksel_reg[4]_0 ),
        .I1(AhbErrRespS),
        .I2(\DAPRDATA_reg[30] [3]),
        .I3(\DAPRDATA_reg[30] [2]),
        .I4(\PackCtr_reg[1]_1 ),
        .I5(\TaReg_cdc_check[31]_i_3_n_0 ),
        .O(AhbTrInProg_reg_0[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \TaReg_cdc_check[9]_i_2 
       (.I0(NextTaReg1[9]),
        .I1(\TaReg_cdc_check[31]_i_3_n_0 ),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\Buswdatai_cdc_check_reg[31]_0 [9]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [9]));
  LUT6 #(
    .INIT(64'hF7FFFFFFF7FF0000)) 
    Transapdp_i_1
       (.I0(JTAGir[3]),
        .I1(JTAGir[1]),
        .I2(JTAGir[2]),
        .I3(JTAGir[0]),
        .I4(TransapdpEn),
        .I5(Transapdp),
        .O(Transapdp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    Transapdp_i_2
       (.I0(Facerdycdri),
        .I1(JTAGcurr[1]),
        .I2(JTAGcurr[2]),
        .I3(JTAGcurr[3]),
        .I4(JTAGcurr[0]),
        .O(TransapdpEn));
  FDCE Transapdp_reg
       (.C(SWCLKTCK),
        .CE(1'b1),
        .CLR(\Buswdatai_cdc_check_reg[12]_0 ),
        .D(Transapdp_i_1_n_0),
        .Q(Transapdp));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[0]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[15] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [0]),
        .O(TrncntD[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[10]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[25] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [10]),
        .O(TrncntD[10]));
  LUT6 #(
    .INIT(64'h10FF100010001000)) 
    \Trncnt_cdc_check[11]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[0] ),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(DPacc),
        .I4(Busreqi),
        .I5(BusackT),
        .O(TrncntEn));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[11]_i_2 
       (.I0(\JTAGsdr_reg_n_0_[26] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [11]),
        .O(TrncntD[11]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[1]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[16] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [1]),
        .O(TrncntD[1]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[2]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[17] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [2]),
        .O(TrncntD[2]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[3]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[18] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [3]),
        .O(TrncntD[3]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[4]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[19] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [4]),
        .O(TrncntD[4]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[5]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[20] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [5]),
        .O(TrncntD[5]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[6]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[21] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [6]),
        .O(TrncntD[6]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[7]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[22] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [7]),
        .O(TrncntD[7]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[8]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[23] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [8]),
        .O(TrncntD[8]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Trncnt_cdc_check[9]_i_1 
       (.I0(\JTAGsdr_reg_n_0_[24] ),
        .I1(DPacc),
        .I2(\Trncnt_cdc_check_reg[11]_1 [9]),
        .O(TrncntD[9]));
  FDCE \Trncnt_cdc_check_reg[0] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[0]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [0]));
  FDCE \Trncnt_cdc_check_reg[10] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[10]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [10]));
  FDCE \Trncnt_cdc_check_reg[11] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[11]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [11]));
  FDCE \Trncnt_cdc_check_reg[1] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[1]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [1]));
  FDCE \Trncnt_cdc_check_reg[2] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[2]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [2]));
  FDCE \Trncnt_cdc_check_reg[3] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[3]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [3]));
  FDCE \Trncnt_cdc_check_reg[4] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[4]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [4]));
  FDCE \Trncnt_cdc_check_reg[5] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[5]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [5]));
  FDCE \Trncnt_cdc_check_reg[6] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[6]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [6]));
  FDCE \Trncnt_cdc_check_reg[7] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[7]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [7]));
  FDCE \Trncnt_cdc_check_reg[8] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[8]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [8]));
  FDCE \Trncnt_cdc_check_reg[9] 
       (.C(SWCLKTCK),
        .CE(TrncntEn),
        .CLR(RESET_INTERCONNECT),
        .D(TrncntD[9]),
        .Q(\Trncnt_cdc_check_reg[11]_0 [9]));
  FDCE \Trnmode_cdc_check_reg[0] 
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[5] ),
        .Q(JBusmode[0]));
  FDCE \Trnmode_cdc_check_reg[1] 
       (.C(SWCLKTCK),
        .CE(Contdetect_i_1_n_0),
        .CLR(RESET_INTERCONNECT),
        .D(\JTAGsdr_reg_n_0_[6] ),
        .Q(JBusmode[1]));
  LUT6 #(
    .INIT(64'hBFFFAA008000AA00)) 
    \uDAPAhbApSlv/BdAccess_cdc_check_i_1 
       (.I0(\DPaddr_reg[1]_1 ),
        .I1(AhbRdWr_cdc_check_reg),
        .I2(JBusaddr[4]),
        .I3(BdAccess_cdc_check_reg),
        .I4(DapAbortReg0),
        .I5(BdAccess_cdc_check),
        .O(\FSM_sequential_APBcurr_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \uDAPAhbApSlv/BdReg_cdc_check[0]_i_1 
       (.I0(JBusaddr[2]),
        .I1(JBusaddr[4]),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\BdReg_cdc_check[1]_i_2_n_0 ),
        .I4(BdReg_cdc_check[0]),
        .O(\DPaddr_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \uDAPAhbApSlv/BdReg_cdc_check[1]_i_1 
       (.I0(JBusaddr[3]),
        .I1(JBusaddr[4]),
        .I2(AhbRdWr_cdc_check_reg),
        .I3(\BdReg_cdc_check[1]_i_2_n_0 ),
        .I4(BdReg_cdc_check[1]),
        .O(\DPaddr_reg[1]_2 ));
endmodule

(* ORIG_REF_NAME = "DAPSWJDP" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPSWJDP
   (RESET_INTERCONNECT,
    TDO,
    nTDOEN,
    \FSM_sequential_APBcurr_reg[0] ,
    APBcurr,
    AhbTrInProg_reg,
    DAPWRITE,
    \FSM_sequential_APBcurr_reg[1] ,
    E,
    \APsel_reg[4] ,
    \TaReg_cdc_check_reg[31] ,
    \DPaddr_reg[0] ,
    \FSM_sequential_APBcurr_reg[1]_0 ,
    AhbTrInProg_reg_0,
    \APbanksel_reg[4] ,
    DapAbortReg_reg,
    \DPaddr_reg[0]_0 ,
    \DPaddr_reg[1] ,
    AhbTrReq,
    \FSM_sequential_APBcurr_reg[1]_1 ,
    \FSM_sequential_APBcurr_reg[1]_2 ,
    \FSM_sequential_APBcurr_reg[0]_0 ,
    \DPaddr_reg[1]_0 ,
    BusabortD,
    \FSM_sequential_APBcurr_reg[1]_3 ,
    JTAGTOP,
    \FSM_sequential_APBcurr_reg[1]_4 ,
    \PackCtr_reg[1] ,
    \FSM_sequential_APBcurr_reg[1]_5 ,
    \DPaddr_reg[1]_1 ,
    \DPaddr_reg[0]_1 ,
    SWCLKTCK,
    sync_reg_reg,
    TCKn,
    TDOeni_reg_inv,
    HCLK,
    sync_reg_reg_0,
    DBGRESETn,
    \PackCtr_reg[1]_0 ,
    DapAbortReg0,
    AhbTrInProg,
    \DAPRDATA_reg[30] ,
    \DAPRDATA_reg[31] ,
    Q,
    SpidEnSync,
    AhbErrRespS,
    \PackCtr_reg[1]_1 ,
    \FSM_sequential_CurState_reg[1] ,
    NextTaReg1,
    DapAbortReg,
    TDI,
    SWDITMS,
    DAPSLVERRCM1,
    DAPREADYCM1,
    DAPRDATACM1,
    nTRST,
    \PackCtr_reg[1]_2 ,
    NextPackCtr,
    \PackCtr_reg[1]_3 ,
    BdAccess_cdc_check_reg,
    BdAccess_cdc_check,
    BdReg_cdc_check,
    \FSM_sequential_APBcurr_reg[0]_1 ,
    D,
    \Rdbuff_cdc_check_reg[20] );
  output RESET_INTERCONNECT;
  output TDO;
  output nTDOEN;
  output \FSM_sequential_APBcurr_reg[0] ;
  output [1:0]APBcurr;
  output AhbTrInProg_reg;
  output DAPWRITE;
  output \FSM_sequential_APBcurr_reg[1] ;
  output [0:0]E;
  output \APsel_reg[4] ;
  output [25:0]\TaReg_cdc_check_reg[31] ;
  output \DPaddr_reg[0] ;
  output \FSM_sequential_APBcurr_reg[1]_0 ;
  output [1:0]AhbTrInProg_reg_0;
  output \APbanksel_reg[4] ;
  output DapAbortReg_reg;
  output \DPaddr_reg[0]_0 ;
  output \DPaddr_reg[1] ;
  output AhbTrReq;
  output [9:0]\FSM_sequential_APBcurr_reg[1]_1 ;
  output [0:0]\FSM_sequential_APBcurr_reg[1]_2 ;
  output \FSM_sequential_APBcurr_reg[0]_0 ;
  output \DPaddr_reg[1]_0 ;
  output BusabortD;
  output \FSM_sequential_APBcurr_reg[1]_3 ;
  output JTAGTOP;
  output [31:0]\FSM_sequential_APBcurr_reg[1]_4 ;
  output \PackCtr_reg[1] ;
  output \FSM_sequential_APBcurr_reg[1]_5 ;
  output \DPaddr_reg[1]_1 ;
  output \DPaddr_reg[0]_1 ;
  input SWCLKTCK;
  input sync_reg_reg;
  input TCKn;
  input TDOeni_reg_inv;
  input HCLK;
  input sync_reg_reg_0;
  input DBGRESETn;
  input \PackCtr_reg[1]_0 ;
  input DapAbortReg0;
  input AhbTrInProg;
  input [9:0]\DAPRDATA_reg[30] ;
  input [25:0]\DAPRDATA_reg[31] ;
  input [25:0]Q;
  input SpidEnSync;
  input AhbErrRespS;
  input \PackCtr_reg[1]_1 ;
  input \FSM_sequential_CurState_reg[1] ;
  input [9:0]NextTaReg1;
  input DapAbortReg;
  input TDI;
  input SWDITMS;
  input DAPSLVERRCM1;
  input DAPREADYCM1;
  input [31:0]DAPRDATACM1;
  input nTRST;
  input \PackCtr_reg[1]_2 ;
  input [0:0]NextPackCtr;
  input [0:0]\PackCtr_reg[1]_3 ;
  input BdAccess_cdc_check_reg;
  input BdAccess_cdc_check;
  input [1:0]BdReg_cdc_check;
  input \FSM_sequential_APBcurr_reg[0]_1 ;
  input [31:0]D;
  input \Rdbuff_cdc_check_reg[20] ;

  wire [1:0]APBcurr;
  wire \APbanksel_reg[4] ;
  wire \APsel_reg[4] ;
  wire AhbErrRespS;
  wire AhbTrInProg;
  wire AhbTrInProg_reg;
  wire [1:0]AhbTrInProg_reg_0;
  wire AhbTrReq;
  wire BdAccess_cdc_check;
  wire BdAccess_cdc_check_reg;
  wire [1:0]BdReg_cdc_check;
  wire Busabort;
  wire BusabortD;
  wire Busack;
  wire BusackT;
  wire Buscmp;
  wire [11:0]Busendcnt_0;
  wire Buserror;
  wire [31:0]Busrdata_0;
  wire Busreq;
  wire BusreqD;
  wire CDBGPWRUPREQ;
  wire CSYSPWRUPREQ;
  wire CdbgpwrupackS;
  wire CsyspwrupackS;
  wire [31:0]D;
  wire DAPABORT;
  wire [5:5]DAPADDR;
  wire [31:0]DAPRDATACM1;
  wire [9:0]\DAPRDATA_reg[30] ;
  wire [25:0]\DAPRDATA_reg[31] ;
  wire DAPREADYCM1;
  wire DAPSLVERRCM1;
  wire DAPWRITE;
  wire DBGRESETn;
  wire \DPaddr_reg[0] ;
  wire \DPaddr_reg[0]_0 ;
  wire \DPaddr_reg[0]_1 ;
  wire \DPaddr_reg[1] ;
  wire \DPaddr_reg[1]_0 ;
  wire \DPaddr_reg[1]_1 ;
  wire DapAbortReg;
  wire DapAbortReg0;
  wire DapAbortReg_reg;
  wire [0:0]E;
  wire \FSM_sequential_APBcurr_reg[0] ;
  wire \FSM_sequential_APBcurr_reg[0]_0 ;
  wire \FSM_sequential_APBcurr_reg[0]_1 ;
  wire \FSM_sequential_APBcurr_reg[1] ;
  wire \FSM_sequential_APBcurr_reg[1]_0 ;
  wire [9:0]\FSM_sequential_APBcurr_reg[1]_1 ;
  wire [0:0]\FSM_sequential_APBcurr_reg[1]_2 ;
  wire \FSM_sequential_APBcurr_reg[1]_3 ;
  wire [31:0]\FSM_sequential_APBcurr_reg[1]_4 ;
  wire \FSM_sequential_APBcurr_reg[1]_5 ;
  wire \FSM_sequential_CurState_reg[1] ;
  wire HCLK;
  wire JBusabort;
  wire [5:5]JBusaddr;
  wire JBusreq;
  wire [11:0]JBustrncnt;
  wire [31:0]JBuswdata;
  wire JCDbgPwrUpReq;
  wire JCSysPwrUpReq;
  wire JTAGTOP;
  wire [0:0]NextPackCtr;
  wire [9:0]NextTaReg1;
  wire \PackCtr_reg[1] ;
  wire \PackCtr_reg[1]_0 ;
  wire \PackCtr_reg[1]_1 ;
  wire \PackCtr_reg[1]_2 ;
  wire [0:0]\PackCtr_reg[1]_3 ;
  wire [25:0]Q;
  wire RESET_INTERCONNECT;
  wire RdbuffEn;
  wire \Rdbuff_cdc_check_reg[20] ;
  wire SWCLKTCK;
  wire SWDITMS;
  wire SpidEnSync;
  wire TCKn;
  wire TDI;
  wire TDO;
  wire TDOeni_reg_inv;
  wire [25:0]\TaReg_cdc_check_reg[31] ;
  wire nTDOEN;
  wire nTRST;
  wire sync_reg_reg;
  wire sync_reg_reg_0;
  wire uDAPDpApbIf_n_17;
  wire uDAPDpApbIf_n_18;
  wire uDAPDpApbIf_n_53;
  wire uDAPJtagDpProtocol_n_104;
  wire uDAPJtagDpProtocol_n_110;

  m1_for_arty_a7_cm1_ecu_0_0_DAPSwDpApbIf uDAPDpApbIf
       (.AhbTrInProg(AhbTrInProg),
        .Busack(Busack),
        .Busacki_cdc_check_reg_0(sync_reg_reg_0),
        .Buscmp(Buscmp),
        .Buscmpi_cdc_check_reg_0(uDAPJtagDpProtocol_n_110),
        .Buscmpi_cdc_check_reg_1(sync_reg_reg),
        .\Buscnt_cdc_check_reg[0]_0 (BusabortD),
        .\Buscnt_cdc_check_reg[11]_0 (JBustrncnt),
        .\Buscnt_cdc_check_reg[3]_0 (uDAPDpApbIf_n_18),
        .Buserror(Buserror),
        .Buserrori_cdc_check_reg_0(\APsel_reg[4] ),
        .BusreqD(BusreqD),
        .D(D),
        .DAPABORT(DAPABORT),
        .DAPADDR(DAPADDR),
        .DAPREADYCM1(DAPREADYCM1),
        .DAPSLVERRCM1(DAPSLVERRCM1),
        .DapAbortReg(DapAbortReg),
        .DapAbortReg_reg(DapAbortReg_reg),
        .E(RdbuffEn),
        .\FSM_sequential_APBcurr_reg[0]_0 (APBcurr[0]),
        .\FSM_sequential_APBcurr_reg[0]_1 (uDAPDpApbIf_n_17),
        .\FSM_sequential_APBcurr_reg[0]_2 (uDAPDpApbIf_n_53),
        .\FSM_sequential_APBcurr_reg[0]_3 (\FSM_sequential_APBcurr_reg[0]_1 ),
        .\FSM_sequential_APBcurr_reg[0]_4 (RESET_INTERCONNECT),
        .\FSM_sequential_APBcurr_reg[1]_0 (APBcurr[1]),
        .\FSM_sequential_APBcurr_reg[1]_1 (\FSM_sequential_APBcurr_reg[1]_4 ),
        .\FSM_sequential_APBcurr_reg[1]_2 (uDAPJtagDpProtocol_n_104),
        .\FSM_sequential_CurState[0]_i_5 (JBusaddr),
        .HCLK(HCLK),
        .Q(Busendcnt_0),
        .\Rdbuff_cdc_check_reg[20]_0 (\Rdbuff_cdc_check_reg[20] ),
        .\Rdbuff_cdc_check_reg[31]_0 (Busrdata_0),
        .\TaReg_cdc_check_reg[31] (JBuswdata));
  m1_for_arty_a7_cm1_ecu_0_0_DAPDpApbSync uDAPDpApbSync
       (.Busabort(Busabort),
        .BusabortD(BusabortD),
        .Busreq(Busreq),
        .BusreqD(BusreqD),
        .HCLK(HCLK),
        .sync_reg_reg(sync_reg_reg_0));
  m1_for_arty_a7_cm1_ecu_0_0_DAPDpIMux uDAPDpIMux
       (.Busabort(Busabort),
        .Busreq(Busreq),
        .Busreq_cdc_check_reg_0(sync_reg_reg_0),
        .CDBGPWRUPREQ(CDBGPWRUPREQ),
        .CDBGPWRUPREQ_reg_0(sync_reg_reg),
        .CSYSPWRUPREQ(CSYSPWRUPREQ),
        .I88(JCSysPwrUpReq),
        .JCDbgPwrUpReq(JCDbgPwrUpReq),
        .NextBusabort(JBusabort),
        .NextBusreq(JBusreq),
        .SWCLKTCK(SWCLKTCK));
  m1_for_arty_a7_cm1_ecu_0_0_DAPJtagDpProtocol uDAPJtagDpProtocol
       (.\APbanksel_reg[4]_0 (\APbanksel_reg[4] ),
        .\APsel_reg[4]_0 (\APsel_reg[4] ),
        .AhbErrRespS(AhbErrRespS),
        .AhbRdWr_cdc_check_reg(APBcurr[1]),
        .AhbTrInProg(AhbTrInProg),
        .AhbTrInProg_reg(AhbTrInProg_reg),
        .AhbTrInProg_reg_0(AhbTrInProg_reg_0),
        .AhbTrReq(AhbTrReq),
        .BdAccess_cdc_check(BdAccess_cdc_check),
        .BdAccess_cdc_check_reg(BdAccess_cdc_check_reg),
        .BdReg_cdc_check(BdReg_cdc_check),
        .BusackT(BusackT),
        .Buscmp(Buscmp),
        .Buserror(Buserror),
        .\Buswdatai_cdc_check_reg[12]_0 (sync_reg_reg),
        .\Buswdatai_cdc_check_reg[31]_0 (JBuswdata),
        .CdbgpwrupackS(CdbgpwrupackS),
        .\CswReg_cdc_check_reg[9] (APBcurr[0]),
        .CsyspwrupackS(CsyspwrupackS),
        .DAPABORT(DAPABORT),
        .DAPADDR(DAPADDR),
        .DAPRDATACM1(DAPRDATACM1),
        .\DAPRDATA_reg[30] (\DAPRDATA_reg[30] ),
        .\DAPRDATA_reg[31] (\DAPRDATA_reg[31] ),
        .\DAPRDATA_reg[31]_0 (Q),
        .DBGRESETn(DBGRESETn),
        .\DPaddr_reg[0]_0 (\DPaddr_reg[0] ),
        .\DPaddr_reg[0]_1 (\DPaddr_reg[0]_0 ),
        .\DPaddr_reg[0]_2 (\DPaddr_reg[0]_1 ),
        .\DPaddr_reg[1]_0 (\DPaddr_reg[1] ),
        .\DPaddr_reg[1]_1 (\DPaddr_reg[1]_0 ),
        .\DPaddr_reg[1]_2 (\DPaddr_reg[1]_1 ),
        .DapAbortReg0(DapAbortReg0),
        .E(E),
        .\FSM_sequential_APBcurr_reg[0] (\FSM_sequential_APBcurr_reg[0] ),
        .\FSM_sequential_APBcurr_reg[0]_0 (\FSM_sequential_APBcurr_reg[0]_0 ),
        .\FSM_sequential_APBcurr_reg[1] (\FSM_sequential_APBcurr_reg[1] ),
        .\FSM_sequential_APBcurr_reg[1]_0 (\FSM_sequential_APBcurr_reg[1]_0 ),
        .\FSM_sequential_APBcurr_reg[1]_1 (\FSM_sequential_APBcurr_reg[1]_1 ),
        .\FSM_sequential_APBcurr_reg[1]_2 (\FSM_sequential_APBcurr_reg[1]_2 ),
        .\FSM_sequential_APBcurr_reg[1]_3 (\FSM_sequential_APBcurr_reg[1]_3 ),
        .\FSM_sequential_APBcurr_reg[1]_4 (RdbuffEn),
        .\FSM_sequential_APBcurr_reg[1]_5 (\FSM_sequential_APBcurr_reg[1]_5 ),
        .\FSM_sequential_APBcurr_reg[1]_6 (uDAPDpApbIf_n_18),
        .\FSM_sequential_CurState[0]_i_3 (uDAPDpApbIf_n_53),
        .\FSM_sequential_CurState_reg[1] (\FSM_sequential_CurState_reg[1] ),
        .Facerdycdri_reg_0(sync_reg_reg_0),
        .I88(JCSysPwrUpReq),
        .JCDbgPwrUpReq(JCDbgPwrUpReq),
        .JTAGTOP(JTAGTOP),
        .\JTAGsdr[34]_i_3_0 (Busrdata_0),
        .NextBusabort(JBusabort),
        .NextBusreq(JBusreq),
        .NextPackCtr(NextPackCtr),
        .NextTaReg1(NextTaReg1),
        .\PackCtr_reg[1] (\PackCtr_reg[1] ),
        .\PackCtr_reg[1]_0 (\PackCtr_reg[1]_0 ),
        .\PackCtr_reg[1]_1 (DapAbortReg_reg),
        .\PackCtr_reg[1]_2 (\PackCtr_reg[1]_1 ),
        .\PackCtr_reg[1]_3 (\PackCtr_reg[1]_2 ),
        .\PackCtr_reg[1]_4 (\PackCtr_reg[1]_3 ),
        .Q(JBusaddr),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .\Rdbuff_cdc_check_reg[31] (uDAPDpApbIf_n_17),
        .SWCLKTCK(SWCLKTCK),
        .SWDITMS(SWDITMS),
        .SpidEnSync(SpidEnSync),
        .TCKn(TCKn),
        .TDI(TDI),
        .TDO(TDO),
        .TDOeni_reg_inv_0(TDOeni_reg_inv),
        .\TaReg_cdc_check_reg[31] (\TaReg_cdc_check_reg[31] ),
        .\Trncnt_cdc_check_reg[11]_0 (JBustrncnt),
        .\Trncnt_cdc_check_reg[11]_1 (Busendcnt_0),
        .\Trnmode_cdc_check_reg[0]_0 (DAPWRITE),
        .\Trnmode_cdc_check_reg[0]_1 (uDAPJtagDpProtocol_n_110),
        .\Trnmode_cdc_check_reg[1]_0 (uDAPJtagDpProtocol_n_104),
        .nTDOEN(nTDOEN),
        .nTRST(nTRST));
  m1_for_arty_a7_cm1_ecu_0_0_DAPSwDpSync uDAPSwDpSync
       (.Busack(Busack),
        .BusackT(BusackT),
        .CDBGPWRUPACK(CDBGPWRUPREQ),
        .CSYSPWRUPACK(CSYSPWRUPREQ),
        .CdbgpwrupackS(CdbgpwrupackS),
        .CsyspwrupackS(CsyspwrupackS),
        .SWCLKTCK(SWCLKTCK),
        .sync_reg_reg(sync_reg_reg_0),
        .sync_reg_reg_0(sync_reg_reg));
endmodule

(* ORIG_REF_NAME = "DAPSwDpApbIf" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPSwDpApbIf
   (Buscmp,
    Q,
    Busack,
    DapAbortReg_reg,
    \FSM_sequential_APBcurr_reg[0]_0 ,
    \FSM_sequential_APBcurr_reg[1]_0 ,
    \FSM_sequential_APBcurr_reg[0]_1 ,
    \Buscnt_cdc_check_reg[3]_0 ,
    DAPABORT,
    DAPADDR,
    \FSM_sequential_APBcurr_reg[1]_1 ,
    \FSM_sequential_APBcurr_reg[0]_2 ,
    \Rdbuff_cdc_check_reg[31]_0 ,
    Buserror,
    Buscmpi_cdc_check_reg_0,
    HCLK,
    Buscmpi_cdc_check_reg_1,
    Busacki_cdc_check_reg_0,
    DapAbortReg,
    AhbTrInProg,
    \Buscnt_cdc_check_reg[0]_0 ,
    \Buscnt_cdc_check_reg[11]_0 ,
    \FSM_sequential_APBcurr_reg[1]_2 ,
    BusreqD,
    Buserrori_cdc_check_reg_0,
    DAPSLVERRCM1,
    DAPREADYCM1,
    \FSM_sequential_CurState[0]_i_5 ,
    \TaReg_cdc_check_reg[31] ,
    \FSM_sequential_APBcurr_reg[0]_3 ,
    \FSM_sequential_APBcurr_reg[0]_4 ,
    E,
    D,
    \Rdbuff_cdc_check_reg[20]_0 );
  output Buscmp;
  output [11:0]Q;
  output Busack;
  output DapAbortReg_reg;
  output \FSM_sequential_APBcurr_reg[0]_0 ;
  output \FSM_sequential_APBcurr_reg[1]_0 ;
  output \FSM_sequential_APBcurr_reg[0]_1 ;
  output \Buscnt_cdc_check_reg[3]_0 ;
  output DAPABORT;
  output [0:0]DAPADDR;
  output [31:0]\FSM_sequential_APBcurr_reg[1]_1 ;
  output \FSM_sequential_APBcurr_reg[0]_2 ;
  output [31:0]\Rdbuff_cdc_check_reg[31]_0 ;
  output Buserror;
  input Buscmpi_cdc_check_reg_0;
  input HCLK;
  input Buscmpi_cdc_check_reg_1;
  input Busacki_cdc_check_reg_0;
  input DapAbortReg;
  input AhbTrInProg;
  input \Buscnt_cdc_check_reg[0]_0 ;
  input [11:0]\Buscnt_cdc_check_reg[11]_0 ;
  input \FSM_sequential_APBcurr_reg[1]_2 ;
  input BusreqD;
  input Buserrori_cdc_check_reg_0;
  input DAPSLVERRCM1;
  input DAPREADYCM1;
  input [0:0]\FSM_sequential_CurState[0]_i_5 ;
  input [31:0]\TaReg_cdc_check_reg[31] ;
  input \FSM_sequential_APBcurr_reg[0]_3 ;
  input \FSM_sequential_APBcurr_reg[0]_4 ;
  input [0:0]E;
  input [31:0]D;
  input \Rdbuff_cdc_check_reg[20]_0 ;

  wire AhbTrInProg;
  wire Busack;
  wire BusackDi;
  wire Busacki_cdc_check_reg_0;
  wire Buscmp;
  wire Buscmpi_cdc_check_reg_0;
  wire Buscmpi_cdc_check_reg_1;
  wire [11:0]BuscntD;
  wire [11:1]BuscntD0;
  wire BuscntD0_carry__0_i_1_n_0;
  wire BuscntD0_carry__0_i_2_n_0;
  wire BuscntD0_carry__0_i_3_n_0;
  wire BuscntD0_carry__0_i_4_n_0;
  wire BuscntD0_carry__0_n_0;
  wire BuscntD0_carry__0_n_1;
  wire BuscntD0_carry__0_n_2;
  wire BuscntD0_carry__0_n_3;
  wire BuscntD0_carry__1_i_1_n_0;
  wire BuscntD0_carry__1_i_2_n_0;
  wire BuscntD0_carry__1_i_3_n_0;
  wire BuscntD0_carry__1_n_2;
  wire BuscntD0_carry__1_n_3;
  wire BuscntD0_carry_i_1_n_0;
  wire BuscntD0_carry_i_2_n_0;
  wire BuscntD0_carry_i_3_n_0;
  wire BuscntD0_carry_i_4_n_0;
  wire BuscntD0_carry_n_0;
  wire BuscntD0_carry_n_1;
  wire BuscntD0_carry_n_2;
  wire BuscntD0_carry_n_3;
  wire BuscntEn;
  wire \Buscnt_cdc_check[11]_i_4_n_0 ;
  wire \Buscnt_cdc_check_reg[0]_0 ;
  wire [11:0]\Buscnt_cdc_check_reg[11]_0 ;
  wire \Buscnt_cdc_check_reg[3]_0 ;
  wire Buserror;
  wire Buserrori_cdc_check_i_1_n_0;
  wire Buserrori_cdc_check_reg_0;
  wire BusreqD;
  wire [31:0]D;
  wire DAPABORT;
  wire [0:0]DAPADDR;
  wire DAPREADYCM1;
  wire DAPSLVERRCM1;
  wire DapAbortReg;
  wire DapAbortReg_reg;
  wire [0:0]E;
  wire \FSM_sequential_APBcurr[0]_i_1_n_0 ;
  wire \FSM_sequential_APBcurr[1]_i_1_n_0 ;
  wire \FSM_sequential_APBcurr[1]_i_3_n_0 ;
  wire \FSM_sequential_APBcurr[1]_i_6_n_0 ;
  wire \FSM_sequential_APBcurr[1]_i_7_n_0 ;
  wire \FSM_sequential_APBcurr_reg[0]_0 ;
  wire \FSM_sequential_APBcurr_reg[0]_1 ;
  wire \FSM_sequential_APBcurr_reg[0]_2 ;
  wire \FSM_sequential_APBcurr_reg[0]_3 ;
  wire \FSM_sequential_APBcurr_reg[0]_4 ;
  wire \FSM_sequential_APBcurr_reg[1]_0 ;
  wire [31:0]\FSM_sequential_APBcurr_reg[1]_1 ;
  wire \FSM_sequential_APBcurr_reg[1]_2 ;
  wire [0:0]\FSM_sequential_CurState[0]_i_5 ;
  wire HCLK;
  wire [11:0]Q;
  wire \Rdbuff_cdc_check_reg[20]_0 ;
  wire [31:0]\Rdbuff_cdc_check_reg[31]_0 ;
  wire [31:0]\TaReg_cdc_check_reg[31] ;
  wire [3:2]NLW_BuscntD0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_BuscntD0_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AhbWrData_cdc_check[2]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [2]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AhbWrData_cdc_check[3]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [3]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AhbWrData_cdc_check[6]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [6]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AhbWrData_cdc_check[7]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [7]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AhbWrData_cdc_check[8]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [8]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AhbWrData_cdc_check[9]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [9]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h04)) 
    Busacki_cdc_check_i_1
       (.I0(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I1(BusreqD),
        .I2(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(BusackDi));
  FDCE Busacki_cdc_check_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(Busacki_cdc_check_reg_0),
        .D(BusackDi),
        .Q(Busack));
  FDCE Buscmpi_cdc_check_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(Buscmpi_cdc_check_reg_1),
        .D(Buscmpi_cdc_check_reg_0),
        .Q(Buscmp));
  CARRY4 BuscntD0_carry
       (.CI(1'b0),
        .CO({BuscntD0_carry_n_0,BuscntD0_carry_n_1,BuscntD0_carry_n_2,BuscntD0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(BuscntD0[4:1]),
        .S({BuscntD0_carry_i_1_n_0,BuscntD0_carry_i_2_n_0,BuscntD0_carry_i_3_n_0,BuscntD0_carry_i_4_n_0}));
  CARRY4 BuscntD0_carry__0
       (.CI(BuscntD0_carry_n_0),
        .CO({BuscntD0_carry__0_n_0,BuscntD0_carry__0_n_1,BuscntD0_carry__0_n_2,BuscntD0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(BuscntD0[8:5]),
        .S({BuscntD0_carry__0_i_1_n_0,BuscntD0_carry__0_i_2_n_0,BuscntD0_carry__0_i_3_n_0,BuscntD0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry__0_i_1
       (.I0(Q[8]),
        .O(BuscntD0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry__0_i_2
       (.I0(Q[7]),
        .O(BuscntD0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry__0_i_3
       (.I0(Q[6]),
        .O(BuscntD0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry__0_i_4
       (.I0(Q[5]),
        .O(BuscntD0_carry__0_i_4_n_0));
  CARRY4 BuscntD0_carry__1
       (.CI(BuscntD0_carry__0_n_0),
        .CO({NLW_BuscntD0_carry__1_CO_UNCONNECTED[3:2],BuscntD0_carry__1_n_2,BuscntD0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[10:9]}),
        .O({NLW_BuscntD0_carry__1_O_UNCONNECTED[3],BuscntD0[11:9]}),
        .S({1'b0,BuscntD0_carry__1_i_1_n_0,BuscntD0_carry__1_i_2_n_0,BuscntD0_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry__1_i_1
       (.I0(Q[11]),
        .O(BuscntD0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry__1_i_2
       (.I0(Q[10]),
        .O(BuscntD0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry__1_i_3
       (.I0(Q[9]),
        .O(BuscntD0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry_i_1
       (.I0(Q[4]),
        .O(BuscntD0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry_i_2
       (.I0(Q[3]),
        .O(BuscntD0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry_i_3
       (.I0(Q[2]),
        .O(BuscntD0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BuscntD0_carry_i_4
       (.I0(Q[1]),
        .O(BuscntD0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8888888888888F88)) 
    \Buscnt_cdc_check[0]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [0]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(Q[0]),
        .O(BuscntD[0]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[10]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [10]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[10]),
        .O(BuscntD[10]));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \Buscnt_cdc_check[11]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(BusreqD),
        .I2(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I3(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(\FSM_sequential_APBcurr_reg[0]_1 ),
        .O(BuscntEn));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[11]_i_2 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [11]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[11]),
        .O(BuscntD[11]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \Buscnt_cdc_check[11]_i_3 
       (.I0(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I1(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I2(Buserrori_cdc_check_reg_0),
        .I3(DAPREADYCM1),
        .O(\FSM_sequential_APBcurr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Buscnt_cdc_check[11]_i_4 
       (.I0(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I1(BusreqD),
        .I2(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\Buscnt_cdc_check[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[1]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [1]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[1]),
        .O(BuscntD[1]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[2]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [2]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[2]),
        .O(BuscntD[2]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[3]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [3]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[3]),
        .O(BuscntD[3]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[4]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [4]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[4]),
        .O(BuscntD[4]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[5]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [5]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[5]),
        .O(BuscntD[5]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[6]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [6]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[6]),
        .O(BuscntD[6]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[7]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [7]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[7]),
        .O(BuscntD[7]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[8]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [8]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[8]),
        .O(BuscntD[8]));
  LUT6 #(
    .INIT(64'h88888F8888888888)) 
    \Buscnt_cdc_check[9]_i_1 
       (.I0(\Buscnt_cdc_check[11]_i_4_n_0 ),
        .I1(\Buscnt_cdc_check_reg[11]_0 [9]),
        .I2(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_1 ),
        .I4(\Buscnt_cdc_check_reg[0]_0 ),
        .I5(BuscntD0[9]),
        .O(BuscntD[9]));
  FDCE \Buscnt_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[0]),
        .Q(Q[0]));
  FDCE \Buscnt_cdc_check_reg[10] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[10]),
        .Q(Q[10]));
  FDCE \Buscnt_cdc_check_reg[11] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[11]),
        .Q(Q[11]));
  FDCE \Buscnt_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[1]),
        .Q(Q[1]));
  FDCE \Buscnt_cdc_check_reg[2] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[2]),
        .Q(Q[2]));
  FDCE \Buscnt_cdc_check_reg[3] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[3]),
        .Q(Q[3]));
  FDCE \Buscnt_cdc_check_reg[4] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[4]),
        .Q(Q[4]));
  FDCE \Buscnt_cdc_check_reg[5] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[5]),
        .Q(Q[5]));
  FDCE \Buscnt_cdc_check_reg[6] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[6]),
        .Q(Q[6]));
  FDCE \Buscnt_cdc_check_reg[7] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[7]),
        .Q(Q[7]));
  FDCE \Buscnt_cdc_check_reg[8] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[8]),
        .Q(Q[8]));
  FDCE \Buscnt_cdc_check_reg[9] 
       (.C(HCLK),
        .CE(BuscntEn),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(BuscntD[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hF3F3FFF700000800)) 
    Buserrori_cdc_check_i_1
       (.I0(DAPREADYCM1),
        .I1(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I2(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I3(DAPSLVERRCM1),
        .I4(Buserrori_cdc_check_reg_0),
        .I5(Buserror),
        .O(Buserrori_cdc_check_i_1_n_0));
  FDCE Buserrori_cdc_check_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(Buserrori_cdc_check_i_1_n_0),
        .Q(Buserror));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[0]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [0]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[1]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [1]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[2]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [4]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[3]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [5]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[4]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [24]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[5]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [25]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[6]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [26]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[7]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [27]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[8]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [28]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CswReg_cdc_check[9]_i_2 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [30]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h20)) 
    DAPSLVERR_i_4
       (.I0(\Buscnt_cdc_check_reg[0]_0 ),
        .I1(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I2(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(DAPABORT));
  LUT6 #(
    .INIT(64'h0000FFFF010100FF)) 
    \FSM_sequential_APBcurr[0]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I1(\FSM_sequential_APBcurr[1]_i_3_n_0 ),
        .I2(\FSM_sequential_APBcurr_reg[0]_3 ),
        .I3(BusreqD),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I5(\FSM_sequential_APBcurr_reg[0]_0 ),
        .O(\FSM_sequential_APBcurr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00F1F10000)) 
    \FSM_sequential_APBcurr[1]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_2 ),
        .I1(\FSM_sequential_APBcurr[1]_i_3_n_0 ),
        .I2(\FSM_sequential_APBcurr_reg[0]_3 ),
        .I3(BusreqD),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I5(\FSM_sequential_APBcurr_reg[0]_0 ),
        .O(\FSM_sequential_APBcurr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_sequential_APBcurr[1]_i_3 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I2(\Buscnt_cdc_check_reg[0]_0 ),
        .I3(Buserrori_cdc_check_reg_0),
        .I4(DAPSLVERRCM1),
        .O(\FSM_sequential_APBcurr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_APBcurr[1]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\FSM_sequential_APBcurr[1]_i_6_n_0 ),
        .I5(\FSM_sequential_APBcurr[1]_i_7_n_0 ),
        .O(\Buscnt_cdc_check_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_APBcurr[1]_i_6 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[5]),
        .O(\FSM_sequential_APBcurr[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_APBcurr[1]_i_7 
       (.I0(Q[9]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[10]),
        .O(\FSM_sequential_APBcurr[1]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:10,iSTATE0:01,iSTATE1:11,iSTATE2:00" *) 
  FDPE \FSM_sequential_APBcurr_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\FSM_sequential_APBcurr[0]_i_1_n_0 ),
        .PRE(\FSM_sequential_APBcurr_reg[0]_4 ),
        .Q(\FSM_sequential_APBcurr_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:10,iSTATE0:01,iSTATE1:11,iSTATE2:00" *) 
  FDCE \FSM_sequential_APBcurr_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(\FSM_sequential_APBcurr[1]_i_1_n_0 ),
        .Q(\FSM_sequential_APBcurr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_sequential_CurState[0]_i_6 
       (.I0(Buserrori_cdc_check_reg_0),
        .I1(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I2(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(\FSM_sequential_APBcurr_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_CurState[0]_i_7 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\FSM_sequential_CurState[0]_i_5 ),
        .O(DAPADDR));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \PackCtr[1]_i_2 
       (.I0(DapAbortReg),
        .I1(AhbTrInProg),
        .I2(\Buscnt_cdc_check_reg[0]_0 ),
        .I3(\FSM_sequential_APBcurr_reg[0]_0 ),
        .I4(\FSM_sequential_APBcurr_reg[1]_0 ),
        .O(DapAbortReg_reg));
  FDCE \Rdbuff_cdc_check_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[0]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [0]));
  FDCE \Rdbuff_cdc_check_reg[10] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[10]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [10]));
  FDCE \Rdbuff_cdc_check_reg[11] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[11]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [11]));
  FDCE \Rdbuff_cdc_check_reg[12] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[12]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [12]));
  FDCE \Rdbuff_cdc_check_reg[13] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[13]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [13]));
  FDCE \Rdbuff_cdc_check_reg[14] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[14]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [14]));
  FDCE \Rdbuff_cdc_check_reg[15] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[15]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [15]));
  FDCE \Rdbuff_cdc_check_reg[16] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[16]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [16]));
  FDCE \Rdbuff_cdc_check_reg[17] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[17]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [17]));
  FDCE \Rdbuff_cdc_check_reg[18] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[18]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [18]));
  FDCE \Rdbuff_cdc_check_reg[19] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[19]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [19]));
  FDCE \Rdbuff_cdc_check_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[1]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [1]));
  FDCE \Rdbuff_cdc_check_reg[20] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[20]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [20]));
  FDCE \Rdbuff_cdc_check_reg[21] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[21]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [21]));
  FDCE \Rdbuff_cdc_check_reg[22] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[22]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [22]));
  FDCE \Rdbuff_cdc_check_reg[23] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[23]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [23]));
  FDCE \Rdbuff_cdc_check_reg[24] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[24]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [24]));
  FDCE \Rdbuff_cdc_check_reg[25] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[25]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [25]));
  FDCE \Rdbuff_cdc_check_reg[26] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[26]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [26]));
  FDCE \Rdbuff_cdc_check_reg[27] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[27]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [27]));
  FDCE \Rdbuff_cdc_check_reg[28] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[28]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [28]));
  FDCE \Rdbuff_cdc_check_reg[29] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[29]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [29]));
  FDCE \Rdbuff_cdc_check_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[2]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [2]));
  FDCE \Rdbuff_cdc_check_reg[30] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[30]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [30]));
  FDCE \Rdbuff_cdc_check_reg[31] 
       (.C(HCLK),
        .CE(E),
        .CLR(\FSM_sequential_APBcurr_reg[0]_4 ),
        .D(D[31]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [31]));
  FDCE \Rdbuff_cdc_check_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[3]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [3]));
  FDCE \Rdbuff_cdc_check_reg[4] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[4]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [4]));
  FDCE \Rdbuff_cdc_check_reg[5] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[5]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [5]));
  FDCE \Rdbuff_cdc_check_reg[6] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[6]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [6]));
  FDCE \Rdbuff_cdc_check_reg[7] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[7]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [7]));
  FDCE \Rdbuff_cdc_check_reg[8] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[8]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [8]));
  FDCE \Rdbuff_cdc_check_reg[9] 
       (.C(HCLK),
        .CE(E),
        .CLR(\Rdbuff_cdc_check_reg[20]_0 ),
        .D(D[9]),
        .Q(\Rdbuff_cdc_check_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[10]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [10]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[11]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [11]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[12]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [12]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[13]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [13]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[14]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [14]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[15]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [15]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[16]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [16]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[17]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [17]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[18]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [18]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[19]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [19]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[20]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [20]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[21]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [21]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[22]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [22]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[23]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [23]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[29]_i_1 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [29]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TaReg_cdc_check[31]_i_2 
       (.I0(\FSM_sequential_APBcurr_reg[1]_0 ),
        .I1(\TaReg_cdc_check_reg[31] [31]),
        .O(\FSM_sequential_APBcurr_reg[1]_1 [31]));
endmodule

(* ORIG_REF_NAME = "DAPSwDpSync" *) 
module m1_for_arty_a7_cm1_ecu_0_0_DAPSwDpSync
   (BusackT,
    CdbgpwrupackS,
    CsyspwrupackS,
    Busack,
    SWCLKTCK,
    sync_reg_reg,
    CDBGPWRUPACK,
    sync_reg_reg_0,
    CSYSPWRUPACK);
  output BusackT;
  output CdbgpwrupackS;
  output CsyspwrupackS;
  input Busack;
  input SWCLKTCK;
  input sync_reg_reg;
  input CDBGPWRUPACK;
  input sync_reg_reg_0;
  input CSYSPWRUPACK;

  wire Busack;
  wire BusackT;
  wire CDBGPWRUPACK;
  wire CSYSPWRUPACK;
  wire CdbgpwrupackS;
  wire CsyspwrupackS;
  wire SWCLKTCK;
  wire sync_reg_reg;
  wire sync_reg_reg_0;

  m1_for_arty_a7_cm1_ecu_0_0_DAPDpSync uCDBGPWRUPACK
       (.CDBGPWRUPACK(CDBGPWRUPACK),
        .CdbgpwrupackS(CdbgpwrupackS),
        .SWCLKTCK(SWCLKTCK),
        .sync_reg_reg_0(sync_reg_reg_0));
  m1_for_arty_a7_cm1_ecu_0_0_DAPDpSync_17 uCSYSPWRUPACK
       (.CSYSPWRUPACK(CSYSPWRUPACK),
        .CsyspwrupackS(CsyspwrupackS),
        .SWCLKTCK(SWCLKTCK),
        .sync_reg_reg_0(sync_reg_reg));
  m1_for_arty_a7_cm1_ecu_0_0_DAPDpSync_18 uSyncBusAck
       (.Busack(Busack),
        .BusackT(BusackT),
        .SWCLKTCK(SWCLKTCK),
        .sync_reg_reg_0(sync_reg_reg));
endmodule

(* ORIG_REF_NAME = "X_TCMDBG" *) 
module m1_for_arty_a7_cm1_ecu_0_0_X_TCMDBG
   (doutA,
    doutB,
    HCLK,
    ADDRARDADDR,
    DBGITCMADDR,
    p_1_in2_in,
    p_2_in,
    ITCMBYTEWR,
    DBGITCMBYTEWR);
  output [31:0]doutA;
  output [31:0]doutB;
  input HCLK;
  input [12:0]ADDRARDADDR;
  input [12:0]DBGITCMADDR;
  input [31:0]p_1_in2_in;
  input [31:0]p_2_in;
  input [3:0]ITCMBYTEWR;
  input [3:0]DBGITCMBYTEWR;

  wire [12:0]ADDRARDADDR;
  wire [12:0]DBGITCMADDR;
  wire [3:0]DBGITCMBYTEWR;
  wire HCLK;
  wire [3:0]ITCMBYTEWR;
  wire [31:0]doutA;
  wire [31:0]doutB;
  wire [31:0]p_1_in2_in;
  wire [31:0]p_2_in;
  wire \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03201FE1C47D8C10777777777777777777777777777777F5D100D0000000FD50),
    .INIT_01(256'h101565E47F8A1580050023090DAB9DA0D44D39D93178380F2C07B31FB0280000),
    .INIT_02(256'hD81353FB81A5181865289061B80050E57C1595540103138551080F80CF438058),
    .INIT_03(256'hE410099590A100349A0183C100D0F138C58A15021802B02743DC598015294A00),
    .INIT_04(256'hA4B8081284CE01189118910080080880112215EEE440082008F150F94FCD0181),
    .INIT_05(256'h2B65DF15B0A418F00780436F00980FF25A4001905F01109710115010F00F4207),
    .INIT_06(256'h351108419FF9310F0C88F4310F90A010F800F421F94F94007F801100A82420F0),
    .INIT_07(256'h148100030035507258308401E8800051910108800403046D0700925CE088EE50),
    .INIT_08(256'h001FB0384F1C0664124E06882205008B76009DE80804FE00F282431348028B01),
    .INIT_09(256'h01AC51D4EF28901F48B10004209381349A990002802110090100398E21088020),
    .INIT_0A(256'h10B0001B152F07349381349AD2009381349ADA0093813412CD4E0CE110F07452),
    .INIT_0B(256'h6600000061005D001EF0004B54D08DD65B01F84F808C0C810F2F100990C00021),
    .INIT_0C(256'hF08CC00F009A13D0F832C011320BB200001730A00D6F5B50110430F0B68085AE),
    .INIT_0D(256'hF0F090040D4E13718F010080F4632DC093813412CD4E070408C0B4F6FAF10C0F),
    .INIT_0E(256'h200903004C0900F010000404800A00900C370397D5D034346B83085CC830D900),
    .INIT_0F(256'h01C024F2110978C00000884018881C080884042881C080800703814081538300),
    .INIT_10(256'h3005408C8D840246BCA024D705F0A830EB24D80F202401011803000240400508),
    .INIT_11(256'hFCC0F7962450F100000F0100F000032400C40000F069550A3350000810683848),
    .INIT_12(256'h9700D0E046802265C13270A024E800000008540013511282013880A20F1D48E8),
    .INIT_13(256'h0350000E15409809000F200008099801F10004052200641033468822A6B02032),
    .INIT_14(256'hF4010F0000F054185070F817001010028121010102000012A0A04020050312F0),
    .INIT_15(256'hAF6850F08EDA0EF0D62020F8029EC5F40FC0503A87800E0EC509000899A8B8B1),
    .INIT_16(256'h89200F0F00000700806B07EC0A2400F72900C001044088042A0059B5232618F4),
    .INIT_17(256'h20305022222A22AC372A00003D2E11000C8005084891F8C700000083012855A7),
    .INIT_18(256'h1110000F01F406184CD01010102110102DC084022224222333B295523C32CCC1),
    .INIT_19(256'hC30F9CAC10EFF0D0B0A060A05198FA4EC0010008A40889008090800F4A487100),
    .INIT_1A(256'h88E85F50815F814030818020680204904A0C2CA01434920B90008100010021CA),
    .INIT_1B(256'h00508FA2156A238301304653B2E8785F803E4890588EF1583130F03130F03000),
    .INIT_1C(256'h20240F0100122200293A21B606BBB0111030222C00159C0B0000082C2043A813),
    .INIT_1D(256'h48100293133C80C03137BDBD75A002C2190004AB90000000010332760B007D02),
    .INIT_1E(256'h0FB3140EFB3706F345FE3002033B31D0F00038B0EF5430400107000200F0F111),
    .INIT_1F(256'h35032CB0A880578201CB1BB250E00144481001C5D0510F5C4284B95090780344),
    .INIT_20(256'h5888380258E8283B8700884E3410004C00C0010500300005000000194010A808),
    .INIT_21(256'h3001C130018130014130010130801D08017080110010B0840E2CB4087050873D),
    .INIT_22(256'h0046A38000843005601012111309A921215CA1400801C1300181300141300101),
    .INIT_23(256'hF00001000005070604743240E330DF5D04400000050E0046230000300F000000),
    .INIT_24(256'h5D0000800100944A0380680B8084C09804855304D588BF0004001118A208A200),
    .INIT_25(256'h02202800031201A0209201110B6223000002091303B230F8033B020FCA38023D),
    .INIT_26(256'h481036310D504371C61182C1F807D89840050672C13807184F700D41801E0400),
    .INIT_27(256'hF94983F38813C4C0100058022E0004D4C8172800020102010973008465898808),
    .INIT_28(256'h80189015F13046F0017F01D00106607201801F05D0DDF988B29F9CE00BD046F0),
    .INIT_29(256'h13000000DE84189050000E80017F01500106508E71C17801505F870D73B0FCE0),
    .INIT_2A(256'hB10F5557410F0A08D16C8172CFA050D613000000EF859A820007071C06F050D6),
    .INIT_2B(256'hB0DF0000380F94000510118C832850700AC655980800175057007000810802A0),
    .INIT_2C(256'h0210007E8F992000B079342814000A93E3303900BACF901080880F72A1080F98),
    .INIT_2D(256'h0D004910A001840034281E08110115908F934200001086100F0400D4381E0812),
    .INIT_2E(256'h59BD410F10F080F1500000080F1500000010384713F50000F9673540313F1090),
    .INIT_2F(256'h90153010008F935200F94057605D04F14F3100F503000980921258815000B005),
    .INIT_30(256'h5050D6000045060D600000000A00F96836450D13F38B0000C990200A0D70402F),
    .INIT_31(256'hC0680D800588288285A0E008820BD954F2001332F20013100000050B0E847432),
    .INIT_32(256'h0B30042002025A00200020081808B7B3200012001121B3400611111E88210008),
    .INIT_33(256'h38800303A30A0E10F9F6910001A11200002201108753200004122900A232622F),
    .INIT_34(256'h940881071002A0000C0044F00000E000A1A51100420109A06215201300113C29),
    .INIT_35(256'h0503E31010040F01F03340015AF920F020F120F1F40F0FF82000A0200002F203),
    .INIT_36(256'h94009B39105092009583210804EE9080400000F30089DE9A130FC822C0780E38),
    .INIT_37(256'h621110222049540230102D00310086E027A7605CF01E00D20C0300E5D8527808),
    .INIT_38(256'h0FA0F0F1FA00302A130F0204029322100D2047E95D00F88143D00A61580BB425),
    .INIT_39(256'h0F10F080E15000000007000080180050000E8008FF88000A2008804000040D1C),
    .INIT_3A(256'hC71002C11B3348A0010C02C088014027402200B57DD4B3C45068017D39110101),
    .INIT_3B(256'h55EF310300E0037D0980047102F040D014F881322020204F14431780000F0D08),
    .INIT_3C(256'h9B8F770402203C0C0500300C08648A0110F090000F0400D007800FA021000F50),
    .INIT_3D(256'h004100002955811A10DCF740000CF048B83801000F0C748000F00C408D00FD8B),
    .INIT_3E(256'h687C0A5829381C25801118B1CBA8705CA6000F014D5991C55CF304C527910668),
    .INIT_3F(256'h08107840C0132310850090000F69A2C902000C952000A92F4A380D540D004EC3),
    .INIT_40(256'h08E11EF1ECF319D1F009B9008FD00F01E381099C00000000011881510F0A1AF3),
    .INIT_41(256'hD20002210233A0019D2C8450F0F48D00009000D21112A2A96104D0C30FE80B90),
    .INIT_42(256'hDD668B5DD660B5DD6613DD0710E80E108DA51DD10391000080093001100F0548),
    .INIT_43(256'h1D099112910401CB303250B4807685A00036B2900E19175042DD664B5DD664B5),
    .INIT_44(256'h41B840F0000CC2E1F00705F6E0011120F0222000016D500F016FF011E2931108),
    .INIT_45(256'h04D0F8AD08F08D80F100601601B8488D5F9D05680070D5F50CDA00D411DCC00D),
    .INIT_46(256'h4117D8E830F8AD1E800908300015101C20C448402B83812027210F30267008F0),
    .INIT_47(256'h003091D9D0300119C79C07330018830DFB38BC048D000200D4F16C6841997C47),
    .INIT_48(256'h019748EAA2FE30249230292B448913B23B23404DDDAEF5B09423B3092C810C01),
    .INIT_49(256'h09A0202BB2BB2BB2BB2BB2BB2BBF13B13C3C13B010A002A0020019F092199A19),
    .INIT_4A(256'h50400E8440C00DC0020103901B302BB90130130130130130130A4282C3923BC3),
    .INIT_4B(256'h02000400090C010122F830009CE0B420001108AA91200012F002020C20230188),
    .INIT_4C(256'h6091891E12101921110B08021887A31000C10808488056F5051002060008B18D),
    .INIT_4D(256'h100A00B10198014050010001318180C35101000958E10861B0F0319020E08101),
    .INIT_4E(256'h311020985C80107F50E09080191F9E105091300000090570D91020900B0101B0),
    .INIT_4F(256'h40002100F5208F9000E098301820C806D7A0000906109993EE110068810111C0),
    .INIT_50(256'hC0900B8013A732002881590908005880009905F0E17F77230008619180191900),
    .INIT_51(256'hEFF000000883D08180008100000F19412101500301922B8B5D0B855E7101110A),
    .INIT_52(256'h41855C00F24084B8008C6C7C8109110FA4E4240F05003906A10547F7F0388CC1),
    .INIT_53(256'h8C70050C38FD7C54C58FF88C38FD8EC18FB84C0D80084702DCC0F0708412C008),
    .INIT_54(256'h0020FD05905102008C640F29C6CCE000C180E0230333830109D0F17420C84840),
    .INIT_55(256'hB8842951A0D004A43804350054334A4300200070002065DA500106B1C0C25063),
    .INIT_56(256'h0CD8506008E4B7A001A900300A00A9684000050089BD3B39D0BBE60601B503C0),
    .INIT_57(256'h41E40B0A0F008A10F00F0014D81ECF0BDB548E96E9080E640019191810100B08),
    .INIT_58(256'h599AC89C4010020E850B04080131F0C081408020C0422032501100120A29A11A),
    .INIT_59(256'h110044000080BD9D7995000023539F0002566F0FF00400800687108BB4301D20),
    .INIT_5A(256'h00331000000000500D9BBBB0000050000090039F31D0700004400001800480C0),
    .INIT_5B(256'hFDBB00000001009D95D10B000008B7D900000001009D95D1000C15011D00B0D0),
    .INIT_5C(256'hD448CC80048400000000000000000000583E62242092DF90300030070100000C),
    .INIT_5D(256'h00000000000000000000000000000000000000000B2F4CB22292173410511111),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_0_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,DBGITCMADDR,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[3:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED [31:4],doutA[3:0]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED [31:4],doutB[3:0]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[0],ITCMBYTEWR[0],ITCMBYTEWR[0],ITCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGITCMBYTEWR[0],DBGITCMBYTEWR[0],DBGITCMBYTEWR[0],DBGITCMBYTEWR[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE3A00070A56200006666666666666666666666666666663AEE00500000005550),
    .INIT_01(256'h00006079626806200017FE0A277087A00A9E8F6200000010007C970103571000),
    .INIT_02(256'hB70200FC20201F003030F530F70001F0030040000020312B2003070B51016636),
    .INIT_03(256'h410016D6D0901191041E183B0860ABB03B20000100016010507382102E29910C),
    .INIT_04(256'h40E0110008001000C000C171C71C71C74C80C4FFF00400000FF300F26F017000),
    .INIT_05(256'h0809F4A0B4D012F00060029F00160FF0D85770E22F77004001007100E4CE400B),
    .INIT_06(256'h000017605FF2300F4103F00179B41000F070F30AF62F60662F604C47563017F0),
    .INIT_07(256'h80800010120047F7E101F60AEF8F77F020700FF7E6300A02007A200407003C11),
    .INIT_08(256'h41F090021FA0F00AA00F00B20000002190000EA60600FF12F0D000200048F710),
    .INIT_09(256'hD02A10800F6F970909C00001E000260040970077280008002060063B0003C00A),
    .INIT_0A(256'h8C0801040C0F820000260080E07000260080E170002600320E307EE001420200),
    .INIT_0B(256'hC557210000000070005013B26007606675264E9F8863E4501F04010481B11200),
    .INIT_0C(256'h0C01420F14A160070004870050025000370400AA700F0E07110540F1C4419A84),
    .INIT_0D(256'hF0F1F00003620003FF202020F0108E07002600320EA07704863A00F0F0F1000F),
    .INIT_0E(256'h007020620E0102F0C2662000300001F40FF72005007000001D6520701FD67220),
    .INIT_0F(256'h06300032A4717A90000E22B24228000FE22B46828000F0222D60800784002009),
    .INIT_10(256'h00776C92F6E0000050220000006A2A0001000F2F02005056A01010A002077D53),
    .INIT_11(256'hF0E7792009072001060F1000F01000F010404776F2F400114022077920020202),
    .INIT_12(256'h2E8060800E3100E0B00020E000E01297830A2477000898C604040047CE7692F2),
    .INIT_13(256'h000C820B08070042820F382322294006F2402070256A9050930E31002E000000),
    .INIT_14(256'hF1447F0282F730380752F00862408060C600266863826600286009303F000810),
    .INIT_15(256'hEA1241F72F042FF7BF0D0DD2EA6F0FF40DC0FC0A0000A80F01F12268E0405006),
    .INIT_16(256'h2120041100001C1421321225353300135317CD700004002805C0130000510A10),
    .INIT_17(256'h80C3CC8854480D95C0D9030043C30C078FD00C009001F000771001011010F121),
    .INIT_18(256'h8C40D11F20F01F008001CCCC470813C18D930115885E85044150401DCD9CCC04),
    .INIT_19(256'h11036F01103BB862626072600002F11010708800C31000600710041F4D094117),
    .INIT_1A(256'hE3F28007840F800101181101711019D19D1A0A88092990135003E00080C8F0F0),
    .INIT_1B(256'h000F2F1A39030560400000002092128F820A0007022FF3960000F00002F00273),
    .INIT_1C(256'h030C2F20010E881104195295053A800C81C440400776BE1D01D072000F606200),
    .INIT_1D(256'h000F1F0040D001F00500AA2A1E0F74F21534011607407401100A151F3040012D),
    .INIT_1E(256'h2F6E207FF467A6F3017F0E9400000060F02002D2F7F072801F201B1812F1F62A),
    .INIT_1F(256'h0E1040D012201BF5093B00300136000F6810A01171E404A590055150C15820E0),
    .INIT_20(256'h00FA9220E2F0088823073A76674427734091205021120010200010020700060F),
    .INIT_21(256'hC02070C0E080C0A090C060A0C0E0037A004F600572085F284809E30F6C07F00E),
    .INIT_22(256'h20E03039B72102000300030D1A7308C0102520E0722040C0E050C0A060C06070),
    .INIT_23(256'hF77779701700B0B10E010101E10156FE0760701700B020E0101B0814CE0000B2),
    .INIT_24(256'h500000F000100A58010011140700080404066F00A400D0090075114000014401),
    .INIT_25(256'h006080C008081F80604700C908A05000177604447080C0E00440070E1F09014E),
    .INIT_26(256'h010300002000E0F40200F00203006272040AEA00083300920F24080220220077),
    .INIT_27(256'hFCD530F03E0C80026AA6A00001508DE0530D03100001000B00060003006C0204),
    .INIT_28(256'hE0032000F22201FCD08E0480000E00C682200720C2E1F2A2E6327014011201F2),
    .INIT_29(256'h0020000001F43F10000000FC608E0450000702EA0008B300120F962E292AF020),
    .INIT_2A(256'h400EC0C0E00E022FE0CF20B60092B2E00020000001F22320003F000030F2F2E0),
    .INIT_2B(256'hF2E02008CF2FC062AE2000410C043730011004C00F0202E0012020E0F0740C90),
    .INIT_2C(256'h000620F02FC0E02C920200004973C520759E0520011FCF00E0EF201ECE0F0FCF),
    .INIT_2D(256'h2700B2C20A038F40D08E028E06000E322F2000700200E01000AF40508C008C06),
    .INIT_2E(256'h9D5FE00E00E022F200000B022F200000B02BC2E04030B020FC050507420F203C),
    .INIT_2F(256'hC70B00002A2F200072FC08E76A0000F00F0800F0D0DA0C00C0090F1122000816),
    .INIT_30(256'h0B2BE8210004292E0200000B0220FC0505017120F080A0008292007E2E02070F),
    .INIT_31(256'hA0EA0E020F2E0EA0A020680EE570B20EF60080C7E6008081701700B1B62E0101),
    .INIT_32(256'h0DD706600A459440741360000045D15974136010080401010E2EA6200000001E),
    .INIT_33(256'h1210040121043F41F1F0F0001CC08807008800D0CFA080207F080F70A010807E),
    .INIT_34(256'h401E8412090880C78E0002F72EE0C30040A00830400500101045C3DD000C4800),
    .INIT_35(256'hC540F0208A601F00F223011AE8F0500197FC00F0F11F1F518020228020001005),
    .INIT_36(256'hC040110C2D2DC0A0C500030408FFC087C0AE67F0AC64850810AF160267427F0A),
    .INIT_37(256'h268402E6E071A68006000700D200F0F4100D0440700F00E08300F0F001000601),
    .INIT_38(256'hAE92FEF2F1AC100410AF0A20702000006E020FFC642070C008040F370A4880E6),
    .INIT_39(256'h0E00E022F2000000B0820000F33F30000000F20AF30A000AB00A477077007E31),
    .INIT_3A(256'h7B67006002008E10EA0142676D0110CF10D003639F26A8C7A70C08F508051430),
    .INIT_3B(256'h76666616016800050400481000F001D2007560002000C007A76F0F9E02000440),
    .INIT_3C(256'h2B3A220428E485AF80AC830B0705FD4000F2001A1F1501201E012F61002A0110),
    .INIT_3D(256'h20401000550104408153F15ADA03F20F1322000A0F4105FC84330F00F430241A),
    .INIT_3E(256'hF20F012014121A1116C40214101021A0F6110F7676766636A1F200100AE00E61),
    .INIT_3F(256'h282010E1480B55B1427001010FF100F100C00011040011010100017406D37667),
    .INIT_40(256'h478508809005090DECF0BAF9054F2E0910B008027500470071040000100011F1),
    .INIT_41(256'hF06204820D2A0A003F002011F210F500002022F0404546821207F003AF0FC021),
    .INIT_42(256'h92370219237121923721930600A11F50540055003419D21D02110219021F2E0F),
    .INIT_43(256'h02088196C0000EF1822021243841FF2C0F6E556008B00B60699677A299AB7221),
    .INIT_44(256'h009207F04204F0F063000E04F1000001B2E0862C08E0A029000F900EA340986F),
    .INIT_45(256'h0430F00F0FF0F330F30044AA88430F2F0F35201F6773F0F722F072F002F4072F),
    .INIT_46(256'h44C1F10FB2932F20F03C037032FF704F013010726200000007762F0081F46F13),
    .INIT_47(256'h33002DDF04031F040040100010081A1000015A0101346002F0F034D351470F1F),
    .INIT_48(256'h12D190E200DEE80040C00C0800F00005005F01BF160DD0844050084412F03F30),
    .INIT_49(256'h04C7505485885C85085485885C830083430910800D90409040C701D710201029),
    .INIT_4A(256'hA24100F337A8277770C006400560548DC08C0CC00C04C08C0C03090900810895),
    .INIT_4B(256'h000C00771F130CC001F9C112D0B0D007C094709010C1C101F0DA4110A00A00F2),
    .INIT_4C(256'h0E90080F8C4704091CC2224900072D0719040F03002C0FF0A50C03A010CF6031),
    .INIT_4D(256'h20E2E0F44288E022D2CC06E0080010F112AE6E4000F660A200B000600EF21506),
    .INIT_4E(256'h00700E8800F480FF6CFE4E64E24F3F0E0E00028E1A44A2E00CE40E4E0FA0001E),
    .INIT_4F(256'h0E00240E12E20F8EE21E880E0200F081E25602E4E04E40C80EAB6E0086C900B0),
    .INIT_50(256'hF140404101000C108FF064A0E0ECE0F000100E0010E7AF0060E30400F3A466A0),
    .INIT_51(256'h1FB1EE62A080C28A8C1080A0700F401EDE0607CD2A854F32020F30D0F0091C1F),
    .INIT_52(256'h0E74F050F55070F7575F5F5F505566652525351F2F0E00EE007020F0F407BF48),
    .INIT_53(256'hFF23012F33F20441F42F321F52F421F62F522F32F1070502C530F4307072D407),
    .INIT_54(256'h1201E51F41201046FFE62F00FEF40121F1F7F0D0CEA01A0074519B7C76555E94),
    .INIT_55(256'hA0077766306727355F1C0010676663551E0170F200000560010512A062676255),
    .INIT_56(256'h1FB2B2017189F846800000A12F13F222177771C7DF500C040025004040607507),
    .INIT_57(256'h100014C81F010401F0130F06E2001F351A27F673678515207708000001020F11),
    .INIT_58(256'h4443333567001E2F002F0072920EFA0180012E50074C4708000070007F00800F),
    .INIT_59(256'h00044B0520CB3A3C32B72424777762000DB03FEFF722E0A7200004D550440ED0),
    .INIT_5A(256'h00F66000000000F00AAAAAA00000C000006007A669A07000563300002044F050),
    .INIT_5B(256'hDDAA0000000C00BB4B480D000006A9780000000C00BB4B480006870BA800A020),
    .INIT_5C(256'hC09050000020E00000000000000000100E025577706722208000100E0E00000F),
    .INIT_5D(256'h0000000000000000000000000000000000000000037311144334413104F00000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_0_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,DBGITCMADDR,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[7:4]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED [31:4],doutA[7:4]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED [31:4],doutB[7:4]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[0],ITCMBYTEWR[0],ITCMBYTEWR[0],ITCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGITCMBYTEWR[0],DBGITCMBYTEWR[0],DBGITCMBYTEWR[0],DBGITCMBYTEWR[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hB3606C6026E88000444444444444444444444444444444720000000000004440),
    .INIT_01(256'h026090C88B601A018057770E6A80A8800C85C2C0053ECEE5065C8D950171A53C),
    .INIT_02(256'h90280119028025109080908190180570D06090B8006B6B626080891C8B8B69B6),
    .INIT_03(256'h80EA5828290235802C56CDC60214111ABB8A2019080AD43680C0A6659B9B8631),
    .INIT_04(256'h80F65690121A5089008901780780780700000477788810922D760176C7667001),
    .INIT_05(256'h0F1F7FF0F87CC6710F64CC0710F64571F08DD0F0875E18E08508E5083C73800F),
    .INIT_06(256'h00085C9187766887E65D7BA67FFE638875D0700876876108C76BBB9196C0D570),
    .INIT_07(256'hC57880D056000D98810CBC908988777060D08885C8C01628CDD768089508A88D),
    .INIT_08(256'h80F198060F967558080C007696068060C08003C6066075D670F8006020007CD0),
    .INIT_09(256'hF8B260B96387BD0B5788850670106200900B105F62530F1171780CD9000D9017),
    .INIT_0A(256'h780F850D0F07D806106200A03950106200903952106200660396577B0AA8D80A),
    .INIT_0B(256'hFE856080548006500F8A562F80658AF04DE4011F98EF8AB9D71B9D0C858DD019),
    .INIT_0C(256'h8781D6875E0A206D869C0DB6708870188D0A0220D0070F654410A875FE89020B),
    .INIT_0D(256'h78753B060CC866D85F30A868701023851062006603F656098EF978787A762887),
    .INIT_0E(256'hD85C60006B563678E6000F005407173B0BED6C0B3670C6009FED60BB85F30F68),
    .INIT_0F(256'h008D00810851BBA0000B6820C687D685B682CCC87D6850668A907D6D7D606017),
    .INIT_10(256'h985C58ECDDB80000B066000DC0B862080E0065671B000188260188800067DDC8),
    .INIT_11(256'h767DAA660A65008D08875008785F80F6D0F087D0707C0086901005D762669806),
    .INIT_12(256'h02A2CA11A28AA0A6FA100AE112B0AA28788E68773202228680800A86736AA6F6),
    .INIT_13(256'h16897881E06D9089788767868961BBB871E9065039B2191916928AB06A610310),
    .INIT_14(256'h7086D7907875808F65F6760680311988080018828678881068E700F3F1601000),
    .INIT_15(256'h99AB8D7D67BE6775F16018E6828767708F09183A80C14E87665F60870803B8B8),
    .INIT_16(256'hB8601B6A01015F5B85B85B8B8B8A01B8B8578978988208620C82E66000D01836),
    .INIT_17(256'h259D0908A2A24280902815004B1B32172891464FD093288877D015093228A8B8),
    .INIT_18(256'h10018DD76076D00121A5090947471C91308460283B88BC5196C5CB0292897002),
    .INIT_19(256'h058F608001D330F6F66AF66A00A870004C7100A08978CD0A97DABBD79F60B457),
    .INIT_1A(256'hE676066D7867786D05B80D0580D058858858001208A08B59914F8007B07BE948),
    .INIT_1B(256'h146D679E9E96CE609601266093ED6005760E6817068776E60601780206780641),
    .INIT_1C(256'h950F67600D1929569C08C69C6CA201199D029108378BAADED5EDD6093BC0F660),
    .INIT_1D(256'h6788D04031A3A5890CAC393920E572821CD8938CD789789DD0238CA7D3890A48),
    .INIT_1E(256'h6718A6D771AB927B66D7007888002262784800F675DBB690DF685B6956797110),
    .INIT_1F(256'h6786383318000ABC908A00006D800013C20B06D0858888FAF009A0B846A760C6),
    .INIT_20(256'h0A5F8600E87900208A459F508F202889902D0D9185F8805F818050060D08F688),
    .INIT_21(256'h881098880098880098880098887009A70099700990049A420D010AFD932DD003),
    .INIT_22(256'h603081885D2806000808080E1E8E3E924A0B0034522098881098881098881098),
    .INIT_23(256'h777773700700DFD80308186D80052300DC9A700700DF60308185FD8C738080DF),
    .INIT_24(256'h36BA9870008BB882A69300506D00800898808182BA810108907080880609778D),
    .INIT_25(256'h806980AA120A17026DC60020A020803A5576AE19702888361088968301680018),
    .INIT_26(256'h802806000088345F00008016F606E6F60888000008F606E607188F6660606677),
    .INIT_27(256'h737E8070A779E906220000C000E98816E82E0A05C0068397E20E0A0A109318D3),
    .INIT_28(256'h8E0660607018065370030988068708FA8E602D60D6307600FA60E00880180656),
    .INIT_29(256'h018C808066DF6DD018080653700309880687E6000008D602D6077D6308087006),
    .INIT_2A(256'h808388669083F66D30B000EA10D6C630018C808066DF6665506000006076C630),
    .INIT_2B(256'hB6308CD885673011000010C18C096DC0808108318DC601006C6867875378A20B),
    .INIT_2C(256'h81096671673088E3B616580098563B60C0B8A73250073700A0AD6018788D073D),
    .INIT_2D(256'h0B08B6A60800219D608A16720981080E676580500600AC6200819D708A267209),
    .INIT_2E(256'hCBBF9083083F6676480805F6676480805F6DA63081865F607308186DB6076A87),
    .INIT_2F(256'h3D08002068676580567309190010C672070960708387C31A398805B6A680085D),
    .INIT_30(256'h6DFD39615008696308C80805F66073081866DA6070908008A69658D963080D07),
    .INIT_31(256'h308B0160C1A30B3090C097808F50FFF9F6A0129636A01092700700DFD9630818),
    .INIT_32(256'hCF75D96B229C0BE861356C0313C1DBC26145E0D7020A086D07FEEEE555088053),
    .INIT_33(256'h631B11A6B03C580D76700880500088971088860A0A608029D10307D126363063),
    .INIT_34(256'h965F105D0282B987B208097F619CDD99198092D91991A1B9109C9D19A001120B),
    .INIT_35(256'h7FF075B97806D72076086DDFE870A81AAD7F0C7076D7D7A6200BF6200CB808C9),
    .INIT_36(256'h33E801031838307C3910000880773FCD08000D70971FE80F60970A8095F8D708),
    .INIT_37(256'h3200961102C6E998800C0E88E6887E7F830E08D1087788E080E0D072006007D0),
    .INIT_38(256'h33D677707097E08E60975D61A8088587830807737E6C9230888C01D008788823),
    .INIT_39(256'h83083F66764808005FD88080DF6DD01808065614781C848ED18ADD30BB001DD0),
    .INIT_3A(256'h5F9D80C08A00FC638880E0C540B19A099A80358A6AF956CCE78090C6080AA050),
    .INIT_3B(256'h44EE10D985DC06098E50CD8600786DF666D960005D22ED65AC9781FC25508FE1),
    .INIT_3C(256'h6D62D20162AC092781A3F6808F605F0511768D5B5FDA85A8DFA5076000100510),
    .INIT_3D(256'h60155081FA6827780DD87F02EA80706DF6E6D084070F6053F0F6070DDF68E82D),
    .INIT_3E(256'h7AA716A0DD8AAF811901189A1115A59CF85D077485EF30CCED763A508170F2D0),
    .INIT_3F(256'h62A0803597CABBA591708D0D0776867636C130686C130667AC0501E901015F59),
    .INIT_40(256'hA96856856C8852A73388668BB6608392B2759E03690D870973909008D9019339),
    .INIT_41(256'h700088280882828667060F6D76D6DF8F806C6D70000B082638C87009276500F5),
    .INIT_42(256'h199643E1AA643C1CC64616736063651439C6336C536004D06AD363D06AD76C6D),
    .INIT_43(256'hA8DA8628300A8870E610061B679657660D65881586A31A68C81886C3F1886D3F),
    .INIT_44(256'h60D665F80D0175DAA60008F95D032205F200300A9290200209DA909A2345328D),
    .INIT_45(256'hC86870C75D78DD607620A89A67D66567676D66659DD6767D667E567606756567),
    .INIT_46(256'h887C7D6DC6F667C6566C83E1671001C78030308988834054088887D006519DD6),
    .INIT_47(256'hDD0B0A110C05D11C81C8D000D002A293136AC2C8085190467678C08613080707),
    .INIT_48(256'h1620391136777C53E079070790D8A08E08E8A0006C0B007CC0E087CC0351D0D0),
    .INIT_49(256'h32F71210210210211211211211203A2384663A221A2AC82AC83D9A0DE12A2142),
    .INIT_4A(256'h2696B6522D2784457D65362B30621022A38A38A39A39A39A390031313A13A260),
    .INIT_4B(256'h96860677DF5287769620AD6C04397027702076AB335D3D96280A0EDDAA0726D6),
    .INIT_4C(256'h4003351509870503383A6A8320A8686509001D0808600D762C1606260065C0DC),
    .INIT_4D(256'h98A58878A923800696360001153108741909801312D08300A600009050D43A88),
    .INIT_4E(256'h009050531650007703D048CE28C76D025031B6F0118B99900B99504887180009),
    .INIT_4F(256'h58806B8A598931F0819923110308705026D9800380C03135A28D920628320200),
    .INIT_50(256'h5DAB198D080508500DD00B95838B20D0806DB2A80D95970982030C05D60E0C00),
    .INIT_51(256'h65F00809A331F62A38503100D087B0504888953F6188076608876286501338DD),
    .INIT_52(256'h194A888871804194AE87878780CC99A8B1B1B15F6E80928103E051808E827700),
    .INIT_53(256'hD7E6CF67E67E60807E67E6D7E67E6D7E67E6D76E5D040F168888738040F60304),
    .INIT_54(256'hD805F85F85805219D710D718787500DC785D72AB0C2862B65885660609999111),
    .INIT_55(256'hE05520D000F0800D97DF0050E0149029DF05D018C00808C06D0B50E953040069),
    .INIT_56(256'hD780B6857BA87A1A166900E5675676916577703D35C00A8C437E08C1C1785D07),
    .INIT_57(256'h0E66D020D7A58C0D795E0D8E96D065C06286D3143193636C770E0F090601F75C),
    .INIT_58(256'h8A2000011508D907018786D67608726D7065688A65C00790020078E3D7640E27),
    .INIT_59(256'h0023020C02E97676776602022444E3080828667BAD327A3D30201C9A8089418A),
    .INIT_5A(256'h00BBB00000000000066777700000B000006006666BB0600002020000035020C0),
    .INIT_5B(256'h66770000000F00FFFFFF0E00000FAAAA0000000F00FFFFFF000FAA06AA0070E0),
    .INIT_5C(256'h518AD6A0D0AA900000000000000000000300540940448880D000000E0600000F),
    .INIT_5D(256'h000000000000000000000000000000000000000001BB399910D088230A59FFFF),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_1_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,DBGITCMADDR,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[11:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[11:8]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED [31:4],doutA[11:8]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED [31:4],doutB[11:8]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[1],ITCMBYTEWR[1],ITCMBYTEWR[1],ITCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGITCMBYTEWR[1],DBGITCMBYTEWR[1],DBGITCMBYTEWR[1],DBGITCMBYTEWR[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h544D2C4F44113AFF000000000000000000000000000000104400400000000004),
    .INIT_01(256'hF24F4FF34F4B2F322FB4EEFF4F4DF42FDF304D17ECD3C22CE4BFFF9B6C0C3225),
    .INIT_02(256'hF324F32F324F0B264F4DF342F322FBEFF34F4FFAFF4F4F444F222F9F4FAF44F4),
    .INIT_03(256'hF308BFBFB2422BF301B553550E0200000F342F24F4F4F9043FF3F4224F4F3420),
    .INIT_04(256'h6DF4B42E0404B6630663014104104104666600EEE440E6422BF4F2F41F444242),
    .INIT_05(256'hDFDFE8FDF4E2F4F2FF422F2F2FF422F3FB0BBDF77FBFD61D6B66FB22F10F022F),
    .INIT_06(256'hFF77B0000FF4492F14BBF9944FF14292FBB2F3D6F44F4D664F46666CF4409BFF),
    .INIT_07(256'hFD462FBFB4FF5BFF42F2D1204FF444EF4FBD644B00B224D724B442D64B77FF4B),
    .INIT_08(256'h2DF342F4DF44E55409BBFD44A4F42F4EFD2FD4F4F420FBB4FDF90F4F272BEFB6),
    .INIT_09(256'hF91446FD444EFB6FD46622F4E22F44F06D542FBF40D420220209F1BF22FBF220),
    .INIT_0A(256'h0FD07B2FDF2FF4F42F44F06D4FB22F44F06D4FB22F44F044D4F4BEEDE343D1BD),
    .INIT_0B(256'hFF4B422FD22FD4B22F42B44F4E4B40627567722F500005F9BFDF9BF10BFBB722),
    .INIT_0C(256'h403DF42FB1044F4BF4210BD4EF24EF224B6FE240BE0FDF4B552542FBFF425404),
    .INIT_0D(256'hF2FBD1F4FFF444D4BF421242FE2F444B2F44F044D4F4B5000005E4F4F4F4242F),
    .INIT_0E(256'h66BF4F664F9424F2F46361FCB20D02D1FFFF4FDFD42FF4FF4FFF4DFD4BF42F42),
    .INIT_0F(256'hE642FF4764B02552222146471464646B146411664646B2446F6F464B464F4F24),
    .INIT_10(256'h66B66005BFF42FFDFA44FFE22DF644F2E4FF4B4FD7FF6D66446D626FF644BFF4),
    .INIT_11(256'hF4EBFF44FF4B022BD62FB222F2B12DF4BDFD64B6F6E1DD741FA62BB442446604),
    .INIT_12(256'hE619194296119F64F99FD279D944164646274644DDE4440B2747727B0F4FF4F4),
    .INIT_13(256'hD466462D7B4B6416462F44646F446626FD7234BB616649494496119F4649F29F),
    .INIT_14(256'hFD67BF2346FBF6FF4BF4F7276362696966F236666446669F4112F41D1D0ED422),
    .INIT_15(256'h66166BFB4F6F4FFBFD46D6F4646F4EF69F62D6D13E32CF9F44BF4364D66D1366),
    .INIT_16(256'hF44F2F44F2F2BFBF4BF4BF4F4F44F2F4F4B4054424444144F112F44EFD5ED6D4),
    .INIT_17(256'h626B66661664DB666EB62B2F64646624E05EE120F644214444BF2B644206F4F4),
    .INIT_18(256'h66620BBF40F4BDE0404B666664611B62666B4421661D61D6601D16DB6B66E646),
    .INIT_19(256'h3B7F4D6372BFF3F4F442F4426604FDDD3942007D64455132341734BF4F4545B4),
    .INIT_1A(256'hF4F4B44B464F464BFB5F3BFBF3BFB3FB3FB3F36363F3F9B11EE002206206FAD6),
    .INIT_1B(256'h224B4F4F6F942F4F14F2644F42F146BB44DF4104B46FF4F4F4F2F2F2F4F2F430),
    .INIT_1C(256'h6B2F4F40FBD646B421615315254402966B664666245115BF1BF1B4F42D1FF44F),
    .INIT_1D(256'h4460BD0E4D524B0065424141404B460211B164654416416BBD24654EB416D421),
    .INIT_1E(256'h4F4664BFF46F66FF44BFF64629FD9942F232F3F4FB15F469BF44BF46B4F4F666),
    .INIT_1F(256'h9E194142D66FDFD1204F92A94B42EFDD145204FDFBF164FFF664164D14444DF4),
    .INIT_20(256'hD7B0F46DF6F2E0406F2B006266500000042B7DFD7BF62FBF622FB2F42B22F42F),
    .INIT_21(256'h626DF6626DF6626DF6626DF6626EDF66EDF66EDF66D3F66834F2D82BF4D6BED4),
    .INIT_22(256'h4F4DFDFFBB7824FED7F2F4FFDF64406606DFED42B76DF6626DF6626DF6626DF6),
    .INIT_23(256'hF444424D84D8B4BF24DFDF4BF2DB2224E5074D84D8B44F4DFDFBDB410F2F2FB4),
    .INIT_24(256'h442222E2226210642432DDB64B6660D6D6366D6D1163032020466613C422002B),
    .INIT_25(256'h2DB27E62D6D68E62B21BED66264D6E228B4B2166424D62F4D6662B2F6D412C61),
    .INIT_26(256'h9ED1F4F94D9242BF377D6F34F4F4F4F4D726772F36F4F4F40FD72F444F4D2444),
    .INIT_27(256'hF4EF6EFD6064F93466667222FDF934D4F62FD6D229242D9022BF22E2DD642624),
    .INIT_28(256'h72F44F40FDD704B4E26FF642F42E72F66F4F2F4BF44EF477F64DF3D72DD704B4),
    .INIT_29(256'hDD722F2F44B44BF222F2F4B4E26FF642F42EF4772F36F4F2F40FEF44E2D6F372),
    .INIT_2A(256'h622F2222022FD44B4EF67DF63DF4F44DDD722F2F44B444422F4722F340F4F44D),
    .INIT_2B(256'hF44D72234B4F4E666772D2F26FD64BF22E2DD6422B27266F4F427072B6462662),
    .INIT_2C(256'h26D670E24F4D6274F42422DD64B44F4DF2F6D522DDEF4E2D626B7DD6072B2F4B),
    .INIT_2D(256'h7F22F4F4D6F74D6D5D662406E626D6D74F422DB2F7226F42FD6D6D5D662406E6),
    .INIT_2E(256'h222F022F22FD44F422F2FBD44F422F2FBD4BF44DFDF4BD42F4DFDF4BF4EF4240),
    .INIT_2F(256'h4BDFEF2F464F422DB4F4E384672E24F2EFD622FD6D6024224DD40BF4F42FD6B2),
    .INIT_30(256'h4B4B4F422FDF4F44D722F2FBD442F4DFDF44BF4EFD6D72F2F4F422BF44D70B2F),
    .INIT_31(256'h6FF6FD522D76D66D6D6FF4266FB32220FB2E8D8BFB2E8D884D84D8B4BF44DFDF),
    .INIT_32(256'h200BE0B224510812B38BB2E8D8156414B38BF2B027D7DF4BFE66666000F72FB6),
    .INIT_33(256'h466226246E21B47BF4FDD72EB66D66242D6624626D5D6E22BD44DEBD64444DBF),
    .INIT_34(256'h64BF67BF246462446622D6FF46624B62661D64B666262D62DD616B662ED664D1),
    .INIT_35(256'h0F6EFD620774BF20F4224BBFF4FD62D74BFFD2F6F4BFBFF44222F4422222E226),
    .INIT_36(256'h4D12DDD4D6D64E0246299D942BEF4DFB62667BFD606FF48F4D6FD62D6BF6BFD6),
    .INIT_37(256'h667794666253200997222F69F42901F644DFD66DE22F69FD6E2DB2FDE249E022),
    .INIT_38(256'h6FF4FEFEFD60F22F4D6F2F4D62E2222074D70EF4EF42466294212D16D0044966),
    .INIT_39(256'h2F22FD44F422F2FFBDB42F2FB44BF222F2F4B4D6F4D6222F62264B6D66226FF3),
    .INIT_3A(256'hBF6B2D622F2DF642662E1D6B6626626D626E2B33333033C5244626D5D6E647B2),
    .INIT_3B(256'h766667BF6BF194DF61B21F4420F64BF444BF4999A299F14B350E9DF6262D2F62),
    .INIT_3C(256'h4F4416F24461046F0D64F4222F43BF3522F461BFBFBF6BF6BF4B6F4299662B00),
    .INIT_3D(256'h4F25522201412009BBF3FF36F622F64BF4F422232F3F43B4F3F42FD5BF42F43F),
    .INIT_3E(256'hE34F24FD4F434F4A2366234122ABFBFFFFBBFF46666667532BF499BB96EE26F3),
    .INIT_3F(256'h440F4D4B044FFFFB004D6BFBFFE444F424192E444192E4420F0BF03006126566),
    .INIT_40(256'h504FB4FB4BC5B44EF4C844C6344C3F244C4B218D40EE0426446647D7B4264424),
    .INIT_41(256'hFD666646E16464244FD3D14BF4F4BF922F4241FD6E616644D626F93D4F4B03FB),
    .INIT_42(256'h40043404004340400424442D42444B4041044440B44442B442B442B442BF4F4B),
    .INIT_43(256'hD1D1144602FD26FEF4DDD2DF4064BE442B4D0042941D91411140041404004140),
    .INIT_44(256'h4FF44BF906F2FDBDF4FD9646BBF223DBC7644661D46E6224EDD11ED6440D046B),
    .INIT_45(256'h2042FE4F2BF2BF4EF42F116600F44B4F4F4F444B0BF4F4FF44F4B4F4F4F34B4F),
    .INIT_46(256'h0004F44BF4F44F44B24F94F24066621F92424E2322722E22E2227FF9B4B20BF4),
    .INIT_47(256'hBBD1410DD1EBBDD17D17BEDDB224B4CDD4411427D7B20824F4F9F3F424000FEE),
    .INIT_48(256'hD0BD4C0D44EEE1DD170270802CB7277177102C444FE10D011D177011DDB0BDBD),
    .INIT_49(256'hD4044D404404404404404404404ED04D0D44D04201421742174BDBDB0D000D0B),
    .INIT_4A(256'h441424B11B44644B4B4BD442D14D404D1D01D01D01D01D01D0EDD1D1D00D0444),
    .INIT_4B(256'h94242444BFB24114D0241B434D220D041240441D421B4BD0224100BD12D004B4),
    .INIT_4C(256'hD610402B6664D064464F41002DDF464B2F362BF6DF4061F44FD42444224BF2BF),
    .INIT_4D(256'h6D6D62F116046234F4009663D042D2FDD666662024B66466D2EFD44FD6B341D6),
    .INIT_4E(256'hD44FD60424B420EF64B60611611F4B26D602F4062611666FE161D6062F69F9D6),
    .INIT_4F(256'hD62F41D6D666420666F6042624D2FD0D04F6266067160240DB6F66E4460442EF),
    .INIT_50(256'hDB72366B6FEDD6B01BB2616D64616DB22F4D261DDD608EED626471EDB4616162),
    .INIT_51(256'h4BB066666442F44646B24262B22F1DD606D66B4F46100F44442F4464B62446BD),
    .INIT_52(256'hDF44F342FA4F4DF44F4F4F4F42114444F2F2F2BF4F969066ED1E3D3D31900F3B),
    .INIT_53(256'hBFF42F4FF4FF430EFF4FF44FF4FF44FF4FF44F44BBF4DF24F342F24F4DF402F4),
    .INIT_54(256'hBFABFFBFFBFDB020BFD06FD4F6F3DD64F4BBF21101464424BFFB000000000222),
    .INIT_55(256'hB7B67267206262244EBFADB062676254BFABBFD72FE2DF124BFFB0B466272544),
    .INIT_56(256'hBFF3F44B45F3FF63344422FB4FB4F4F24B44424BDD17E171D201771D1D07BF34),
    .INIT_57(256'h3044B6B6BF2B716BF2BF2B9114904BB04474B4404414444044D1D1D3D4D21FB5),
    .INIT_58(256'h100DDDD44B22BF6F3D6F24B444D6F44B4D4B46624B566446D26D4604BF40422F),
    .INIT_59(256'h00000005010511111111040477776704D14D02022B40024B4DDDD1010D110010),
    .INIT_5A(256'h0011100000000010055555500000000000500555500050000000000000000050),
    .INIT_5B(256'h555500000000000000000000000F11110000000000000000000F110511005010),
    .INIT_5C(256'hA01055005055510000000000000000000003350670675550300010010500000F),
    .INIT_5D(256'h00000000000000000000000000000000000000000021023232B8B0C14904FFFF),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_1_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,DBGITCMADDR,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[15:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[15:12]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED [31:4],doutA[15:12]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED [31:4],doutB[15:12]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[1],ITCMBYTEWR[1],ITCMBYTEWR[1],ITCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGITCMBYTEWR[1],DBGITCMBYTEWR[1],DBGITCMBYTEWR[1],DBGITCMBYTEWR[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08BB36F81DB24062000000000000000000000000000000000000000000000000),
    .INIT_01(256'h14128281115C805F528301880A50058F0012F064161432A0F65F4540000B1000),
    .INIT_02(256'hB54F401752F2C1501C00050805A588E683128285CD8A58568A10500746515CD5),
    .INIT_03(256'h2000400003B434009410000000040000080F2681DC65831B1D4305C2C80219D0),
    .INIT_04(256'hF01F40593249001000100100820022030B9A00EEE000501A63A8F808BC768001),
    .INIT_05(256'h10F0F0FF0F0E400888F1E4028A6F11C8FF00010F164000110E09100050000000),
    .INIT_06(256'hA599A00F0E8820782597C20C80FF9508A09E4800A4406410467654309440EE8E),
    .INIT_07(256'h1349A90E00E91183514A10315335000144600D04000003A29C0802805B002350),
    .INIT_08(256'h28038289F0358000078891097878891120808020429DF5F4E00F7B88829C3930),
    .INIT_09(256'h0F140A63210F93813412CDBE008601C9810D2948F110020014182842083100E7),
    .INIT_0A(256'h9001040EF0F813388201848100008A01098100038201848B10004C0801110008),
    .INIT_0B(256'h0244041C580E98002005C0840906002D005F500F000000000DD0003191A00186),
    .INIT_0C(256'h85020F1340001A40807984000010009300093A2A702D14FE20011C34024790D8),
    .INIT_0D(256'h872488D0160F02055F000101681644038201848B100F4000000000882B40BBF2),
    .INIT_0E(256'h0D404000A0FFA8A30F55076094A3108010023900FCF7605A08F34A0F440F0023),
    .INIT_0F(256'h6414DD8D104100000008815438178EF58815108178EF5008153D0000800A1A01),
    .INIT_10(256'h01546000002484F803982DF7E403964A0499D70600E95001B1500B0332200024),
    .INIT_11(256'h15010FF278FC0000003040017400000F001F0000480220F30C80D400838802D8),
    .INIT_12(256'h00F4A04270EB3517022209165A0221B020350600111464000000120800E0FF12),
    .INIT_13(256'hD06000B000008198002A810816010CBB300418500802600D81006A3A4075C42A),
    .INIT_14(256'h3000162100840F8FFC3FB0010701021810F0835108107702B9BB7270DE003A13),
    .INIT_15(256'hB81C98C01EC1FE540E02008F8CAA50E001E30013B40006F2AFF9F10600122A08),
    .INIT_16(256'h000ECC01215340F000000000000005C000000008110F8990401B8220B00B002A),
    .INIT_17(256'h2DC08502222222934259A30613131110000000400E2111010E0EC402820F7000),
    .INIT_18(256'h1111002FA4C8089324900000021010CC120304022222A222B2333BB5A7100010),
    .INIT_19(256'h8188F1281A8FF5CF4F25CF5DE791C0001170889008000008ACA090060AFC9A80),
    .INIT_1A(256'h13886100800E0000C000206C020BC90090003A001A7F10C0000000010000CF12),
    .INIT_1B(256'h884F9E8AF8F8F43F000800020082CC0509103000081238031008113119C1FB04),
    .INIT_1C(256'hB200F7A748524D4C59A03EF3EB313CE50C12114930000000FC0F04E0082E8F2A),
    .INIT_1D(256'h00900099CC3B100000014D2D37C0010210029C032029D01022030A3023092043),
    .INIT_1E(256'h8102500AF022F5A0EE02083029C0C20C9105F50F44008F8180F040F810002021),
    .INIT_1F(256'hF020EC31C00780E8F1C0E0030F04424442003091000E9E010143036188809103),
    .INIT_20(256'h01F00F00000594230DE5008D1FD0000000000110040026400942444519458082),
    .INIT_21(256'h28000028000028000028000028000001000010000100C010F8D810E780A8A080),
    .INIT_22(256'h08050000000200202066CCB8101B29911F101018561000280000280000280000),
    .INIT_23(256'hE00000010F10F00001500000011000000000110F10F000050000070204579500),
    .INIT_24(256'h309BDF0000851419D2382000838338005500D001D66E1B011301B80880011350),
    .INIT_25(256'h4000321E20302F1A001119001A8603CD2F00011B2023B50020B341C001980425),
    .INIT_26(256'h71100144C0005448F18104A070F1008F13286808A07031002203A8FC60850080),
    .INIT_27(256'hC040F1E10A303F1300502065706F00601F44F0F0356B57855200F5A3A20EC250),
    .INIT_28(256'h01E2C80650086F1D20697009D3240081950105008F9340E071C85F0320080F17),
    .INIT_29(256'h0086B2364780A00F96C3045D20697009D3240F988C28707070A688F93800A590),
    .INIT_2A(256'hA00000000005881B82008801097F6F93008682364580308D13450062914C9F93),
    .INIT_2B(256'h8F9342C5F40004060004C04F14F0700F603020644054C089100E026740902A01),
    .INIT_2C(256'h202070090C0DA9A00F90DB000048810000901A2008000FC4000500FAA5C00407),
    .INIT_2D(256'h0005000040283009B0081070012010000C0D7040A0C0050540020A5008201002),
    .INIT_2E(256'h000F00000050C068474325060C847A3850080F150000C0B0A05000000F08042C),
    .INIT_2F(256'h0000050260010D7048F0487700101170028048700A06564303F54F0000650040),
    .INIT_30(256'h000082F9630000F9352E13F48B183050000E80F8210B00650000DD08F9352009),
    .INIT_31(256'h840090222C28000A19000008030000000000199100001902F10F10F080F15000),
    .INIT_32(256'h40450000A1A2078D8CCF00010008DDB0BACF001830106000A0802461A6BB4280),
    .INIT_33(256'h200111B210A2E811F058412030020A81110A70001AD0003000B2A2020A6AAE20),
    .INIT_34(256'h0140F72002D38A10000300D0FE02C08912AD0B980A31022220050009C8802740),
    .INIT_35(256'h50E5A80A4A000503812B0001FFA30B023050F818E5070C00682C7F18279B4120),
    .INIT_36(256'h0B851000A02483C910640004447D0020C08804300200FF0FF00400F80B0E1C10),
    .INIT_37(256'h022D10022200A009070470E14E30CF790706E00C0B41415E0020073081360A21),
    .INIT_38(256'h499F90D070020F70F0040CE902062DC04231203040F2115088AA310091800000),
    .INIT_39(256'h000050F07847432F50A0263400A00E96C3A45000B200B008F68310840000E0FF),
    .INIT_3A(256'hE3F0000080010E818110000400101313C293A200000000C0A000002500ACC010),
    .INIT_3B(256'h5F1F4C00F48CD102F11800C036A9080F0000F0BC003100CD000C800E9BDA0AE2),
    .INIT_3C(256'h181604578721230300083F5030FD40F0C1948140E000F40F00F4F18330000420),
    .INIT_3D(256'h4B80CC41EA90295B4F01C4F00C40A0F00F6F30700150F0482F0F0900C0F40F12),
    .INIT_3E(256'h000F800E00F085E111649181111F0E0CCFE0CC0024EE1000A010A14005C13030),
    .INIT_3F(256'h010601000C00CDDC02080410510500500F59220003992B001610210009008D4E),
    .INIT_40(256'h0013F73F000C9A3080200200A064899E6ECF991F0000000051180100E8886ABA),
    .INIT_41(256'h2000825ACAC439180800E0F8811000D2750148E0015A2188A9D0E1005647000D),
    .INIT_42(256'h46EF52B46EF52B46EF5A2616CDC3C5001295C023C10823B004003C1004071100),
    .INIT_43(256'h20812201B880116850421020C00D40301F324AD014800D966BA6EF52B46EF52B),
    .INIT_44(256'h8C0DC5FE00D021880C808010400B21F07800308886ED00267F1F33B116A10621),
    .INIT_45(256'h4400C0F40C8288D0605A0104120DC7800882DCF4008DA0A8DCA050E880A86D00),
    .INIT_46(256'h4440E8138D5F10075705D00F2409117514D51D7876912F441D2A180DCC00008D),
    .INIT_47(256'hA00AA14B1014082B03B03023000118284B003932A030008E28E1AD8008109342),
    .INIT_48(256'h0100444E20000923202B0001B911409A090952CC88B809B23B309B23B3410090),
    .INIT_49(256'h030D0110130130130130130130134BC3B0BE0BC310F19B799B00180A00100010),
    .INIT_4A(256'hA04875700094036600000B00002110132BB2BB2BB2BB2BB2BB929B9B9B2CBD30),
    .INIT_4B(256'h00509A8008F0000001100002C1B4A1100012F02E0B418800830301200480AE08),
    .INIT_4C(256'h2180070409922910200000110110C04D00D010A214060764000709D80C500001),
    .INIT_4D(256'h588100C01041900350FB0008F909005000E001886DE01091901A0108008001AA),
    .INIT_4E(256'h020000819850000A0E088100D0E682000086002080557152050000816201C007),
    .INIT_4F(256'h5134858810A001318F0CD19078001000041B10081C10821B0000B000006F2952),
    .INIT_50(256'h0102B00B81F8001100000051000050002082050110F4B31B116A010A0E081135),
    .INIT_51(256'hD4F2083000090FE00040090550248289158804E0F40213025016197340112000),
    .INIT_52(256'hB0FCF084E8B2C50F79C3C7CBC081AB803F4F5F6F05C088F5518B152F0AF24007),
    .INIT_53(256'h0A8C8CB68C20CD0088C46CC68C2CCC48C02CC0440B0C70F02084402AC10F0D8C),
    .INIT_54(256'h01000F00F000000004004E0028A85C0660709024086B8133C000000000000000),
    .INIT_55(256'h839453F0802D5FF57091F010AFEA225701F104A02C478000C050F2E8416565E7),
    .INIT_56(256'h08800C04000C58ECA010000A0640502F6D01000C0129D20AB2599032A3B0C0C0),
    .INIT_57(256'h5000003A2C2A02190210F059002771833044096076067D2B8882020202020300),
    .INIT_58(256'hE600FFB2B20000B91003C00918A00B50090108015A00221120090068A3890815),
    .INIT_59(256'h000000000A00000000000F0F040404007F3D55013B0F0141045FD54291993F89),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h000000000000000000000000000F00000000000000000000000F000000000000),
    .INIT_5C(256'hF00000000000000000000000000000000000E80D80C80000000000000000000F),
    .INIT_5D(256'h000000000000000000000000000000000000000009C86C4CAA292B103F241111),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_2_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,DBGITCMADDR,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[19:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[19:16]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED [31:4],doutA[19:16]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED [31:4],doutB[19:16]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[2],ITCMBYTEWR[2],ITCMBYTEWR[2],ITCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGITCMBYTEWR[2],DBGITCMBYTEWR[2],DBGITCMBYTEWR[2],DBGITCMBYTEWR[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01AF3B0105AA2320000000000000000000000000000000000000000000000000),
    .INIT_01(256'h796264600006F106072770320A00000C20087776230000F101010000700F0000),
    .INIT_02(256'h400FC50200FD20F10E50001F1030073F604E6060620302002100060000000F50),
    .INIT_03(256'h202001010011E01000000000000700000F0006204FC130320110002031020110),
    .INIT_04(256'hF20F01F480110794071401000000000000C800FFF080F70FE1E3D3D30C01F109),
    .INIT_05(256'h00F0F2BF0F0E600612F0E601629F0956FF00000F0E0100000014107007C10161),
    .INIT_06(256'h5D14100F079320040100A20130FF1100641068206337230467000003603008B5),
    .INIT_07(256'h600C051407E6EA2000A001042000700DFCF20120007630000632000000141001),
    .INIT_08(256'h120021FC900032125A1002008266F7120069601060229000C20F056FC0601000),
    .INIT_09(256'h0F310010880F002600320E7077FB70B08004A903F00640200003760003C00011),
    .INIT_0A(256'h8200807FF0FC0082F27020800007F3704080000EF570509000001D22010C30F3),
    .INIT_0B(256'h000070015E015C0CC20007F6020170762266600F00000010190001B080F00000),
    .INIT_0C(256'h01010F250750010720FF22017F001EC001300000300D30F0812488B0700F4090),
    .INIT_0D(256'h8090FAF3000F00080F7C7070D10B0100FC70C098000F1000000000F0E020D40F),
    .INIT_0E(256'h2001026631F323806F460490477200FAB3000300FBFC00842FF0010F801FC100),
    .INIT_0F(256'h6000C50040000007777F84F608C02800F84F09220280077840046207222F6260),
    .INIT_10(256'h000760000700F7E0003F8F00E60030A0A381101C20A220A4F406A03B43310200),
    .INIT_11(256'h80773FF2D2F00704000F01103041060F100F0102815250220026000320290009),
    .INIT_12(256'h0A8050383A580A0A000D0E05090A2E60047820F00980000700070040C1E7FF20),
    .INIT_13(256'h009820B8024F82E274042048000180147202824F6402E406040A580900A0B00A),
    .INIT_14(256'hB20602086C207F6FF05FD22624606C0064C0C08C006440023577800215040A00),
    .INIT_15(256'hB2A61FE12A46FA007F00EA0F404C07E04FF0E00B34440AFF011DF40E806CB464),
    .INIT_16(256'h00041202F22201F10010010000008320000700000070FE2020550030F3033918),
    .INIT_17(256'hCD930115CC5FC14C541D9C1ADC408841000000F01F00000010720210099F1000),
    .INIT_18(256'h4080000440E011480110717078C01CC0040C3CCCC50088855000961D91D033C1),
    .INIT_19(256'h0806F0D08606401FEF20EF20320082000031000600708800C308D67A20F18860),
    .INIT_1A(256'h0018100F22292207B001018A1017AF10F1018468001F20100000077087081F01),
    .INIT_1B(256'h62170922F2F2E6057246017F7120613010E00717F84F1200A286A0D1B3A0D004),
    .INIT_1C(256'h6211FB4070080207EC1001F05901E6300744080841000002F01F105712026FE1),
    .INIT_1D(256'h0180020480842000F40F6606071000021000612D034508518C0189018086C011),
    .INIT_1E(256'h2A246872A282F2A2F174E60202E2A002F020202F60003F0032F201F0015A221E),
    .INIT_1F(256'hF3022149002260F00410F00007240D0000101040001F04100052415080570E00),
    .INIT_20(256'h00907F70003F480D00F000766640000000002000011000010C010F8002002000),
    .INIT_21(256'h807300803F0080FB0080B7008072700B2F0032700BF0203BE2C090EF20049020),
    .INIT_22(256'hB7200000070087920C1051B20003C8401F400A02450300803F0080FB0080B700),
    .INIT_23(256'h617770000E00E0220200000B000000000007000E00E0B52000008100C1020280),
    .INIT_24(256'hC000003511104A4F01000007010410804A22E7009BB42C700070400001700007),
    .INIT_25(256'hF800870060507EC47088050004FD01C10E0004407C0080176054040130413080),
    .INIT_26(256'hF02210100C01108FF22E0B68005100FF280A032D6200810027292AF0272E08F0),
    .INIT_27(256'hF000F2A20018CF032E000220900FC0300F30F010000E00800DF0F0E0EA02A020),
    .INIT_28(256'h308600247200208C0CC04280691000E03007000F2F2092E000020F280A002089),
    .INIT_29(256'h0000280701F0220FC09090150CC0D280F8100F2325620000001F22F200401022),
    .INIT_2A(256'h870100000700F03320003F00330F1F200000240301F032FE00B7B3F621801F20),
    .INIT_2B(256'h2F20000400710026E0A0000F00F0D00F0C0CA00817E3E6E01000A16107450800),
    .INIT_2C(256'h0220304C782080870FC1E020080FF00200300882E80D20E0026E04FA1B02CF20),
    .INIT_2D(256'hA00FA00040E203018200721E64022060732E0207C0E26E001203029200B21E64),
    .INIT_2E(256'h000F0701700B0B92E01010B1BA2E02020B222F2000000B2BD000000B0F091040),
    .INIT_2F(256'h21000B0C00712E020F10087AA02000510D008F400110019110A8001000012000),
    .INIT_30(256'h0B0220FC0B2001F200014030F33FB0000000F0F07204C25FA000E0A2F20007CF),
    .INIT_31(256'h2720C280F60F407E8A0A0002450000000700049817000407E00E00E022F20000),
    .INIT_32(256'h189000304049C0C0C80E30000980A0C1C81E1024210020015080000F00A01537),
    .INIT_33(256'h13300CF100E0FB00B2E1000C070C080CCD0808308892015130000D06080000D1),
    .INIT_34(256'h11B1FB0100B00041236FE082F041E3DE44CC0FD130040080100E0355EE100FD0),
    .INIT_35(256'h0AF7A6C067207C2096004100FF1400500127F262A0732C2000000F1001115102),
    .INIT_36(256'h10300070000420200919510610FA0050606600B200E0FFAEF007E012067F2920),
    .INIT_37(256'h7ACF026A2A005000EA2500F20F0800520110F0010E07400F0010006040000010),
    .INIT_38(256'h50DF42427200EF16F003E3F200300E20710007C002F0080084FC8A0481003EA4),
    .INIT_39(256'h01700B1B02E0101E0824020280220FC0303017009F00070AF404072C0AE6D0FF),
    .INIT_3A(256'h0FF2E2060E020F12680E22023309600880016300000000C0504309CA20010207),
    .INIT_3B(256'h65657602F00F0000F00322F0005C032F2012F001200000100007800F62E0E0F0),
    .INIT_3C(256'h030064F07F9DA0038E0F0F0006F001F2B6858C01F002F01F12F01210120E6000),
    .INIT_3D(256'h2672B316842054000F0041F20F00D2213F0F02026762F00F0F2FA0A030F06F22),
    .INIT_3E(256'h000D200F00F001F088140008C4011F1FFFF70F107666670050C0001F6A000200),
    .INIT_3F(256'h104B00000F21FFFF000000010012009400011080011101001000500006007676),
    .INIT_40(256'h00C0FC0F71E98F1700028BA11F5480010900208EC00000C70000800000840010),
    .INIT_41(256'h2300060040005F040330300FB00010F0D33E6F60062026000A1370030F017C1F),
    .INIT_42(256'h0B326110B326110B32630B069A870034060528915510AD002019E990201C0001),
    .INIT_43(256'h00082A0E0F92E36340000030F300002C0F0762D408960947151B3E6990B3A611),
    .INIT_44(256'h252F40FF24F2A0230F52A00000B590F0DF4002520AAA2A00008A20081A80E0EE),
    .INIT_45(256'hF620C26230D0F2F0E20D226001EF40F62023F400002F72A2F47307825382007A),
    .INIT_46(256'h6002928F2F0F3B201FF0F33F0074031220E0F10C004003000300633F4010002F),
    .INIT_47(256'h00C0F900800401914014005D0C102F100913FF05000000FF82633F3020021752),
    .INIT_48(256'h904D35019700080804007080F000E44E44FCF1210FF02C950084405008000408),
    .INIT_49(256'h4005104C04C08C0CC00C04C08C0C98108004082007E040004070081941040104),
    .INIT_4A(256'hFBE5001000F2000077C0457041504C045885C85085485885C8898888881F8200),
    .INIT_4B(256'h020C603770F071C1094112E0115110C1C701FD090D005C094F40401D0010C910),
    .INIT_4C(256'hE881E7C0788088C0947007E14E40F51071F801EA3B04F0CC0000C60AC00C1010),
    .INIT_4D(256'h4086CA30A6E00E201001E620F8ECE23EC094420820504E00C02E20E42896E208),
    .INIT_4E(256'h20E62800CC00020F2F020062000F22C6200AE0048E6EE6F9242AA0008204A2A4),
    .INIT_4F(256'hE04920086D36E0082E0F000E21E23E8A020F32000A6602A0E00AF6260E00D400),
    .INIT_50(256'h01400CC880F89900003CA4E60E1A6A0C0522A600809050008E00E66312E3EE56),
    .INIT_51(256'h00F0100EAE10EF0AE207E0E6EC0C22AC9008C0F0F00BA403EC19A053178C9804),
    .INIT_52(256'h40F44070E740050F55F74747411000066F6F6F6FF0F008062080020F40F1110C),
    .INIT_53(256'h050FE2F63F62F62272F71F482F81F492F92F466402C530F13070602D540F03E0),
    .INIT_54(256'h00001F01F01000000C00462BD2C22BC1D00092200D01F0040100000000000000),
    .INIT_55(256'h00667662407666444000F0003663754400F00400046F20000760F0F166677744),
    .INIT_56(256'h09202F20701F01FA8801771F1907D32F00700C710A54194F050F4400205481F1),
    .INIT_57(256'h02007154570814449001F10F2B00181E6066382831033088F084181010101800),
    .INIT_58(256'h4044FF114470C2F5020E001EE240F007280C7E900C0780C0407000F083209024),
    .INIT_59(256'h000000000700000000000000060607C7EF04B47001CF70F04EDF9F0540917740),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h000000000000000000000000000F00000000000000000000000F000000000000),
    .INIT_5C(256'hF00000000000000000000000000000000000250670670000000000000000000F),
    .INIT_5D(256'h000000000000000000000000000000000000000009861011522123018F070000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_2_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,DBGITCMADDR,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[23:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[23:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED [31:4],doutA[23:20]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED [31:4],doutB[23:20]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[2],ITCMBYTEWR[2],ITCMBYTEWR[2],ITCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGITCMBYTEWR[2],DBGITCMBYTEWR[2],DBGITCMBYTEWR[2],DBGITCMBYTEWR[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h076A26EF166688F8000000000000000000000000000000000000000000000000),
    .INIT_01(256'hC88B6B6026097D080A0871E60101801E68085DEC8FCE532EC66D000875383640),
    .INIT_02(256'h001190280119827D09018057D080A08A608A6B609EB606005A0D1B06060604C0),
    .INIT_03(256'hC0646D0D00A0E6D0E0200000000900000D094A00D0B960662C001060080A0680),
    .INIT_04(256'h76076DBC81B6373887388108888F80F8098800777770578776F696F60F665D00),
    .INIT_05(256'h08787F37870BC0F6C671BC0F6C0715F6170000D70F6D080898DC807007700D0D),
    .INIT_06(256'hA88E80000FF6601FE686F62650776801FE80F789D02D828CEF001108601460FA),
    .INIT_07(256'h20090A5E1D98806000CB0C08F4005008888686060077C66D0846028C66DC9005),
    .INIT_08(256'h088060FD980656080A7CA68B88C60C06006C6850C664F640F6870F6FF9665100),
    .INIT_09(256'h879A401020751062006603965D7BD0B5788E096D73072070505DF6200D900005),
    .INIT_0A(256'hF80876777C7F00D87BD0B578850D7BD0B57885077BD0B5798850666BC48F9CD6),
    .INIT_0B(256'h1006D30F860F874770006D3C0D467095FF72200F000000D05D08058008700030),
    .INIT_0C(256'h8188871D6D000A6510A19D085808583085610018900D607672AA0BD6D003C186),
    .INIT_0D(256'hB1B6D2B6C60706026FD7D0DAF609965679D095788857600000000FE8E9DF130E),
    .INIT_0E(256'h666D0B9085786DC017115882A94C00D2B6000608720B60ED6D70098726D70D00),
    .INIT_0F(256'h0080DCC646600007777D7D1C07C06866D7D10768068667D7D60B9685668A9B92),
    .INIT_10(256'h126010000800DDB8806DDB80188061B088DC86DDF8DC8020180820ADC885B600),
    .INIT_11(256'hA6566776F6760708F80F6DD0F08D088750878586F6C0C8801B60660669871247),
    .INIT_12(256'h321A133A6211BFAA100F3A206218280A6810565002232907081701C9707D7760),
    .INIT_13(256'h6D97881E9085788AD90FA6879602AB08F681E68D319B2A1C3A2211AF81A6FA0F),
    .INIT_14(256'hE688180E8886D7877677E618068381A18EE168021288000F611E900688EE0220),
    .INIT_15(256'hB91B65F56FB87FF6D7A08207018F65E8867008616888807FE647761789881B88),
    .INIT_16(256'h101B8209A8B86D7D01D01D010101B820101700070870D8A2E31EB067D6A262A1),
    .INIT_17(256'h208460282A88A7C9CA6089D80332322500000000D7002889587B82D003329010),
    .INIT_18(256'h1100000F80F656C81B637171743017003359D0908A3B2196C519648780015C91),
    .INIT_19(256'h1BD67271B65FF08777907790D828F6A995578CD0A97100A08900007F62702020),
    .INIT_1A(256'h60D76885668FD685E10D0580D05807D07D0D81A166976060000007758708D727),
    .INIT_1B(256'h60850ED67D7D3C0E01E646DD02601686D8880057D78CFD20E6E6D0E0E6D1E099),
    .INIT_1C(256'hCDDD7F808602186D32639069099086D2151920081500000676D750F026CE672E),
    .INIT_1D(256'h158006CC80236400D893C808096302021000C048950CB8CA11904895101C1908),
    .INIT_1E(256'h0F68A85BF68A72F6765BC68606C62226B0E0D667B600D71656706D716DB1C080),
    .INIT_1F(256'h76008000080F6C7A0862740005834F0CC08184A080D789500080A8C62A9D8880),
    .INIT_20(256'h5890D7D0C0ABC8181A7600059C000000000080808CD0086D030867F006000000),
    .INIT_21(256'h80CC8080CB8080BB8080BB8080B8A80A8980A89809A860B856B08C086008E068),
    .INIT_22(256'hD864808007003D86079080E10809162A32880F8AD70D8080DC8080CC8080CC80),
    .INIT_23(256'hF577700083083F66064808050068000000078083083FD8648080DFA07018185F),
    .INIT_24(256'h04000050DD0000810802698D0300388802888D86208868D00050000923721107),
    .INIT_25(256'h18A1063069EA6320D12A30B00038A680B3001080638920276AC10902D0E0D001),
    .INIT_26(256'hF96888880C80680D766888A860F620D768080B08A660F6200F6808700A688850),
    .INIT_27(256'hD01476E6800887A6329080038907F2085710780E0067002103D0708387C98000),
    .INIT_28(256'h00FA1960E6F806070300D680E0080080660E160D6765E6000006076808F80607),
    .INIT_29(256'hED800818665F6607308186670300C680D008076B0FA660E1600D66765088E666),
    .INIT_2A(256'h870000000700DF66655068D066070765FE800818665F66D30C0000EA60D00765),
    .INIT_2B(256'h6765800966DC016000010C672078960708387C88051621AD6200859067800800),
    .INIT_2C(256'h09981EE3DB6120DD0730308C986DD0068060026087FB612181100C820E0E3B61),
    .INIT_2D(256'h80018020D8A6068623A0665891099898DB63080DB0211006B6808625B0665891),
    .INIT_2E(256'h000F0700700DFDA6308186DFDA6308186DF6676480806DFDA0180805078B6090),
    .INIT_2F(256'h61080A1908DA63080DA01681000010A18A698DA080810880012206D020096860),
    .INIT_30(256'h05F665730868007658008186DF6D901808065078A68970A18020308676580539),
    .INIT_31(256'hC96086270A81E8D32BA9000DCD00000007100C2927100E963083083F66764808),
    .INIT_32(256'hBA7600D13132D820AA93D100022B0B22AA93D0609D19880590700007C5A008CD),
    .INIT_33(256'h9DD0111903A0D761F6F609086718900800A008D00024A66050316706C3001674),
    .INIT_34(256'hA6AD791D00A9B0950D109CF671E0A521991991A3D109092109DB451A021B199A),
    .INIT_35(256'h0878F86A5D005F60EAD1850077F0A09865FD76F6F65F6F60D67007D67001A001),
    .INIT_36(256'h01808D7E18080110099888A0085E01F030BB00F680807733728AA81ACDD76F68),
    .INIT_37(256'h920100011000200000003476070801E620007888D16E12078807C0E0D0060100),
    .INIT_38(256'h8077D6D6E68087087289A07681A1030FE05805D01670688633100B8E98580338),
    .INIT_39(256'h00700DFDD630818A6DF908185F66073081866D48ED180E12781E456080007077),
    .INIT_3A(256'h877609C008068716400819CDDD00A01020B6CD00000000C0209D000239626117),
    .INIT_3B(256'h8DD5990676D7860E72AD2A706093156720507500D1222016000D798766384C7E),
    .INIT_3C(256'h060020D60880A00F0A8D070D19766D7601F0786D700676D75676DA606D000600),
    .INIT_3D(256'h1D060201A7A0AF0F65F0F876070DF6856767071F1F96766D07672FA800701766),
    .INIT_3E(256'h043B643784710970109131600008D7D777778F505F1F4C0020F1626D32701380),
    .INIT_3F(256'hD9EC8684078D7777000799858D5813BD180686C130686813870180000E0005F7),
    .INIT_40(256'h007C77C7707608870708366000663000B6C8189380000037812860198011226A),
    .INIT_41(256'hF6D08019006183080F6D6865F28050701D618DF8F80089316206F0F66F6678D7),
    .INIT_42(256'h3A376223A366443A34663A461A6066D9C143922C83D3A061AB500A00AB5F2805),
    .INIT_43(256'h0D62998A5DE603B6900AAA6870B660666706E37C96160116013A376003A37611),
    .INIT_44(256'h696756FD5896E85687E6700960E22029FD40809A60BB003166229662C931228A),
    .INIT_45(256'h10D0F6ED6EF05675E66D6980508776DD6F6674660067D6F674D66DD696D666DD),
    .INIT_46(256'h000DC60567676C6667D075D7251211096373730F00C72D405100CF6706600067),
    .INIT_47(256'h4BE6038B798C06EBC8BC80C7A3D9A0F8A75D710C6D60007DC6F66760532D0D06),
    .INIT_48(256'h23A20B8D75022E079C0070C52F004CC4CC4A2F369D793AFE087CC0E087A10E2E),
    .INIT_49(256'h200066AA38A38A38A39A39A39A396239223032391D00C810C8D002A2AE3AA23A),
    .INIT_4A(256'h17B30660001D90DC776020752616AA3810210211211211211291121212A22392),
    .INIT_4B(256'h0606665770707D3D020D600466AB335537962043A70207020D248160AB3A5458),
    .INIT_4C(256'hA6350B867AA90F0212D00D0308C879667D7005BB620986F9080066996666D050),
    .INIT_4D(256'hA6283BE898712111005589931F0281A9390AA9330098C0313989698A66390062),
    .INIT_4E(256'h698966314860000E6D083100080E6630923080053802987968919231BE89969B),
    .INIT_4F(256'h2218606285F0011530870128108199F98757190310083004892170908A513319),
    .INIT_50(256'h83A0AA89E17A676000631828201109F3086600062A24B6262A0E808020039200),
    .INIT_51(256'h66F0D09210138709016D0480230F66233262A6D0708A9C9603BC90986700320E),
    .INIT_52(256'h8871804194A98887187E0E0E0555000B97878780D074331014296688E0840F08),
    .INIT_53(256'h0E87167E6786706DE678875E678875E678875E08D88888738040F16888871888),
    .INIT_54(256'h0001D70D70D080000D8C8863D6D66270D060ED06D80872086D00000000000000),
    .INIT_55(256'hD0600F2D5095165D20107180007055420076080808C18D00658870700CE192A0),
    .INIT_56(256'h0B80670670D7C870120577D7DE6DE6676670037002EC8CC70E41CC0818FC8D75),
    .INIT_57(256'h664A50C8EBC8D08EAC8D750267006078D2CE4969C614CC225AE868696A1CDCD0),
    .INIT_58(256'h30A2BAEE00708879068918508689F0656898D07068070000097887740E6E30AE),
    .INIT_59(256'h00000000000000000000000005FFF4FD7A8020D00E50DC75975A633C71FCAA3A),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h000000000000000000000000000F00000000000000000000000F000000000000),
    .INIT_5C(256'hF000000000000000000000000000000000004005F05F0000000000000000000F),
    .INIT_5D(256'h000000000000000000000000000000000000000000BC1199924700201141FFFF),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_3_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,DBGITCMADDR,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[27:24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[27:24]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED [31:4],doutA[27:24]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED [31:4],doutB[27:24]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[3],ITCMBYTEWR[3],ITCMBYTEWR[3],ITCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGITCMBYTEWR[3],DBGITCMBYTEWR[3],DBGITCMBYTEWR[3],DBGITCMBYTEWR[3]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0441443FD4441CFF000000000000000000000000000000000000000000000002),
    .INIT_01(256'hF34F4F4F24F4EBF4DF3442F4F2F22FDF42F42B1171C2CDD3C44BFFF94DDDD220),
    .INIT_02(256'h2F32F324F32F42EB2F322FBEBF4DF34F4F4F4F4FFF94F4FD3FD5D6F4F4F4F34F),
    .INIT_03(256'h7F404BFBFD0354BF0D8000000E0400022BF47F36F3F44F442F3F2F4C34F4F449),
    .INIT_04(256'hF40F4BD11D5424416441610636616616246600EEE442044EE4F4F4F4DF44BBD4),
    .INIT_05(256'h22F2FBFF2F0D1FF4F4F2D1FF4F2F23F42F20222F2F4BF26624B14F4D84182B6B),
    .INIT_06(256'hFF4142282FF449DF9444F494B2FF449DF14BF442F32F42211F9999944F2D4BFF),
    .INIT_07(256'h4F06DFBF2BFF404FF6FDE2D512FFB22F4F4424642244B442D6B42D7244B14FFB),
    .INIT_08(256'hD72F4DF142F4B433544BF42966F4DFE49F4F422FF94DF4BBF42FDF4F1A44B2F2),
    .INIT_09(256'h2F1D2E2F4B2B2F44F044D4F4BBEFB6FD46210F4BF4200D0EDEDBF422FBF22FED),
    .INIT_0A(256'h07F2044EF2FF2FF4EFB6FD4622FBEFB6FD4622FEEFB6FD46622F4E41259712B4),
    .INIT_0B(256'h2FF4B4DF40DF402EE7FD4BD1F524407666777227022220BFBFA2FBF707EF224D),
    .INIT_0C(256'h3D742FDF4B526F4B5FDD5422BFD6BF4D6B42F5D542DF40F4E3340DF4BFFD1D54),
    .INIT_0D(256'hFDF4B4F4F4FF942447B0BDBDF46FD424EFB6FD46622F4002222001F3F4F102DF),
    .INIT_0E(256'h444BFF634BF44BFD6FA624F2444380B4F4FFF4F2F40F4FFF4BFFF42F44BF0BFD),
    .INIT_0F(256'h666DFF34C2480004444B46D1D46E4144B46DD447E41444B464FF646B446F6F62),
    .INIT_10(256'h2240622006FFBFF42F4BFF4DD62F4DFD66FF44BF12FF4246D6E64D4FF44B74FF),
    .INIT_11(256'hF4B44FF4F4F404D612DF4BBDFD6BD62FB22F2B64F41612262F464404466422D4),
    .INIT_12(256'h264942D146449F969F9F249E442666D646DB34B2244DDD24D7242D1418EBFF4F),
    .INIT_13(256'h424466D7236B4666B6DF646464FD1CD6F42D746B64966191D126449F9264F99F),
    .INIT_14(256'hF4262FD766F4BF6FF4EFF4363766669661F279662666669F4441F92226019429),
    .INIT_15(256'h16464BFB4F66FFF4BF2E64EF6D6F4BF96EFD62444C6696FF94BEF72E626646C6),
    .INIT_16(256'h2F2F42F4F4F44BFBF2BF2BF2F2F2F42F2F242004D640B66DF2414F42F4224444),
    .INIT_17(256'h666B4421661D6016564666BF6666666BE20EE002BF263676B44F42B260424F2F),
    .INIT_18(256'h6666202F6DF4B411D542424246601E646626B666616646601D6605606E62BB62),
    .INIT_19(256'h36B4F20364B8864FEF4DEF4DB406F42222B455132342007D6450634F42F3B020),
    .INIT_1A(256'h4FF4466B446F146BF20BFBF3BFBF3EBFEBFBF633444F4F400EE2244D64D6BF20),
    .INIT_1B(256'h464BBF14F1F1D1FF30F4233F324F2444B662F3B4B46FF12FF4F4FDFEF4FDFD21),
    .INIT_1C(256'h54BBFF6DF424D44BDB426626616D54429B6466666B000004F4BFBBF3242F4FBF),
    .INIT_1D(256'h2B62040112444222B16D16E6D5420622100656216B6546546626216B66256266),
    .INIT_1E(256'h3F4166BFF416F6F4F4BFF494D4F44994FD7DF44FF400BF34B4F64BF34BF6F646),
    .INIT_1F(256'hF4934250E26F42F2D522F2992B142F222D5D524F2FBF64BFFF461144414B662F),
    .INIT_20(256'h2242BFB22FFD11D524F42207662222222220722F24BFDF4BF4DF4EF2E4BD6FD9),
    .INIT_21(256'h6D662F6D662F6D662F6D662F6D6662F6662F6662F6624F6664F342D64F224242),
    .INIT_22(256'hBF422F2FF422FBF420FDF3F6F2F460064242F1274E262F6D662F6D662F6D662F),
    .INIT_23(256'hFB4440022F22FD44F422F2FB2F420000E024422F22FDBF422F2FB47D18DFDFBD),
    .INIT_24(256'h62DDDDB6BB6D606DD6E3422B3436410264161B24400640BDDDB26623324DDDD4),
    .INIT_25(256'hD62D7B2DB212BF66BD66662ED6D7247D6F02D666B4D64D84B216D6D8B216BE66),
    .INIT_26(256'h4942F9F9312D49BBF4472F664FF42FBF42D6E77F644FF42FDF42D6F37F4627B2),
    .INIT_27(256'hF222F4F42DE34F94669297D4F90F62E22F2EF2E2DE4EDE4DD4B2FD6D602669D9),
    .INIT_28(256'h7DF63F4DF422D4BE2468F43DF2D92D6F44FF24FB4F42F4722F340F42D622D4BE),
    .INIT_29(256'h222DDFDF44BD442F4DFDF44E2468F43DF2D92F477F644FF24FDF44F42D72F444),
    .INIT_2A(256'h64D8000024D8B444422F472F440FEF42222DDFDF44BD44B4EF6677F64DF3EF42),
    .INIT_2B(256'h4F422DD644BF22766272E24F2EF2422FD6D60266DBD4666F42FD6D6E4466D6ED),
    .INIT_2C(256'hD662D014BF424D4B2F4E4D72234BB2F42F4F7453602F426626662124D4D74F42),
    .INIT_2D(256'h72FD6F2F42F4D524422E53D766D66262BF44D70BF26666F4F42724422E53D766),
    .INIT_2E(256'h000F24D84D8B4BF44DFDF4B4BF44DFDF4B444F422F2F4B4BF222F2FB2F6F4D6D),
    .INIT_2F(256'h4222FF2FD2BF44D70BF226486272D2F26F424BF22E2DD66DE244D4BF2FDF4240),
    .INIT_30(256'hFBD442F4EF42FEF422DDFDF4B44BF222F2F4B2F6F42407FD6F2F4D64F422DB4F),
    .INIT_31(256'h6F4FF445D62D12B6462F2FD614F0000204D2214884D2212BF22F22FD44F422F2),
    .INIT_32(256'hD604E2BD8D8B648D884FBD2224B8088D884FBF464B2242FBF24EEEEE00F0DF4B),
    .INIT_33(256'h6BBD66D6E26D4E42F4F402D6442626D66626D6BD6642245DB24D402B24D4D408),
    .INIT_34(256'h744BF42BFD4D6D6B3B6D62F4FD1D6B6D66662D66B6D6D64DE2242B61D6626D62),
    .INIT_35(256'hD7F4F60D3472BF4DF65D7B22FFF72D624BFBF4F4F4BF4F4FD55DEFD55DDD6DD3),
    .INIT_36(256'hE22D920222E2E2DD96666623D9BF224F6D6622F42D72FF6FF22F62D724BF4F42),
    .INIT_37(256'h167273666600E22E777D42F4EFD6DDF42E20F2942D4F22EF29D22BF229942DD9),
    .INIT_38(256'h48EFF4F4F42D7FD7F22F6EF42D7DD4D04E22DBF224FD649066D5062143D76663),
    .INIT_39(256'hD84D8B4BF44DFDFF4B46DFDFBD442F4DFDF44B22F622D6D6F4D42B462667E2FF),
    .INIT_3A(256'h4EF4D627D7F42F3466D66624BBD61D664D146400000200C0E06BD66422435224),
    .INIT_3B(256'h76676604F4BF4421F66B66F94DF42B4F62B6F9221D992F24002B492F444464F6),
    .INIT_3C(256'hF4FD62F43D056E2F062B2FD5D6F44BF426F3464BF004F4BFB4F4BF4941966480),
    .INIT_3D(256'h2F3422D6101E10D94B1FF3F42FD5F44B4F4FD7D76F64F24B2F4F6F6222FD6F44),
    .INIT_3E(256'h092F492F22F264F6664206466664BFBFFFF4FFB065657600E0F2494B66A2D69F),
    .INIT_3F(256'hBD1F64222E6BFFFF280424FBFFB392F194E444192E44449212F2F80206220766),
    .INIT_40(256'h02EBFEBF46440D648423F4436C4468DDC4BCD76F02EE20444624022247662606),
    .INIT_41(256'hF42E16D1664D1DD6EF42424BF26FB2FDDF4D6BF9266661D344D4FD244F4440BF),
    .INIT_42(256'hD140400D140400D14044D124414D44B104041BB014B414423DB441423DBF26FB),
    .INIT_43(256'h224466D6DBF464F41FE22242FD7440444EB4140194449444E4D140400D140400),
    .INIT_44(256'h4F4F34FB60F4F9042FF4029640F00E22FB3242114611664D44446444D6426D66),
    .INIT_45(256'hD06DF41F44FDB4F2F44F466EDD6F34BF4F44F344204FF4F4F3F44BF4F4F444BF),
    .INIT_46(256'h0DD6F4BB4F4F4F444EBBF66F2D6026DF44E4E4D7DD12242E2DDD1F4F3442204F),
    .INIT_47(256'h0110D4C4027104111711721024BDBD1C20BBEDD1424220EBF4F44F4F6426DF24),
    .INIT_48(256'hB41B41C40B02218021DD4D1DD1E7D11D11D1D144CBFC210177011D1770200101),
    .INIT_49(256'h41DE4411D01D01D01D01D01D01D044D0424E24D00BDD17DD17B224B410410041),
    .INIT_4A(256'hD414D44000D11E444442414D444411D040440440440440440401040404B24D02),
    .INIT_4B(256'hF4D444B443F24B4B240B424D441D421B44D024D220D041240D4D0D042D4212B3),
    .INIT_4C(256'h604D64644116606202B2FB640612F6444BF66BF144F104F1D9F044D14444BFB2),
    .INIT_4D(256'h14460DF966E20662EFDD6664206066F602E116446D471602426F426F40476644),
    .INIT_4E(256'h426F40420640000F4B274266D2DF444660466FD0466666EF41666042DF91F461),
    .INIT_4F(256'h60DF4D44604663D04D2FE2066E66F608232FD6242E66466D6226F666D6DD002F),
    .INIT_50(256'h201D711612F600400044616606266624DF446624424D142446D26664076466E6),
    .INIT_51(256'h44F0B44666206FD6624B606664DF4440424464B2FD216F9464DF6D6444660201),
    .INIT_52(256'h42FA4F4DF44F342FA4FF3F3F366666644F4F4F40BBF24426624424231D3DDF96),
    .INIT_53(256'h0F4FD4FF4FF4F046F4FF4F3F4FF4F3F4FF4F3F0064F342F24F4DF24F342F24F3),
    .INIT_54(256'h02F2BFFBFFBF20220F920F44F4F4440EF940F16410D1EDD64BFF000002222222),
    .INIT_55(256'hB24076766076667450A2F2202722664502F40F22DF1D72FE4BF6F0E206666735),
    .INIT_56(256'h0F3F4F6440BFF3F3636B44BFBF4BF44F444224422411711E71DD11E717011BFB),
    .INIT_57(256'h4408B7161FD6B661FD6BFBBD44ED4B415D11B141042000BBB11040404020BF10),
    .INIT_58(256'h40002200004D66FFD42FD6B66462FD4B4626B64D46046666624624E04F404D8F),
    .INIT_59(256'h0002020000200000000000000626267BE2D040BDD002BDE2100200D102001340),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000202000000202000),
    .INIT_5B(256'h000000000000000000000000000F00000000000000000000000F000000000000),
    .INIT_5C(256'hF00200020000000000000000000000020000320650650000000000000000000F),
    .INIT_5D(256'h000000000000000000000000000000000000000000F5C02100021C04D03EFFFF),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \genblk3[1].ram_block_reg_3_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,DBGITCMADDR,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[31:28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[31:28]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED [31:4],doutA[31:28]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED [31:4],doutB[31:28]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED ),
        .WEA({ITCMBYTEWR[3],ITCMBYTEWR[3],ITCMBYTEWR[3],ITCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGITCMBYTEWR[3],DBGITCMBYTEWR[3],DBGITCMBYTEWR[3],DBGITCMBYTEWR[3]}));
endmodule

(* ORIG_REF_NAME = "X_TCMDBG" *) 
module m1_for_arty_a7_cm1_ecu_0_0_X_TCMDBG__parameterized0
   (doutA,
    doutB,
    HCLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    p_1_in2_in,
    p_2_in,
    DTCMBYTEWR,
    DBGDTCMBYTEWR);
  output [31:0]doutA;
  output [31:0]doutB;
  input HCLK;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [31:0]p_1_in2_in;
  input [31:0]p_2_in;
  input [3:0]DTCMBYTEWR;
  input [3:0]DBGDTCMBYTEWR;

  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [3:0]DBGDTCMBYTEWR;
  wire [3:0]DTCMBYTEWR;
  wire HCLK;
  wire [31:0]doutA;
  wire [31:0]doutB;
  wire [31:0]p_1_in2_in;
  wire [31:0]p_2_in;
  wire \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_2_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_0_3_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_2_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_2_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_1_2_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_1_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_3_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_1_3_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_1_3_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_1_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_1_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_1_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_1_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_2_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_2_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_2_2_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_2_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_3_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_2_3_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_2_3_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_2_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_2_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_2_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_2_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_2_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_2_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_3_2_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_3_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_3_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3[1].ram_block_reg_3_3_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_3_3_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_genblk3[1].ram_block_reg_3_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].ram_block_reg_3_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3[1].ram_block_reg_3_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3[1].ram_block_reg_3_3_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_0_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[1:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED [31:2],doutA[1:0]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED [31:2],doutB[1:0]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_0_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[3:2]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED [31:2],doutA[3:2]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED [31:2],doutB[3:2]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_0_2 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[5:4]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_2_DOADO_UNCONNECTED [31:2],doutA[5:4]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_2_DOBDO_UNCONNECTED [31:2],doutB[5:4]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_0_3 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_0_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[7:6]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_0_3_DOADO_UNCONNECTED [31:2],doutA[7:6]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_0_3_DOBDO_UNCONNECTED [31:2],doutB[7:6]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0],DTCMBYTEWR[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0],DBGDTCMBYTEWR[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_1_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[9:8]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED [31:2],doutA[9:8]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED [31:2],doutB[9:8]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_1_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[11:10]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED [31:2],doutA[11:10]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED [31:2],doutB[11:10]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_1_2 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[13:12]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_2_DOADO_UNCONNECTED [31:2],doutA[13:12]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_2_DOBDO_UNCONNECTED [31:2],doutB[13:12]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_2_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_1_3 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_1_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_1_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_1_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[15:14]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_1_3_DOADO_UNCONNECTED [31:2],doutA[15:14]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_1_3_DOBDO_UNCONNECTED [31:2],doutB[15:14]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_1_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_1_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_1_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_1_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_1_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_1_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_1_3_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1],DTCMBYTEWR[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1],DBGDTCMBYTEWR[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_2_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[17:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[17:16]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED [31:2],doutA[17:16]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED [31:2],doutB[17:16]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_2_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[19:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[19:18]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED [31:2],doutA[19:18]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED [31:2],doutB[19:18]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_2_2 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[21:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[21:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_2_DOADO_UNCONNECTED [31:2],doutA[21:20]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_2_DOBDO_UNCONNECTED [31:2],doutB[21:20]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_2_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_2_3 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_2_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_2_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_2_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[23:22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[23:22]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_2_3_DOADO_UNCONNECTED [31:2],doutA[23:22]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_2_3_DOBDO_UNCONNECTED [31:2],doutB[23:22]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_2_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_2_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_2_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_2_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_2_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_2_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_2_3_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2],DTCMBYTEWR[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2],DBGDTCMBYTEWR[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_3_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[25:24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[25:24]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED [31:2],doutA[25:24]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED [31:2],doutB[25:24]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_3_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[27:26]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[27:26]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED [31:2],doutA[27:26]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED [31:2],doutB[27:26]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_3_2 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[29:28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[29:28]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_2_DOADO_UNCONNECTED [31:2],doutA[29:28]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_2_DOBDO_UNCONNECTED [31:2],doutB[29:28]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_2_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "genblk3[1].ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \genblk3[1].ram_block_reg_3_3 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_genblk3[1].ram_block_reg_3_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk3[1].ram_block_reg_3_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(HCLK),
        .CLKBWRCLK(HCLK),
        .DBITERR(\NLW_genblk3[1].ram_block_reg_3_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in2_in[31:30]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in[31:30]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk3[1].ram_block_reg_3_3_DOADO_UNCONNECTED [31:2],doutA[31:30]}),
        .DOBDO({\NLW_genblk3[1].ram_block_reg_3_3_DOBDO_UNCONNECTED [31:2],doutB[31:30]}),
        .DOPADOP(\NLW_genblk3[1].ram_block_reg_3_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_genblk3[1].ram_block_reg_3_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3[1].ram_block_reg_3_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_genblk3[1].ram_block_reg_3_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_genblk3[1].ram_block_reg_3_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_genblk3[1].ram_block_reg_3_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3[1].ram_block_reg_3_3_SBITERR_UNCONNECTED ),
        .WEA({DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3],DTCMBYTEWR[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3],DBGDTCMBYTEWR[3]}));
endmodule

(* ORIG_REF_NAME = "cm1_adder" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_adder
   (S,
    \mem_held_addr_reg[19] ,
    \mem_held_addr_reg[19]_0 );
  output [0:0]S;
  input [0:0]\mem_held_addr_reg[19] ;
  input [0:0]\mem_held_addr_reg[19]_0 ;

  wire [0:0]S;
  wire [0:0]\mem_held_addr_reg[19] ;
  wire [0:0]\mem_held_addr_reg[19]_0 ;

  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[19]_i_6 
       (.I0(\mem_held_addr_reg[19] ),
        .I1(\mem_held_addr_reg[19]_0 ),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cm1_ahb" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ahb
   (biu_commit_reg,
    \cfgitcmen_sync2_reg[1] ,
    \cfgitcmen_sync2_reg[0] ,
    \en_itcm_reg[1] ,
    adv_de_to_ex,
    \en_itcm_reg[0] ,
    \i_haddr_q_reg[10] ,
    HWRITEcore,
    RESET_INTERCONNECT,
    \ahb_data_state_reg[0]_0 ,
    biu_rfault,
    HPROTcore,
    biu_irack,
    biu_drack,
    biu_wfault,
    dsel_ppb,
    RESET_INTERCONNECT_0,
    E,
    biu_rdy,
    \ahb_addr_state_10_reg[1]_0 ,
    dsel_write_reg_0,
    \ahb_addr_state_0x_reg[1]_0 ,
    HTRANScoreext,
    dsel_ppb_reg_0,
    fetch_internal_reg,
    rdata_fe,
    \biu_rdata_reg[31]_0 ,
    \biu_rdata_reg[31]_1 ,
    first32_ex_reg,
    nxt_instr_faulted,
    last_uncond_phase_ex_reg,
    pf_fault_fe,
    nxt_drack,
    nxt_dwack,
    \mem_held_addr_reg[31]_i_1 ,
    \mem_held_addr_reg[19]_i_1 ,
    \HWDATA_reg[31]_0 ,
    \hsize_1_0_reg[1]_0 ,
    \HADDR_reg[31]_0 ,
    biu_commit,
    HCLK,
    i_biu_drack_reg_0,
    D,
    Q,
    reset_sync,
    \en_itcm_reg[1]_0 ,
    en_itcm_wr,
    p_10_in,
    excpt_isb_de,
    \en_itcm_core_reg[1] ,
    \en_itcm_core_reg[1]_0 ,
    en_itcm_core,
    SYSRESETREQ_reg,
    SYSRESETREQ_reg_0,
    SYSRESETREQ_reg_1,
    SYSRESETREQ_reg_2,
    SYSRESETREQ,
    biu_write,
    nxt_ahb_data_state,
    biu_dreq,
    SYSRESETn,
    rst_fptr_align_ex,
    i_biu_wfault_reg_0,
    dap_ext_dsel,
    biu_dsb,
    dsel_write_reg_1,
    \ahb_addr_state_10_reg[0]_0 ,
    \ahb_addr_state_10_reg[1]_1 ,
    biu_ack_reg_0,
    \ahb_addr_state_11_reg[0]_0 ,
    fetch_internal,
    irack,
    doutA,
    hi_pre_fetch_addr,
    first32_ex,
    instr_faulted,
    u_fault,
    i_dbg_halt_req_ex_reg,
    hold_reg2_mask,
    dreq_wr_ex,
    O,
    dtcm_sel_i_2,
    p_1_in2_in,
    \HWDATA_reg[31]_1 ,
    \hsize_1_0_reg[1]_1 ,
    \biu_rdata_reg[31]_2 );
  output biu_commit_reg;
  output \cfgitcmen_sync2_reg[1] ;
  output \cfgitcmen_sync2_reg[0] ;
  output \en_itcm_reg[1] ;
  output adv_de_to_ex;
  output \en_itcm_reg[0] ;
  output \i_haddr_q_reg[10] ;
  output HWRITEcore;
  output RESET_INTERCONNECT;
  output \ahb_data_state_reg[0]_0 ;
  output biu_rfault;
  output [0:0]HPROTcore;
  output biu_irack;
  output biu_drack;
  output biu_wfault;
  output dsel_ppb;
  output RESET_INTERCONNECT_0;
  output [0:0]E;
  output biu_rdy;
  output \ahb_addr_state_10_reg[1]_0 ;
  output dsel_write_reg_0;
  output \ahb_addr_state_0x_reg[1]_0 ;
  output [0:0]HTRANScoreext;
  output dsel_ppb_reg_0;
  output [0:0]fetch_internal_reg;
  output [15:0]rdata_fe;
  output [31:0]\biu_rdata_reg[31]_0 ;
  output [15:0]\biu_rdata_reg[31]_1 ;
  output [0:0]first32_ex_reg;
  output nxt_instr_faulted;
  output last_uncond_phase_ex_reg;
  output pf_fault_fe;
  output nxt_drack;
  output nxt_dwack;
  output \mem_held_addr_reg[31]_i_1 ;
  output \mem_held_addr_reg[19]_i_1 ;
  output [31:0]\HWDATA_reg[31]_0 ;
  output [1:0]\hsize_1_0_reg[1]_0 ;
  output [31:0]\HADDR_reg[31]_0 ;
  input biu_commit;
  input HCLK;
  input i_biu_drack_reg_0;
  input [31:0]D;
  input [1:0]Q;
  input reset_sync;
  input [2:0]\en_itcm_reg[1]_0 ;
  input en_itcm_wr;
  input [1:0]p_10_in;
  input excpt_isb_de;
  input \en_itcm_core_reg[1] ;
  input \en_itcm_core_reg[1]_0 ;
  input [1:0]en_itcm_core;
  input SYSRESETREQ_reg;
  input [0:0]SYSRESETREQ_reg_0;
  input SYSRESETREQ_reg_1;
  input SYSRESETREQ_reg_2;
  input SYSRESETREQ;
  input biu_write;
  input nxt_ahb_data_state;
  input biu_dreq;
  input SYSRESETn;
  input rst_fptr_align_ex;
  input i_biu_wfault_reg_0;
  input dap_ext_dsel;
  input biu_dsb;
  input dsel_write_reg_1;
  input \ahb_addr_state_10_reg[0]_0 ;
  input \ahb_addr_state_10_reg[1]_1 ;
  input biu_ack_reg_0;
  input \ahb_addr_state_11_reg[0]_0 ;
  input fetch_internal;
  input irack;
  input [31:0]doutA;
  input hi_pre_fetch_addr;
  input first32_ex;
  input instr_faulted;
  input u_fault;
  input i_dbg_halt_req_ex_reg;
  input hold_reg2_mask;
  input dreq_wr_ex;
  input [1:0]O;
  input [3:0]dtcm_sel_i_2;
  input [31:0]p_1_in2_in;
  input [0:0]\HWDATA_reg[31]_1 ;
  input [1:0]\hsize_1_0_reg[1]_1 ;
  input [31:0]\biu_rdata_reg[31]_2 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\HADDR_reg[31]_0 ;
  wire HCLK;
  wire [0:0]HPROTcore;
  wire [0:0]HTRANScoreext;
  wire [31:0]\HWDATA_reg[31]_0 ;
  wire [0:0]\HWDATA_reg[31]_1 ;
  wire HWRITEcore;
  wire [1:0]O;
  wire [1:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire SYSRESETREQ;
  wire SYSRESETREQ_reg;
  wire [0:0]SYSRESETREQ_reg_0;
  wire SYSRESETREQ_reg_1;
  wire SYSRESETREQ_reg_2;
  wire SYSRESETn;
  wire adv_de_to_ex;
  wire [1:0]ahb_addr_state_0x;
  wire \ahb_addr_state_0x[1]_i_2_n_0 ;
  wire \ahb_addr_state_0x_reg[1]_0 ;
  wire [1:0]ahb_addr_state_10;
  wire \ahb_addr_state_10[0]_i_2_n_0 ;
  wire \ahb_addr_state_10[1]_i_2_n_0 ;
  wire \ahb_addr_state_10_reg[0]_0 ;
  wire \ahb_addr_state_10_reg[1]_0 ;
  wire \ahb_addr_state_10_reg[1]_1 ;
  wire [1:0]ahb_addr_state_11;
  wire \ahb_addr_state_11[0]_i_2_n_0 ;
  wire \ahb_addr_state_11_reg[0]_0 ;
  wire \ahb_data_state_reg[0]_0 ;
  wire asel_ppb;
  wire asel_ppb_reg;
  wire biu_ack;
  wire biu_ack_reg_0;
  wire [31:29]biu_addr_31_29_reg;
  wire biu_commit;
  wire biu_commit_reg;
  wire biu_drack;
  wire biu_dreq;
  wire biu_dsb;
  wire biu_irack;
  wire [31:0]\biu_rdata_reg[31]_0 ;
  wire [15:0]\biu_rdata_reg[31]_1 ;
  wire [31:0]\biu_rdata_reg[31]_2 ;
  wire biu_rdy;
  wire biu_rfault;
  wire biu_wfault;
  wire biu_write;
  wire \cfgitcmen_sync2_reg[0] ;
  wire \cfgitcmen_sync2_reg[1] ;
  wire core_req_state_0x;
  wire core_req_state_1x;
  wire \core_req_state_1x[0]_i_2_n_0 ;
  wire dap_ext_dsel;
  wire [31:0]doutA;
  wire dreq_wr_ex;
  wire dsel_dside;
  wire dsel_dside_i_1_n_0;
  wire dsel_ppb;
  wire dsel_ppb_i_1_n_0;
  wire dsel_ppb_reg_0;
  wire dsel_write;
  wire dsel_write_i_1_n_0;
  wire dsel_write_reg_0;
  wire dsel_write_reg_1;
  wire [3:0]dtcm_sel_i_2;
  wire [1:0]en_itcm_core;
  wire \en_itcm_core_reg[1] ;
  wire \en_itcm_core_reg[1]_0 ;
  wire \en_itcm_reg[0] ;
  wire \en_itcm_reg[1] ;
  wire [2:0]\en_itcm_reg[1]_0 ;
  wire en_itcm_wr;
  wire excpt_isb_de;
  wire fetch_internal;
  wire [0:0]fetch_internal_reg;
  wire first32_ex;
  wire [0:0]first32_ex_reg;
  wire haddr_en;
  wire haddr_en_reg;
  wire hi_pre_fetch_addr;
  wire hold_reg2_mask;
  wire [1:0]\hsize_1_0_reg[1]_0 ;
  wire [1:0]\hsize_1_0_reg[1]_1 ;
  wire \htranscoreext_reg[1]_i_5_n_0 ;
  wire \htranscoreext_reg[1]_i_6_n_0 ;
  wire i_biu_drack_reg_0;
  wire i_biu_wfault_reg_0;
  wire i_dbg_halt_req_ex_reg;
  wire \i_haddr_q_reg[10] ;
  wire instr_faulted;
  wire irack;
  wire last_uncond_phase_ex_reg;
  wire locked_up_i_4_n_0;
  wire locked_up_i_6_n_0;
  wire locked_up_i_7_n_0;
  wire locked_up_i_9_n_0;
  wire \mem_held_addr_reg[19]_i_1 ;
  wire \mem_held_addr_reg[31]_i_1 ;
  wire [1:0]nxt_ahb_addr_state_0x;
  wire [1:0]nxt_ahb_addr_state_10;
  wire [1:0]nxt_ahb_addr_state_11;
  wire nxt_ahb_data_state;
  wire nxt_biu_ack;
  wire nxt_biu_drack;
  wire nxt_biu_irack;
  wire nxt_biu_rfault;
  wire nxt_biu_wfault;
  wire nxt_core_req_state_0x;
  wire nxt_core_req_state_1x;
  wire nxt_drack;
  wire nxt_dwack;
  wire nxt_instr_faulted;
  wire [1:0]p_10_in;
  wire [31:0]p_1_in2_in;
  wire pf_fault_fe;
  wire [15:0]rdata_fe;
  wire reset_sync;
  wire rst_fptr_align_ex;
  wire u_fault;
  wire [31:0]wdata;

  FDCE \HADDR_reg[0] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[0]),
        .Q(\HADDR_reg[31]_0 [0]));
  FDCE \HADDR_reg[10] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[10]),
        .Q(\HADDR_reg[31]_0 [10]));
  FDCE \HADDR_reg[11] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[11]),
        .Q(\HADDR_reg[31]_0 [11]));
  FDCE \HADDR_reg[12] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[12]),
        .Q(\HADDR_reg[31]_0 [12]));
  FDCE \HADDR_reg[13] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[13]),
        .Q(\HADDR_reg[31]_0 [13]));
  FDCE \HADDR_reg[14] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[14]),
        .Q(\HADDR_reg[31]_0 [14]));
  FDCE \HADDR_reg[15] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[15]),
        .Q(\HADDR_reg[31]_0 [15]));
  FDCE \HADDR_reg[16] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[16]),
        .Q(\HADDR_reg[31]_0 [16]));
  FDCE \HADDR_reg[17] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[17]),
        .Q(\HADDR_reg[31]_0 [17]));
  FDCE \HADDR_reg[18] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[18]),
        .Q(\HADDR_reg[31]_0 [18]));
  FDCE \HADDR_reg[19] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[19]),
        .Q(\HADDR_reg[31]_0 [19]));
  FDCE \HADDR_reg[1] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[1]),
        .Q(\HADDR_reg[31]_0 [1]));
  FDCE \HADDR_reg[20] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[20]),
        .Q(\HADDR_reg[31]_0 [20]));
  FDCE \HADDR_reg[21] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[21]),
        .Q(\HADDR_reg[31]_0 [21]));
  FDCE \HADDR_reg[22] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[22]),
        .Q(\HADDR_reg[31]_0 [22]));
  FDCE \HADDR_reg[23] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[23]),
        .Q(\HADDR_reg[31]_0 [23]));
  FDCE \HADDR_reg[24] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[24]),
        .Q(\HADDR_reg[31]_0 [24]));
  FDCE \HADDR_reg[25] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[25]),
        .Q(\HADDR_reg[31]_0 [25]));
  FDCE \HADDR_reg[26] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[26]),
        .Q(\HADDR_reg[31]_0 [26]));
  FDCE \HADDR_reg[27] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[27]),
        .Q(\HADDR_reg[31]_0 [27]));
  FDCE \HADDR_reg[28] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[28]),
        .Q(\HADDR_reg[31]_0 [28]));
  FDCE \HADDR_reg[29] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[29]),
        .Q(\HADDR_reg[31]_0 [29]));
  FDCE \HADDR_reg[2] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[2]),
        .Q(\HADDR_reg[31]_0 [2]));
  FDCE \HADDR_reg[30] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[30]),
        .Q(\HADDR_reg[31]_0 [30]));
  FDCE \HADDR_reg[31] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[31]),
        .Q(\HADDR_reg[31]_0 [31]));
  FDCE \HADDR_reg[3] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[3]),
        .Q(\HADDR_reg[31]_0 [3]));
  FDCE \HADDR_reg[4] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[4]),
        .Q(\HADDR_reg[31]_0 [4]));
  FDCE \HADDR_reg[5] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[5]),
        .Q(\HADDR_reg[31]_0 [5]));
  FDCE \HADDR_reg[6] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[6]),
        .Q(\HADDR_reg[31]_0 [6]));
  FDCE \HADDR_reg[7] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[7]),
        .Q(\HADDR_reg[31]_0 [7]));
  FDCE \HADDR_reg[8] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[8]),
        .Q(\HADDR_reg[31]_0 [8]));
  FDCE \HADDR_reg[9] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(D[9]),
        .Q(\HADDR_reg[31]_0 [9]));
  FDCE \HWDATA_reg[0] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[0]),
        .Q(\HWDATA_reg[31]_0 [0]));
  FDCE \HWDATA_reg[10] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[10]),
        .Q(\HWDATA_reg[31]_0 [10]));
  FDCE \HWDATA_reg[11] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[11]),
        .Q(\HWDATA_reg[31]_0 [11]));
  FDCE \HWDATA_reg[12] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[12]),
        .Q(\HWDATA_reg[31]_0 [12]));
  FDCE \HWDATA_reg[13] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[13]),
        .Q(\HWDATA_reg[31]_0 [13]));
  FDCE \HWDATA_reg[14] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[14]),
        .Q(\HWDATA_reg[31]_0 [14]));
  FDCE \HWDATA_reg[15] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[15]),
        .Q(\HWDATA_reg[31]_0 [15]));
  FDCE \HWDATA_reg[16] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[16]),
        .Q(\HWDATA_reg[31]_0 [16]));
  FDCE \HWDATA_reg[17] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[17]),
        .Q(\HWDATA_reg[31]_0 [17]));
  FDCE \HWDATA_reg[18] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[18]),
        .Q(\HWDATA_reg[31]_0 [18]));
  FDCE \HWDATA_reg[19] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[19]),
        .Q(\HWDATA_reg[31]_0 [19]));
  FDCE \HWDATA_reg[1] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[1]),
        .Q(\HWDATA_reg[31]_0 [1]));
  FDCE \HWDATA_reg[20] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[20]),
        .Q(\HWDATA_reg[31]_0 [20]));
  FDCE \HWDATA_reg[21] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[21]),
        .Q(\HWDATA_reg[31]_0 [21]));
  FDCE \HWDATA_reg[22] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[22]),
        .Q(\HWDATA_reg[31]_0 [22]));
  FDCE \HWDATA_reg[23] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[23]),
        .Q(\HWDATA_reg[31]_0 [23]));
  FDCE \HWDATA_reg[24] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[24]),
        .Q(\HWDATA_reg[31]_0 [24]));
  FDCE \HWDATA_reg[25] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[25]),
        .Q(\HWDATA_reg[31]_0 [25]));
  FDCE \HWDATA_reg[26] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[26]),
        .Q(\HWDATA_reg[31]_0 [26]));
  FDCE \HWDATA_reg[27] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[27]),
        .Q(\HWDATA_reg[31]_0 [27]));
  FDCE \HWDATA_reg[28] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[28]),
        .Q(\HWDATA_reg[31]_0 [28]));
  FDCE \HWDATA_reg[29] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[29]),
        .Q(\HWDATA_reg[31]_0 [29]));
  FDCE \HWDATA_reg[2] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[2]),
        .Q(\HWDATA_reg[31]_0 [2]));
  FDCE \HWDATA_reg[30] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[30]),
        .Q(\HWDATA_reg[31]_0 [30]));
  FDCE \HWDATA_reg[31] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT),
        .D(wdata[31]),
        .Q(\HWDATA_reg[31]_0 [31]));
  FDCE \HWDATA_reg[3] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[3]),
        .Q(\HWDATA_reg[31]_0 [3]));
  FDCE \HWDATA_reg[4] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[4]),
        .Q(\HWDATA_reg[31]_0 [4]));
  FDCE \HWDATA_reg[5] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[5]),
        .Q(\HWDATA_reg[31]_0 [5]));
  FDCE \HWDATA_reg[6] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[6]),
        .Q(\HWDATA_reg[31]_0 [6]));
  FDCE \HWDATA_reg[7] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[7]),
        .Q(\HWDATA_reg[31]_0 [7]));
  FDCE \HWDATA_reg[8] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[8]),
        .Q(\HWDATA_reg[31]_0 [8]));
  FDCE \HWDATA_reg[9] 
       (.C(HCLK),
        .CE(\HWDATA_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(wdata[9]),
        .Q(\HWDATA_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    SYSRESETREQ_i_1
       (.I0(SYSRESETREQ_reg),
        .I1(\en_itcm_reg[1]_0 [0]),
        .I2(SYSRESETREQ_reg_0),
        .I3(SYSRESETREQ_reg_1),
        .I4(SYSRESETREQ_reg_2),
        .I5(SYSRESETREQ),
        .O(\i_haddr_q_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    SYSRESETREQ_i_2
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000009)) 
    \ahb_addr_state_0x[0]_i_1 
       (.I0(dsel_ppb),
        .I1(\htranscoreext_reg[1]_i_5_n_0 ),
        .I2(\ahb_addr_state_10_reg[0]_0 ),
        .I3(locked_up_i_6_n_0),
        .I4(dsel_write_reg_0),
        .O(nxt_ahb_addr_state_0x[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ahb_addr_state_0x[1]_i_1 
       (.I0(\ahb_addr_state_0x[1]_i_2_n_0 ),
        .I1(\ahb_addr_state_0x_reg[1]_0 ),
        .I2(\ahb_addr_state_10_reg[1]_1 ),
        .O(nxt_ahb_addr_state_0x[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h000000F6)) 
    \ahb_addr_state_0x[1]_i_2 
       (.I0(dsel_ppb),
        .I1(\htranscoreext_reg[1]_i_5_n_0 ),
        .I2(\ahb_addr_state_10_reg[0]_0 ),
        .I3(locked_up_i_6_n_0),
        .I4(dsel_write_reg_0),
        .O(\ahb_addr_state_0x[1]_i_2_n_0 ));
  FDCE \ahb_addr_state_0x_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ahb_addr_state_0x[0]),
        .Q(ahb_addr_state_0x[0]));
  FDCE \ahb_addr_state_0x_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ahb_addr_state_0x[1]),
        .Q(ahb_addr_state_0x[1]));
  LUT6 #(
    .INIT(64'h4040444040F051F0)) 
    \ahb_addr_state_10[0]_i_1 
       (.I0(\ahb_addr_state_10_reg[0]_0 ),
        .I1(dsel_ppb),
        .I2(\core_req_state_1x[0]_i_2_n_0 ),
        .I3(\ahb_addr_state_0x_reg[1]_0 ),
        .I4(\ahb_addr_state_10[0]_i_2_n_0 ),
        .I5(\htranscoreext_reg[1]_i_5_n_0 ),
        .O(nxt_ahb_addr_state_10[0]));
  LUT6 #(
    .INIT(64'hABFBAAAAABFBFFFF)) 
    \ahb_addr_state_10[0]_i_2 
       (.I0(dsel_write_reg_0),
        .I1(ahb_addr_state_11[0]),
        .I2(\htranscoreext_reg[1]_i_6_n_0 ),
        .I3(ahb_addr_state_10[0]),
        .I4(biu_commit_reg),
        .I5(ahb_addr_state_0x[0]),
        .O(\ahb_addr_state_10[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FCB8B8B8B8)) 
    \ahb_addr_state_10[1]_i_1 
       (.I0(\ahb_addr_state_0x[1]_i_2_n_0 ),
        .I1(\ahb_addr_state_0x_reg[1]_0 ),
        .I2(\ahb_addr_state_10_reg[1]_1 ),
        .I3(\ahb_addr_state_10[1]_i_2_n_0 ),
        .I4(\htranscoreext_reg[1]_i_5_n_0 ),
        .I5(\core_req_state_1x[0]_i_2_n_0 ),
        .O(nxt_ahb_addr_state_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ahb_addr_state_10[1]_i_2 
       (.I0(dsel_ppb),
        .I1(\ahb_addr_state_10_reg[0]_0 ),
        .O(\ahb_addr_state_10[1]_i_2_n_0 ));
  FDCE \ahb_addr_state_10_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ahb_addr_state_10[0]),
        .Q(ahb_addr_state_10[0]));
  FDCE \ahb_addr_state_10_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ahb_addr_state_10[1]),
        .Q(ahb_addr_state_10[1]));
  LUT5 #(
    .INIT(32'hFF88D888)) 
    \ahb_addr_state_11[0]_i_1 
       (.I0(\ahb_addr_state_0x_reg[1]_0 ),
        .I1(nxt_ahb_addr_state_0x[0]),
        .I2(\htranscoreext_reg[1]_i_5_n_0 ),
        .I3(\core_req_state_1x[0]_i_2_n_0 ),
        .I4(\ahb_addr_state_11[0]_i_2_n_0 ),
        .O(nxt_ahb_addr_state_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ahb_addr_state_11[0]_i_2 
       (.I0(dsel_ppb),
        .I1(\ahb_data_state_reg[0]_0 ),
        .I2(dsel_write_reg_1),
        .O(\ahb_addr_state_11[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8FCFFB8B8B8B8)) 
    \ahb_addr_state_11[1]_i_1 
       (.I0(\ahb_addr_state_0x[1]_i_2_n_0 ),
        .I1(\ahb_addr_state_0x_reg[1]_0 ),
        .I2(\ahb_addr_state_10_reg[1]_1 ),
        .I3(\htranscoreext_reg[1]_i_5_n_0 ),
        .I4(\ahb_addr_state_11[0]_i_2_n_0 ),
        .I5(\core_req_state_1x[0]_i_2_n_0 ),
        .O(nxt_ahb_addr_state_11[1]));
  FDCE \ahb_addr_state_11_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(nxt_ahb_addr_state_11[0]),
        .Q(ahb_addr_state_11[0]));
  FDCE \ahb_addr_state_11_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(nxt_ahb_addr_state_11[1]),
        .Q(ahb_addr_state_11[1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ahb_data_state[0]_i_3 
       (.I0(dsel_write),
        .I1(\ahb_data_state_reg[0]_0 ),
        .I2(dsel_ppb),
        .I3(i_biu_wfault_reg_0),
        .I4(dap_ext_dsel),
        .O(dsel_write_reg_0));
  FDCE \ahb_data_state_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ahb_data_state),
        .Q(\ahb_data_state_reg[0]_0 ));
  FDCE asel_dside_reg
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(biu_dreq),
        .Q(HPROTcore));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hE2222222)) 
    asel_ppb_reg_i_1
       (.I0(asel_ppb_reg),
        .I1(haddr_en_reg),
        .I2(biu_addr_31_29_reg[29]),
        .I3(biu_addr_31_29_reg[31]),
        .I4(biu_addr_31_29_reg[30]),
        .O(asel_ppb));
  FDCE asel_ppb_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(asel_ppb),
        .Q(asel_ppb_reg));
  LUT3 #(
    .INIT(8'h8A)) 
    asel_write_i_1
       (.I0(locked_up_i_6_n_0),
        .I1(\ahb_addr_state_0x_reg[1]_0 ),
        .I2(biu_ack_reg_0),
        .O(haddr_en));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h74)) 
    asel_write_i_3
       (.I0(dsel_ppb),
        .I1(\ahb_data_state_reg[0]_0 ),
        .I2(\htranscoreext_reg[1]_i_5_n_0 ),
        .O(dsel_ppb_reg_0));
  FDCE asel_write_reg
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(biu_write),
        .Q(HWRITEcore));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    biu_ack_i_1
       (.I0(dsel_ppb),
        .I1(dsel_write),
        .I2(\ahb_data_state_reg[0]_0 ),
        .I3(biu_ack_reg_0),
        .O(nxt_biu_ack));
  FDCE biu_ack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(nxt_biu_ack),
        .Q(biu_ack));
  FDCE \biu_addr_31_29_reg_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(D[29]),
        .Q(biu_addr_31_29_reg[29]));
  FDCE \biu_addr_31_29_reg_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(D[30]),
        .Q(biu_addr_31_29_reg[30]));
  FDCE \biu_addr_31_29_reg_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(D[31]),
        .Q(biu_addr_31_29_reg[31]));
  LUT2 #(
    .INIT(4'hE)) 
    biu_commit_reg_i_9
       (.I0(O[1]),
        .I1(O[0]),
        .O(\mem_held_addr_reg[31]_i_1 ));
  FDCE biu_commit_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(biu_commit),
        .Q(biu_commit_reg));
  FDCE \biu_rdata_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [0]),
        .Q(\biu_rdata_reg[31]_0 [0]));
  FDCE \biu_rdata_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [10]),
        .Q(\biu_rdata_reg[31]_0 [10]));
  FDCE \biu_rdata_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [11]),
        .Q(\biu_rdata_reg[31]_0 [11]));
  FDCE \biu_rdata_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [12]),
        .Q(\biu_rdata_reg[31]_0 [12]));
  FDCE \biu_rdata_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [13]),
        .Q(\biu_rdata_reg[31]_0 [13]));
  FDCE \biu_rdata_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [14]),
        .Q(\biu_rdata_reg[31]_0 [14]));
  FDCE \biu_rdata_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [15]),
        .Q(\biu_rdata_reg[31]_0 [15]));
  FDCE \biu_rdata_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [16]),
        .Q(\biu_rdata_reg[31]_0 [16]));
  FDCE \biu_rdata_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [17]),
        .Q(\biu_rdata_reg[31]_0 [17]));
  FDCE \biu_rdata_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [18]),
        .Q(\biu_rdata_reg[31]_0 [18]));
  FDCE \biu_rdata_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [19]),
        .Q(\biu_rdata_reg[31]_0 [19]));
  FDCE \biu_rdata_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [1]),
        .Q(\biu_rdata_reg[31]_0 [1]));
  FDCE \biu_rdata_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [20]),
        .Q(\biu_rdata_reg[31]_0 [20]));
  FDCE \biu_rdata_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [21]),
        .Q(\biu_rdata_reg[31]_0 [21]));
  FDCE \biu_rdata_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [22]),
        .Q(\biu_rdata_reg[31]_0 [22]));
  FDCE \biu_rdata_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [23]),
        .Q(\biu_rdata_reg[31]_0 [23]));
  FDCE \biu_rdata_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [24]),
        .Q(\biu_rdata_reg[31]_0 [24]));
  FDCE \biu_rdata_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [25]),
        .Q(\biu_rdata_reg[31]_0 [25]));
  FDCE \biu_rdata_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [26]),
        .Q(\biu_rdata_reg[31]_0 [26]));
  FDCE \biu_rdata_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [27]),
        .Q(\biu_rdata_reg[31]_0 [27]));
  FDCE \biu_rdata_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [28]),
        .Q(\biu_rdata_reg[31]_0 [28]));
  FDCE \biu_rdata_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [29]),
        .Q(\biu_rdata_reg[31]_0 [29]));
  FDCE \biu_rdata_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [2]),
        .Q(\biu_rdata_reg[31]_0 [2]));
  FDCE \biu_rdata_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [30]),
        .Q(\biu_rdata_reg[31]_0 [30]));
  FDCE \biu_rdata_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [31]),
        .Q(\biu_rdata_reg[31]_0 [31]));
  FDCE \biu_rdata_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [3]),
        .Q(\biu_rdata_reg[31]_0 [3]));
  FDCE \biu_rdata_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [4]),
        .Q(\biu_rdata_reg[31]_0 [4]));
  FDCE \biu_rdata_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\biu_rdata_reg[31]_2 [5]),
        .Q(\biu_rdata_reg[31]_0 [5]));
  FDCE \biu_rdata_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [6]),
        .Q(\biu_rdata_reg[31]_0 [6]));
  FDCE \biu_rdata_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [7]),
        .Q(\biu_rdata_reg[31]_0 [7]));
  FDCE \biu_rdata_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [8]),
        .Q(\biu_rdata_reg[31]_0 [8]));
  FDCE \biu_rdata_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(\biu_rdata_reg[31]_2 [9]),
        .Q(\biu_rdata_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00004540)) 
    \core_req_state_0x[0]_i_1 
       (.I0(biu_rdy),
        .I1(core_req_state_1x),
        .I2(biu_commit_reg),
        .I3(core_req_state_0x),
        .I4(dsel_write_reg_0),
        .O(nxt_core_req_state_0x));
  FDCE \core_req_state_0x_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_core_req_state_0x),
        .Q(core_req_state_0x));
  LUT6 #(
    .INIT(64'h00000000FFFF5404)) 
    \core_req_state_1x[0]_i_1 
       (.I0(dsel_write_reg_0),
        .I1(core_req_state_0x),
        .I2(biu_commit_reg),
        .I3(core_req_state_1x),
        .I4(\core_req_state_1x[0]_i_2_n_0 ),
        .I5(biu_rdy),
        .O(nxt_core_req_state_1x));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \core_req_state_1x[0]_i_2 
       (.I0(haddr_en),
        .I1(core_req_state_0x),
        .I2(biu_commit_reg),
        .I3(core_req_state_1x),
        .I4(\ahb_addr_state_11_reg[0]_0 ),
        .I5(dsel_write_reg_0),
        .O(\core_req_state_1x[0]_i_2_n_0 ));
  FDCE \core_req_state_1x_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(nxt_core_req_state_1x),
        .Q(core_req_state_1x));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drack_i_1
       (.I0(biu_rdy),
        .I1(dreq_wr_ex),
        .O(nxt_drack));
  LUT5 #(
    .INIT(32'hFFFD0020)) 
    dsel_dside_i_1
       (.I0(dsel_write_reg_1),
        .I1(\ahb_addr_state_0x_reg[1]_0 ),
        .I2(HPROTcore),
        .I3(dsel_write_reg_0),
        .I4(dsel_dside),
        .O(dsel_dside_i_1_n_0));
  FDCE dsel_dside_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(dsel_dside_i_1_n_0),
        .Q(dsel_dside));
  LUT5 #(
    .INIT(32'hFFDF0002)) 
    dsel_ppb_i_1
       (.I0(dsel_write_reg_1),
        .I1(\ahb_addr_state_0x_reg[1]_0 ),
        .I2(\htranscoreext_reg[1]_i_5_n_0 ),
        .I3(dsel_write_reg_0),
        .I4(dsel_ppb),
        .O(dsel_ppb_i_1_n_0));
  FDCE dsel_ppb_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(dsel_ppb_i_1_n_0),
        .Q(dsel_ppb));
  LUT5 #(
    .INIT(32'hFFFD0020)) 
    dsel_write_i_1
       (.I0(dsel_write_reg_1),
        .I1(\ahb_addr_state_0x_reg[1]_0 ),
        .I2(HWRITEcore),
        .I3(dsel_write_reg_0),
        .I4(dsel_write),
        .O(dsel_write_i_1_n_0));
  FDCE dsel_write_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(dsel_write_i_1_n_0),
        .Q(dsel_write));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dwack_i_1
       (.I0(biu_rdy),
        .I1(dreq_wr_ex),
        .O(nxt_dwack));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \en_itcm[0]_i_1 
       (.I0(Q[0]),
        .I1(reset_sync),
        .I2(\en_itcm_reg[1]_0 [1]),
        .I3(en_itcm_wr),
        .I4(p_10_in[0]),
        .O(\cfgitcmen_sync2_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \en_itcm[1]_i_1 
       (.I0(Q[1]),
        .I1(reset_sync),
        .I2(\en_itcm_reg[1]_0 [2]),
        .I3(en_itcm_wr),
        .I4(p_10_in[1]),
        .O(\cfgitcmen_sync2_reg[1] ));
  LUT6 #(
    .INIT(64'hBBBFBFBF88808080)) 
    \en_itcm_core[0]_i_1 
       (.I0(p_10_in[0]),
        .I1(adv_de_to_ex),
        .I2(excpt_isb_de),
        .I3(\en_itcm_core_reg[1] ),
        .I4(\en_itcm_core_reg[1]_0 ),
        .I5(en_itcm_core[0]),
        .O(\en_itcm_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBFBFBF88808080)) 
    \en_itcm_core[1]_i_1 
       (.I0(p_10_in[1]),
        .I1(adv_de_to_ex),
        .I2(excpt_isb_de),
        .I3(\en_itcm_core_reg[1] ),
        .I4(\en_itcm_core_reg[1]_0 ),
        .I5(en_itcm_core[1]),
        .O(\en_itcm_reg[1] ));
  FDCE haddr_en_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(haddr_en),
        .Q(haddr_en_reg));
  LUT6 #(
    .INIT(64'hFFFF00E000E000E0)) 
    held_fault0_i_1
       (.I0(biu_addr_31_29_reg[29]),
        .I1(biu_addr_31_29_reg[30]),
        .I2(irack),
        .I3(biu_commit_reg),
        .I4(biu_irack),
        .I5(biu_rfault),
        .O(pf_fault_fe));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[0]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [16]),
        .I1(doutA[16]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [0]),
        .I4(doutA[0]),
        .I5(biu_irack),
        .O(rdata_fe[0]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[10]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [26]),
        .I1(doutA[26]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [10]),
        .I4(doutA[10]),
        .I5(biu_irack),
        .O(rdata_fe[10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[11]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [27]),
        .I1(doutA[27]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [11]),
        .I4(doutA[11]),
        .I5(biu_irack),
        .O(rdata_fe[11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[12]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [28]),
        .I1(doutA[28]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [12]),
        .I4(doutA[12]),
        .I5(biu_irack),
        .O(rdata_fe[12]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[13]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [29]),
        .I1(doutA[29]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [13]),
        .I4(doutA[13]),
        .I5(biu_irack),
        .O(rdata_fe[13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[14]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [30]),
        .I1(doutA[30]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [14]),
        .I4(doutA[14]),
        .I5(biu_irack),
        .O(rdata_fe[14]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[15]_i_4 
       (.I0(\biu_rdata_reg[31]_0 [31]),
        .I1(doutA[31]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [15]),
        .I4(doutA[15]),
        .I5(biu_irack),
        .O(rdata_fe[15]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[1]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [17]),
        .I1(doutA[17]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [1]),
        .I4(doutA[1]),
        .I5(biu_irack),
        .O(rdata_fe[1]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[2]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [18]),
        .I1(doutA[18]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [2]),
        .I4(doutA[2]),
        .I5(biu_irack),
        .O(rdata_fe[2]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[3]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [19]),
        .I1(doutA[19]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [3]),
        .I4(doutA[3]),
        .I5(biu_irack),
        .O(rdata_fe[3]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[4]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [20]),
        .I1(doutA[20]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [4]),
        .I4(doutA[4]),
        .I5(biu_irack),
        .O(rdata_fe[4]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[5]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [21]),
        .I1(doutA[21]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [5]),
        .I4(doutA[5]),
        .I5(biu_irack),
        .O(rdata_fe[5]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[6]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [22]),
        .I1(doutA[22]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [6]),
        .I4(doutA[6]),
        .I5(biu_irack),
        .O(rdata_fe[6]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[7]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [23]),
        .I1(doutA[23]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [7]),
        .I4(doutA[7]),
        .I5(biu_irack),
        .O(rdata_fe[7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[8]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [24]),
        .I1(doutA[24]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [8]),
        .I4(doutA[8]),
        .I5(biu_irack),
        .O(rdata_fe[8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \held_instr0[9]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [25]),
        .I1(doutA[25]),
        .I2(hi_pre_fetch_addr),
        .I3(\biu_rdata_reg[31]_0 [9]),
        .I4(doutA[9]),
        .I5(biu_irack),
        .O(rdata_fe[9]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hold_reg1[31]_i_1 
       (.I0(biu_rdy),
        .I1(rst_fptr_align_ex),
        .O(E));
  FDCE \hsize_1_0_reg[0] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(\hsize_1_0_reg[1]_1 [0]),
        .Q(\hsize_1_0_reg[1]_0 [0]));
  FDCE \hsize_1_0_reg[1] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(\hsize_1_0_reg[1]_1 [1]),
        .Q(\hsize_1_0_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h8A8AAA0A8080A000)) 
    \htranscoreext_reg[1]_i_2 
       (.I0(\htranscoreext_reg[1]_i_5_n_0 ),
        .I1(ahb_addr_state_10[1]),
        .I2(biu_commit_reg),
        .I3(ahb_addr_state_11[1]),
        .I4(\htranscoreext_reg[1]_i_6_n_0 ),
        .I5(ahb_addr_state_0x[1]),
        .O(HTRANScoreext));
  LUT1 #(
    .INIT(2'h1)) 
    \htranscoreext_reg[1]_i_3 
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7F007FFF)) 
    \htranscoreext_reg[1]_i_5 
       (.I0(biu_addr_31_29_reg[30]),
        .I1(biu_addr_31_29_reg[31]),
        .I2(biu_addr_31_29_reg[29]),
        .I3(haddr_en_reg),
        .I4(asel_ppb_reg),
        .O(\htranscoreext_reg[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \htranscoreext_reg[1]_i_6 
       (.I0(biu_addr_31_29_reg[30]),
        .I1(biu_addr_31_29_reg[31]),
        .I2(biu_addr_31_29_reg[29]),
        .O(\htranscoreext_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4545550540405000)) 
    \htranscoreppb_reg[1]_i_1 
       (.I0(\htranscoreext_reg[1]_i_5_n_0 ),
        .I1(ahb_addr_state_10[1]),
        .I2(biu_commit_reg),
        .I3(ahb_addr_state_11[1]),
        .I4(\htranscoreext_reg[1]_i_6_n_0 ),
        .I5(ahb_addr_state_0x[1]),
        .O(\ahb_addr_state_10_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    i_biu_drack_i_1
       (.I0(dsel_dside),
        .I1(biu_ack_reg_0),
        .I2(\ahb_data_state_reg[0]_0 ),
        .I3(dsel_write),
        .O(nxt_biu_drack));
  FDCE i_biu_drack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(nxt_biu_drack),
        .Q(biu_drack));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    i_biu_irack_i_1
       (.I0(dsel_dside),
        .I1(biu_ack_reg_0),
        .I2(\ahb_data_state_reg[0]_0 ),
        .I3(dsel_write),
        .O(nxt_biu_irack));
  FDCE i_biu_irack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(nxt_biu_irack),
        .Q(biu_irack));
  LUT2 #(
    .INIT(4'h2)) 
    i_biu_rfault_i_1
       (.I0(dsel_write_reg_0),
        .I1(biu_ack_reg_0),
        .O(nxt_biu_rfault));
  FDCE i_biu_rfault_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_biu_drack_reg_0),
        .D(nxt_biu_rfault),
        .Q(biu_rfault));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    i_biu_wfault_i_1
       (.I0(biu_ack_reg_0),
        .I1(dsel_write),
        .I2(dap_ext_dsel),
        .I3(i_biu_wfault_reg_0),
        .I4(dsel_ppb),
        .I5(\ahb_data_state_reg[0]_0 ),
        .O(nxt_biu_wfault));
  FDCE i_biu_wfault_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_biu_wfault),
        .Q(biu_wfault));
  LUT2 #(
    .INIT(4'h2)) 
    \imm_held[10]_i_1 
       (.I0(last_uncond_phase_ex_reg),
        .I1(i_dbg_halt_req_ex_reg),
        .O(adv_de_to_ex));
  LUT5 #(
    .INIT(32'h0000FFF8)) 
    instr_faulted_i_1
       (.I0(biu_rfault),
        .I1(biu_drack),
        .I2(instr_faulted),
        .I3(u_fault),
        .I4(adv_de_to_ex),
        .O(nxt_instr_faulted));
  LUT4 #(
    .INIT(16'hFFFE)) 
    itcm_sel_i_5
       (.I0(dtcm_sel_i_2[0]),
        .I1(dtcm_sel_i_2[3]),
        .I2(dtcm_sel_i_2[1]),
        .I3(dtcm_sel_i_2[2]),
        .O(\mem_held_addr_reg[19]_i_1 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    load_xpsr_de_i_1
       (.I0(biu_rdy),
        .I1(hold_reg2_mask),
        .O(last_uncond_phase_ex_reg));
  LUT6 #(
    .INIT(64'h5554545444444444)) 
    locked_up_i_1
       (.I0(biu_rfault),
        .I1(biu_ack),
        .I2(locked_up_i_4_n_0),
        .I3(\ahb_addr_state_0x_reg[1]_0 ),
        .I4(locked_up_i_6_n_0),
        .I5(locked_up_i_7_n_0),
        .O(biu_rdy));
  LUT6 #(
    .INIT(64'hAAAABFAAAAAAAAAA)) 
    locked_up_i_4
       (.I0(locked_up_i_9_n_0),
        .I1(HPROTcore),
        .I2(biu_dsb),
        .I3(HWRITEcore),
        .I4(\ahb_addr_state_11_reg[0]_0 ),
        .I5(\htranscoreext_reg[1]_i_5_n_0 ),
        .O(locked_up_i_4_n_0));
  LUT5 #(
    .INIT(32'h1D111DDD)) 
    locked_up_i_5
       (.I0(ahb_addr_state_0x[1]),
        .I1(biu_commit_reg),
        .I2(ahb_addr_state_10[1]),
        .I3(\htranscoreext_reg[1]_i_6_n_0 ),
        .I4(ahb_addr_state_11[1]),
        .O(\ahb_addr_state_0x_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h1D111DDD)) 
    locked_up_i_6
       (.I0(ahb_addr_state_0x[0]),
        .I1(biu_commit_reg),
        .I2(ahb_addr_state_10[0]),
        .I3(\htranscoreext_reg[1]_i_6_n_0 ),
        .I4(ahb_addr_state_11[0]),
        .O(locked_up_i_6_n_0));
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    locked_up_i_7
       (.I0(dsel_dside),
        .I1(biu_dsb),
        .I2(dsel_write),
        .I3(dsel_ppb),
        .I4(\ahb_data_state_reg[0]_0 ),
        .O(locked_up_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    locked_up_i_9
       (.I0(core_req_state_1x),
        .I1(biu_commit_reg),
        .I2(core_req_state_0x),
        .O(locked_up_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \pc_ex[31]_i_1 
       (.I0(adv_de_to_ex),
        .I1(first32_ex),
        .O(first32_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[0]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [16]),
        .I1(doutA[16]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[10]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [26]),
        .I1(doutA[26]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[11]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [27]),
        .I1(doutA[27]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[12]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [28]),
        .I1(doutA[28]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[13]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [29]),
        .I1(doutA[29]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[14]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [30]),
        .I1(doutA[30]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [14]));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    \uhalf_instr[15]_i_1 
       (.I0(fetch_internal),
        .I1(biu_irack),
        .I2(biu_commit_reg),
        .I3(irack),
        .I4(biu_addr_31_29_reg[30]),
        .I5(biu_addr_31_29_reg[29]),
        .O(fetch_internal_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[15]_i_2 
       (.I0(\biu_rdata_reg[31]_0 [31]),
        .I1(doutA[31]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[1]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [17]),
        .I1(doutA[17]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[2]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [18]),
        .I1(doutA[18]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[3]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [19]),
        .I1(doutA[19]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[4]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [20]),
        .I1(doutA[20]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[5]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [21]),
        .I1(doutA[21]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[6]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [22]),
        .I1(doutA[22]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[7]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [23]),
        .I1(doutA[23]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[8]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [24]),
        .I1(doutA[24]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \uhalf_instr[9]_i_1 
       (.I0(\biu_rdata_reg[31]_0 [25]),
        .I1(doutA[25]),
        .I2(biu_irack),
        .O(\biu_rdata_reg[31]_1 [9]));
  FDCE \wdata_reg[0] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[0]),
        .Q(wdata[0]));
  FDCE \wdata_reg[10] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[10]),
        .Q(wdata[10]));
  FDCE \wdata_reg[11] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[11]),
        .Q(wdata[11]));
  FDCE \wdata_reg[12] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[12]),
        .Q(wdata[12]));
  FDCE \wdata_reg[13] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[13]),
        .Q(wdata[13]));
  FDCE \wdata_reg[14] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[14]),
        .Q(wdata[14]));
  FDCE \wdata_reg[15] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[15]),
        .Q(wdata[15]));
  FDCE \wdata_reg[16] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[16]),
        .Q(wdata[16]));
  FDCE \wdata_reg[17] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[17]),
        .Q(wdata[17]));
  FDCE \wdata_reg[18] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[18]),
        .Q(wdata[18]));
  FDCE \wdata_reg[19] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[19]),
        .Q(wdata[19]));
  FDCE \wdata_reg[1] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[1]),
        .Q(wdata[1]));
  FDCE \wdata_reg[20] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[20]),
        .Q(wdata[20]));
  FDCE \wdata_reg[21] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[21]),
        .Q(wdata[21]));
  FDCE \wdata_reg[22] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[22]),
        .Q(wdata[22]));
  FDCE \wdata_reg[23] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[23]),
        .Q(wdata[23]));
  FDCE \wdata_reg[24] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[24]),
        .Q(wdata[24]));
  FDCE \wdata_reg[25] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[25]),
        .Q(wdata[25]));
  FDCE \wdata_reg[26] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[26]),
        .Q(wdata[26]));
  FDCE \wdata_reg[27] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[27]),
        .Q(wdata[27]));
  FDCE \wdata_reg[28] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[28]),
        .Q(wdata[28]));
  FDCE \wdata_reg[29] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[29]),
        .Q(wdata[29]));
  FDCE \wdata_reg[2] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[2]),
        .Q(wdata[2]));
  FDCE \wdata_reg[30] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[30]),
        .Q(wdata[30]));
  FDCE \wdata_reg[31] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT),
        .D(p_1_in2_in[31]),
        .Q(wdata[31]));
  FDCE \wdata_reg[3] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[3]),
        .Q(wdata[3]));
  FDCE \wdata_reg[4] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[4]),
        .Q(wdata[4]));
  FDCE \wdata_reg[5] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[5]),
        .Q(wdata[5]));
  FDCE \wdata_reg[6] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[6]),
        .Q(wdata[6]));
  FDCE \wdata_reg[7] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[7]),
        .Q(wdata[7]));
  FDCE \wdata_reg[8] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[8]),
        .Q(wdata[8]));
  FDCE \wdata_reg[9] 
       (.C(HCLK),
        .CE(haddr_en),
        .CLR(RESET_INTERCONNECT_0),
        .D(p_1_in2_in[9]),
        .Q(wdata[9]));
endmodule

(* ORIG_REF_NAME = "cm1_alu_dec" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_alu_dec
   (S,
    \mem_held_addr_reg[19] ,
    \mem_held_addr_reg[19]_0 );
  output [0:0]S;
  input [0:0]\mem_held_addr_reg[19] ;
  input [0:0]\mem_held_addr_reg[19]_0 ;

  wire [0:0]S;
  wire [0:0]\mem_held_addr_reg[19] ;
  wire [0:0]\mem_held_addr_reg[19]_0 ;

  m1_for_arty_a7_cm1_ecu_0_0_cm1_adder u_adder
       (.S(S),
        .\mem_held_addr_reg[19] (\mem_held_addr_reg[19] ),
        .\mem_held_addr_reg[19]_0 (\mem_held_addr_reg[19]_0 ));
endmodule

(* ORIG_REF_NAME = "cm1_core" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_core
   (fetch_internal,
    hi_pre_fetch_addr,
    locked_up_reg,
    RESET_INTERCONNECT,
    i_dbg_halt_ack_reg,
    nvic_excpt_taken,
    RESET_INTERCONNECT_0,
    instr_faulted,
    int_fault_ex,
    nvic_excpt_svc_valid,
    RESET_INTERCONNECT_1,
    excpt_isb_de,
    RESET_INTERCONNECT_2,
    rst_fptr_align_ex,
    dbg_bp_hit,
    biu_rd_reg,
    dbg_wp_pc_valid,
    hold_reg2_mask,
    first32_ex,
    dreq_wr_ex,
    biu_write,
    biu_dsb,
    u_fault_ex,
    u_fault,
    irack,
    Q,
    \excpt_state_reg[0] ,
    instr_faulted_reg,
    nvic_excpt_num,
    \excpt_state_reg[1] ,
    bcc_first_ex_reg,
    D,
    nvic_primask,
    \pc_reg[1] ,
    O,
    \pc_reg[15] ,
    biu_write_reg,
    load_xpsr_ex_reg,
    hdf_actv,
    nmi_actv,
    \dp_ipsr_7to2_reg[7] ,
    \dp_ipsr_7to2_reg[4] ,
    \dp_ipsr_7to2_reg[4]_0 ,
    int_actv,
    \HWDATAM_reg[31] ,
    E,
    dbg_reg_rdy,
    nxt_vcatch,
    i_dbg_halt_ack_reg_0,
    S,
    \pc_reg[25] ,
    \pc_reg[31] ,
    \pc_reg[13] ,
    \pc_reg[25]_0 ,
    \pc_reg[31]_0 ,
    \mem_held_addr_reg[7] ,
    \pc_ex_reg[7] ,
    \pc_ex_reg[31] ,
    \pc_ex_reg[13] ,
    \mem_held_addr_reg[13] ,
    \mem_held_addr_reg[22] ,
    \pc_ex_reg[22] ,
    \pc_ex_reg[25] ,
    \mem_held_addr_reg[25] ,
    \mem_held_addr_reg[28] ,
    \pc_ex_reg[28] ,
    \pc_ex_reg[31]_0 ,
    nxt_dbg_restarted,
    \mem_held_addr_reg[1] ,
    ls_half_ex_reg,
    dbg_bp_match_de_reg,
    dbg_exec,
    \i_mcode_dec_reg[1] ,
    \imm_held_reg[6] ,
    \excpt_state_reg[4] ,
    nvic_excpt_ret_taken,
    biu_dreq,
    p_1_in2_in,
    \pc_reg[19] ,
    biu_commit,
    itcm_sel_i_6,
    DTCMBYTEWR,
    ITCMBYTEWR,
    biu_rdy,
    HCLK,
    dbg_bp_match,
    i_nvic_excpt_svc_valid_reg,
    i_dbg_wdata_sel_de_reg,
    adv_de_to_ex,
    nxt_dbg_halt_ack,
    r_amt4_ex2_reg,
    nxt_instr_faulted,
    pf_fault_fe,
    nxt_drack,
    nxt_dwack,
    SYSRESETn,
    biu_wfault,
    \i_pend_state_reg[1] ,
    i_dbg_instr_v_ex_reg,
    \excpt_state_reg[0]_0 ,
    \instr_de_reg[7] ,
    nxt_mult_out0_carry__2,
    HWDATAsysppb,
    \i_pend_state_reg[36] ,
    IRQ,
    \i_pend_state_reg[36]_0 ,
    \i_pend_state_reg[36]_1 ,
    nvic_excpt_clr_actv,
    \i_pend_state_reg[1]_0 ,
    \i_pend_state_reg[36]_2 ,
    \i_pend_state_reg[2] ,
    \r_int_actv_lvl_reg[0] ,
    \r_int_actv_lvl_reg[0]_0 ,
    svc_lvl_0,
    \r_int_actv_lvl_reg[1] ,
    \r_int_actv_lvl_reg[1]_0 ,
    \r_int_actv_lvl_reg[1]_1 ,
    \r_int_actv_lvl_reg[1]_2 ,
    \dbg_reg_wdata_reg[0] ,
    \dbg_reg_wdata_reg[31] ,
    dbg_reg_write,
    dbg_exception_ctrl,
    dbg_debugen,
    c_halt,
    bp_compare_return1_carry__1,
    bp_compare0_return1_carry__1,
    emit_wp2_carry__1_i_6,
    DBGRESTARTED,
    DBGRESTART,
    \pre_msk_emit_wp_q[0]_i_5 ,
    rdata_fe,
    nvic_lockup,
    nvic_excpt_pend,
    \excpt_state_reg[4]_0 ,
    \instr_de_reg[0] ,
    \instr_de_reg[1] ,
    \excpt_state[2]_i_2 ,
    \excpt_state_reg[1]_0 ,
    biu_rfault,
    biu_drack,
    \instr_de_reg[3] ,
    biu_irack,
    biu_commit_reg,
    \pc_reg[31]_1 ,
    biu_commit_reg_reg,
    itcm_sel_reg,
    dtcm_sel_reg,
    en_itcm_core,
    nxt_mult_out0_carry__2_0,
    \hold_reg1[7]_i_7 ,
    doutA,
    \hold_reg1[7]_i_7_0 ,
    \uhalf_instr_reg[0] ,
    \uhalf_instr_reg[15] ,
    \latched_excpt_num_reg[5] ,
    \pc_ex_reg[0] ,
    \hold_reg1_reg[31] );
  output fetch_internal;
  output hi_pre_fetch_addr;
  output locked_up_reg;
  output RESET_INTERCONNECT;
  output i_dbg_halt_ack_reg;
  output nvic_excpt_taken;
  output RESET_INTERCONNECT_0;
  output instr_faulted;
  output int_fault_ex;
  output nvic_excpt_svc_valid;
  output RESET_INTERCONNECT_1;
  output excpt_isb_de;
  output RESET_INTERCONNECT_2;
  output rst_fptr_align_ex;
  output dbg_bp_hit;
  output biu_rd_reg;
  output dbg_wp_pc_valid;
  output hold_reg2_mask;
  output first32_ex;
  output dreq_wr_ex;
  output biu_write;
  output biu_dsb;
  output u_fault_ex;
  output u_fault;
  output irack;
  output [29:0]Q;
  output \excpt_state_reg[0] ;
  output instr_faulted_reg;
  output [5:0]nvic_excpt_num;
  output [1:0]\excpt_state_reg[1] ;
  output bcc_first_ex_reg;
  output [31:0]D;
  output nvic_primask;
  output [0:0]\pc_reg[1] ;
  output [3:0]O;
  output [0:0]\pc_reg[15] ;
  output biu_write_reg;
  output [33:0]load_xpsr_ex_reg;
  output hdf_actv;
  output nmi_actv;
  output [1:0]\dp_ipsr_7to2_reg[7] ;
  output \dp_ipsr_7to2_reg[4] ;
  output \dp_ipsr_7to2_reg[4]_0 ;
  output int_actv;
  output [31:0]\HWDATAM_reg[31] ;
  output [0:0]E;
  output dbg_reg_rdy;
  output nxt_vcatch;
  output i_dbg_halt_ack_reg_0;
  output [3:0]S;
  output [3:0]\pc_reg[25] ;
  output [1:0]\pc_reg[31] ;
  output [3:0]\pc_reg[13] ;
  output [3:0]\pc_reg[25]_0 ;
  output [1:0]\pc_reg[31]_0 ;
  output \mem_held_addr_reg[7] ;
  output \pc_ex_reg[7] ;
  output [30:0]\pc_ex_reg[31] ;
  output \pc_ex_reg[13] ;
  output \mem_held_addr_reg[13] ;
  output \mem_held_addr_reg[22] ;
  output \pc_ex_reg[22] ;
  output \pc_ex_reg[25] ;
  output \mem_held_addr_reg[25] ;
  output \mem_held_addr_reg[28] ;
  output \pc_ex_reg[28] ;
  output \pc_ex_reg[31]_0 ;
  output nxt_dbg_restarted;
  output \mem_held_addr_reg[1] ;
  output [1:0]ls_half_ex_reg;
  output dbg_bp_match_de_reg;
  output dbg_exec;
  output [0:0]\i_mcode_dec_reg[1] ;
  output \imm_held_reg[6] ;
  output \excpt_state_reg[4] ;
  output nvic_excpt_ret_taken;
  output biu_dreq;
  output [31:0]p_1_in2_in;
  output [3:0]\pc_reg[19] ;
  output biu_commit;
  output itcm_sel_i_6;
  output [3:0]DTCMBYTEWR;
  output [3:0]ITCMBYTEWR;
  input biu_rdy;
  input HCLK;
  input dbg_bp_match;
  input i_nvic_excpt_svc_valid_reg;
  input i_dbg_wdata_sel_de_reg;
  input adv_de_to_ex;
  input nxt_dbg_halt_ack;
  input r_amt4_ex2_reg;
  input nxt_instr_faulted;
  input pf_fault_fe;
  input nxt_drack;
  input nxt_dwack;
  input SYSRESETn;
  input biu_wfault;
  input \i_pend_state_reg[1] ;
  input i_dbg_instr_v_ex_reg;
  input \excpt_state_reg[0]_0 ;
  input [3:0]\instr_de_reg[7] ;
  input nxt_mult_out0_carry__2;
  input [31:0]HWDATAsysppb;
  input \i_pend_state_reg[36] ;
  input [31:0]IRQ;
  input \i_pend_state_reg[36]_0 ;
  input [31:0]\i_pend_state_reg[36]_1 ;
  input nvic_excpt_clr_actv;
  input \i_pend_state_reg[1]_0 ;
  input [33:0]\i_pend_state_reg[36]_2 ;
  input \i_pend_state_reg[2] ;
  input \r_int_actv_lvl_reg[0] ;
  input \r_int_actv_lvl_reg[0]_0 ;
  input [1:0]svc_lvl_0;
  input [1:0]\r_int_actv_lvl_reg[1] ;
  input [1:0]\r_int_actv_lvl_reg[1]_0 ;
  input \r_int_actv_lvl_reg[1]_1 ;
  input \r_int_actv_lvl_reg[1]_2 ;
  input \dbg_reg_wdata_reg[0] ;
  input [31:0]\dbg_reg_wdata_reg[31] ;
  input dbg_reg_write;
  input [1:0]dbg_exception_ctrl;
  input dbg_debugen;
  input c_halt;
  input [26:0]bp_compare_return1_carry__1;
  input [26:0]bp_compare0_return1_carry__1;
  input [7:0]emit_wp2_carry__1_i_6;
  input DBGRESTARTED;
  input DBGRESTART;
  input [0:0]\pre_msk_emit_wp_q[0]_i_5 ;
  input [15:0]rdata_fe;
  input nvic_lockup;
  input nvic_excpt_pend;
  input \excpt_state_reg[4]_0 ;
  input \instr_de_reg[0] ;
  input \instr_de_reg[1] ;
  input \excpt_state[2]_i_2 ;
  input \excpt_state_reg[1]_0 ;
  input biu_rfault;
  input biu_drack;
  input \instr_de_reg[3] ;
  input biu_irack;
  input biu_commit_reg;
  input [31:0]\pc_reg[31]_1 ;
  input biu_commit_reg_reg;
  input itcm_sel_reg;
  input dtcm_sel_reg;
  input [1:0]en_itcm_core;
  input nxt_mult_out0_carry__2_0;
  input [31:0]\hold_reg1[7]_i_7 ;
  input [31:0]doutA;
  input [31:0]\hold_reg1[7]_i_7_0 ;
  input [0:0]\uhalf_instr_reg[0] ;
  input [15:0]\uhalf_instr_reg[15] ;
  input [5:0]\latched_excpt_num_reg[5] ;
  input [0:0]\pc_ex_reg[0] ;
  input [0:0]\hold_reg1_reg[31] ;

  wire [31:0]D;
  wire DBGRESTART;
  wire DBGRESTARTED;
  wire [3:0]DTCMBYTEWR;
  wire [0:0]E;
  wire HCLK;
  wire [31:0]\HWDATAM_reg[31] ;
  wire [31:0]HWDATAsysppb;
  wire [31:0]IRQ;
  wire [3:0]ITCMBYTEWR;
  wire [3:0]O;
  wire [29:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire RESET_INTERCONNECT_1;
  wire RESET_INTERCONNECT_2;
  wire [3:0]S;
  wire SYSRESETn;
  wire [31:0]a_reg_0;
  wire adv_de_to_ex;
  wire au_a_use_pc_ex;
  wire au_carry;
  wire [28:3]au_in_a;
  wire bcc_first_ex_reg;
  wire [2:0]biu_addr_mux_ctl_ex;
  wire biu_commit;
  wire biu_commit_reg;
  wire biu_commit_reg_reg;
  wire biu_drack;
  wire biu_dreq;
  wire biu_dsb;
  wire biu_irack;
  wire biu_rd_reg;
  wire biu_rdy;
  wire biu_rfault;
  wire biu_wfault;
  wire biu_write;
  wire biu_write_reg;
  wire [26:0]bp_compare0_return1_carry__1;
  wire [26:0]bp_compare_return1_carry__1;
  wire c_flag;
  wire c_flag_mux;
  wire c_flag_wf;
  wire c_halt;
  wire dbg_bp_hit;
  wire dbg_bp_match;
  wire dbg_bp_match_de_reg;
  wire [31:2]dbg_bp_pc;
  wire dbg_debugen;
  wire [1:0]dbg_exception_ctrl;
  wire dbg_exec;
  wire [31:2]dbg_reg_rdata;
  wire dbg_reg_rdy;
  wire \dbg_reg_wdata_reg[0] ;
  wire [31:0]\dbg_reg_wdata_reg[31] ;
  wire dbg_reg_write;
  wire [1:0]dbg_wp_addr;
  wire dbg_wp_pc_valid;
  wire [31:0]doutA;
  wire \dp_ipsr_7to2_reg[4] ;
  wire \dp_ipsr_7to2_reg[4]_0 ;
  wire [1:0]\dp_ipsr_7to2_reg[7] ;
  wire dreq_wr_ex;
  wire dtcm_sel_reg;
  wire [7:0]emit_wp2_carry__1_i_6;
  wire [1:0]en_itcm_core;
  wire excpt_isb_de;
  wire \excpt_state[2]_i_2 ;
  wire \excpt_state_reg[0] ;
  wire \excpt_state_reg[0]_0 ;
  wire [1:0]\excpt_state_reg[1] ;
  wire \excpt_state_reg[1]_0 ;
  wire \excpt_state_reg[4] ;
  wire \excpt_state_reg[4]_0 ;
  wire fetch_internal;
  wire first32_ex;
  wire force_c_in_ex;
  wire fptr_align;
  wire fptr_wdata;
  wire hdf_actv;
  wire hi_pre_fetch_addr;
  wire [31:0]hold_reg1;
  wire [31:0]\hold_reg1[7]_i_7 ;
  wire [31:0]\hold_reg1[7]_i_7_0 ;
  wire [0:0]\hold_reg1_reg[31] ;
  wire [31:0]hold_reg2;
  wire hold_reg20;
  wire hold_reg2_mask;
  wire i_dbg_halt_ack_reg;
  wire i_dbg_halt_ack_reg_0;
  wire i_dbg_instr_v_ex_reg;
  wire i_dbg_wdata_sel_de_reg;
  wire [0:0]\i_mcode_dec_reg[1] ;
  wire i_nvic_excpt_svc_valid_reg;
  wire \i_pend_state_reg[1] ;
  wire \i_pend_state_reg[1]_0 ;
  wire \i_pend_state_reg[2] ;
  wire \i_pend_state_reg[36] ;
  wire \i_pend_state_reg[36]_0 ;
  wire [31:0]\i_pend_state_reg[36]_1 ;
  wire [33:0]\i_pend_state_reg[36]_2 ;
  wire [0:0]imm_ex;
  wire \imm_held_reg[6] ;
  wire \instr_de_reg[0] ;
  wire \instr_de_reg[1] ;
  wire \instr_de_reg[3] ;
  wire [3:0]\instr_de_reg[7] ;
  wire instr_faulted;
  wire instr_faulted_reg;
  wire [15:0]instr_fe;
  wire int_actv;
  wire int_fault_ex;
  wire irack;
  wire itcm_sel_i_6;
  wire itcm_sel_reg;
  wire [5:0]\latched_excpt_num_reg[5] ;
  wire [33:0]load_xpsr_ex_reg;
  wire locked_up_reg;
  wire ls_byte_ex;
  wire ls_half_ex;
  wire [1:0]ls_half_ex_reg;
  wire \mem_held_addr_reg[13] ;
  wire \mem_held_addr_reg[1] ;
  wire \mem_held_addr_reg[22] ;
  wire \mem_held_addr_reg[25] ;
  wire \mem_held_addr_reg[28] ;
  wire \mem_held_addr_reg[7] ;
  wire [15:8]mem_r_data_s;
  wire [7:0]mem_r_data_u;
  wire micro_code_fe;
  wire mode;
  wire [31:16]mult_out;
  wire n_flag;
  wire nmi_actv;
  wire nvic_excpt_clr_actv;
  wire [5:0]nvic_excpt_num;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken;
  wire nvic_lockup;
  wire nvic_primask;
  wire nxt_dbg_halt_ack;
  wire nxt_dbg_restarted;
  wire nxt_drack;
  wire nxt_dwack;
  wire nxt_fetch_internal;
  wire nxt_instr_faulted;
  wire nxt_int_rack;
  wire nxt_mult_out0_carry__2;
  wire nxt_mult_out0_carry__2_0;
  wire [3:0]nxt_rptr_a_ex;
  wire [3:0]nxt_rptr_b_ex;
  wire nxt_vcatch;
  wire nxt_z_flag_mux;
  wire [31:2]p_0_in__0;
  wire [31:0]p_1_in2_in;
  wire [0:0]p_1_out;
  wire [0:0]\pc_ex_reg[0] ;
  wire \pc_ex_reg[13] ;
  wire \pc_ex_reg[22] ;
  wire \pc_ex_reg[25] ;
  wire \pc_ex_reg[28] ;
  wire [30:0]\pc_ex_reg[31] ;
  wire \pc_ex_reg[31]_0 ;
  wire \pc_ex_reg[7] ;
  wire [3:0]\pc_reg[13] ;
  wire [0:0]\pc_reg[15] ;
  wire [3:0]\pc_reg[19] ;
  wire [0:0]\pc_reg[1] ;
  wire [3:0]\pc_reg[25] ;
  wire [3:0]\pc_reg[25]_0 ;
  wire [1:0]\pc_reg[31] ;
  wire [1:0]\pc_reg[31]_0 ;
  wire [31:0]\pc_reg[31]_1 ;
  wire pf_fault_fe;
  wire pre_fetch_addr_1;
  wire [0:0]\pre_msk_emit_wp_q[0]_i_5 ;
  wire r_amt4_ex2_reg;
  wire \r_int_actv_lvl_reg[0] ;
  wire \r_int_actv_lvl_reg[0]_0 ;
  wire [1:0]\r_int_actv_lvl_reg[1] ;
  wire [1:0]\r_int_actv_lvl_reg[1]_0 ;
  wire \r_int_actv_lvl_reg[1]_1 ;
  wire \r_int_actv_lvl_reg[1]_2 ;
  wire rd_mux_a_ex;
  wire [15:0]rdata_fe;
  wire [1:0]rf0_mux_ctl_ex;
  wire [2:2]rf_mux_ctl_ex;
  wire [1:0]rf_wdata;
  wire rst_fptr_align_ex;
  wire se_half_wb;
  wire sel_wf_c;
  wire sel_wf_v;
  wire [31:1]seq_fetch_addr;
  wire [1:0]svc_lvl_0;
  wire [1:0]swz_ctl_ex;
  wire [31:3]\u_alu_dec/au_in_b ;
  wire u_ctrl_n_106;
  wire u_ctrl_n_121;
  wire u_ctrl_n_122;
  wire u_ctrl_n_125;
  wire u_ctrl_n_126;
  wire u_ctrl_n_127;
  wire u_ctrl_n_128;
  wire u_ctrl_n_301;
  wire u_ctrl_n_334;
  wire u_ctrl_n_335;
  wire u_ctrl_n_336;
  wire u_ctrl_n_337;
  wire u_ctrl_n_338;
  wire u_ctrl_n_339;
  wire u_ctrl_n_340;
  wire u_ctrl_n_341;
  wire u_ctrl_n_342;
  wire u_ctrl_n_343;
  wire u_ctrl_n_344;
  wire u_ctrl_n_345;
  wire u_ctrl_n_346;
  wire u_ctrl_n_347;
  wire u_ctrl_n_348;
  wire u_ctrl_n_349;
  wire u_ctrl_n_350;
  wire u_ctrl_n_351;
  wire u_ctrl_n_352;
  wire u_ctrl_n_353;
  wire u_ctrl_n_354;
  wire u_ctrl_n_355;
  wire u_ctrl_n_356;
  wire u_ctrl_n_357;
  wire u_ctrl_n_358;
  wire u_ctrl_n_359;
  wire u_ctrl_n_360;
  wire u_ctrl_n_361;
  wire u_ctrl_n_362;
  wire u_ctrl_n_363;
  wire u_ctrl_n_364;
  wire u_ctrl_n_365;
  wire u_ctrl_n_366;
  wire u_ctrl_n_367;
  wire u_ctrl_n_368;
  wire u_ctrl_n_369;
  wire u_ctrl_n_380;
  wire u_ctrl_n_381;
  wire u_ctrl_n_382;
  wire u_ctrl_n_383;
  wire u_ctrl_n_384;
  wire u_ctrl_n_385;
  wire u_ctrl_n_386;
  wire u_ctrl_n_387;
  wire u_ctrl_n_388;
  wire u_ctrl_n_389;
  wire u_ctrl_n_390;
  wire u_ctrl_n_391;
  wire u_ctrl_n_392;
  wire u_ctrl_n_393;
  wire u_ctrl_n_394;
  wire u_ctrl_n_395;
  wire u_ctrl_n_396;
  wire u_ctrl_n_397;
  wire u_ctrl_n_398;
  wire u_ctrl_n_399;
  wire u_ctrl_n_400;
  wire u_ctrl_n_401;
  wire u_ctrl_n_402;
  wire u_ctrl_n_404;
  wire u_ctrl_n_405;
  wire u_ctrl_n_406;
  wire u_ctrl_n_407;
  wire u_ctrl_n_408;
  wire u_ctrl_n_409;
  wire u_ctrl_n_410;
  wire u_ctrl_n_411;
  wire u_ctrl_n_76;
  wire u_ctrl_n_77;
  wire u_ctrl_n_78;
  wire u_ctrl_n_79;
  wire u_ctrl_n_80;
  wire u_ctrl_n_81;
  wire u_ctrl_n_82;
  wire u_ctrl_n_83;
  wire u_ctrl_n_84;
  wire u_ctrl_n_86;
  wire u_ctrl_n_87;
  wire u_ctrl_n_88;
  wire u_ctrl_n_89;
  wire u_ctrl_n_90;
  wire u_ctrl_n_91;
  wire u_ctrl_n_94;
  wire u_ctrl_n_95;
  wire u_ctrl_n_96;
  wire u_ctrl_n_97;
  wire u_ctrl_n_98;
  wire u_dp_n_0;
  wire u_dp_n_100;
  wire u_dp_n_101;
  wire u_dp_n_102;
  wire u_dp_n_103;
  wire u_dp_n_190;
  wire u_dp_n_191;
  wire u_dp_n_192;
  wire u_dp_n_193;
  wire u_dp_n_194;
  wire u_dp_n_195;
  wire u_dp_n_196;
  wire u_dp_n_197;
  wire u_dp_n_198;
  wire u_dp_n_199;
  wire u_dp_n_221;
  wire u_dp_n_222;
  wire u_dp_n_255;
  wire u_dp_n_256;
  wire u_dp_n_257;
  wire u_dp_n_278;
  wire u_dp_n_279;
  wire u_dp_n_280;
  wire u_dp_n_281;
  wire u_dp_n_282;
  wire u_dp_n_283;
  wire u_dp_n_284;
  wire u_dp_n_285;
  wire u_dp_n_286;
  wire u_dp_n_287;
  wire u_dp_n_288;
  wire u_dp_n_289;
  wire u_dp_n_290;
  wire u_dp_n_291;
  wire u_dp_n_292;
  wire u_dp_n_293;
  wire u_dp_n_294;
  wire u_dp_n_295;
  wire u_dp_n_296;
  wire u_dp_n_297;
  wire u_dp_n_298;
  wire u_dp_n_299;
  wire u_dp_n_30;
  wire u_dp_n_300;
  wire u_dp_n_301;
  wire u_dp_n_302;
  wire u_dp_n_303;
  wire u_dp_n_304;
  wire u_dp_n_305;
  wire u_dp_n_306;
  wire u_dp_n_307;
  wire u_dp_n_308;
  wire u_dp_n_309;
  wire u_dp_n_31;
  wire u_dp_n_318;
  wire u_dp_n_319;
  wire u_dp_n_32;
  wire u_dp_n_320;
  wire u_dp_n_321;
  wire u_dp_n_322;
  wire u_dp_n_323;
  wire u_dp_n_324;
  wire u_dp_n_325;
  wire u_dp_n_326;
  wire u_dp_n_327;
  wire u_dp_n_328;
  wire u_dp_n_329;
  wire u_dp_n_330;
  wire u_dp_n_331;
  wire u_dp_n_332;
  wire u_dp_n_333;
  wire u_dp_n_334;
  wire u_dp_n_335;
  wire u_dp_n_337;
  wire u_dp_n_338;
  wire u_dp_n_339;
  wire u_dp_n_340;
  wire u_dp_n_341;
  wire u_dp_n_342;
  wire u_dp_n_343;
  wire u_dp_n_344;
  wire u_dp_n_345;
  wire u_dp_n_346;
  wire u_dp_n_347;
  wire u_dp_n_348;
  wire u_dp_n_349;
  wire u_dp_n_350;
  wire u_dp_n_351;
  wire u_dp_n_352;
  wire u_dp_n_354;
  wire u_dp_n_355;
  wire u_dp_n_356;
  wire u_dp_n_357;
  wire u_dp_n_358;
  wire u_dp_n_359;
  wire u_dp_n_368;
  wire u_dp_n_369;
  wire u_dp_n_370;
  wire u_dp_n_371;
  wire u_dp_n_372;
  wire u_dp_n_373;
  wire u_dp_n_374;
  wire u_dp_n_375;
  wire u_dp_n_376;
  wire u_dp_n_377;
  wire u_dp_n_378;
  wire u_dp_n_379;
  wire u_dp_n_38;
  wire u_dp_n_380;
  wire u_dp_n_381;
  wire u_dp_n_382;
  wire u_dp_n_383;
  wire u_dp_n_384;
  wire u_dp_n_385;
  wire u_dp_n_386;
  wire u_dp_n_387;
  wire u_dp_n_388;
  wire u_dp_n_389;
  wire u_dp_n_39;
  wire u_dp_n_390;
  wire u_dp_n_391;
  wire u_dp_n_392;
  wire u_dp_n_393;
  wire u_dp_n_394;
  wire u_dp_n_395;
  wire u_dp_n_396;
  wire u_dp_n_397;
  wire u_dp_n_398;
  wire u_dp_n_399;
  wire u_dp_n_40;
  wire u_dp_n_400;
  wire u_dp_n_401;
  wire u_dp_n_402;
  wire u_dp_n_403;
  wire u_dp_n_404;
  wire u_dp_n_405;
  wire u_dp_n_406;
  wire u_dp_n_407;
  wire u_dp_n_408;
  wire u_dp_n_409;
  wire u_dp_n_41;
  wire u_dp_n_410;
  wire u_dp_n_411;
  wire u_dp_n_412;
  wire u_dp_n_413;
  wire u_dp_n_414;
  wire u_dp_n_415;
  wire u_dp_n_416;
  wire u_dp_n_417;
  wire u_dp_n_418;
  wire u_dp_n_419;
  wire u_dp_n_42;
  wire u_dp_n_424;
  wire u_dp_n_43;
  wire u_dp_n_44;
  wire u_dp_n_45;
  wire u_dp_n_46;
  wire u_dp_n_47;
  wire u_dp_n_48;
  wire u_dp_n_49;
  wire u_dp_n_50;
  wire u_dp_n_51;
  wire u_dp_n_52;
  wire u_dp_n_53;
  wire u_dp_n_54;
  wire u_dp_n_55;
  wire u_dp_n_56;
  wire u_dp_n_57;
  wire u_dp_n_62;
  wire u_dp_n_63;
  wire u_dp_n_64;
  wire u_dp_n_65;
  wire u_dp_n_71;
  wire u_dp_n_72;
  wire u_dp_n_73;
  wire u_dp_n_74;
  wire u_dp_n_75;
  wire u_dp_n_76;
  wire u_dp_n_77;
  wire u_dp_n_78;
  wire u_dp_n_79;
  wire u_dp_n_80;
  wire u_dp_n_81;
  wire u_dp_n_87;
  wire u_dp_n_88;
  wire u_dp_n_89;
  wire u_dp_n_90;
  wire u_dp_n_91;
  wire u_dp_n_92;
  wire u_dp_n_93;
  wire u_dp_n_94;
  wire u_dp_n_95;
  wire u_dp_n_96;
  wire u_dp_n_97;
  wire u_dp_n_98;
  wire u_dp_n_99;
  wire \u_excpt/load_xpsr_ex ;
  wire u_fault;
  wire u_fault_ex;
  wire u_fetch_n_18;
  wire \u_mem_ctl/nxt_dtcm_sel ;
  wire \u_mem_ctl/nxt_irack ;
  wire \u_mem_ctl/nxt_itcm_sel ;
  wire [4:0]\u_mul_shft/u_shft/m_amt ;
  wire \u_mul_shft/u_shft/m_ext ;
  wire \u_mul_shft/u_shft/m_invert ;
  wire \u_r_bank/reg_file_a ;
  wire [0:0]\uhalf_instr_reg[0] ;
  wire [15:0]\uhalf_instr_reg[15] ;
  wire update_n_ex;
  wire update_pc;
  wire use_c_flag_ex;
  wire use_imm_ex;
  wire v_flag;
  wire v_flag_au;
  wire v_flag_wf;
  wire w_enable_ex;
  wire [3:0]wptr_ex;
  wire write_flags_ex;
  wire z_flag;
  wire ze_half_wb;
  wire zero_a_ex;

  m1_for_arty_a7_cm1_ecu_0_0_cm1_ctl u_ctrl
       (.CO(u_ctrl_n_387),
        .D({D[31:30],D[28:24],D[3:0]}),
        .DBGRESTART(DBGRESTART),
        .DBGRESTARTED(DBGRESTARTED),
        .E(E),
        .\HADDR_reg[24] (u_dp_n_196),
        .\HADDR_reg[25] (u_dp_n_195),
        .\HADDR_reg[26] (u_dp_n_194),
        .\HADDR_reg[27] (u_dp_n_193),
        .\HADDR_reg[28] (u_dp_n_192),
        .HCLK(HCLK),
        .\HWDATAM_reg[31] (\HWDATAM_reg[31] ),
        .HWDATAsysppb(HWDATAsysppb),
        .IRQ(IRQ),
        .O({u_ctrl_n_95,u_ctrl_n_96,u_ctrl_n_97,u_ctrl_n_98}),
        .Q(\excpt_state_reg[1] ),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_0),
        .S(u_ctrl_n_79),
        .SYSRESETn(SYSRESETn),
        .a_reg_0({a_reg_0[31],a_reg_0[25],a_reg_0[23:16],a_reg_0[12],a_reg_0[9:3],a_reg_0[1:0]}),
        .adv_de_to_ex(adv_de_to_ex),
        .au_a_use_pc_ex(au_a_use_pc_ex),
        .b_reg_0({u_dp_n_278,u_dp_n_279,u_dp_n_280,u_dp_n_281,u_dp_n_282,u_dp_n_283,u_dp_n_284,u_dp_n_285,u_dp_n_286,u_dp_n_287,u_dp_n_288,u_dp_n_289,u_dp_n_290,u_dp_n_291,u_dp_n_292,u_dp_n_293,u_dp_n_294,u_dp_n_295,u_dp_n_296,u_dp_n_297,u_dp_n_298,u_dp_n_299,u_dp_n_300,u_dp_n_301,u_dp_n_302,u_dp_n_303,u_dp_n_304,u_dp_n_305,u_dp_n_306,u_dp_n_307,u_dp_n_308,u_dp_n_309}),
        .bcc_first_ex_reg_0(bcc_first_ex_reg),
        .\biu_addr_31_29_reg_reg[31] ({O,u_dp_n_62,u_dp_n_63,u_dp_n_64,u_dp_n_65,\pc_reg[19] ,\pc_reg[15] ,u_dp_n_71,u_dp_n_72,u_dp_n_73,u_dp_n_74,u_dp_n_75,u_dp_n_76,u_dp_n_77,u_dp_n_78,u_dp_n_79,u_dp_n_80,u_dp_n_81}),
        .biu_addr_mux_ctl_ex(biu_addr_mux_ctl_ex),
        .biu_commit(biu_commit),
        .biu_commit_reg_reg(u_dp_n_197),
        .biu_commit_reg_reg_0(u_dp_n_257),
        .biu_commit_reg_reg_1(biu_commit_reg_reg),
        .biu_dreq(biu_dreq),
        .biu_dsb(biu_dsb),
        .biu_rd_reg(biu_rd_reg),
        .biu_rdy(biu_rdy),
        .biu_wfault(biu_wfault),
        .biu_write_reg_0(biu_write),
        .biu_write_reg_1(biu_write_reg),
        .branch_ex_reg_0(u_ctrl_n_106),
        .branch_ex_reg_1({p_0_in__0[31:30],p_0_in__0[3:2],pre_fetch_addr_1}),
        .c_flag(c_flag),
        .c_flag_mux(c_flag_mux),
        .c_flag_mux_reg(au_carry),
        .c_flag_mux_reg_0(u_dp_n_221),
        .c_flag_wf(c_flag_wf),
        .c_halt(c_halt),
        .dbg_bp_hit(dbg_bp_hit),
        .dbg_bp_match(dbg_bp_match),
        .dbg_bp_match_de_reg(dbg_bp_match_de_reg),
        .dbg_debugen(dbg_debugen),
        .dbg_exception_ctrl(dbg_exception_ctrl),
        .dbg_exec(dbg_exec),
        .dbg_reg_rdy(dbg_reg_rdy),
        .\dbg_reg_wdata[0]_i_2 (u_dp_n_400),
        .\dbg_reg_wdata_reg[0] (\dbg_reg_wdata_reg[0] ),
        .\dbg_reg_wdata_reg[31] (\dbg_reg_wdata_reg[31] ),
        .dbg_reg_write(dbg_reg_write),
        .dbg_wp_addr(dbg_wp_addr),
        .dbg_wp_pc_valid(dbg_wp_pc_valid),
        .\dp_ipsr_1to0_reg[1] (u_dp_n_388),
        .\dp_ipsr_7to2[6]_i_2 (u_dp_n_54),
        .\dp_ipsr_7to2[7]_i_2 (u_dp_n_53),
        .\dp_ipsr_7to2_reg[2] (u_dp_n_369),
        .\dp_ipsr_7to2_reg[3] (u_dp_n_373),
        .\dp_ipsr_7to2_reg[4] (nvic_excpt_num[2]),
        .\dp_ipsr_7to2_reg[4]_0 (\dp_ipsr_7to2_reg[4] ),
        .\dp_ipsr_7to2_reg[4]_1 (\dp_ipsr_7to2_reg[4]_0 ),
        .\dp_ipsr_7to2_reg[4]_2 (u_dp_n_392),
        .\dp_ipsr_7to2_reg[5] (nvic_excpt_num[3]),
        .\dp_ipsr_7to2_reg[5]_0 (u_dp_n_397),
        .\dp_ipsr_7to2_reg[6] (nvic_excpt_num[4]),
        .\dp_ipsr_7to2_reg[6]_0 (u_dp_n_381),
        .\dp_ipsr_7to2_reg[7] (nvic_excpt_num[5]),
        .\dp_ipsr_7to2_reg[7]_0 (\dp_ipsr_7to2_reg[7] ),
        .\dp_ipsr_7to2_reg[7]_1 (mem_r_data_u),
        .\dp_ipsr_7to2_reg[7]_2 (u_dp_n_382),
        .dreq_wr_ex_reg_0(dreq_wr_ex),
        .dtcm_sel_reg(itcm_sel_i_6),
        .dtcm_sel_reg_0(dtcm_sel_reg),
        .emit_wp2_carry__1_i_6(emit_wp2_carry__1_i_6),
        .excpt_isb_de(excpt_isb_de),
        .excpt_isb_de_reg(RESET_INTERCONNECT_2),
        .excpt_ret_de_reg_0(u_dp_n_191),
        .\excpt_state[2]_i_2 (\excpt_state[2]_i_2 ),
        .\excpt_state_reg[0] (\excpt_state_reg[0] ),
        .\excpt_state_reg[0]_0 (\excpt_state_reg[0]_0 ),
        .\excpt_state_reg[1] (\excpt_state_reg[1]_0 ),
        .\excpt_state_reg[4] (\excpt_state_reg[4] ),
        .\excpt_state_reg[4]_0 (\excpt_state_reg[4]_0 ),
        .excpt_up_ipsr_ex_reg(r_amt4_ex2_reg),
        .fetch_internal_reg(fetch_internal),
        .first32_ex_reg_0(first32_ex),
        .first_ex_phase_reg_0(u_ctrl_n_301),
        .first_ex_phase_reg_1(hold_reg20),
        .force_c_in_ex(force_c_in_ex),
        .force_hf_reg(nvic_excpt_num[0]),
        .force_hf_reg_0(nvic_excpt_num[1]),
        .fptr_align(fptr_align),
        .fptr_align_reg(u_dp_n_424),
        .fptr_wdata(fptr_wdata),
        .hdf_actv(hdf_actv),
        .held_fault1_reg_0(u_fetch_n_18),
        .\held_instr0_reg[15]_0 (instr_fe),
        .hi_pre_fetch_addr_reg(u_dp_n_222),
        .\hold_reg1_reg[14] (u_dp_n_87),
        .\hold_reg2_reg[0] (u_dp_n_324),
        .\hold_reg2_reg[10] (u_dp_n_332),
        .\hold_reg2_reg[11] (u_dp_n_337),
        .\hold_reg2_reg[12] (u_dp_n_341),
        .\hold_reg2_reg[13] (u_dp_n_345),
        .\hold_reg2_reg[14] (u_dp_n_349),
        .\hold_reg2_reg[15] (u_dp_n_318),
        .\hold_reg2_reg[16] (u_dp_n_327),
        .\hold_reg2_reg[17] (u_dp_n_329),
        .\hold_reg2_reg[18] (u_dp_n_333),
        .\hold_reg2_reg[19] (u_dp_n_338),
        .\hold_reg2_reg[1] (u_dp_n_330),
        .\hold_reg2_reg[20] (u_dp_n_342),
        .\hold_reg2_reg[21] (u_dp_n_346),
        .\hold_reg2_reg[22] (u_dp_n_350),
        .\hold_reg2_reg[23] (u_dp_n_319),
        .\hold_reg2_reg[24] (u_dp_n_326),
        .\hold_reg2_reg[25] (u_dp_n_331),
        .\hold_reg2_reg[26] (u_dp_n_335),
        .\hold_reg2_reg[27] (u_dp_n_340),
        .\hold_reg2_reg[28] (u_dp_n_344),
        .\hold_reg2_reg[29] (u_dp_n_348),
        .\hold_reg2_reg[2] (u_dp_n_334),
        .\hold_reg2_reg[30] (u_dp_n_352),
        .\hold_reg2_reg[31] (u_dp_n_321),
        .\hold_reg2_reg[3] (u_dp_n_339),
        .\hold_reg2_reg[4] (u_dp_n_343),
        .\hold_reg2_reg[5] (u_dp_n_347),
        .\hold_reg2_reg[6] (u_dp_n_351),
        .\hold_reg2_reg[7] (u_dp_n_320),
        .\hold_reg2_reg[8] (u_dp_n_325),
        .\hold_reg2_reg[9] (u_dp_n_328),
        .i_dbg_halt_ack_reg(i_dbg_halt_ack_reg),
        .i_dbg_halt_ack_reg_0(i_dbg_halt_ack_reg_0),
        .i_dbg_instr_v_ex_reg(i_dbg_instr_v_ex_reg),
        .i_dbg_wdata_sel_de_reg(i_dbg_wdata_sel_de_reg),
        .\i_mcode_dec_reg[1] (\i_mcode_dec_reg[1] ),
        .i_nvic_excpt_svc_valid_reg(i_nvic_excpt_svc_valid_reg),
        .\i_pend_state_reg[1] (\i_pend_state_reg[1] ),
        .\i_pend_state_reg[1]_0 (\i_pend_state_reg[1]_0 ),
        .\i_pend_state_reg[2] (\i_pend_state_reg[2] ),
        .\i_pend_state_reg[36] (\i_pend_state_reg[36] ),
        .\i_pend_state_reg[36]_0 (\i_pend_state_reg[36]_0 ),
        .\i_pend_state_reg[36]_1 (\i_pend_state_reg[36]_1 ),
        .\i_pend_state_reg[36]_2 (\i_pend_state_reg[36]_2 ),
        .\imm_ex_reg[0]_0 (imm_ex),
        .\imm_ex_reg[29]_0 ({u_ctrl_n_334,u_ctrl_n_335,u_ctrl_n_336,u_ctrl_n_337}),
        .\imm_ex_reg[29]_1 (u_ctrl_n_388),
        .\imm_held_reg[6] (\imm_held_reg[6] ),
        .\instr_de_reg[0]_0 (\instr_de_reg[0] ),
        .\instr_de_reg[1]_0 (\instr_de_reg[1] ),
        .\instr_de_reg[3]_0 (\instr_de_reg[3] ),
        .\instr_de_reg[7]_0 (\instr_de_reg[7] ),
        .instr_faulted_reg(instr_faulted),
        .instr_faulted_reg_0(instr_faulted_reg),
        .int_actv(int_actv),
        .int_fault_ex(int_fault_ex),
        .invert_b_ex_reg_0({\u_alu_dec/au_in_b [31:30],\u_alu_dec/au_in_b [26],\u_alu_dec/au_in_b [23:21],\u_alu_dec/au_in_b [19],\u_alu_dec/au_in_b [16],\u_alu_dec/au_in_b [14],\u_alu_dec/au_in_b [10],\u_alu_dec/au_in_b [6:5],\u_alu_dec/au_in_b [3]}),
        .invert_b_ex_reg_1(u_ctrl_n_76),
        .invert_b_ex_reg_10(u_ctrl_n_90),
        .invert_b_ex_reg_2(u_ctrl_n_77),
        .invert_b_ex_reg_3(u_ctrl_n_78),
        .invert_b_ex_reg_4(u_ctrl_n_80),
        .invert_b_ex_reg_5(u_ctrl_n_83),
        .invert_b_ex_reg_6(u_ctrl_n_86),
        .invert_b_ex_reg_7(u_ctrl_n_87),
        .invert_b_ex_reg_8(u_ctrl_n_88),
        .invert_b_ex_reg_9(u_ctrl_n_89),
        .itcm_sel_reg(itcm_sel_reg),
        .itcm_sel_reg_0(u_dp_n_323),
        .last_uncond_phase_ex_reg_0(hold_reg2_mask),
        .last_uncond_phase_ex_reg_1(nxt_rptr_a_ex),
        .last_uncond_phase_ex_reg_2(nxt_rptr_b_ex),
        .\latched_excpt_num_reg[5] (\latched_excpt_num_reg[5] ),
        .load_xpsr_ex(\u_excpt/load_xpsr_ex ),
        .load_xpsr_ex_reg(load_xpsr_ex_reg),
        .locked_up_reg(locked_up_reg),
        .locked_up_reg_0(update_pc),
        .ls_byte_ex(ls_byte_ex),
        .ls_byte_ex_reg_0(u_ctrl_n_94),
        .ls_half_ex(ls_half_ex),
        .ls_half_ex_reg_0(ls_half_ex_reg),
        .ls_half_ex_reg_1(u_fault),
        .m_ext(\u_mul_shft/u_shft/m_ext ),
        .m_invert(\u_mul_shft/u_shft/m_invert ),
        .mask_sp_ex_reg(RESET_INTERCONNECT_1),
        .\mem_held_addr_reg[0] (u_ctrl_n_386),
        .\mem_held_addr_reg[1] (\mem_held_addr_reg[1] ),
        .\mem_held_addr_reg[1]_0 (u_ctrl_n_383),
        .\mem_held_addr_reg[27] (u_dp_n_419),
        .\mem_held_addr_reg[27]_0 ({u_dp_n_38,u_dp_n_39,u_dp_n_40}),
        .\mem_held_addr_reg[3] (u_dp_n_56),
        .micro_code_fe(micro_code_fe),
        .mode(mode),
        .mult_out(mult_out),
        .n_flag(n_flag),
        .nmi_actv(nmi_actv),
        .nvic_excpt_clr_actv(nvic_excpt_clr_actv),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_excpt_taken_reg(nvic_excpt_taken),
        .nvic_lockup(nvic_lockup),
        .nvic_primask(nvic_primask),
        .nxt_dbg_halt_ack(nxt_dbg_halt_ack),
        .nxt_dbg_restarted(nxt_dbg_restarted),
        .nxt_dtcm_sel(\u_mem_ctl/nxt_dtcm_sel ),
        .nxt_fetch_internal(nxt_fetch_internal),
        .nxt_instr_faulted(nxt_instr_faulted),
        .nxt_int_rack(nxt_int_rack),
        .nxt_irack(\u_mem_ctl/nxt_irack ),
        .nxt_itcm_sel(\u_mem_ctl/nxt_itcm_sel ),
        .nxt_vcatch(nxt_vcatch),
        .nxt_z_flag_mux(nxt_z_flag_mux),
        .p_1_in2_in(p_1_in2_in),
        .\pc_de_reg[31]_0 ({dbg_bp_pc,\pc_reg[1] }),
        .\pc_ex_reg[0]_0 (\pc_ex_reg[0] ),
        .\pc_ex_reg[13]_0 (\pc_ex_reg[13] ),
        .\pc_ex_reg[22]_0 (\pc_ex_reg[22] ),
        .\pc_ex_reg[25]_0 (\pc_ex_reg[25] ),
        .\pc_ex_reg[28]_0 (\pc_ex_reg[28] ),
        .\pc_ex_reg[31]_0 (\pc_ex_reg[31] ),
        .\pc_ex_reg[31]_1 (\pc_ex_reg[31]_0 ),
        .\pc_ex_reg[7]_0 (\pc_ex_reg[7] ),
        .\pc_reg[2] (u_dp_n_255),
        .\pc_reg[30] (u_dp_n_199),
        .\pc_reg[31] ({u_ctrl_n_339,u_ctrl_n_340,u_ctrl_n_341,u_ctrl_n_342,u_ctrl_n_343,u_ctrl_n_344,u_ctrl_n_345,u_ctrl_n_346,u_ctrl_n_347,u_ctrl_n_348,u_ctrl_n_349,u_ctrl_n_350,u_ctrl_n_351,u_ctrl_n_352,u_ctrl_n_353,u_ctrl_n_354,u_ctrl_n_355,u_ctrl_n_356,u_ctrl_n_357,u_ctrl_n_358,u_ctrl_n_359,u_ctrl_n_360,u_ctrl_n_361,u_ctrl_n_362,u_ctrl_n_363,u_ctrl_n_364,u_ctrl_n_365,u_ctrl_n_366,u_ctrl_n_367,u_ctrl_n_368,u_ctrl_n_369,p_1_out}),
        .\pc_reg[31]_0 (u_dp_n_198),
        .\pc_reg[3] (u_dp_n_256),
        .pf_fault_fe(pf_fault_fe),
        .\pre_msk_emit_wp_q[0]_i_5 (\pre_msk_emit_wp_q[0]_i_5 ),
        .pre_update_c_ex_reg_0(u_ctrl_n_390),
        .pre_update_c_ex_reg_1(u_ctrl_n_391),
        .pre_update_v_ex_reg_0(u_ctrl_n_389),
        .pre_update_v_ex_reg_1(u_ctrl_n_393),
        .\r_int_actv_lvl_reg[0] (\r_int_actv_lvl_reg[0] ),
        .\r_int_actv_lvl_reg[0]_0 (\r_int_actv_lvl_reg[0]_0 ),
        .\r_int_actv_lvl_reg[1] (\r_int_actv_lvl_reg[1] ),
        .\r_int_actv_lvl_reg[1]_0 (\r_int_actv_lvl_reg[1]_0 ),
        .\r_int_actv_lvl_reg[1]_1 (\r_int_actv_lvl_reg[1]_1 ),
        .\r_int_actv_lvl_reg[1]_2 (\r_int_actv_lvl_reg[1]_2 ),
        .rd_mux_a_ex(rd_mux_a_ex),
        .\reg_file_a[15][22]_i_2 (u_dp_n_45),
        .\reg_file_a[15][23]_i_2 (u_dp_n_44),
        .\reg_file_a_reg[0][10] (u_dp_n_386),
        .\reg_file_a_reg[0][11] (u_dp_n_374),
        .\reg_file_a_reg[0][12] (u_dp_n_393),
        .\reg_file_a_reg[0][13] (u_dp_n_378),
        .\reg_file_a_reg[0][14] (u_dp_n_380),
        .\reg_file_a_reg[0][15] ({u_dp_n_401,u_dp_n_402,u_dp_n_403,u_dp_n_404,u_dp_n_405,u_dp_n_406,u_dp_n_407,u_dp_n_408,u_dp_n_409,u_dp_n_410,u_dp_n_411,u_dp_n_412,u_dp_n_413,u_dp_n_414,u_dp_n_415,u_dp_n_416}),
        .\reg_file_a_reg[0][15]_0 (u_dp_n_375),
        .\reg_file_a_reg[0][16] (u_dp_n_103),
        .\reg_file_a_reg[0][16]_0 (u_dp_n_399),
        .\reg_file_a_reg[0][17] (u_dp_n_102),
        .\reg_file_a_reg[0][17]_0 (u_dp_n_372),
        .\reg_file_a_reg[0][18] (u_dp_n_101),
        .\reg_file_a_reg[0][18]_0 (u_dp_n_377),
        .\reg_file_a_reg[0][19] (u_dp_n_100),
        .\reg_file_a_reg[0][19]_0 (u_dp_n_383),
        .\reg_file_a_reg[0][20] (u_dp_n_99),
        .\reg_file_a_reg[0][20]_0 (u_dp_n_387),
        .\reg_file_a_reg[0][21] (u_dp_n_98),
        .\reg_file_a_reg[0][21]_0 (u_dp_n_389),
        .\reg_file_a_reg[0][22] (u_dp_n_97),
        .\reg_file_a_reg[0][22]_0 (u_dp_n_384),
        .\reg_file_a_reg[0][23] (u_dp_n_96),
        .\reg_file_a_reg[0][23]_0 (u_dp_n_376),
        .\reg_file_a_reg[0][24] (u_dp_n_95),
        .\reg_file_a_reg[0][24]_0 (u_dp_n_394),
        .\reg_file_a_reg[0][25] (u_dp_n_94),
        .\reg_file_a_reg[0][25]_0 (u_dp_n_396),
        .\reg_file_a_reg[0][26] (u_dp_n_93),
        .\reg_file_a_reg[0][26]_0 (u_dp_n_385),
        .\reg_file_a_reg[0][27] (u_dp_n_92),
        .\reg_file_a_reg[0][27]_0 (u_dp_n_398),
        .\reg_file_a_reg[0][28] (u_dp_n_91),
        .\reg_file_a_reg[0][28]_0 (u_dp_n_390),
        .\reg_file_a_reg[0][29] (u_dp_n_90),
        .\reg_file_a_reg[0][29]_0 (u_dp_n_379),
        .\reg_file_a_reg[0][30] (u_dp_n_89),
        .\reg_file_a_reg[0][30]_0 (u_dp_n_391),
        .\reg_file_a_reg[0][31] (hold_reg1),
        .\reg_file_a_reg[0][31]_0 (u_dp_n_88),
        .\reg_file_a_reg[0][31]_1 (u_dp_n_371),
        .\reg_file_a_reg[0][8] (u_dp_n_395),
        .\reg_file_a_reg[0][9] (u_dp_n_370),
        .rf0_mux_ctl_ex(rf0_mux_ctl_ex),
        .rf_mux_ctl_ex(rf_mux_ctl_ex),
        .\rf_mux_ctl_ex_reg[2]_0 (u_ctrl_n_392),
        .rf_wdata({dbg_reg_rdata,rf_wdata}),
        .rst_fptr_align_ex(rst_fptr_align_ex),
        .se_byte_wb_reg_0(mem_r_data_s),
        .se_half_wb(se_half_wb),
        .sel_wf_c(sel_wf_c),
        .sel_wf_v(sel_wf_v),
        .seq_fetch_addr({seq_fetch_addr[31:30],seq_fetch_addr[3:1]}),
        .\shift_op_reg[0]_0 (u_ctrl_n_385),
        .\shift_op_reg[1]_0 ({\u_mul_shft/u_shft/m_amt [4],u_ctrl_n_121,u_ctrl_n_122,\u_mul_shft/u_shft/m_amt [1:0]}),
        .\shift_op_reg[1]_1 (u_ctrl_n_380),
        .svc_lvl_0(svc_lvl_0),
        .\swz_ctl_ex_reg[0]_0 (u_ctrl_n_91),
        .\swz_ctl_ex_reg[1]_0 (swz_ctl_ex),
        .\swz_ctl_ex_reg[1]_1 (u_ctrl_n_382),
        .update_n_ex(update_n_ex),
        .use_c_flag_ex(use_c_flag_ex),
        .use_c_flag_ex_reg_0(u_dp_n_0),
        .use_dp_tbit_reg(u_dp_n_190),
        .use_imm_ex(use_imm_ex),
        .use_imm_ex_reg_0(u_ctrl_n_125),
        .use_imm_ex_reg_1(u_ctrl_n_126),
        .use_imm_ex_reg_2(u_ctrl_n_127),
        .use_imm_ex_reg_3(u_ctrl_n_128),
        .use_imm_ex_reg_4(u_ctrl_n_381),
        .use_imm_ex_reg_5(u_ctrl_n_384),
        .v_flag(v_flag),
        .v_flag_au(v_flag_au),
        .v_flag_au_reg(u_ctrl_n_394),
        .v_flag_au_reg_0(u_dp_n_30),
        .v_flag_wf(v_flag_wf),
        .w_enable_ex(w_enable_ex),
        .\wdata_mux_ctl_ex_reg[0]_0 (u_ctrl_n_338),
        .\wdata_reg[24] (u_dp_n_354),
        .\wdata_reg[25] (u_dp_n_418),
        .\wdata_reg[26] (u_dp_n_355),
        .\wdata_reg[27] (u_dp_n_356),
        .\wdata_reg[28] (u_dp_n_357),
        .\wdata_reg[29] (u_dp_n_358),
        .\wdata_reg[30] (u_dp_n_417),
        .\wdata_reg[31] (\pc_reg[31]_1 ),
        .\wdata_reg[31]_0 (hold_reg2),
        .\wdata_reg[31]_1 (u_dp_n_359),
        .wptr_ex(wptr_ex),
        .\wptr_ex_reg[0]_0 (u_ctrl_n_410),
        .\wptr_ex_reg[1]_0 (u_ctrl_n_396),
        .\wptr_ex_reg[1]_1 (u_ctrl_n_397),
        .\wptr_ex_reg[1]_2 (u_ctrl_n_399),
        .\wptr_ex_reg[1]_3 (u_ctrl_n_401),
        .\wptr_ex_reg[1]_4 (\u_r_bank/reg_file_a ),
        .\wptr_ex_reg[1]_5 (u_ctrl_n_404),
        .\wptr_ex_reg[1]_6 (u_ctrl_n_407),
        .\wptr_ex_reg[1]_7 (u_ctrl_n_409),
        .\wptr_ex_reg[1]_8 (u_ctrl_n_411),
        .\wptr_ex_reg[2]_0 (u_ctrl_n_398),
        .\wptr_ex_reg[2]_1 (u_ctrl_n_405),
        .\wptr_ex_reg[2]_2 (u_ctrl_n_408),
        .\wptr_ex_reg[3]_0 (u_ctrl_n_400),
        .\wptr_ex_reg[3]_1 (u_ctrl_n_402),
        .\wptr_ex_reg[3]_2 (u_ctrl_n_406),
        .write_flags_ex(write_flags_ex),
        .z_flag(z_flag),
        .z_flag_mux_i_12_0(u_dp_n_52),
        .z_flag_mux_i_13(u_dp_n_57),
        .z_flag_mux_i_14_0(u_dp_n_41),
        .z_flag_mux_i_14_1(u_dp_n_42),
        .z_flag_mux_i_14_2(u_dp_n_43),
        .z_flag_mux_i_15_0({au_in_a[28],au_in_a[19],au_in_a[15],au_in_a[11],au_in_a[3]}),
        .z_flag_mux_i_15_1(u_dp_n_31),
        .z_flag_mux_i_15_2(u_dp_n_32),
        .z_flag_mux_i_16_0(u_dp_n_48),
        .z_flag_mux_i_16_1(u_dp_n_49),
        .z_flag_mux_i_5_0(u_dp_n_51),
        .z_flag_mux_i_5_1(u_dp_n_50),
        .z_flag_mux_i_6(u_dp_n_55),
        .z_flag_mux_i_7_0(u_dp_n_47),
        .z_flag_mux_i_7_1(u_dp_n_46),
        .z_flag_mux_reg(u_dp_n_368),
        .z_flag_mux_reg_0(u_dp_n_322),
        .ze_half_wb(ze_half_wb),
        .zero_a_ex(zero_a_ex),
        .zero_a_ex_reg_0({au_in_a[17],au_in_a[12],au_in_a[9:8],au_in_a[4]}),
        .zero_a_ex_reg_1({u_ctrl_n_81,u_ctrl_n_82}),
        .zero_a_ex_reg_2(u_ctrl_n_84),
        .zero_a_ex_reg_3(u_ctrl_n_395));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dp u_dp
       (.CO(u_ctrl_n_387),
        .D({p_0_in__0[31:30],p_0_in__0[3:2],pre_fetch_addr_1}),
        .DTCMBYTEWR(DTCMBYTEWR),
        .E(\u_r_bank/reg_file_a ),
        .HCLK(HCLK),
        .ITCMBYTEWR(ITCMBYTEWR),
        .O({u_ctrl_n_95,u_ctrl_n_96,u_ctrl_n_97,u_ctrl_n_98}),
        .Q({dbg_bp_pc,\pc_reg[1] }),
        .RESET_INTERCONNECT(u_dp_n_0),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_2),
        .RESET_INTERCONNECT_1(RESET_INTERCONNECT_1),
        .S(S),
        .SYSRESETn(SYSRESETn),
        .au_a_use_pc_ex(au_a_use_pc_ex),
        .b_reg_0({u_dp_n_278,u_dp_n_279,u_dp_n_280,u_dp_n_281,u_dp_n_282,u_dp_n_283,u_dp_n_284,u_dp_n_285,u_dp_n_286,u_dp_n_287,u_dp_n_288,u_dp_n_289,u_dp_n_290,u_dp_n_291,u_dp_n_292,u_dp_n_293,u_dp_n_294,u_dp_n_295,u_dp_n_296,u_dp_n_297,u_dp_n_298,u_dp_n_299,u_dp_n_300,u_dp_n_301,u_dp_n_302,u_dp_n_303,u_dp_n_304,u_dp_n_305,u_dp_n_306,u_dp_n_307,u_dp_n_308,u_dp_n_309}),
        .biu_addr_mux_ctl_ex(biu_addr_mux_ctl_ex),
        .biu_drack(biu_drack),
        .biu_dreq(biu_dreq),
        .biu_rdy(biu_rdy),
        .biu_rfault(biu_rfault),
        .bp_compare0_return1_carry__1(bp_compare0_return1_carry__1),
        .bp_compare_return1_carry__1(bp_compare_return1_carry__1),
        .c_flag(c_flag),
        .c_flag_mux(c_flag_mux),
        .c_flag_mux_i_4(u_ctrl_n_385),
        .c_flag_mux_reg_0(u_ctrl_n_392),
        .c_flag_mux_reg_1(u_ctrl_n_380),
        .c_flag_mux_reg_2(u_ctrl_n_381),
        .c_flag_mux_reg_3(u_ctrl_n_384),
        .c_flag_wf(c_flag_wf),
        .c_flag_wf_reg_0(u_ctrl_n_391),
        .dbg_wp_addr(dbg_wp_addr),
        .doutA(doutA),
        .emit_wp2_carry__1_i_7(emit_wp2_carry__1_i_6[6:2]),
        .en_itcm_core(en_itcm_core),
        .\en_itcm_core_reg[1] (u_dp_n_257),
        .force_c_in_ex(force_c_in_ex),
        .fptr_align(fptr_align),
        .fptr_align_reg(u_dp_n_424),
        .fptr_align_reg_0(u_ctrl_n_301),
        .fptr_wdata(fptr_wdata),
        .\hold_reg1[7]_i_7 (\hold_reg1[7]_i_7 ),
        .\hold_reg1[7]_i_7_0 (\hold_reg1[7]_i_7_0 ),
        .\hold_reg1_reg[15]_0 (mem_r_data_s),
        .\hold_reg1_reg[16]_0 (u_ctrl_n_386),
        .\hold_reg1_reg[16]_1 (u_ctrl_n_383),
        .\hold_reg1_reg[1]_0 (u_dp_n_222),
        .\hold_reg1_reg[24]_0 (u_dp_n_196),
        .\hold_reg1_reg[25]_0 (u_dp_n_195),
        .\hold_reg1_reg[26]_0 (u_dp_n_194),
        .\hold_reg1_reg[27]_0 (u_dp_n_193),
        .\hold_reg1_reg[28]_0 (u_dp_n_192),
        .\hold_reg1_reg[29]_0 ({D[29],D[23:4]}),
        .\hold_reg1_reg[2]_0 (u_dp_n_255),
        .\hold_reg1_reg[30]_0 (u_dp_n_199),
        .\hold_reg1_reg[30]_1 (swz_ctl_ex),
        .\hold_reg1_reg[31]_0 (u_dp_n_198),
        .\hold_reg1_reg[31]_1 (hold_reg1),
        .\hold_reg1_reg[31]_2 (\hold_reg1_reg[31] ),
        .\hold_reg1_reg[3]_0 (u_dp_n_256),
        .\hold_reg1_reg[6]_0 (u_ctrl_n_91),
        .\hold_reg1_reg[6]_1 (u_ctrl_n_382),
        .\hold_reg2_reg[31]_0 (hold_reg2),
        .\hold_reg2_reg[31]_1 (hold_reg20),
        .\hold_reg2_reg[31]_2 ({u_ctrl_n_339,u_ctrl_n_340,u_ctrl_n_341,u_ctrl_n_342,u_ctrl_n_343,u_ctrl_n_344,u_ctrl_n_345,u_ctrl_n_346,u_ctrl_n_347,u_ctrl_n_348,u_ctrl_n_349,u_ctrl_n_350,u_ctrl_n_351,u_ctrl_n_352,u_ctrl_n_353,u_ctrl_n_354,u_ctrl_n_355,u_ctrl_n_356,u_ctrl_n_357,u_ctrl_n_358,u_ctrl_n_359,u_ctrl_n_360,u_ctrl_n_361,u_ctrl_n_362,u_ctrl_n_363,u_ctrl_n_364,u_ctrl_n_365,u_ctrl_n_366,u_ctrl_n_367,u_ctrl_n_368,u_ctrl_n_369,p_1_out}),
        .\i_mult_out_reg[15]__1 ({u_dp_n_401,u_dp_n_402,u_dp_n_403,u_dp_n_404,u_dp_n_405,u_dp_n_406,u_dp_n_407,u_dp_n_408,u_dp_n_409,u_dp_n_410,u_dp_n_411,u_dp_n_412,u_dp_n_413,u_dp_n_414,u_dp_n_415,u_dp_n_416}),
        .invert_b_ex_reg({O,u_dp_n_62,u_dp_n_63,u_dp_n_64,u_dp_n_65,\pc_reg[19] ,\pc_reg[15] ,u_dp_n_71,u_dp_n_72,u_dp_n_73,u_dp_n_74,u_dp_n_75,u_dp_n_76,u_dp_n_77,u_dp_n_78,u_dp_n_79,u_dp_n_80,u_dp_n_81}),
        .invert_b_ex_reg_0(u_dp_n_419),
        .irack(irack),
        .itcm_sel_i_6(itcm_sel_i_6),
        .load_xpsr_ex(\u_excpt/load_xpsr_ex ),
        .load_xpsr_ex_reg(u_dp_n_190),
        .ls_byte_ex(ls_byte_ex),
        .ls_byte_ex_reg(u_dp_n_417),
        .ls_byte_ex_reg_0(u_dp_n_418),
        .ls_half_ex(ls_half_ex),
        .ls_half_ex_reg(u_dp_n_354),
        .ls_half_ex_reg_0(u_dp_n_355),
        .ls_half_ex_reg_1(u_dp_n_356),
        .ls_half_ex_reg_2(u_dp_n_357),
        .ls_half_ex_reg_3(u_dp_n_358),
        .ls_half_ex_reg_4(u_dp_n_359),
        .\m_amt_ex2_reg[4] ({\u_mul_shft/u_shft/m_amt [4],u_ctrl_n_121,u_ctrl_n_122,\u_mul_shft/u_shft/m_amt [1:0]}),
        .m_ext(\u_mul_shft/u_shft/m_ext ),
        .m_ext_ex2_reg(u_dp_n_221),
        .m_ext_ex2_reg_0(u_dp_n_369),
        .m_ext_ex2_reg_1(u_dp_n_370),
        .m_ext_ex2_reg_10(u_dp_n_379),
        .m_ext_ex2_reg_11(u_dp_n_380),
        .m_ext_ex2_reg_12(u_dp_n_381),
        .m_ext_ex2_reg_13(u_dp_n_382),
        .m_ext_ex2_reg_14(u_dp_n_383),
        .m_ext_ex2_reg_15(u_dp_n_384),
        .m_ext_ex2_reg_16(u_dp_n_385),
        .m_ext_ex2_reg_17(u_dp_n_386),
        .m_ext_ex2_reg_18(u_dp_n_387),
        .m_ext_ex2_reg_19(u_dp_n_388),
        .m_ext_ex2_reg_2(u_dp_n_371),
        .m_ext_ex2_reg_20(u_dp_n_389),
        .m_ext_ex2_reg_21(u_dp_n_390),
        .m_ext_ex2_reg_22(u_dp_n_391),
        .m_ext_ex2_reg_23(u_dp_n_392),
        .m_ext_ex2_reg_24(u_dp_n_393),
        .m_ext_ex2_reg_25(u_dp_n_394),
        .m_ext_ex2_reg_26(u_dp_n_395),
        .m_ext_ex2_reg_27(u_dp_n_396),
        .m_ext_ex2_reg_28(u_dp_n_397),
        .m_ext_ex2_reg_29(u_dp_n_398),
        .m_ext_ex2_reg_3(u_dp_n_372),
        .m_ext_ex2_reg_30(u_dp_n_399),
        .m_ext_ex2_reg_31(u_dp_n_400),
        .m_ext_ex2_reg_4(u_dp_n_373),
        .m_ext_ex2_reg_5(u_dp_n_374),
        .m_ext_ex2_reg_6(u_dp_n_375),
        .m_ext_ex2_reg_7(u_dp_n_376),
        .m_ext_ex2_reg_8(u_dp_n_377),
        .m_ext_ex2_reg_9(u_dp_n_378),
        .m_invert(\u_mul_shft/u_shft/m_invert ),
        .\mem_held_addr_reg[11]_0 (u_ctrl_n_86),
        .\mem_held_addr_reg[11]_1 ({u_ctrl_n_81,u_ctrl_n_82}),
        .\mem_held_addr_reg[13]_0 (\mem_held_addr_reg[13] ),
        .\mem_held_addr_reg[15]_0 (u_ctrl_n_87),
        .\mem_held_addr_reg[15]_1 (u_ctrl_n_80),
        .\mem_held_addr_reg[15]_2 (u_ctrl_n_395),
        .\mem_held_addr_reg[19]_0 (u_ctrl_n_78),
        .\mem_held_addr_reg[19]_1 ({au_in_a[17],au_in_a[12],au_in_a[9:8],au_in_a[4]}),
        .\mem_held_addr_reg[19]_2 (u_ctrl_n_79),
        .\mem_held_addr_reg[22]_0 (\mem_held_addr_reg[22] ),
        .\mem_held_addr_reg[23]_0 (u_ctrl_n_77),
        .\mem_held_addr_reg[25]_0 (\mem_held_addr_reg[25] ),
        .\mem_held_addr_reg[27]_0 (u_ctrl_n_89),
        .\mem_held_addr_reg[27]_1 (u_ctrl_n_88),
        .\mem_held_addr_reg[27]_2 ({u_ctrl_n_334,u_ctrl_n_335,u_ctrl_n_336,u_ctrl_n_337}),
        .\mem_held_addr_reg[28]_0 (\mem_held_addr_reg[28] ),
        .\mem_held_addr_reg[31]_0 (Q),
        .\mem_held_addr_reg[31]_1 ({\u_alu_dec/au_in_b [31:30],\u_alu_dec/au_in_b [26],\u_alu_dec/au_in_b [23:21],\u_alu_dec/au_in_b [19],\u_alu_dec/au_in_b [16],\u_alu_dec/au_in_b [14],\u_alu_dec/au_in_b [10],\u_alu_dec/au_in_b [6:5],\u_alu_dec/au_in_b [3]}),
        .\mem_held_addr_reg[31]_2 (u_ctrl_n_76),
        .\mem_held_addr_reg[31]_3 (u_ctrl_n_90),
        .\mem_held_addr_reg[31]_4 (u_ctrl_n_388),
        .\mem_held_addr_reg[31]_i_1 (u_dp_n_323),
        .\mem_held_addr_reg[31]_i_1_0 (au_carry),
        .\mem_held_addr_reg[7]_0 (\mem_held_addr_reg[7] ),
        .\mem_held_addr_reg[7]_1 (u_ctrl_n_83),
        .\mem_held_addr_reg[7]_2 (u_ctrl_n_84),
        .micro_code_fe(micro_code_fe),
        .micro_code_fe_reg(u_dp_n_191),
        .mode(mode),
        .mult_out(mult_out),
        .n_flag(n_flag),
        .nxt_drack(nxt_drack),
        .nxt_dtcm_sel(\u_mem_ctl/nxt_dtcm_sel ),
        .nxt_dwack(nxt_dwack),
        .nxt_irack(\u_mem_ctl/nxt_irack ),
        .nxt_itcm_sel(\u_mem_ctl/nxt_itcm_sel ),
        .nxt_mult_out0_carry__2(nxt_mult_out0_carry__2),
        .nxt_mult_out0_carry__2_0(nxt_mult_out0_carry__2_0),
        .nxt_rptr_b_ex(nxt_rptr_b_ex),
        .nxt_z_flag_mux(nxt_z_flag_mux),
        .\pc_reg[13]_0 (\pc_reg[13] ),
        .\pc_reg[25]_0 (\pc_reg[25] ),
        .\pc_reg[25]_1 (\pc_reg[25]_0 ),
        .\pc_reg[28]_0 ({au_in_a[28],au_in_a[19],au_in_a[15],au_in_a[11],au_in_a[3]}),
        .\pc_reg[31]_0 ({seq_fetch_addr[31:30],seq_fetch_addr[3:1]}),
        .\pc_reg[31]_1 (\pc_reg[31] ),
        .\pc_reg[31]_2 (\pc_reg[31]_0 ),
        .\pc_reg[31]_3 (\pc_reg[31]_1 [31:1]),
        .\pc_reg[31]_4 (update_pc),
        .\pc_reg[4]_0 (u_ctrl_n_106),
        .r_amt4_ex2_reg(r_amt4_ex2_reg),
        .r_amt4_ex2_reg_0(u_ctrl_n_125),
        .rd_mux_a_ex(rd_mux_a_ex),
        .rd_mux_a_ex_reg(u_dp_n_87),
        .rd_mux_a_ex_reg_0(mem_r_data_u),
        .rd_mux_a_ex_reg_1(u_dp_n_318),
        .rd_mux_a_ex_reg_10(u_dp_n_329),
        .rd_mux_a_ex_reg_11(u_dp_n_330),
        .rd_mux_a_ex_reg_12(u_dp_n_331),
        .rd_mux_a_ex_reg_13(u_dp_n_332),
        .rd_mux_a_ex_reg_14(u_dp_n_333),
        .rd_mux_a_ex_reg_15(u_dp_n_334),
        .rd_mux_a_ex_reg_16(u_dp_n_335),
        .rd_mux_a_ex_reg_17(u_dp_n_337),
        .rd_mux_a_ex_reg_18(u_dp_n_338),
        .rd_mux_a_ex_reg_19(u_dp_n_339),
        .rd_mux_a_ex_reg_2(u_dp_n_319),
        .rd_mux_a_ex_reg_20(u_dp_n_340),
        .rd_mux_a_ex_reg_21(u_dp_n_341),
        .rd_mux_a_ex_reg_22(u_dp_n_342),
        .rd_mux_a_ex_reg_23(u_dp_n_343),
        .rd_mux_a_ex_reg_24(u_dp_n_344),
        .rd_mux_a_ex_reg_25(u_dp_n_345),
        .rd_mux_a_ex_reg_26(u_dp_n_346),
        .rd_mux_a_ex_reg_27(u_dp_n_347),
        .rd_mux_a_ex_reg_28(u_dp_n_348),
        .rd_mux_a_ex_reg_29(u_dp_n_349),
        .rd_mux_a_ex_reg_3(u_dp_n_320),
        .rd_mux_a_ex_reg_30(u_dp_n_350),
        .rd_mux_a_ex_reg_31(u_dp_n_351),
        .rd_mux_a_ex_reg_32(u_dp_n_352),
        .rd_mux_a_ex_reg_4(u_dp_n_321),
        .rd_mux_a_ex_reg_5(u_dp_n_324),
        .rd_mux_a_ex_reg_6(u_dp_n_325),
        .rd_mux_a_ex_reg_7(u_dp_n_326),
        .rd_mux_a_ex_reg_8(u_dp_n_327),
        .rd_mux_a_ex_reg_9(u_dp_n_328),
        .\reg_file_a_reg[0][0] (u_ctrl_n_411),
        .\reg_file_a_reg[10][0] (u_ctrl_n_406),
        .\reg_file_a_reg[11][0] (u_ctrl_n_401),
        .\reg_file_a_reg[12][0] (u_ctrl_n_405),
        .\reg_file_a_reg[13][0] (u_ctrl_n_402),
        .\reg_file_a_reg[14][0] (u_ctrl_n_404),
        .\reg_file_a_reg[1][0] (u_ctrl_n_396),
        .\reg_file_a_reg[2][0] (u_ctrl_n_410),
        .\reg_file_a_reg[3][0] (u_ctrl_n_397),
        .\reg_file_a_reg[4][0] (u_ctrl_n_409),
        .\reg_file_a_reg[5][0] (u_ctrl_n_398),
        .\reg_file_a_reg[6][0] (u_ctrl_n_408),
        .\reg_file_a_reg[7][0] (u_ctrl_n_399),
        .\reg_file_a_reg[8][0] (u_ctrl_n_407),
        .\reg_file_a_reg[9][0] (u_ctrl_n_400),
        .rf0_mux_ctl_ex(rf0_mux_ctl_ex),
        .rf_mux_ctl_ex(rf_mux_ctl_ex),
        .\rf_mux_ctl_ex_reg[2] (u_dp_n_368),
        .rf_wdata({dbg_reg_rdata,rf_wdata}),
        .\rot3[30]_i_5 (imm_ex),
        .\rot3_reg[24] (u_ctrl_n_127),
        .\rot3_reg[24]_0 (u_ctrl_n_126),
        .\rot3_reg[24]_1 (u_ctrl_n_128),
        .\rptr_a_ex_reg[3] ({a_reg_0[31],a_reg_0[25],a_reg_0[23:16],a_reg_0[12],a_reg_0[9:3],a_reg_0[1:0]}),
        .\rptr_a_ex_reg[3]_0 (nxt_rptr_a_ex),
        .se_half_wb(se_half_wb),
        .sel_wf_c(sel_wf_c),
        .sel_wf_c_reg_0(u_ctrl_n_390),
        .sel_wf_v(sel_wf_v),
        .sel_wf_v_reg_0(u_ctrl_n_389),
        .u_fault(u_fault),
        .u_fault_ex(u_fault_ex),
        .update_n_ex(update_n_ex),
        .use_c_flag_ex(use_c_flag_ex),
        .use_imm_ex(use_imm_ex),
        .v_flag(v_flag),
        .v_flag_au(v_flag_au),
        .v_flag_au_reg_0(u_ctrl_n_394),
        .v_flag_wf(v_flag_wf),
        .v_flag_wf_reg_0(u_ctrl_n_393),
        .w_enable_ex(w_enable_ex),
        .w_u_fault_reg(u_dp_n_197),
        .w_u_fault_reg_0(u_ctrl_n_94),
        .\wdata_reg[27] (u_ctrl_n_338),
        .wptr_ex(wptr_ex),
        .write_flags_ex(write_flags_ex),
        .z_flag(z_flag),
        .z_flag_mux_i_26_0(u_dp_n_322),
        .z_flag_mux_reg_0(RESET_INTERCONNECT_0),
        .ze_half_wb(ze_half_wb),
        .ze_half_wb_reg(u_dp_n_88),
        .ze_half_wb_reg_0(u_dp_n_89),
        .ze_half_wb_reg_1(u_dp_n_90),
        .ze_half_wb_reg_10(u_dp_n_99),
        .ze_half_wb_reg_11(u_dp_n_100),
        .ze_half_wb_reg_12(u_dp_n_101),
        .ze_half_wb_reg_13(u_dp_n_102),
        .ze_half_wb_reg_14(u_dp_n_103),
        .ze_half_wb_reg_2(u_dp_n_91),
        .ze_half_wb_reg_3(u_dp_n_92),
        .ze_half_wb_reg_4(u_dp_n_93),
        .ze_half_wb_reg_5(u_dp_n_94),
        .ze_half_wb_reg_6(u_dp_n_95),
        .ze_half_wb_reg_7(u_dp_n_96),
        .ze_half_wb_reg_8(u_dp_n_97),
        .ze_half_wb_reg_9(u_dp_n_98),
        .zero_a_ex(zero_a_ex),
        .zero_a_ex_reg(u_dp_n_30),
        .zero_a_ex_reg_0(u_dp_n_31),
        .zero_a_ex_reg_1(u_dp_n_32),
        .zero_a_ex_reg_10(u_dp_n_48),
        .zero_a_ex_reg_11(u_dp_n_49),
        .zero_a_ex_reg_12(u_dp_n_50),
        .zero_a_ex_reg_13(u_dp_n_51),
        .zero_a_ex_reg_14(u_dp_n_52),
        .zero_a_ex_reg_15(u_dp_n_53),
        .zero_a_ex_reg_16(u_dp_n_54),
        .zero_a_ex_reg_17(u_dp_n_55),
        .zero_a_ex_reg_18(u_dp_n_56),
        .zero_a_ex_reg_19(u_dp_n_57),
        .zero_a_ex_reg_2({u_dp_n_38,u_dp_n_39,u_dp_n_40}),
        .zero_a_ex_reg_3(u_dp_n_41),
        .zero_a_ex_reg_4(u_dp_n_42),
        .zero_a_ex_reg_5(u_dp_n_43),
        .zero_a_ex_reg_6(u_dp_n_44),
        .zero_a_ex_reg_7(u_dp_n_45),
        .zero_a_ex_reg_8(u_dp_n_46),
        .zero_a_ex_reg_9(u_dp_n_47));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_fetch u_fetch
       (.HCLK(HCLK),
        .biu_commit_reg(biu_commit_reg),
        .biu_irack(biu_irack),
        .biu_rdy(biu_rdy),
        .fetch_internal(fetch_internal),
        .hi_pre_fetch_addr(hi_pre_fetch_addr),
        .hi_pre_fetch_addr_reg_0(pre_fetch_addr_1),
        .int_rack_reg_0(u_fetch_n_18),
        .irack(irack),
        .nxt_fetch_internal(nxt_fetch_internal),
        .nxt_int_rack(nxt_int_rack),
        .rdata_fe(rdata_fe),
        .\uhalf_instr_reg[0]_0 (u_dp_n_0),
        .\uhalf_instr_reg[0]_1 (\uhalf_instr_reg[0] ),
        .\uhalf_instr_reg[15]_0 (instr_fe),
        .\uhalf_instr_reg[15]_1 (\uhalf_instr_reg[15] ));
endmodule

(* ORIG_REF_NAME = "cm1_ctl" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_ctl
   (load_xpsr_ex,
    locked_up_reg,
    RESET_INTERCONNECT,
    i_dbg_halt_ack_reg,
    micro_code_fe,
    nvic_excpt_taken_reg,
    RESET_INTERCONNECT_0,
    instr_faulted_reg,
    int_fault_ex,
    nvic_excpt_svc_valid,
    excpt_isb_de,
    rst_fptr_align_ex,
    dbg_bp_hit,
    biu_rd_reg,
    dbg_wp_pc_valid,
    last_uncond_phase_ex_reg_0,
    first32_ex_reg_0,
    use_imm_ex,
    use_c_flag_ex,
    force_c_in_ex,
    au_a_use_pc_ex,
    zero_a_ex,
    dreq_wr_ex_reg_0,
    se_half_wb,
    ze_half_wb,
    ls_byte_ex,
    ls_half_ex,
    biu_write_reg_0,
    rf_mux_ctl_ex,
    rd_mux_a_ex,
    biu_dsb,
    rf0_mux_ctl_ex,
    fptr_align,
    \excpt_state_reg[0] ,
    instr_faulted_reg_0,
    \dp_ipsr_7to2_reg[6] ,
    force_hf_reg,
    force_hf_reg_0,
    \dp_ipsr_7to2_reg[4] ,
    \dp_ipsr_7to2_reg[7] ,
    \dp_ipsr_7to2_reg[5] ,
    Q,
    bcc_first_ex_reg_0,
    D,
    mode,
    nvic_primask,
    invert_b_ex_reg_0,
    zero_a_ex_reg_0,
    invert_b_ex_reg_1,
    invert_b_ex_reg_2,
    invert_b_ex_reg_3,
    S,
    invert_b_ex_reg_4,
    zero_a_ex_reg_1,
    invert_b_ex_reg_5,
    zero_a_ex_reg_2,
    \imm_ex_reg[0]_0 ,
    invert_b_ex_reg_6,
    invert_b_ex_reg_7,
    invert_b_ex_reg_8,
    invert_b_ex_reg_9,
    invert_b_ex_reg_10,
    \swz_ctl_ex_reg[0]_0 ,
    \swz_ctl_ex_reg[1]_0 ,
    ls_byte_ex_reg_0,
    O,
    last_uncond_phase_ex_reg_1,
    biu_addr_mux_ctl_ex,
    branch_ex_reg_0,
    branch_ex_reg_1,
    se_byte_wb_reg_0,
    \shift_op_reg[1]_0 ,
    use_imm_ex_reg_0,
    use_imm_ex_reg_1,
    use_imm_ex_reg_2,
    use_imm_ex_reg_3,
    biu_write_reg_1,
    load_xpsr_ex_reg,
    hdf_actv,
    nmi_actv,
    \dp_ipsr_7to2_reg[7]_0 ,
    \dp_ipsr_7to2_reg[4]_0 ,
    \dp_ipsr_7to2_reg[4]_1 ,
    int_actv,
    \HWDATAM_reg[31] ,
    rf_wdata,
    E,
    dbg_reg_rdy,
    nxt_vcatch,
    i_dbg_halt_ack_reg_0,
    \pc_ex_reg[7]_0 ,
    \pc_ex_reg[31]_0 ,
    \pc_ex_reg[13]_0 ,
    \pc_ex_reg[22]_0 ,
    \pc_ex_reg[25]_0 ,
    \pc_ex_reg[28]_0 ,
    \pc_ex_reg[31]_1 ,
    nxt_dbg_restarted,
    \mem_held_addr_reg[1] ,
    ls_half_ex_reg_0,
    nxt_fetch_internal,
    nxt_int_rack,
    dbg_bp_match_de_reg,
    dbg_exec,
    \i_mcode_dec_reg[1] ,
    wptr_ex,
    last_uncond_phase_ex_reg_2,
    \imm_held_reg[6] ,
    \excpt_state_reg[4] ,
    nvic_excpt_ret_taken,
    write_flags_ex,
    update_n_ex,
    locked_up_reg_0,
    w_enable_ex,
    biu_dreq,
    first_ex_phase_reg_0,
    p_1_in2_in,
    \imm_ex_reg[29]_0 ,
    \wdata_mux_ctl_ex_reg[0]_0 ,
    \pc_reg[31] ,
    biu_commit,
    ls_half_ex_reg_1,
    first_ex_phase_reg_1,
    nxt_itcm_sel,
    nxt_dtcm_sel,
    nxt_irack,
    nxt_z_flag_mux,
    m_ext,
    m_invert,
    \shift_op_reg[1]_1 ,
    use_imm_ex_reg_4,
    \swz_ctl_ex_reg[1]_1 ,
    \mem_held_addr_reg[1]_0 ,
    use_imm_ex_reg_5,
    \shift_op_reg[0]_0 ,
    \mem_held_addr_reg[0] ,
    CO,
    \imm_ex_reg[29]_1 ,
    pre_update_v_ex_reg_0,
    pre_update_c_ex_reg_0,
    pre_update_c_ex_reg_1,
    \rf_mux_ctl_ex_reg[2]_0 ,
    pre_update_v_ex_reg_1,
    v_flag_au_reg,
    zero_a_ex_reg_3,
    \wptr_ex_reg[1]_0 ,
    \wptr_ex_reg[1]_1 ,
    \wptr_ex_reg[2]_0 ,
    \wptr_ex_reg[1]_2 ,
    \wptr_ex_reg[3]_0 ,
    \wptr_ex_reg[1]_3 ,
    \wptr_ex_reg[3]_1 ,
    \wptr_ex_reg[1]_4 ,
    \wptr_ex_reg[1]_5 ,
    \wptr_ex_reg[2]_1 ,
    \wptr_ex_reg[3]_2 ,
    \wptr_ex_reg[1]_6 ,
    \wptr_ex_reg[2]_2 ,
    \wptr_ex_reg[1]_7 ,
    \wptr_ex_reg[0]_0 ,
    \wptr_ex_reg[1]_8 ,
    dbg_bp_match,
    HCLK,
    i_nvic_excpt_svc_valid_reg,
    i_dbg_wdata_sel_de_reg,
    biu_rdy,
    adv_de_to_ex,
    nxt_dbg_halt_ack,
    excpt_up_ipsr_ex_reg,
    nxt_instr_faulted,
    mask_sp_ex_reg,
    excpt_isb_de_reg,
    use_c_flag_ex_reg_0,
    pf_fault_fe,
    fptr_align_reg,
    SYSRESETn,
    biu_wfault,
    \i_pend_state_reg[1] ,
    i_dbg_instr_v_ex_reg,
    \excpt_state_reg[0]_0 ,
    \instr_de_reg[7]_0 ,
    fetch_internal_reg,
    z_flag_mux_i_15_0,
    \hold_reg2_reg[31] ,
    \hold_reg2_reg[15] ,
    \hold_reg2_reg[8] ,
    \hold_reg2_reg[24] ,
    \hold_reg2_reg[25] ,
    \hold_reg2_reg[9] ,
    \hold_reg2_reg[10] ,
    \hold_reg2_reg[26] ,
    \hold_reg2_reg[27] ,
    \hold_reg2_reg[11] ,
    \hold_reg2_reg[28] ,
    \hold_reg2_reg[12] ,
    \hold_reg2_reg[29] ,
    \hold_reg2_reg[13] ,
    \hold_reg2_reg[14] ,
    \hold_reg2_reg[30] ,
    z_flag_mux_i_15_1,
    z_flag_mux_i_15_2,
    z_flag_mux_i_7_0,
    z_flag_mux_i_16_0,
    z_flag_mux_i_5_0,
    z_flag_mux_i_12_0,
    \dp_ipsr_7to2[7]_i_2 ,
    \dp_ipsr_7to2[6]_i_2 ,
    z_flag_mux_i_6,
    z_flag_mux_i_13,
    b_reg_0,
    \pc_de_reg[31]_0 ,
    dbg_wp_addr,
    \biu_addr_31_29_reg_reg[31] ,
    \pc_reg[31]_0 ,
    seq_fetch_addr,
    \pc_reg[30] ,
    \pc_reg[3] ,
    \pc_reg[2] ,
    \hold_reg1_reg[14] ,
    HWDATAsysppb,
    \i_pend_state_reg[36] ,
    IRQ,
    \i_pend_state_reg[36]_0 ,
    \i_pend_state_reg[36]_1 ,
    nvic_excpt_clr_actv,
    \i_pend_state_reg[1]_0 ,
    \i_pend_state_reg[36]_2 ,
    \i_pend_state_reg[2] ,
    \r_int_actv_lvl_reg[0] ,
    \r_int_actv_lvl_reg[0]_0 ,
    svc_lvl_0,
    \r_int_actv_lvl_reg[1] ,
    \r_int_actv_lvl_reg[1]_0 ,
    \r_int_actv_lvl_reg[1]_1 ,
    \r_int_actv_lvl_reg[1]_2 ,
    \dbg_reg_wdata_reg[0] ,
    \dbg_reg_wdata_reg[31] ,
    dbg_reg_write,
    dbg_exception_ctrl,
    dbg_debugen,
    c_halt,
    emit_wp2_carry__1_i_6,
    DBGRESTARTED,
    DBGRESTART,
    \pre_msk_emit_wp_q[0]_i_5 ,
    use_dp_tbit_reg,
    nvic_lockup,
    nvic_excpt_pend,
    \excpt_state_reg[4]_0 ,
    \held_instr0_reg[15]_0 ,
    \instr_de_reg[0]_0 ,
    \instr_de_reg[1]_0 ,
    \excpt_state[2]_i_2 ,
    \excpt_state_reg[1] ,
    \instr_de_reg[3]_0 ,
    \reg_file_a_reg[0][25] ,
    z_flag,
    c_flag,
    n_flag,
    v_flag,
    excpt_ret_de_reg_0,
    held_fault1_reg_0,
    \dp_ipsr_7to2_reg[7]_1 ,
    \wdata_reg[24] ,
    mult_out,
    \reg_file_a_reg[0][24] ,
    \reg_file_a_reg[0][24]_0 ,
    \reg_file_a_reg[0][31] ,
    \wdata_reg[31] ,
    \wdata_reg[31]_0 ,
    \wdata_reg[25] ,
    \reg_file_a_reg[0][25]_0 ,
    \hold_reg2_reg[0] ,
    \hold_reg2_reg[1] ,
    \hold_reg2_reg[2] ,
    \hold_reg2_reg[3] ,
    \hold_reg2_reg[4] ,
    \hold_reg2_reg[5] ,
    \hold_reg2_reg[6] ,
    \hold_reg2_reg[7] ,
    \hold_reg2_reg[16] ,
    \hold_reg2_reg[17] ,
    \hold_reg2_reg[18] ,
    \hold_reg2_reg[19] ,
    \hold_reg2_reg[20] ,
    \hold_reg2_reg[21] ,
    \hold_reg2_reg[22] ,
    \hold_reg2_reg[23] ,
    hi_pre_fetch_addr_reg,
    biu_commit_reg_reg,
    biu_commit_reg_reg_0,
    biu_commit_reg_reg_1,
    \HADDR_reg[28] ,
    \HADDR_reg[27] ,
    \HADDR_reg[26] ,
    \HADDR_reg[25] ,
    \HADDR_reg[24] ,
    itcm_sel_reg,
    itcm_sel_reg_0,
    dtcm_sel_reg,
    dtcm_sel_reg_0,
    \reg_file_a_reg[0][15] ,
    \dp_ipsr_7to2_reg[5]_0 ,
    \dp_ipsr_7to2_reg[4]_2 ,
    \dp_ipsr_7to2_reg[3] ,
    \dp_ipsr_7to2_reg[2] ,
    \dp_ipsr_1to0_reg[1] ,
    \dbg_reg_wdata[0]_i_2 ,
    \wdata_reg[28] ,
    \reg_file_a_reg[0][28] ,
    \reg_file_a_reg[0][28]_0 ,
    \wdata_reg[29] ,
    \reg_file_a_reg[0][29] ,
    \reg_file_a_reg[0][29]_0 ,
    \wdata_reg[30] ,
    \reg_file_a_reg[0][30] ,
    \reg_file_a_reg[0][30]_0 ,
    \wdata_reg[31]_1 ,
    \reg_file_a_reg[0][31]_0 ,
    \reg_file_a_reg[0][31]_1 ,
    \reg_file_a_reg[0][9] ,
    z_flag_mux_reg,
    a_reg_0,
    v_flag_au_reg_0,
    \reg_file_a_reg[0][23] ,
    z_flag_mux_reg_0,
    \reg_file_a_reg[0][16] ,
    \reg_file_a_reg[0][17] ,
    \reg_file_a_reg[0][18] ,
    \reg_file_a_reg[0][19] ,
    \reg_file_a_reg[0][20] ,
    \reg_file_a_reg[0][21] ,
    \reg_file_a_reg[0][22] ,
    \reg_file_a_reg[0][26] ,
    \reg_file_a_reg[0][27] ,
    \reg_file_a_reg[0][27]_0 ,
    z_flag_mux_i_14_0,
    \reg_file_a_reg[0][26]_0 ,
    z_flag_mux_i_14_1,
    z_flag_mux_i_14_2,
    \reg_file_a[15][23]_i_2 ,
    \reg_file_a[15][22]_i_2 ,
    \reg_file_a_reg[0][23]_0 ,
    \reg_file_a_reg[0][22]_0 ,
    \reg_file_a_reg[0][21]_0 ,
    z_flag_mux_i_7_1,
    \reg_file_a_reg[0][20]_0 ,
    \reg_file_a_reg[0][19]_0 ,
    \reg_file_a_reg[0][18]_0 ,
    fptr_wdata,
    \reg_file_a_reg[0][17]_0 ,
    \reg_file_a_reg[0][16]_0 ,
    z_flag_mux_i_16_1,
    \reg_file_a_reg[0][15]_0 ,
    \reg_file_a_reg[0][14] ,
    z_flag_mux_i_5_1,
    \reg_file_a_reg[0][13] ,
    \reg_file_a_reg[0][12] ,
    \reg_file_a_reg[0][11] ,
    \reg_file_a_reg[0][10] ,
    \reg_file_a_reg[0][8] ,
    \dp_ipsr_7to2_reg[7]_2 ,
    \dp_ipsr_7to2_reg[6]_0 ,
    \wdata_reg[26] ,
    \wdata_reg[27] ,
    \mem_held_addr_reg[3] ,
    \mem_held_addr_reg[27] ,
    \mem_held_addr_reg[27]_0 ,
    sel_wf_v,
    sel_wf_c,
    c_flag_wf,
    c_flag_mux_reg,
    c_flag_mux_reg_0,
    c_flag_mux,
    v_flag_wf,
    v_flag_au,
    \latched_excpt_num_reg[5] ,
    \pc_ex_reg[0]_0 );
  output load_xpsr_ex;
  output locked_up_reg;
  output RESET_INTERCONNECT;
  output i_dbg_halt_ack_reg;
  output micro_code_fe;
  output nvic_excpt_taken_reg;
  output RESET_INTERCONNECT_0;
  output instr_faulted_reg;
  output int_fault_ex;
  output nvic_excpt_svc_valid;
  output excpt_isb_de;
  output rst_fptr_align_ex;
  output dbg_bp_hit;
  output biu_rd_reg;
  output dbg_wp_pc_valid;
  output last_uncond_phase_ex_reg_0;
  output first32_ex_reg_0;
  output use_imm_ex;
  output use_c_flag_ex;
  output force_c_in_ex;
  output au_a_use_pc_ex;
  output zero_a_ex;
  output dreq_wr_ex_reg_0;
  output se_half_wb;
  output ze_half_wb;
  output ls_byte_ex;
  output ls_half_ex;
  output biu_write_reg_0;
  output [0:0]rf_mux_ctl_ex;
  output rd_mux_a_ex;
  output biu_dsb;
  output [1:0]rf0_mux_ctl_ex;
  output fptr_align;
  output \excpt_state_reg[0] ;
  output instr_faulted_reg_0;
  output \dp_ipsr_7to2_reg[6] ;
  output force_hf_reg;
  output force_hf_reg_0;
  output \dp_ipsr_7to2_reg[4] ;
  output \dp_ipsr_7to2_reg[7] ;
  output \dp_ipsr_7to2_reg[5] ;
  output [1:0]Q;
  output bcc_first_ex_reg_0;
  output [10:0]D;
  output mode;
  output nvic_primask;
  output [12:0]invert_b_ex_reg_0;
  output [4:0]zero_a_ex_reg_0;
  output invert_b_ex_reg_1;
  output invert_b_ex_reg_2;
  output invert_b_ex_reg_3;
  output [0:0]S;
  output invert_b_ex_reg_4;
  output [1:0]zero_a_ex_reg_1;
  output invert_b_ex_reg_5;
  output [0:0]zero_a_ex_reg_2;
  output [0:0]\imm_ex_reg[0]_0 ;
  output invert_b_ex_reg_6;
  output invert_b_ex_reg_7;
  output invert_b_ex_reg_8;
  output invert_b_ex_reg_9;
  output invert_b_ex_reg_10;
  output \swz_ctl_ex_reg[0]_0 ;
  output [1:0]\swz_ctl_ex_reg[1]_0 ;
  output ls_byte_ex_reg_0;
  output [3:0]O;
  output [3:0]last_uncond_phase_ex_reg_1;
  output [2:0]biu_addr_mux_ctl_ex;
  output branch_ex_reg_0;
  output [4:0]branch_ex_reg_1;
  output [7:0]se_byte_wb_reg_0;
  output [4:0]\shift_op_reg[1]_0 ;
  output use_imm_ex_reg_0;
  output use_imm_ex_reg_1;
  output use_imm_ex_reg_2;
  output use_imm_ex_reg_3;
  output biu_write_reg_1;
  output [33:0]load_xpsr_ex_reg;
  output hdf_actv;
  output nmi_actv;
  output [1:0]\dp_ipsr_7to2_reg[7]_0 ;
  output \dp_ipsr_7to2_reg[4]_0 ;
  output \dp_ipsr_7to2_reg[4]_1 ;
  output int_actv;
  output [31:0]\HWDATAM_reg[31] ;
  output [31:0]rf_wdata;
  output [0:0]E;
  output dbg_reg_rdy;
  output nxt_vcatch;
  output i_dbg_halt_ack_reg_0;
  output \pc_ex_reg[7]_0 ;
  output [30:0]\pc_ex_reg[31]_0 ;
  output \pc_ex_reg[13]_0 ;
  output \pc_ex_reg[22]_0 ;
  output \pc_ex_reg[25]_0 ;
  output \pc_ex_reg[28]_0 ;
  output \pc_ex_reg[31]_1 ;
  output nxt_dbg_restarted;
  output \mem_held_addr_reg[1] ;
  output [1:0]ls_half_ex_reg_0;
  output nxt_fetch_internal;
  output nxt_int_rack;
  output dbg_bp_match_de_reg;
  output dbg_exec;
  output [0:0]\i_mcode_dec_reg[1] ;
  output [3:0]wptr_ex;
  output [3:0]last_uncond_phase_ex_reg_2;
  output \imm_held_reg[6] ;
  output \excpt_state_reg[4] ;
  output nvic_excpt_ret_taken;
  output write_flags_ex;
  output update_n_ex;
  output [0:0]locked_up_reg_0;
  output w_enable_ex;
  output biu_dreq;
  output first_ex_phase_reg_0;
  output [31:0]p_1_in2_in;
  output [3:0]\imm_ex_reg[29]_0 ;
  output \wdata_mux_ctl_ex_reg[0]_0 ;
  output [31:0]\pc_reg[31] ;
  output biu_commit;
  output ls_half_ex_reg_1;
  output [0:0]first_ex_phase_reg_1;
  output nxt_itcm_sel;
  output nxt_dtcm_sel;
  output nxt_irack;
  output nxt_z_flag_mux;
  output m_ext;
  output m_invert;
  output \shift_op_reg[1]_1 ;
  output use_imm_ex_reg_4;
  output \swz_ctl_ex_reg[1]_1 ;
  output \mem_held_addr_reg[1]_0 ;
  output use_imm_ex_reg_5;
  output \shift_op_reg[0]_0 ;
  output \mem_held_addr_reg[0] ;
  output [0:0]CO;
  output [0:0]\imm_ex_reg[29]_1 ;
  output pre_update_v_ex_reg_0;
  output pre_update_c_ex_reg_0;
  output pre_update_c_ex_reg_1;
  output \rf_mux_ctl_ex_reg[2]_0 ;
  output pre_update_v_ex_reg_1;
  output v_flag_au_reg;
  output [0:0]zero_a_ex_reg_3;
  output [0:0]\wptr_ex_reg[1]_0 ;
  output [0:0]\wptr_ex_reg[1]_1 ;
  output [0:0]\wptr_ex_reg[2]_0 ;
  output [0:0]\wptr_ex_reg[1]_2 ;
  output [0:0]\wptr_ex_reg[3]_0 ;
  output [0:0]\wptr_ex_reg[1]_3 ;
  output [0:0]\wptr_ex_reg[3]_1 ;
  output [0:0]\wptr_ex_reg[1]_4 ;
  output [0:0]\wptr_ex_reg[1]_5 ;
  output [0:0]\wptr_ex_reg[2]_1 ;
  output [0:0]\wptr_ex_reg[3]_2 ;
  output [0:0]\wptr_ex_reg[1]_6 ;
  output [0:0]\wptr_ex_reg[2]_2 ;
  output [0:0]\wptr_ex_reg[1]_7 ;
  output [0:0]\wptr_ex_reg[0]_0 ;
  output [0:0]\wptr_ex_reg[1]_8 ;
  input dbg_bp_match;
  input HCLK;
  input i_nvic_excpt_svc_valid_reg;
  input i_dbg_wdata_sel_de_reg;
  input biu_rdy;
  input adv_de_to_ex;
  input nxt_dbg_halt_ack;
  input excpt_up_ipsr_ex_reg;
  input nxt_instr_faulted;
  input mask_sp_ex_reg;
  input excpt_isb_de_reg;
  input use_c_flag_ex_reg_0;
  input pf_fault_fe;
  input fptr_align_reg;
  input SYSRESETn;
  input biu_wfault;
  input \i_pend_state_reg[1] ;
  input i_dbg_instr_v_ex_reg;
  input \excpt_state_reg[0]_0 ;
  input [3:0]\instr_de_reg[7]_0 ;
  input fetch_internal_reg;
  input [4:0]z_flag_mux_i_15_0;
  input \hold_reg2_reg[31] ;
  input \hold_reg2_reg[15] ;
  input \hold_reg2_reg[8] ;
  input \hold_reg2_reg[24] ;
  input \hold_reg2_reg[25] ;
  input \hold_reg2_reg[9] ;
  input \hold_reg2_reg[10] ;
  input \hold_reg2_reg[26] ;
  input \hold_reg2_reg[27] ;
  input \hold_reg2_reg[11] ;
  input \hold_reg2_reg[28] ;
  input \hold_reg2_reg[12] ;
  input \hold_reg2_reg[29] ;
  input \hold_reg2_reg[13] ;
  input \hold_reg2_reg[14] ;
  input \hold_reg2_reg[30] ;
  input z_flag_mux_i_15_1;
  input z_flag_mux_i_15_2;
  input z_flag_mux_i_7_0;
  input z_flag_mux_i_16_0;
  input z_flag_mux_i_5_0;
  input z_flag_mux_i_12_0;
  input \dp_ipsr_7to2[7]_i_2 ;
  input \dp_ipsr_7to2[6]_i_2 ;
  input z_flag_mux_i_6;
  input z_flag_mux_i_13;
  input [31:0]b_reg_0;
  input [30:0]\pc_de_reg[31]_0 ;
  input [1:0]dbg_wp_addr;
  input [23:0]\biu_addr_31_29_reg_reg[31] ;
  input \pc_reg[31]_0 ;
  input [4:0]seq_fetch_addr;
  input \pc_reg[30] ;
  input \pc_reg[3] ;
  input \pc_reg[2] ;
  input \hold_reg1_reg[14] ;
  input [31:0]HWDATAsysppb;
  input \i_pend_state_reg[36] ;
  input [31:0]IRQ;
  input \i_pend_state_reg[36]_0 ;
  input [31:0]\i_pend_state_reg[36]_1 ;
  input nvic_excpt_clr_actv;
  input \i_pend_state_reg[1]_0 ;
  input [33:0]\i_pend_state_reg[36]_2 ;
  input \i_pend_state_reg[2] ;
  input \r_int_actv_lvl_reg[0] ;
  input \r_int_actv_lvl_reg[0]_0 ;
  input [1:0]svc_lvl_0;
  input [1:0]\r_int_actv_lvl_reg[1] ;
  input [1:0]\r_int_actv_lvl_reg[1]_0 ;
  input \r_int_actv_lvl_reg[1]_1 ;
  input \r_int_actv_lvl_reg[1]_2 ;
  input \dbg_reg_wdata_reg[0] ;
  input [31:0]\dbg_reg_wdata_reg[31] ;
  input dbg_reg_write;
  input [1:0]dbg_exception_ctrl;
  input dbg_debugen;
  input c_halt;
  input [7:0]emit_wp2_carry__1_i_6;
  input DBGRESTARTED;
  input DBGRESTART;
  input [0:0]\pre_msk_emit_wp_q[0]_i_5 ;
  input use_dp_tbit_reg;
  input nvic_lockup;
  input nvic_excpt_pend;
  input \excpt_state_reg[4]_0 ;
  input [15:0]\held_instr0_reg[15]_0 ;
  input \instr_de_reg[0]_0 ;
  input \instr_de_reg[1]_0 ;
  input \excpt_state[2]_i_2 ;
  input \excpt_state_reg[1] ;
  input \instr_de_reg[3]_0 ;
  input \reg_file_a_reg[0][25] ;
  input z_flag;
  input c_flag;
  input n_flag;
  input v_flag;
  input excpt_ret_de_reg_0;
  input held_fault1_reg_0;
  input [7:0]\dp_ipsr_7to2_reg[7]_1 ;
  input \wdata_reg[24] ;
  input [15:0]mult_out;
  input \reg_file_a_reg[0][24] ;
  input \reg_file_a_reg[0][24]_0 ;
  input [31:0]\reg_file_a_reg[0][31] ;
  input [31:0]\wdata_reg[31] ;
  input [31:0]\wdata_reg[31]_0 ;
  input \wdata_reg[25] ;
  input \reg_file_a_reg[0][25]_0 ;
  input \hold_reg2_reg[0] ;
  input \hold_reg2_reg[1] ;
  input \hold_reg2_reg[2] ;
  input \hold_reg2_reg[3] ;
  input \hold_reg2_reg[4] ;
  input \hold_reg2_reg[5] ;
  input \hold_reg2_reg[6] ;
  input \hold_reg2_reg[7] ;
  input \hold_reg2_reg[16] ;
  input \hold_reg2_reg[17] ;
  input \hold_reg2_reg[18] ;
  input \hold_reg2_reg[19] ;
  input \hold_reg2_reg[20] ;
  input \hold_reg2_reg[21] ;
  input \hold_reg2_reg[22] ;
  input \hold_reg2_reg[23] ;
  input hi_pre_fetch_addr_reg;
  input biu_commit_reg_reg;
  input biu_commit_reg_reg_0;
  input biu_commit_reg_reg_1;
  input \HADDR_reg[28] ;
  input \HADDR_reg[27] ;
  input \HADDR_reg[26] ;
  input \HADDR_reg[25] ;
  input \HADDR_reg[24] ;
  input itcm_sel_reg;
  input itcm_sel_reg_0;
  input dtcm_sel_reg;
  input dtcm_sel_reg_0;
  input [15:0]\reg_file_a_reg[0][15] ;
  input \dp_ipsr_7to2_reg[5]_0 ;
  input \dp_ipsr_7to2_reg[4]_2 ;
  input \dp_ipsr_7to2_reg[3] ;
  input \dp_ipsr_7to2_reg[2] ;
  input \dp_ipsr_1to0_reg[1] ;
  input \dbg_reg_wdata[0]_i_2 ;
  input \wdata_reg[28] ;
  input \reg_file_a_reg[0][28] ;
  input \reg_file_a_reg[0][28]_0 ;
  input \wdata_reg[29] ;
  input \reg_file_a_reg[0][29] ;
  input \reg_file_a_reg[0][29]_0 ;
  input \wdata_reg[30] ;
  input \reg_file_a_reg[0][30] ;
  input \reg_file_a_reg[0][30]_0 ;
  input \wdata_reg[31]_1 ;
  input \reg_file_a_reg[0][31]_0 ;
  input \reg_file_a_reg[0][31]_1 ;
  input \reg_file_a_reg[0][9] ;
  input z_flag_mux_reg;
  input [19:0]a_reg_0;
  input v_flag_au_reg_0;
  input \reg_file_a_reg[0][23] ;
  input z_flag_mux_reg_0;
  input \reg_file_a_reg[0][16] ;
  input \reg_file_a_reg[0][17] ;
  input \reg_file_a_reg[0][18] ;
  input \reg_file_a_reg[0][19] ;
  input \reg_file_a_reg[0][20] ;
  input \reg_file_a_reg[0][21] ;
  input \reg_file_a_reg[0][22] ;
  input \reg_file_a_reg[0][26] ;
  input \reg_file_a_reg[0][27] ;
  input \reg_file_a_reg[0][27]_0 ;
  input z_flag_mux_i_14_0;
  input \reg_file_a_reg[0][26]_0 ;
  input z_flag_mux_i_14_1;
  input z_flag_mux_i_14_2;
  input \reg_file_a[15][23]_i_2 ;
  input \reg_file_a[15][22]_i_2 ;
  input \reg_file_a_reg[0][23]_0 ;
  input \reg_file_a_reg[0][22]_0 ;
  input \reg_file_a_reg[0][21]_0 ;
  input z_flag_mux_i_7_1;
  input \reg_file_a_reg[0][20]_0 ;
  input \reg_file_a_reg[0][19]_0 ;
  input \reg_file_a_reg[0][18]_0 ;
  input fptr_wdata;
  input \reg_file_a_reg[0][17]_0 ;
  input \reg_file_a_reg[0][16]_0 ;
  input z_flag_mux_i_16_1;
  input \reg_file_a_reg[0][15]_0 ;
  input \reg_file_a_reg[0][14] ;
  input z_flag_mux_i_5_1;
  input \reg_file_a_reg[0][13] ;
  input \reg_file_a_reg[0][12] ;
  input \reg_file_a_reg[0][11] ;
  input \reg_file_a_reg[0][10] ;
  input \reg_file_a_reg[0][8] ;
  input \dp_ipsr_7to2_reg[7]_2 ;
  input \dp_ipsr_7to2_reg[6]_0 ;
  input \wdata_reg[26] ;
  input \wdata_reg[27] ;
  input [0:0]\mem_held_addr_reg[3] ;
  input [0:0]\mem_held_addr_reg[27] ;
  input [2:0]\mem_held_addr_reg[27]_0 ;
  input sel_wf_v;
  input sel_wf_c;
  input c_flag_wf;
  input [0:0]c_flag_mux_reg;
  input c_flag_mux_reg_0;
  input c_flag_mux;
  input v_flag_wf;
  input v_flag_au;
  input [5:0]\latched_excpt_num_reg[5] ;
  input [0:0]\pc_ex_reg[0]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire DBGRESTART;
  wire DBGRESTARTED;
  wire [0:0]E;
  wire \HADDR_reg[24] ;
  wire \HADDR_reg[25] ;
  wire \HADDR_reg[26] ;
  wire \HADDR_reg[27] ;
  wire \HADDR_reg[28] ;
  wire HCLK;
  wire [31:0]\HWDATAM_reg[31] ;
  wire [31:0]HWDATAsysppb;
  wire [31:0]IRQ;
  wire [3:0]O;
  wire [1:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire [0:0]S;
  wire SYSRESETn;
  wire [19:0]a_reg_0;
  wire a_use_pc;
  wire adv_de_to_ex;
  wire adv_fe_to_de;
  wire any_dsb_ex0;
  wire au_a_use_pc_ex;
  wire au_a_use_pc_ex_i_2_n_0;
  wire au_a_use_pc_ex_i_3_n_0;
  wire au_a_use_pc_ex_i_4_n_0;
  wire au_a_use_pc_ex_i_5_n_0;
  wire au_b_use_pc_ex;
  wire au_b_use_pc_ex_i_2_n_0;
  wire au_b_use_pc_ex_i_3_n_0;
  wire [31:0]b_reg_0;
  wire b_use_pc;
  wire bcc_first_ex;
  wire bcc_first_ex_i_2_n_0;
  wire bcc_first_ex_i_3_n_0;
  wire bcc_first_ex_reg_0;
  wire [23:0]\biu_addr_31_29_reg_reg[31] ;
  wire [2:0]biu_addr_mux_ctl_ex;
  wire biu_commit;
  wire biu_commit_reg_reg;
  wire biu_commit_reg_reg_0;
  wire biu_commit_reg_reg_1;
  wire biu_dreq;
  wire biu_dsb;
  wire biu_rd_reg;
  wire biu_rdy;
  wire biu_wfault;
  wire biu_write_reg_0;
  wire biu_write_reg_1;
  wire br_first_ex;
  wire br_lr_de;
  wire br_lr_ex;
  wire br_lr_ex_i_2_n_0;
  wire branch_ex;
  wire branch_ex0;
  wire branch_ex_reg_0;
  wire [4:0]branch_ex_reg_1;
  wire branching_ex;
  wire c_flag;
  wire c_flag_mux;
  wire c_flag_mux_i_3_n_0;
  wire [0:0]c_flag_mux_reg;
  wire c_flag_mux_reg_0;
  wire c_flag_wf;
  wire c_halt;
  wire cc_inv_z;
  wire \cond_ex_reg_n_0_[0] ;
  wire [1:0]count;
  wire cps_data;
  wire cps_data_ex;
  wire cps_de;
  wire cps_ex;
  wire cps_ex_i_2_n_0;
  wire cps_ex_i_3_n_0;
  wire [3:0]cycle_count_ex;
  wire \cycle_count_ex[0]_i_1_n_0 ;
  wire \cycle_count_ex[1]_i_1_n_0 ;
  wire \cycle_count_ex[2]_i_1_n_0 ;
  wire \cycle_count_ex[3]_i_1_n_0 ;
  wire \cycle_count_ex[3]_i_2_n_0 ;
  wire dbg_bp_hit;
  wire dbg_bp_match;
  wire dbg_bp_match_de_reg;
  wire dbg_debugen;
  wire [1:0]dbg_exception_ctrl;
  wire dbg_exec;
  wire dbg_reg_rdy;
  wire \dbg_reg_wdata[0]_i_2 ;
  wire \dbg_reg_wdata[0]_i_4_n_0 ;
  wire \dbg_reg_wdata_reg[0] ;
  wire [31:0]\dbg_reg_wdata_reg[31] ;
  wire dbg_reg_write;
  wire dbg_wdata_sel_de;
  wire dbg_wdata_sel_ex;
  wire [1:0]dbg_wp_addr;
  wire dbg_wp_pc_valid;
  wire \dp_ipsr_1to0[1]_i_5_n_0 ;
  wire \dp_ipsr_1to0_reg[1] ;
  wire \dp_ipsr_7to2[3]_i_3_n_0 ;
  wire \dp_ipsr_7to2[4]_i_3_n_0 ;
  wire \dp_ipsr_7to2[5]_i_3_n_0 ;
  wire \dp_ipsr_7to2[6]_i_2 ;
  wire \dp_ipsr_7to2[6]_i_3_n_0 ;
  wire \dp_ipsr_7to2[7]_i_2 ;
  wire \dp_ipsr_7to2[7]_i_3_n_0 ;
  wire \dp_ipsr_7to2_reg[2] ;
  wire \dp_ipsr_7to2_reg[3] ;
  wire \dp_ipsr_7to2_reg[4] ;
  wire \dp_ipsr_7to2_reg[4]_0 ;
  wire \dp_ipsr_7to2_reg[4]_1 ;
  wire \dp_ipsr_7to2_reg[4]_2 ;
  wire \dp_ipsr_7to2_reg[5] ;
  wire \dp_ipsr_7to2_reg[5]_0 ;
  wire \dp_ipsr_7to2_reg[6] ;
  wire \dp_ipsr_7to2_reg[6]_0 ;
  wire \dp_ipsr_7to2_reg[7] ;
  wire [1:0]\dp_ipsr_7to2_reg[7]_0 ;
  wire [7:0]\dp_ipsr_7to2_reg[7]_1 ;
  wire \dp_ipsr_7to2_reg[7]_2 ;
  wire dreq_rd_ex;
  wire dreq_rd_ex_i_2_n_0;
  wire dreq_wr_ex_i_2_n_0;
  wire dreq_wr_ex_reg_0;
  wire dtcm_sel_i_2_n_0;
  wire dtcm_sel_reg;
  wire dtcm_sel_reg_0;
  wire [7:0]emit_wp2_carry__1_i_6;
  wire excpt_isb_de;
  wire excpt_isb_de_reg;
  wire excpt_ret_de;
  wire excpt_ret_de_i_3_n_0;
  wire excpt_ret_de_reg_0;
  wire excpt_ret_fe;
  wire \excpt_state[2]_i_2 ;
  wire \excpt_state_reg[0] ;
  wire \excpt_state_reg[0]_0 ;
  wire \excpt_state_reg[1] ;
  wire \excpt_state_reg[4] ;
  wire \excpt_state_reg[4]_0 ;
  wire excpt_up_ipsr_ex_reg;
  wire excpt_zero_a_de;
  wire fetch_internal_reg;
  wire fetch_phase;
  wire first32_de;
  wire first32_ex_i_2_n_0;
  wire first32_ex_i_3_n_0;
  wire first32_ex_reg_0;
  wire first_ex_phase;
  wire first_ex_phase_reg_0;
  wire [0:0]first_ex_phase_reg_1;
  wire force_c_in_ex;
  wire force_c_in_ex_i_2_n_0;
  wire force_c_in_ex_i_3_n_0;
  wire force_c_in_ex_i_4_n_0;
  wire force_hf_reg;
  wire force_hf_reg_0;
  wire fptr_align;
  wire fptr_align_reg;
  wire fptr_wdata;
  wire hdf_actv;
  wire held_fault0;
  wire held_fault1;
  wire held_fault1_reg_0;
  wire [15:0]held_instr0;
  wire held_instr00;
  wire [15:0]\held_instr0_reg[15]_0 ;
  wire [15:0]held_instr1;
  wire held_instr10;
  wire hi_pre_fetch_addr_reg;
  wire \hold_reg1_reg[14] ;
  wire \hold_reg2_reg[0] ;
  wire \hold_reg2_reg[10] ;
  wire \hold_reg2_reg[11] ;
  wire \hold_reg2_reg[12] ;
  wire \hold_reg2_reg[13] ;
  wire \hold_reg2_reg[14] ;
  wire \hold_reg2_reg[15] ;
  wire \hold_reg2_reg[16] ;
  wire \hold_reg2_reg[17] ;
  wire \hold_reg2_reg[18] ;
  wire \hold_reg2_reg[19] ;
  wire \hold_reg2_reg[1] ;
  wire \hold_reg2_reg[20] ;
  wire \hold_reg2_reg[21] ;
  wire \hold_reg2_reg[22] ;
  wire \hold_reg2_reg[23] ;
  wire \hold_reg2_reg[24] ;
  wire \hold_reg2_reg[25] ;
  wire \hold_reg2_reg[26] ;
  wire \hold_reg2_reg[27] ;
  wire \hold_reg2_reg[28] ;
  wire \hold_reg2_reg[29] ;
  wire \hold_reg2_reg[2] ;
  wire \hold_reg2_reg[30] ;
  wire \hold_reg2_reg[31] ;
  wire \hold_reg2_reg[3] ;
  wire \hold_reg2_reg[4] ;
  wire \hold_reg2_reg[5] ;
  wire \hold_reg2_reg[6] ;
  wire \hold_reg2_reg[7] ;
  wire \hold_reg2_reg[8] ;
  wire \hold_reg2_reg[9] ;
  wire i_dbg_halt_ack_reg;
  wire i_dbg_halt_ack_reg_0;
  wire i_dbg_instr_v_ex_reg;
  wire i_dbg_wdata_sel_de_reg;
  wire [0:0]\i_mcode_dec_reg[1] ;
  wire i_nvic_excpt_svc_valid_reg;
  wire i_nxt_mul_last_phase_ex_i_1_n_0;
  wire i_nxt_mul_last_phase_ex_reg_n_0;
  wire \i_pend_state_reg[1] ;
  wire \i_pend_state_reg[1]_0 ;
  wire \i_pend_state_reg[2] ;
  wire \i_pend_state_reg[36] ;
  wire \i_pend_state_reg[36]_0 ;
  wire [31:0]\i_pend_state_reg[36]_1 ;
  wire [33:0]\i_pend_state_reg[36]_2 ;
  wire ifetch_i_2_n_0;
  wire [29:1]imm_ex;
  wire \imm_ex[0]_i_2_n_0 ;
  wire \imm_ex[0]_i_3_n_0 ;
  wire \imm_ex[0]_i_4_n_0 ;
  wire \imm_ex[10]_i_2_n_0 ;
  wire \imm_ex[1]_i_2_n_0 ;
  wire \imm_ex[1]_i_3_n_0 ;
  wire \imm_ex[29]_i_1_n_0 ;
  wire \imm_ex[29]_i_3_n_0 ;
  wire \imm_ex[29]_i_4_n_0 ;
  wire \imm_ex[2]_i_3_n_0 ;
  wire \imm_ex[2]_i_4_n_0 ;
  wire \imm_ex[2]_i_5_n_0 ;
  wire \imm_ex[2]_i_6_n_0 ;
  wire \imm_ex[2]_i_7_n_0 ;
  wire \imm_ex[3]_i_10_n_0 ;
  wire \imm_ex[3]_i_2_n_0 ;
  wire \imm_ex[3]_i_3_n_0 ;
  wire \imm_ex[3]_i_4_n_0 ;
  wire \imm_ex[3]_i_6_n_0 ;
  wire \imm_ex[3]_i_7_n_0 ;
  wire \imm_ex[3]_i_8_n_0 ;
  wire \imm_ex[3]_i_9_n_0 ;
  wire \imm_ex[4]_i_2_n_0 ;
  wire \imm_ex[4]_i_3_n_0 ;
  wire \imm_ex[4]_i_5_n_0 ;
  wire \imm_ex[4]_i_6_n_0 ;
  wire \imm_ex[4]_i_7_n_0 ;
  wire \imm_ex[4]_i_8_n_0 ;
  wire \imm_ex[4]_i_9_n_0 ;
  wire \imm_ex[5]_i_2_n_0 ;
  wire \imm_ex[5]_i_3_n_0 ;
  wire \imm_ex[5]_i_4_n_0 ;
  wire \imm_ex[5]_i_5_n_0 ;
  wire \imm_ex[5]_i_6_n_0 ;
  wire \imm_ex[5]_i_7_n_0 ;
  wire \imm_ex[6]_i_2_n_0 ;
  wire \imm_ex[6]_i_3_n_0 ;
  wire \imm_ex[6]_i_4_n_0 ;
  wire \imm_ex[6]_i_5_n_0 ;
  wire \imm_ex[7]_i_2_n_0 ;
  wire \imm_ex[7]_i_3_n_0 ;
  wire \imm_ex[8]_i_2_n_0 ;
  wire \imm_ex[8]_i_3_n_0 ;
  wire \imm_ex[9]_i_2_n_0 ;
  wire [0:0]\imm_ex_reg[0]_0 ;
  wire [3:0]\imm_ex_reg[29]_0 ;
  wire [0:0]\imm_ex_reg[29]_1 ;
  wire \imm_ex_reg[2]_i_2_n_0 ;
  wire \imm_ex_reg[3]_i_5_n_0 ;
  wire \imm_ex_reg[4]_i_4_n_0 ;
  wire \imm_held_reg[6] ;
  wire \instr_de_reg[0]_0 ;
  wire \instr_de_reg[1]_0 ;
  wire \instr_de_reg[3]_0 ;
  wire [3:0]\instr_de_reg[7]_0 ;
  wire \instr_de_reg_n_0_[10] ;
  wire \instr_de_reg_n_0_[11] ;
  wire \instr_de_reg_n_0_[12] ;
  wire \instr_de_reg_n_0_[13] ;
  wire \instr_de_reg_n_0_[14] ;
  wire \instr_de_reg_n_0_[15] ;
  wire \instr_de_reg_n_0_[3] ;
  wire \instr_de_reg_n_0_[5] ;
  wire \instr_de_reg_n_0_[6] ;
  wire \instr_de_reg_n_0_[7] ;
  wire \instr_de_reg_n_0_[9] ;
  wire instr_faulted_reg;
  wire instr_faulted_reg_0;
  wire int_actv;
  wire int_fault_ex;
  wire invert_b_ex;
  wire invert_b_ex2;
  wire invert_b_ex2_i_3_n_0;
  wire invert_b_ex2_i_4_n_0;
  wire [12:0]invert_b_ex_reg_0;
  wire invert_b_ex_reg_1;
  wire invert_b_ex_reg_10;
  wire invert_b_ex_reg_2;
  wire invert_b_ex_reg_3;
  wire invert_b_ex_reg_4;
  wire invert_b_ex_reg_5;
  wire invert_b_ex_reg_6;
  wire invert_b_ex_reg_7;
  wire invert_b_ex_reg_8;
  wire invert_b_ex_reg_9;
  wire ireq_ldpc;
  wire itcm_sel_reg;
  wire itcm_sel_reg_0;
  wire last_phase_ex;
  wire last_uncond_phase_ex_i_4_n_0;
  wire last_uncond_phase_ex_i_8_n_0;
  wire last_uncond_phase_ex_reg_0;
  wire [3:0]last_uncond_phase_ex_reg_1;
  wire [3:0]last_uncond_phase_ex_reg_2;
  wire [5:0]\latched_excpt_num_reg[5] ;
  wire ld_slow_de;
  wire ld_slow_ex;
  wire ldm_base;
  wire ldm_base_load;
  wire ldm_base_load_i_2_n_0;
  wire ldm_base_loaded;
  wire ldm_d_done_ex;
  wire ldm_d_done_ex_i_1_n_0;
  wire ldm_pop_de;
  wire ldm_pop_ex;
  wire ldm_pop_ex_i_2_n_0;
  wire load_de;
  wire load_ex;
  wire load_ex_i_2_n_0;
  wire load_ex_i_3_n_0;
  wire load_xpsr_ex;
  wire [33:0]load_xpsr_ex_reg;
  wire locked_up_reg;
  wire [0:0]locked_up_reg_0;
  wire ls_byte_de;
  wire ls_byte_ex;
  wire ls_byte_ex_i_2_n_0;
  wire ls_byte_ex_reg_0;
  wire ls_half_de;
  wire ls_half_ex;
  wire ls_half_ex_i_2_n_0;
  wire [1:0]ls_half_ex_reg_0;
  wire ls_half_ex_reg_1;
  wire lsm_last_a_phase_ex;
  wire lsm_last_d_phase_ex;
  wire lsm_last_d_phase_ex_i_2_n_0;
  wire lsm_last_d_phase_ex_i_3_n_0;
  wire [0:0]lu_ctl;
  wire [1:0]lu_ctl_ex;
  wire \lu_ctl_ex[1]_i_1_n_0 ;
  wire \m_amt_ex2[1]_i_3_n_0 ;
  wire \m_amt_ex2[2]_i_3_n_0 ;
  wire \m_amt_ex2[4]_i_2_n_0 ;
  wire m_ext;
  wire m_invert;
  wire m_invert_ex2_i_2_n_0;
  wire m_invert_ex2_i_4_n_0;
  wire mask_sp_ex_reg;
  wire \mem_held_addr[11]_i_13_n_0 ;
  wire \mem_held_addr[19]_i_13_n_0 ;
  wire \mem_held_addr[3]_i_13_n_0 ;
  wire \mem_held_addr[3]_i_16_n_0 ;
  wire \mem_held_addr[3]_i_17_n_0 ;
  wire \mem_held_addr[3]_i_9_n_0 ;
  wire \mem_held_addr[7]_i_16_n_0 ;
  wire \mem_held_addr_reg[0] ;
  wire \mem_held_addr_reg[1] ;
  wire \mem_held_addr_reg[1]_0 ;
  wire [0:0]\mem_held_addr_reg[27] ;
  wire [2:0]\mem_held_addr_reg[27]_0 ;
  wire \mem_held_addr_reg[27]_i_1_n_1 ;
  wire \mem_held_addr_reg[27]_i_1_n_2 ;
  wire \mem_held_addr_reg[27]_i_1_n_3 ;
  wire [0:0]\mem_held_addr_reg[3] ;
  wire micro_code_de;
  wire micro_code_fe;
  wire mode;
  wire msr_de;
  wire msr_ex;
  wire mul_de;
  wire mul_ex_i_2_n_0;
  wire mul_ex_reg_n_0;
  wire [15:0]mult_out;
  wire n_flag;
  wire nmi_actv;
  wire nvic_excpt_clr_actv;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken_reg;
  wire nvic_lockup;
  wire nvic_primask;
  wire nxt_branching_ex;
  wire [1:0]nxt_cnt;
  wire nxt_dbg_halt_ack;
  wire nxt_dbg_restarted;
  wire nxt_dreq_rd_ex;
  wire nxt_dreq_wr_ex;
  wire nxt_dtcm_sel;
  wire nxt_fetch_internal;
  wire nxt_first_pop_pc_ex;
  wire nxt_force_c_in_ex;
  wire nxt_ifetch;
  wire [29:0]nxt_imm_int;
  wire [15:0]nxt_instr_de;
  wire nxt_instr_faulted;
  wire nxt_int_rack;
  wire nxt_invert_b_ex;
  wire nxt_invert_b_ex2;
  wire nxt_irack;
  wire nxt_itcm_sel;
  wire nxt_last_uncond_phase_ex;
  wire nxt_ldm_base;
  wire nxt_ldm_base_load;
  wire nxt_ldm_base_loaded;
  wire [0:0]nxt_pc_mux_ctl_ex;
  wire nxt_pf_fault_de;
  wire nxt_r_list_first_1;
  wire nxt_r_list_first_2;
  wire nxt_r_list_first_3;
  wire nxt_r_list_first_4;
  wire nxt_r_list_first_6;
  wire nxt_r_list_first_7;
  wire nxt_r_list_first_8;
  wire [1:0]nxt_read_addr;
  wire [3:0]nxt_reg_sel;
  wire [1:0]nxt_rf1_mux_ctl_ex;
  wire nxt_vcatch;
  wire nxt_w_phase_ex;
  wire [1:0]nxt_wdata_mux_ctl_ex;
  wire [3:3]nxt_wptr_decoded;
  wire [3:0]nxt_wptr_ex;
  wire [1:0]nxt_write_addr;
  wire nxt_write_sp;
  wire nxt_z_flag_mux;
  wire p_0_in;
  wire p_0_in10_in;
  wire p_0_in11_in;
  wire p_0_in14_in;
  wire p_0_in18_in;
  wire p_0_in9_in;
  wire p_1_in12_in;
  wire p_1_in16_in;
  wire p_1_in18_in;
  wire [31:0]p_1_in2_in;
  wire p_1_in8_in;
  wire p_25_in;
  wire p_8_in;
  wire [31:0]pc_de;
  wire [30:0]\pc_de_reg[31]_0 ;
  wire [0:0]pc_ex;
  wire [0:0]\pc_ex_reg[0]_0 ;
  wire \pc_ex_reg[13]_0 ;
  wire \pc_ex_reg[22]_0 ;
  wire \pc_ex_reg[25]_0 ;
  wire \pc_ex_reg[28]_0 ;
  wire [30:0]\pc_ex_reg[31]_0 ;
  wire \pc_ex_reg[31]_1 ;
  wire \pc_ex_reg[7]_0 ;
  wire pc_mask1_ex;
  wire pc_mask1_ex_i_1_n_0;
  wire [1:1]pc_mux_ctl_ex;
  wire \pc_reg[2] ;
  wire \pc_reg[30] ;
  wire [31:0]\pc_reg[31] ;
  wire \pc_reg[31]_0 ;
  wire \pc_reg[3] ;
  wire pf_fault_de;
  wire pf_fault_fe;
  wire pop_pc_de;
  wire pop_pc_ex;
  wire pop_pc_ex_i_2_n_0;
  wire [0:0]\pre_msk_emit_wp_q[0]_i_5 ;
  wire [1:0]pre_pc_mux_ctl_ex;
  wire \pre_pc_mux_ctl_ex[1]_i_2_n_0 ;
  wire pre_update_c_ex;
  wire pre_update_c_ex_reg_0;
  wire pre_update_c_ex_reg_1;
  wire pre_update_n_ex_i_2_n_0;
  wire pre_update_n_ex_i_3_n_0;
  wire pre_update_v_ex;
  wire pre_update_v_ex_reg_0;
  wire pre_update_v_ex_reg_1;
  wire pre_update_z_ex;
  wire push_ex;
  wire push_ex_i_2_n_0;
  wire push_ex_i_3_n_0;
  wire r_amt4_ex2_i_2_n_0;
  wire \r_int_actv_lvl_reg[0] ;
  wire \r_int_actv_lvl_reg[0]_0 ;
  wire [1:0]\r_int_actv_lvl_reg[1] ;
  wire [1:0]\r_int_actv_lvl_reg[1]_0 ;
  wire \r_int_actv_lvl_reg[1]_1 ;
  wire \r_int_actv_lvl_reg[1]_2 ;
  wire [8:1]r_list_ex;
  wire [8:1]r_list_first;
  wire \r_list_first[3]_i_2_n_0 ;
  wire \r_list_first[4]_i_2_n_0 ;
  wire \r_list_first[5]_i_1_n_0 ;
  wire \r_list_first[5]_i_2_n_0 ;
  wire \r_list_first[6]_i_2_n_0 ;
  wire \r_list_first[8]_i_2_n_0 ;
  wire [3:1]r_list_offset;
  wire [3:0]r_list_offset_ex;
  wire \r_list_offset_ex[0]_i_1_n_0 ;
  wire \r_list_offset_ex[0]_i_2_n_0 ;
  wire \r_list_offset_ex[0]_i_3_n_0 ;
  wire \r_list_offset_ex[1]_i_2_n_0 ;
  wire \r_list_offset_ex[1]_i_3_n_0 ;
  wire \r_list_offset_ex[3]_i_2_n_0 ;
  wire \r_list_offset_ex[3]_i_3_n_0 ;
  wire rd_mux_a_de;
  wire rd_mux_a_ex;
  wire rd_mux_a_ex_i_2_n_0;
  wire rd_mux_a_ex_i_3_n_0;
  wire \read_addr[1]_i_2_n_0 ;
  wire \read_addr[1]_i_4_n_0 ;
  wire \read_addr_reg_n_0_[0] ;
  wire \read_addr_reg_n_0_[1] ;
  wire \reg_file_a[15][10]_i_3_n_0 ;
  wire \reg_file_a[15][10]_i_4_n_0 ;
  wire \reg_file_a[15][10]_i_6_n_0 ;
  wire \reg_file_a[15][11]_i_3_n_0 ;
  wire \reg_file_a[15][11]_i_4_n_0 ;
  wire \reg_file_a[15][11]_i_6_n_0 ;
  wire \reg_file_a[15][12]_i_3_n_0 ;
  wire \reg_file_a[15][12]_i_4_n_0 ;
  wire \reg_file_a[15][12]_i_6_n_0 ;
  wire \reg_file_a[15][13]_i_3_n_0 ;
  wire \reg_file_a[15][13]_i_4_n_0 ;
  wire \reg_file_a[15][13]_i_6_n_0 ;
  wire \reg_file_a[15][14]_i_3_n_0 ;
  wire \reg_file_a[15][14]_i_4_n_0 ;
  wire \reg_file_a[15][14]_i_6_n_0 ;
  wire \reg_file_a[15][15]_i_10_n_0 ;
  wire \reg_file_a[15][15]_i_11_n_0 ;
  wire \reg_file_a[15][15]_i_3_n_0 ;
  wire \reg_file_a[15][15]_i_4_n_0 ;
  wire \reg_file_a[15][15]_i_6_n_0 ;
  wire \reg_file_a[15][15]_i_7_n_0 ;
  wire \reg_file_a[15][15]_i_8_n_0 ;
  wire \reg_file_a[15][16]_i_4_n_0 ;
  wire \reg_file_a[15][17]_i_4_n_0 ;
  wire \reg_file_a[15][18]_i_4_n_0 ;
  wire \reg_file_a[15][19]_i_4_n_0 ;
  wire \reg_file_a[15][20]_i_4_n_0 ;
  wire \reg_file_a[15][21]_i_4_n_0 ;
  wire \reg_file_a[15][22]_i_2 ;
  wire \reg_file_a[15][22]_i_4_n_0 ;
  wire \reg_file_a[15][23]_i_2 ;
  wire \reg_file_a[15][23]_i_4_n_0 ;
  wire \reg_file_a[15][24]_i_4_n_0 ;
  wire \reg_file_a[15][25]_i_4_n_0 ;
  wire \reg_file_a[15][26]_i_4_n_0 ;
  wire \reg_file_a[15][27]_i_4_n_0 ;
  wire \reg_file_a[15][28]_i_4_n_0 ;
  wire \reg_file_a[15][29]_i_4_n_0 ;
  wire \reg_file_a[15][30]_i_4_n_0 ;
  wire \reg_file_a[15][31]_i_5_n_0 ;
  wire \reg_file_a[15][8]_i_3_n_0 ;
  wire \reg_file_a[15][8]_i_4_n_0 ;
  wire \reg_file_a[15][8]_i_6_n_0 ;
  wire \reg_file_a[15][9]_i_3_n_0 ;
  wire \reg_file_a[15][9]_i_4_n_0 ;
  wire \reg_file_a[15][9]_i_6_n_0 ;
  wire \reg_file_a_reg[0][10] ;
  wire \reg_file_a_reg[0][11] ;
  wire \reg_file_a_reg[0][12] ;
  wire \reg_file_a_reg[0][13] ;
  wire \reg_file_a_reg[0][14] ;
  wire [15:0]\reg_file_a_reg[0][15] ;
  wire \reg_file_a_reg[0][15]_0 ;
  wire \reg_file_a_reg[0][16] ;
  wire \reg_file_a_reg[0][16]_0 ;
  wire \reg_file_a_reg[0][17] ;
  wire \reg_file_a_reg[0][17]_0 ;
  wire \reg_file_a_reg[0][18] ;
  wire \reg_file_a_reg[0][18]_0 ;
  wire \reg_file_a_reg[0][19] ;
  wire \reg_file_a_reg[0][19]_0 ;
  wire \reg_file_a_reg[0][20] ;
  wire \reg_file_a_reg[0][20]_0 ;
  wire \reg_file_a_reg[0][21] ;
  wire \reg_file_a_reg[0][21]_0 ;
  wire \reg_file_a_reg[0][22] ;
  wire \reg_file_a_reg[0][22]_0 ;
  wire \reg_file_a_reg[0][23] ;
  wire \reg_file_a_reg[0][23]_0 ;
  wire \reg_file_a_reg[0][24] ;
  wire \reg_file_a_reg[0][24]_0 ;
  wire \reg_file_a_reg[0][25] ;
  wire \reg_file_a_reg[0][25]_0 ;
  wire \reg_file_a_reg[0][26] ;
  wire \reg_file_a_reg[0][26]_0 ;
  wire \reg_file_a_reg[0][27] ;
  wire \reg_file_a_reg[0][27]_0 ;
  wire \reg_file_a_reg[0][28] ;
  wire \reg_file_a_reg[0][28]_0 ;
  wire \reg_file_a_reg[0][29] ;
  wire \reg_file_a_reg[0][29]_0 ;
  wire \reg_file_a_reg[0][30] ;
  wire \reg_file_a_reg[0][30]_0 ;
  wire [31:0]\reg_file_a_reg[0][31] ;
  wire \reg_file_a_reg[0][31]_0 ;
  wire \reg_file_a_reg[0][31]_1 ;
  wire \reg_file_a_reg[0][8] ;
  wire \reg_file_a_reg[0][9] ;
  wire [3:0]reg_sel;
  wire \reg_sel[1]_i_2_n_0 ;
  wire \reg_sel[2]_i_2_n_0 ;
  wire [1:0]rf0_mux_ctl_ex;
  wire \rf0_mux_ctl_ex[0]_i_2_n_0 ;
  wire \rf0_mux_ctl_ex[1]_i_2_n_0 ;
  wire [1:0]rf1_mux_ctl_ex;
  wire [0:0]rf_mux_ctl_ex;
  wire \rf_mux_ctl_ex[2]_i_3_n_0 ;
  wire \rf_mux_ctl_ex[2]_i_4_n_0 ;
  wire \rf_mux_ctl_ex[2]_i_5_n_0 ;
  wire \rf_mux_ctl_ex[2]_i_6_n_0 ;
  wire \rf_mux_ctl_ex[2]_i_7_n_0 ;
  wire \rf_mux_ctl_ex[2]_i_8_n_0 ;
  wire \rf_mux_ctl_ex_reg[2]_0 ;
  wire [31:0]rf_wdata;
  wire [3:0]rptr_a_de;
  wire [3:0]rptr_a_ex;
  wire [3:0]rptr_a_ex2;
  wire \rptr_a_ex2[0]_i_2_n_0 ;
  wire \rptr_a_ex2[1]_i_3_n_0 ;
  wire \rptr_a_ex2[2]_i_2_n_0 ;
  wire \rptr_a_ex2[2]_i_3_n_0 ;
  wire \rptr_a_ex2[3]_i_3_n_0 ;
  wire \rptr_a_ex[0]_i_1_n_0 ;
  wire \rptr_a_ex[2]_i_1_n_0 ;
  wire [2:0]rptr_b2_de;
  wire [3:0]rptr_b_ex;
  wire [3:0]rptr_b_ex2;
  wire \rptr_b_ex2[0]_i_3_n_0 ;
  wire \rptr_b_ex2[0]_i_4_n_0 ;
  wire \rptr_b_ex2[1]_i_4_n_0 ;
  wire \rptr_b_ex2[1]_i_7_n_0 ;
  wire \rptr_b_ex2[2]_i_3_n_0 ;
  wire \rptr_b_ex2[2]_i_4_n_0 ;
  wire \rptr_b_ex2[2]_i_5_n_0 ;
  wire \rptr_b_ex2[2]_i_6_n_0 ;
  wire \rptr_b_ex2[2]_i_7_n_0 ;
  wire \rptr_b_ex2[3]_i_2_n_0 ;
  wire \rptr_b_ex2[3]_i_3_n_0 ;
  wire \rptr_b_ex[0]_i_2_n_0 ;
  wire \rptr_b_ex[1]_i_2_n_0 ;
  wire \rptr_b_ex[2]_i_2_n_0 ;
  wire \rptr_b_ex[3]_i_3_n_0 ;
  wire rst_fptr_align_ex;
  wire [0:0]sbit_ctl_ex;
  wire \sbit_ctl_ex[0]_i_1_n_0 ;
  wire sbit_de;
  wire sbit_ex;
  wire sbit_ex_i_2_n_0;
  wire se_byte_wb;
  wire se_byte_wb_i_2_n_0;
  wire se_byte_wb_i_3_n_0;
  wire [7:0]se_byte_wb_reg_0;
  wire se_half_wb;
  wire se_half_wb_i_2_n_0;
  wire second32_ex;
  wire second_ex_phase;
  wire second_ex_phase0;
  wire sel_wf_c;
  wire sel_wf_v;
  wire [4:0]seq_fetch_addr;
  wire sext_byte;
  wire sext_half;
  wire shift_de;
  wire shift_ex;
  wire shift_ex_i_2_n_0;
  wire shift_ex_i_3_n_0;
  wire [1:0]shift_op;
  wire [1:0]shift_op_de;
  wire \shift_op_reg[0]_0 ;
  wire [4:0]\shift_op_reg[1]_0 ;
  wire \shift_op_reg[1]_1 ;
  wire stm_push_de;
  wire stm_push_ex;
  wire stm_push_ex_i_2_n_0;
  wire stm_push_ex_i_3_n_0;
  wire store_de;
  wire store_ex;
  wire [1:0]svc_lvl_0;
  wire [1:0]swz_ctl_de;
  wire \swz_ctl_ex_reg[0]_0 ;
  wire [1:0]\swz_ctl_ex_reg[1]_0 ;
  wire \swz_ctl_ex_reg[1]_1 ;
  wire tbit;
  wire tbit_de;
  wire tbit_ex;
  wire tbit_ex_i_2_n_0;
  wire three_phase_ex;
  wire two_phase_de;
  wire two_phase_ex;
  wire \u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0 ;
  wire \u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0 ;
  wire u_decode_n_1;
  wire u_decode_n_12;
  wire u_decode_n_13;
  wire u_decode_n_14;
  wire u_decode_n_18;
  wire u_decode_n_19;
  wire u_decode_n_20;
  wire u_decode_n_22;
  wire u_decode_n_31;
  wire u_decode_n_32;
  wire u_decode_n_33;
  wire u_decode_n_34;
  wire u_decode_n_51;
  wire u_decode_n_54;
  wire u_decode_n_56;
  wire u_decode_n_57;
  wire u_decode_n_58;
  wire u_decode_n_61;
  wire [25:0]\u_dp/au_in_a ;
  wire [27:0]\u_dp/u_alu_dec/au_in_b ;
  wire u_excpt_n_1;
  wire u_excpt_n_174;
  wire u_excpt_n_176;
  wire u_excpt_n_200;
  wire u_excpt_n_21;
  wire u_excpt_n_222;
  wire u_excpt_n_223;
  wire u_excpt_n_224;
  wire u_excpt_n_225;
  wire u_excpt_n_226;
  wire u_excpt_n_227;
  wire u_excpt_n_228;
  wire u_excpt_n_229;
  wire u_excpt_n_23;
  wire u_excpt_n_230;
  wire u_excpt_n_231;
  wire u_excpt_n_233;
  wire u_excpt_n_235;
  wire u_excpt_n_238;
  wire u_excpt_n_24;
  wire u_excpt_n_25;
  wire u_excpt_n_34;
  wire update_c;
  wire update_c_ex;
  wire update_n;
  wire update_n_ex;
  wire update_v;
  wire update_v_ex;
  wire use_c_flag_de;
  wire use_c_flag_ex;
  wire use_c_flag_ex_i_2_n_0;
  wire use_c_flag_ex_i_3_n_0;
  wire use_c_flag_ex_i_4_n_0;
  wire use_c_flag_ex_reg_0;
  wire use_control_ex;
  wire use_control_ex_i_1_n_0;
  wire use_dp_tbit_reg;
  wire use_flags;
  wire use_flags_ex;
  wire use_imm_ex;
  wire use_imm_ex0;
  wire use_imm_ex_reg_0;
  wire use_imm_ex_reg_1;
  wire use_imm_ex_reg_2;
  wire use_imm_ex_reg_3;
  wire use_imm_ex_reg_4;
  wire use_imm_ex_reg_5;
  wire use_primask;
  wire use_primask_ex;
  wire use_r_list;
  wire use_r_list_ex;
  wire use_r_list_ex_i_2_n_0;
  wire v_flag;
  wire v_flag_au;
  wire v_flag_au_reg;
  wire v_flag_au_reg_0;
  wire v_flag_wf;
  wire w_enable_ex;
  wire w_phase_ex;
  wire w_phase_ex_i_10_n_0;
  wire w_phase_ex_i_11_n_0;
  wire w_phase_ex_i_12_n_0;
  wire w_phase_ex_i_13_n_0;
  wire w_phase_ex_i_2_n_0;
  wire w_phase_ex_i_4_n_0;
  wire w_phase_ex_i_5_n_0;
  wire w_phase_ex_i_6_n_0;
  wire w_phase_ex_i_7_n_0;
  wire w_phase_ex_i_8_n_0;
  wire w_phase_ex_i_9_n_0;
  wire \wdata[31]_i_5_n_0 ;
  wire [1:0]wdata_mux_ctl_ex;
  wire \wdata_mux_ctl_ex[0]_i_2_n_0 ;
  wire \wdata_mux_ctl_ex_reg[0]_0 ;
  wire \wdata_reg[24] ;
  wire \wdata_reg[25] ;
  wire \wdata_reg[26] ;
  wire \wdata_reg[27] ;
  wire \wdata_reg[28] ;
  wire \wdata_reg[29] ;
  wire \wdata_reg[30] ;
  wire [31:0]\wdata_reg[31] ;
  wire [31:0]\wdata_reg[31]_0 ;
  wire \wdata_reg[31]_1 ;
  wire [2:0]wptr_de;
  wire [3:0]wptr_decoded;
  wire \wptr_decoded[0]_i_3_n_0 ;
  wire \wptr_decoded[0]_i_4_n_0 ;
  wire \wptr_decoded[1]_i_2_n_0 ;
  wire \wptr_decoded[1]_i_4_n_0 ;
  wire \wptr_decoded[1]_i_5_n_0 ;
  wire \wptr_decoded[1]_i_6_n_0 ;
  wire \wptr_decoded[2]_i_2_n_0 ;
  wire \wptr_decoded[2]_i_3_n_0 ;
  wire \wptr_decoded[2]_i_4_n_0 ;
  wire \wptr_decoded[3]_i_4_n_0 ;
  wire [3:0]wptr_ex;
  wire \wptr_ex[0]_i_3_n_0 ;
  wire \wptr_ex[1]_i_2_n_0 ;
  wire \wptr_ex[2]_i_2_n_0 ;
  wire \wptr_ex[3]_i_2_n_0 ;
  wire [0:0]\wptr_ex_reg[0]_0 ;
  wire [0:0]\wptr_ex_reg[1]_0 ;
  wire [0:0]\wptr_ex_reg[1]_1 ;
  wire [0:0]\wptr_ex_reg[1]_2 ;
  wire [0:0]\wptr_ex_reg[1]_3 ;
  wire [0:0]\wptr_ex_reg[1]_4 ;
  wire [0:0]\wptr_ex_reg[1]_5 ;
  wire [0:0]\wptr_ex_reg[1]_6 ;
  wire [0:0]\wptr_ex_reg[1]_7 ;
  wire [0:0]\wptr_ex_reg[1]_8 ;
  wire [0:0]\wptr_ex_reg[2]_0 ;
  wire [0:0]\wptr_ex_reg[2]_1 ;
  wire [0:0]\wptr_ex_reg[2]_2 ;
  wire [0:0]\wptr_ex_reg[3]_0 ;
  wire [0:0]\wptr_ex_reg[3]_1 ;
  wire [0:0]\wptr_ex_reg[3]_2 ;
  wire \write_addr_reg_n_0_[0] ;
  wire \write_addr_reg_n_0_[1] ;
  wire write_flags_ex;
  wire write_sp;
  wire [2:0]xpsr_m_ctl_ex;
  wire z_flag;
  wire z_flag_mux_i_12_0;
  wire z_flag_mux_i_12_n_0;
  wire z_flag_mux_i_13;
  wire z_flag_mux_i_14_0;
  wire z_flag_mux_i_14_1;
  wire z_flag_mux_i_14_2;
  wire z_flag_mux_i_14_n_0;
  wire [4:0]z_flag_mux_i_15_0;
  wire z_flag_mux_i_15_1;
  wire z_flag_mux_i_15_2;
  wire z_flag_mux_i_15_n_0;
  wire z_flag_mux_i_16_0;
  wire z_flag_mux_i_16_1;
  wire z_flag_mux_i_16_n_0;
  wire z_flag_mux_i_17_n_0;
  wire z_flag_mux_i_3_n_0;
  wire z_flag_mux_i_4_n_0;
  wire z_flag_mux_i_5_0;
  wire z_flag_mux_i_5_1;
  wire z_flag_mux_i_5_n_0;
  wire z_flag_mux_i_6;
  wire z_flag_mux_i_7_0;
  wire z_flag_mux_i_7_1;
  wire z_flag_mux_i_7_n_0;
  wire z_flag_mux_reg;
  wire z_flag_mux_reg_0;
  wire ze_byte_wb;
  wire ze_byte_wb_i_2_n_0;
  wire ze_byte_wb_i_3_n_0;
  wire ze_byte_wb_i_4_n_0;
  wire ze_half_wb;
  wire ze_half_wb_i_1_n_0;
  wire ze_half_wb_i_2_n_0;
  wire ze_half_wb_i_3_n_0;
  wire ze_half_wb_i_4_n_0;
  wire zero_a_ex;
  wire zero_a_ex0;
  wire zero_a_ex_i_2_n_0;
  wire zero_a_ex_i_3_n_0;
  wire zero_a_ex_i_4_n_0;
  wire zero_a_ex_i_5_n_0;
  wire [4:0]zero_a_ex_reg_0;
  wire [1:0]zero_a_ex_reg_1;
  wire [0:0]zero_a_ex_reg_2;
  wire [0:0]zero_a_ex_reg_3;
  wire zext_byte;

  FDCE any_dsb_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_nvic_excpt_svc_valid_reg),
        .D(any_dsb_ex0),
        .Q(biu_dsb));
  LUT2 #(
    .INIT(4'hE)) 
    asel_dside_i_1
       (.I0(dreq_rd_ex),
        .I1(biu_write_reg_0),
        .O(biu_dreq));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    au_a_use_pc_ex_i_1
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(first32_ex_reg_0),
        .I2(au_a_use_pc_ex_i_2_n_0),
        .I3(au_a_use_pc_ex_i_3_n_0),
        .O(a_use_pc));
  LUT6 #(
    .INIT(64'hFFFF5555FFFFBAAA)) 
    au_a_use_pc_ex_i_2
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(au_a_use_pc_ex_i_4_n_0),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(au_a_use_pc_ex_i_5_n_0),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(au_a_use_pc_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF4F0FF0FFFF0FFF)) 
    au_a_use_pc_ex_i_3
       (.I0(u_excpt_n_225),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(au_a_use_pc_ex_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    au_a_use_pc_ex_i_4
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(p_25_in),
        .O(au_a_use_pc_ex_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    au_a_use_pc_ex_i_5
       (.I0(rptr_b2_de[2]),
        .I1(rptr_b2_de[1]),
        .I2(rptr_b2_de[0]),
        .I3(\instr_de_reg_n_0_[7] ),
        .O(au_a_use_pc_ex_i_5_n_0));
  FDCE au_a_use_pc_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(mask_sp_ex_reg),
        .D(a_use_pc),
        .Q(au_a_use_pc_ex));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    au_b_use_pc_ex_i_2
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .O(au_b_use_pc_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    au_b_use_pc_ex_i_3
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[3] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(u_excpt_n_231),
        .I4(first32_ex_reg_0),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(au_b_use_pc_ex_i_3_n_0));
  FDCE au_b_use_pc_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(mask_sp_ex_reg),
        .D(b_use_pc),
        .Q(au_b_use_pc_ex));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    bcc_first_ex_i_2
       (.I0(first32_ex_reg_0),
        .I1(bcc_first_ex_i_3_n_0),
        .I2(u_excpt_n_225),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(bcc_first_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hB)) 
    bcc_first_ex_i_3
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .O(bcc_first_ex_i_3_n_0));
  FDCE bcc_first_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(u_excpt_n_25),
        .Q(bcc_first_ex));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \biu_size_reg[0]_i_1 
       (.I0(dreq_rd_ex),
        .I1(biu_write_reg_0),
        .I2(ls_half_ex),
        .I3(ls_byte_ex),
        .O(ls_half_ex_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \biu_size_reg[1]_i_1 
       (.I0(ls_half_ex),
        .I1(ls_byte_ex),
        .I2(dreq_rd_ex),
        .I3(biu_write_reg_0),
        .O(ls_half_ex_reg_0[1]));
  FDCE biu_write_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT_0),
        .D(dreq_wr_ex_reg_0),
        .Q(biu_write_reg_0));
  FDCE br_first_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(p_8_in),
        .Q(br_first_ex));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    br_lr_ex_i_2
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(first32_ex_reg_0),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\rptr_b_ex2[2]_i_6_n_0 ),
        .O(br_lr_ex_i_2_n_0));
  FDCE br_lr_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(br_lr_de),
        .Q(br_lr_ex));
  FDCE branch_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(branch_ex0),
        .Q(branch_ex));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFF5554)) 
    branching_ex_i_1
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(ireq_ldpc),
        .I2(branch_ex),
        .I3(branching_ex),
        .I4(bcc_first_ex_reg_0),
        .O(nxt_branching_ex));
  FDCE branching_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(nxt_branching_ex),
        .Q(branching_ex));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    c_flag_mux_i_1
       (.I0(c_flag_mux_reg),
        .I1(rf_mux_ctl_ex),
        .I2(c_flag_mux_i_3_n_0),
        .I3(c_flag_mux_reg_0),
        .I4(update_c_ex),
        .I5(c_flag_mux),
        .O(\rf_mux_ctl_ex_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h1)) 
    c_flag_mux_i_10
       (.I0(shift_op[0]),
        .I1(shift_op[1]),
        .O(\shift_op_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    c_flag_mux_i_3
       (.I0(rf0_mux_ctl_ex[0]),
        .I1(rf0_mux_ctl_ex[1]),
        .O(c_flag_mux_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    c_flag_mux_i_5
       (.I0(write_flags_ex),
        .I1(i_dbg_wdata_sel_de_reg),
        .I2(pre_update_c_ex),
        .O(update_c_ex));
  LUT4 #(
    .INIT(16'h4445)) 
    c_flag_mux_i_6
       (.I0(m_invert_ex2_i_2_n_0),
        .I1(use_imm_ex),
        .I2(b_reg_0[7]),
        .I3(b_reg_0[6]),
        .O(use_imm_ex_reg_4));
  LUT3 #(
    .INIT(8'h1D)) 
    c_flag_mux_i_8
       (.I0(b_reg_0[5]),
        .I1(use_imm_ex),
        .I2(shift_op[0]),
        .O(use_imm_ex_reg_5));
  FDCE \cond_ex_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(p_25_in),
        .Q(\cond_ex_reg_n_0_[0] ));
  FDCE \cond_ex_reg[1] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(\instr_de_reg_n_0_[9] ),
        .Q(p_0_in));
  FDCE \cond_ex_reg[2] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(\instr_de_reg_n_0_[10] ),
        .Q(p_1_in18_in));
  FDCE \cond_ex_reg[3] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(\instr_de_reg_n_0_[11] ),
        .Q(cc_inv_z));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \count[0]_i_1 
       (.I0(last_uncond_phase_ex_i_4_n_0),
        .I1(count[1]),
        .I2(count[0]),
        .I3(ireq_ldpc),
        .O(nxt_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \count[1]_i_1 
       (.I0(last_uncond_phase_ex_i_4_n_0),
        .I1(count[1]),
        .I2(count[0]),
        .I3(ireq_ldpc),
        .O(nxt_cnt[1]));
  (* syn_keep = "true" *) 
  FDCE \count_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_cnt[0]),
        .Q(count[0]));
  (* syn_keep = "true" *) 
  FDCE \count_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_cnt[1]),
        .Q(count[1]));
  FDCE cps_data_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(cps_data),
        .Q(cps_data_ex));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    cps_ex_i_2
       (.I0(cps_ex_i_3_n_0),
        .I1(push_ex_i_3_n_0),
        .I2(rptr_b2_de[1]),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(first32_ex_reg_0),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(cps_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    cps_ex_i_3
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .O(cps_ex_i_3_n_0));
  FDCE cps_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(use_c_flag_ex_reg_0),
        .D(cps_de),
        .Q(cps_ex));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \cycle_count_ex[0]_i_1 
       (.I0(lsm_last_d_phase_ex),
        .I1(ldm_d_done_ex),
        .I2(cycle_count_ex[0]),
        .I3(last_uncond_phase_ex_reg_0),
        .O(\cycle_count_ex[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h0000FD02)) 
    \cycle_count_ex[1]_i_1 
       (.I0(cycle_count_ex[0]),
        .I1(lsm_last_d_phase_ex),
        .I2(ldm_d_done_ex),
        .I3(cycle_count_ex[1]),
        .I4(last_uncond_phase_ex_reg_0),
        .O(\cycle_count_ex[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F078)) 
    \cycle_count_ex[2]_i_1 
       (.I0(cycle_count_ex[1]),
        .I1(cycle_count_ex[0]),
        .I2(cycle_count_ex[2]),
        .I3(lsm_last_d_phase_ex),
        .I4(ldm_d_done_ex),
        .I5(last_uncond_phase_ex_reg_0),
        .O(\cycle_count_ex[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F80FF00)) 
    \cycle_count_ex[3]_i_1 
       (.I0(cycle_count_ex[0]),
        .I1(cycle_count_ex[1]),
        .I2(cycle_count_ex[2]),
        .I3(cycle_count_ex[3]),
        .I4(\cycle_count_ex[3]_i_2_n_0 ),
        .I5(last_uncond_phase_ex_reg_0),
        .O(\cycle_count_ex[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cycle_count_ex[3]_i_2 
       (.I0(lsm_last_d_phase_ex),
        .I1(ldm_d_done_ex),
        .O(\cycle_count_ex[3]_i_2_n_0 ));
  FDCE \cycle_count_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\cycle_count_ex[0]_i_1_n_0 ),
        .Q(cycle_count_ex[0]));
  FDCE \cycle_count_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\cycle_count_ex[1]_i_1_n_0 ),
        .Q(cycle_count_ex[1]));
  FDCE \cycle_count_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\cycle_count_ex[2]_i_1_n_0 ),
        .Q(cycle_count_ex[2]));
  FDCE \cycle_count_ex_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\cycle_count_ex[3]_i_1_n_0 ),
        .Q(cycle_count_ex[3]));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \dbg_reg_wdata[0]_i_4 
       (.I0(\u_dp/u_alu_dec/au_in_b [0]),
        .I1(\u_dp/au_in_a [0]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\dbg_reg_wdata[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7671)) 
    \dp_ipsr_1to0[1]_i_5 
       (.I0(\mem_held_addr[3]_i_16_n_0 ),
        .I1(\mem_held_addr[3]_i_13_n_0 ),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\dp_ipsr_1to0[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB9B2)) 
    \dp_ipsr_7to2[3]_i_3 
       (.I0(invert_b_ex_reg_0[0]),
        .I1(z_flag_mux_i_13),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\dp_ipsr_7to2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD9D4)) 
    \dp_ipsr_7to2[4]_i_3 
       (.I0(\mem_held_addr[7]_i_16_n_0 ),
        .I1(zero_a_ex_reg_0[0]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\dp_ipsr_7to2[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB9B2)) 
    \dp_ipsr_7to2[5]_i_3 
       (.I0(invert_b_ex_reg_0[1]),
        .I1(z_flag_mux_i_6),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\dp_ipsr_7to2[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB9B2)) 
    \dp_ipsr_7to2[6]_i_3 
       (.I0(invert_b_ex_reg_0[2]),
        .I1(\dp_ipsr_7to2[6]_i_2 ),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\dp_ipsr_7to2[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7671)) 
    \dp_ipsr_7to2[7]_i_3 
       (.I0(invert_b_ex_reg_5),
        .I1(\dp_ipsr_7to2[7]_i_2 ),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\dp_ipsr_7to2[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h40404044)) 
    dreq_rd_ex_i_2
       (.I0(lsm_last_a_phase_ex),
        .I1(ldm_pop_ex),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(ldm_d_done_ex),
        .I4(lsm_last_d_phase_ex),
        .O(dreq_rd_ex_i_2_n_0));
  FDCE dreq_rd_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(nxt_dreq_rd_ex),
        .Q(dreq_rd_ex));
  LUT6 #(
    .INIT(64'h0500045005000050)) 
    dreq_wr_ex_i_2
       (.I0(first32_ex_i_2_n_0),
        .I1(u_excpt_n_225),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(dreq_wr_ex_i_2_n_0));
  FDCE dreq_wr_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_dreq_wr_ex),
        .Q(dreq_wr_ex_reg_0));
  LUT4 #(
    .INIT(16'h0001)) 
    dtcm_sel_i_1
       (.I0(dtcm_sel_reg),
        .I1(\biu_addr_31_29_reg_reg[31] [20]),
        .I2(dtcm_sel_i_2_n_0),
        .I3(ls_half_ex_reg_1),
        .O(nxt_dtcm_sel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFABFFFF)) 
    dtcm_sel_i_2
       (.I0(dtcm_sel_reg_0),
        .I1(dreq_wr_ex_reg_0),
        .I2(dreq_rd_ex),
        .I3(\biu_addr_31_29_reg_reg[31] [22]),
        .I4(\biu_addr_31_29_reg_reg[31] [21]),
        .I5(\biu_addr_31_29_reg_reg[31] [23]),
        .O(dtcm_sel_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry__0_i_12
       (.I0(\pc_ex_reg[31]_0 [24]),
        .I1(emit_wp2_carry__1_i_6[5]),
        .O(\pc_ex_reg[25]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry__0_i_18
       (.I0(\pc_ex_reg[31]_0 [21]),
        .I1(emit_wp2_carry__1_i_6[4]),
        .O(\pc_ex_reg[22]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry__1_i_12
       (.I0(\pc_ex_reg[31]_0 [27]),
        .I1(emit_wp2_carry__1_i_6[6]),
        .O(\pc_ex_reg[28]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry__1_i_9
       (.I0(\pc_ex_reg[31]_0 [30]),
        .I1(emit_wp2_carry__1_i_6[7]),
        .O(\pc_ex_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry_i_15
       (.I0(\pc_ex_reg[31]_0 [12]),
        .I1(emit_wp2_carry__1_i_6[3]),
        .O(\pc_ex_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry_i_21
       (.I0(\pc_ex_reg[31]_0 [6]),
        .I1(emit_wp2_carry__1_i_6[2]),
        .O(\pc_ex_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h08)) 
    excpt_ret_de_i_3
       (.I0(branching_ex),
        .I1(count[0]),
        .I2(count[1]),
        .O(excpt_ret_de_i_3_n_0));
  FDCE excpt_ret_de_reg
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(i_nvic_excpt_svc_valid_reg),
        .D(excpt_ret_fe),
        .Q(excpt_ret_de));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    first32_ex_i_2
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[11] ),
        .O(first32_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    first32_ex_i_3
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .O(first32_ex_i_3_n_0));
  FDCE first32_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(first32_de),
        .Q(first32_ex_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    first_ex_phase_i_1
       (.I0(last_uncond_phase_ex_i_4_n_0),
        .O(last_phase_ex));
  FDCE first_ex_phase_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(last_phase_ex),
        .Q(first_ex_phase));
  FDCE first_pop_pc_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(nxt_first_pop_pc_ex),
        .Q(ireq_ldpc));
  LUT6 #(
    .INIT(64'h4444444400000004)) 
    force_c_in_ex_i_1
       (.I0(first32_ex_reg_0),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(use_r_list_ex_i_2_n_0),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(force_c_in_ex_i_2_n_0),
        .I5(force_c_in_ex_i_3_n_0),
        .O(nxt_force_c_in_ex));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A8A8AAA)) 
    force_c_in_ex_i_2
       (.I0(force_c_in_ex_i_4_n_0),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[9] ),
        .O(force_c_in_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000000000F800)) 
    force_c_in_ex_i_3
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(force_c_in_ex_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0FFFFF9FFFF)) 
    force_c_in_ex_i_4
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(ze_byte_wb_i_2_n_0),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(force_c_in_ex_i_4_n_0));
  FDCE force_c_in_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_c_flag_ex_reg_0),
        .D(nxt_force_c_in_ex),
        .Q(force_c_in_ex));
  FDCE held_fault0_reg
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(use_c_flag_ex_reg_0),
        .D(pf_fault_fe),
        .Q(held_fault0));
  FDCE held_fault1_reg
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(i_nvic_excpt_svc_valid_reg),
        .D(pf_fault_fe),
        .Q(held_fault1));
  FDCE \held_instr0_reg[0] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [0]),
        .Q(held_instr0[0]));
  FDCE \held_instr0_reg[10] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [10]),
        .Q(held_instr0[10]));
  FDCE \held_instr0_reg[11] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [11]),
        .Q(held_instr0[11]));
  FDCE \held_instr0_reg[12] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [12]),
        .Q(held_instr0[12]));
  FDCE \held_instr0_reg[13] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(i_nvic_excpt_svc_valid_reg),
        .D(\held_instr0_reg[15]_0 [13]),
        .Q(held_instr0[13]));
  FDCE \held_instr0_reg[14] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(i_nvic_excpt_svc_valid_reg),
        .D(\held_instr0_reg[15]_0 [14]),
        .Q(held_instr0[14]));
  FDCE \held_instr0_reg[15] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(i_nvic_excpt_svc_valid_reg),
        .D(\held_instr0_reg[15]_0 [15]),
        .Q(held_instr0[15]));
  FDCE \held_instr0_reg[1] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(i_nvic_excpt_svc_valid_reg),
        .D(\held_instr0_reg[15]_0 [1]),
        .Q(held_instr0[1]));
  FDCE \held_instr0_reg[2] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [2]),
        .Q(held_instr0[2]));
  FDCE \held_instr0_reg[3] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [3]),
        .Q(held_instr0[3]));
  FDCE \held_instr0_reg[4] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(i_nvic_excpt_svc_valid_reg),
        .D(\held_instr0_reg[15]_0 [4]),
        .Q(held_instr0[4]));
  FDCE \held_instr0_reg[5] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [5]),
        .Q(held_instr0[5]));
  FDCE \held_instr0_reg[6] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [6]),
        .Q(held_instr0[6]));
  FDCE \held_instr0_reg[7] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [7]),
        .Q(held_instr0[7]));
  FDCE \held_instr0_reg[8] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [8]),
        .Q(held_instr0[8]));
  FDCE \held_instr0_reg[9] 
       (.C(HCLK),
        .CE(held_instr00),
        .CLR(RESET_INTERCONNECT_0),
        .D(\held_instr0_reg[15]_0 [9]),
        .Q(held_instr0[9]));
  FDCE \held_instr1_reg[0] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [0]),
        .Q(held_instr1[0]));
  FDCE \held_instr1_reg[10] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [10]),
        .Q(held_instr1[10]));
  FDCE \held_instr1_reg[11] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [11]),
        .Q(held_instr1[11]));
  FDCE \held_instr1_reg[12] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [12]),
        .Q(held_instr1[12]));
  FDCE \held_instr1_reg[13] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [13]),
        .Q(held_instr1[13]));
  FDCE \held_instr1_reg[14] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [14]),
        .Q(held_instr1[14]));
  FDCE \held_instr1_reg[15] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [15]),
        .Q(held_instr1[15]));
  FDCE \held_instr1_reg[1] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [1]),
        .Q(held_instr1[1]));
  FDCE \held_instr1_reg[2] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [2]),
        .Q(held_instr1[2]));
  FDCE \held_instr1_reg[3] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [3]),
        .Q(held_instr1[3]));
  FDCE \held_instr1_reg[4] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [4]),
        .Q(held_instr1[4]));
  FDCE \held_instr1_reg[5] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [5]),
        .Q(held_instr1[5]));
  FDCE \held_instr1_reg[6] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [6]),
        .Q(held_instr1[6]));
  FDCE \held_instr1_reg[7] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [7]),
        .Q(held_instr1[7]));
  FDCE \held_instr1_reg[8] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [8]),
        .Q(held_instr1[8]));
  FDCE \held_instr1_reg[9] 
       (.C(HCLK),
        .CE(held_instr10),
        .CLR(u_excpt_n_1),
        .D(\held_instr0_reg[15]_0 [9]),
        .Q(held_instr1[9]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    hi_pre_fetch_addr_i_3
       (.I0(bcc_first_ex_reg_0),
        .I1(branch_ex),
        .I2(first_ex_phase),
        .I3(ireq_ldpc),
        .O(branch_ex_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[10]_i_1 
       (.I0(se_byte_wb),
        .I1(\hold_reg1_reg[14] ),
        .I2(\reg_file_a[15][10]_i_3_n_0 ),
        .O(se_byte_wb_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[11]_i_1 
       (.I0(se_byte_wb),
        .I1(\hold_reg1_reg[14] ),
        .I2(\reg_file_a[15][11]_i_3_n_0 ),
        .O(se_byte_wb_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[12]_i_1 
       (.I0(se_byte_wb),
        .I1(\hold_reg1_reg[14] ),
        .I2(\reg_file_a[15][12]_i_3_n_0 ),
        .O(se_byte_wb_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[13]_i_1 
       (.I0(se_byte_wb),
        .I1(\hold_reg1_reg[14] ),
        .I2(\reg_file_a[15][13]_i_3_n_0 ),
        .O(se_byte_wb_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[14]_i_1 
       (.I0(se_byte_wb),
        .I1(\hold_reg1_reg[14] ),
        .I2(\reg_file_a[15][14]_i_3_n_0 ),
        .O(se_byte_wb_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[15]_i_1 
       (.I0(se_byte_wb),
        .I1(\hold_reg1_reg[14] ),
        .I2(\reg_file_a[15][15]_i_3_n_0 ),
        .O(se_byte_wb_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \hold_reg1[31]_i_4 
       (.I0(dbg_wp_addr[0]),
        .I1(ls_byte_ex),
        .I2(sbit_ctl_ex),
        .I3(ls_half_ex),
        .O(\mem_held_addr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hold_reg1[31]_i_5 
       (.I0(dbg_wp_addr[1]),
        .I1(ls_byte_ex),
        .I2(ls_half_ex),
        .O(\mem_held_addr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \hold_reg1[7]_i_5 
       (.I0(\swz_ctl_ex_reg[1]_0 [0]),
        .I1(dbg_wp_addr[0]),
        .I2(ls_byte_ex),
        .O(\swz_ctl_ex_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \hold_reg1[7]_i_6 
       (.I0(\swz_ctl_ex_reg[1]_0 [1]),
        .I1(ls_half_ex),
        .I2(ls_byte_ex),
        .I3(dbg_wp_addr[1]),
        .O(\swz_ctl_ex_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[8]_i_1 
       (.I0(se_byte_wb),
        .I1(\hold_reg1_reg[14] ),
        .I2(\reg_file_a[15][8]_i_3_n_0 ),
        .O(se_byte_wb_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[9]_i_1 
       (.I0(se_byte_wb),
        .I1(\hold_reg1_reg[14] ),
        .I2(\reg_file_a[15][9]_i_3_n_0 ),
        .O(se_byte_wb_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \hold_reg2[31]_i_3 
       (.I0(pre_pc_mux_ctl_ex[1]),
        .I1(last_uncond_phase_ex_i_4_n_0),
        .O(pc_mux_ctl_ex));
  LUT2 #(
    .INIT(4'h8)) 
    i_nxt_mul_last_phase_ex_i_1
       (.I0(first_ex_phase),
        .I1(mul_ex_reg_n_0),
        .O(i_nxt_mul_last_phase_ex_i_1_n_0));
  FDCE i_nxt_mul_last_phase_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(i_nxt_mul_last_phase_ex_i_1_n_0),
        .Q(i_nxt_mul_last_phase_ex_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ifetch_i_2
       (.I0(last_uncond_phase_ex_i_4_n_0),
        .I1(store_ex),
        .I2(stm_push_ex),
        .O(ifetch_i_2_n_0));
  FDCE ifetch_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ifetch),
        .Q(fetch_phase));
  LUT4 #(
    .INIT(16'h0004)) 
    \imm_ex[0]_i_1 
       (.I0(\imm_ex[0]_i_2_n_0 ),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(first32_ex_reg_0),
        .I3(\imm_ex[0]_i_3_n_0 ),
        .O(nxt_imm_int[0]));
  LUT6 #(
    .INIT(64'h7FFF7FFF0CDD2EFF)) 
    \imm_ex[0]_i_2 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(rptr_b2_de[0]),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(\imm_ex[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA5DAABB)) 
    \imm_ex[0]_i_3 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(u_excpt_n_225),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\imm_ex[0]_i_4_n_0 ),
        .O(\imm_ex[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF00F01FF3)) 
    \imm_ex[0]_i_4 
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(rd_mux_a_ex_i_2_n_0),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(\imm_ex[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA080A080AA808080)) 
    \imm_ex[10]_i_1 
       (.I0(\imm_ex[29]_i_3_n_0 ),
        .I1(first32_ex_reg_0),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\imm_ex[10]_i_2_n_0 ),
        .I4(\instr_de_reg_n_0_[7] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(nxt_imm_int[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \imm_ex[10]_i_2 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(first32_ex_reg_0),
        .O(\imm_ex[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[11]_i_1 
       (.I0(\imm_ex[29]_i_3_n_0 ),
        .I1(\imm_ex[29]_i_4_n_0 ),
        .I2(first32_ex_reg_0),
        .I3(\instr_de_reg_n_0_[10] ),
        .O(nxt_imm_int[11]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \imm_ex[1]_i_1 
       (.I0(\imm_ex[29]_i_3_n_0 ),
        .I1(\imm_ex[1]_i_2_n_0 ),
        .I2(first32_ex_reg_0),
        .I3(rptr_b2_de[0]),
        .O(nxt_imm_int[1]));
  LUT6 #(
    .INIT(64'h0F77FFFF0F770000)) 
    \imm_ex[1]_i_2 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(rptr_b2_de[0]),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\imm_ex[1]_i_3_n_0 ),
        .O(\imm_ex[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF4444FFCF7777)) 
    \imm_ex[1]_i_3 
       (.I0(rptr_b2_de[1]),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(\imm_ex[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \imm_ex[29]_i_1 
       (.I0(biu_rdy),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(shift_ex),
        .O(\imm_ex[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \imm_ex[29]_i_3 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(\imm_ex[8]_i_3_n_0 ),
        .O(\imm_ex[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \imm_ex[29]_i_4 
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(\imm_ex[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \imm_ex[2]_i_1 
       (.I0(rptr_b2_de[1]),
        .I1(first32_ex_reg_0),
        .I2(\imm_ex_reg[2]_i_2_n_0 ),
        .I3(\imm_ex[29]_i_3_n_0 ),
        .I4(\imm_ex[2]_i_3_n_0 ),
        .O(nxt_imm_int[2]));
  LUT6 #(
    .INIT(64'h0600FFFF06000600)) 
    \imm_ex[2]_i_3 
       (.I0(\cycle_count_ex[3]_i_2_n_0 ),
        .I1(cycle_count_ex[0]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(use_r_list_ex),
        .I4(\imm_ex[5]_i_3_n_0 ),
        .I5(\r_list_offset_ex[0]_i_1_n_0 ),
        .O(\imm_ex[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB833B8)) 
    \imm_ex[2]_i_4 
       (.I0(rptr_b2_de[2]),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(p_25_in),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(rptr_b2_de[0]),
        .I5(\imm_ex[2]_i_6_n_0 ),
        .O(\imm_ex[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \imm_ex[2]_i_5 
       (.I0(\imm_ex[2]_i_7_n_0 ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(rptr_b2_de[1]),
        .I4(rptr_b2_de[0]),
        .O(\imm_ex[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00022202)) 
    \imm_ex[2]_i_6 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(rptr_b2_de[0]),
        .O(\imm_ex[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_ex[2]_i_7 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .O(\imm_ex[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4744474447447777)) 
    \imm_ex[3]_i_1 
       (.I0(\imm_ex[3]_i_2_n_0 ),
        .I1(\imm_ex[29]_i_3_n_0 ),
        .I2(\imm_ex[3]_i_3_n_0 ),
        .I3(use_r_list_ex),
        .I4(\imm_ex[3]_i_4_n_0 ),
        .I5(\imm_ex[5]_i_3_n_0 ),
        .O(nxt_imm_int[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \imm_ex[3]_i_10 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .O(\imm_ex[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4744444477777777)) 
    \imm_ex[3]_i_2 
       (.I0(rptr_b2_de[2]),
        .I1(first32_ex_reg_0),
        .I2(\rptr_b_ex2[2]_i_6_n_0 ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\imm_ex_reg[3]_i_5_n_0 ),
        .O(\imm_ex[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hBBBEBBBB)) 
    \imm_ex[3]_i_3 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(cycle_count_ex[1]),
        .I2(ldm_d_done_ex),
        .I3(lsm_last_d_phase_ex),
        .I4(cycle_count_ex[0]),
        .O(\imm_ex[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9A9959556566A)) 
    \imm_ex[3]_i_4 
       (.I0(\r_list_offset_ex[1]_i_3_n_0 ),
        .I1(cps_data),
        .I2(\instr_de_reg_n_0_[5] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(\instr_de_reg_n_0_[7] ),
        .I5(\r_list_offset_ex[1]_i_2_n_0 ),
        .O(\imm_ex[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB8FFFF)) 
    \imm_ex[3]_i_6 
       (.I0(rptr_b2_de[1]),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(p_25_in),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\imm_ex[3]_i_8_n_0 ),
        .O(\imm_ex[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF00EFFFE000E0)) 
    \imm_ex[3]_i_7 
       (.I0(\imm_ex[3]_i_9_n_0 ),
        .I1(\imm_ex[3]_i_10_n_0 ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(rptr_b2_de[2]),
        .I5(rptr_b2_de[1]),
        .O(\imm_ex[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0407C4C7)) 
    \imm_ex[3]_i_8 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(rptr_b2_de[1]),
        .O(\imm_ex[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \imm_ex[3]_i_9 
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .O(\imm_ex[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    \imm_ex[4]_i_1 
       (.I0(\imm_ex[4]_i_2_n_0 ),
        .I1(use_r_list_ex),
        .I2(r_list_offset[2]),
        .I3(\imm_ex[5]_i_3_n_0 ),
        .I4(\imm_ex[4]_i_3_n_0 ),
        .I5(\imm_ex[29]_i_3_n_0 ),
        .O(nxt_imm_int[4]));
  LUT6 #(
    .INIT(64'hABFEAAFFAAFFAAFF)) 
    \imm_ex[4]_i_2 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(ldm_d_done_ex),
        .I2(lsm_last_d_phase_ex),
        .I3(cycle_count_ex[2]),
        .I4(cycle_count_ex[0]),
        .I5(cycle_count_ex[1]),
        .O(\imm_ex[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
    \imm_ex[4]_i_3 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(first32_ex_reg_0),
        .I2(\imm_ex_reg[4]_i_4_n_0 ),
        .I3(\rptr_b_ex2[2]_i_6_n_0 ),
        .I4(\instr_de_reg_n_0_[11] ),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(\imm_ex[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB8FFFF)) 
    \imm_ex[4]_i_5 
       (.I0(rptr_b2_de[2]),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\imm_ex[4]_i_7_n_0 ),
        .O(\imm_ex[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF00EFFFE000E0)) 
    \imm_ex[4]_i_6 
       (.I0(\imm_ex[4]_i_8_n_0 ),
        .I1(\imm_ex[4]_i_9_n_0 ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[3] ),
        .I5(rptr_b2_de[2]),
        .O(\imm_ex[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h0C113F11)) 
    \imm_ex[4]_i_7 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(rptr_b2_de[2]),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(cps_data),
        .O(\imm_ex[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \imm_ex[4]_i_8 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .O(\imm_ex[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \imm_ex[4]_i_9 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[12] ),
        .O(\imm_ex[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \imm_ex[5]_i_1 
       (.I0(use_r_list_ex),
        .I1(\imm_ex[5]_i_2_n_0 ),
        .I2(r_list_offset[3]),
        .I3(\imm_ex[5]_i_3_n_0 ),
        .I4(\imm_ex[5]_i_4_n_0 ),
        .I5(\imm_ex[29]_i_3_n_0 ),
        .O(nxt_imm_int[5]));
  LUT6 #(
    .INIT(64'hEBAFAFAFAFAFAFAF)) 
    \imm_ex[5]_i_2 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(\cycle_count_ex[3]_i_2_n_0 ),
        .I2(cycle_count_ex[3]),
        .I3(cycle_count_ex[2]),
        .I4(cycle_count_ex[1]),
        .I5(cycle_count_ex[0]),
        .O(\imm_ex[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \imm_ex[5]_i_3 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(push_ex_i_2_n_0),
        .O(\imm_ex[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444477744474)) 
    \imm_ex[5]_i_4 
       (.I0(cps_data),
        .I1(first32_ex_reg_0),
        .I2(\imm_ex[5]_i_5_n_0 ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\imm_ex[5]_i_6_n_0 ),
        .I5(\imm_ex[5]_i_7_n_0 ),
        .O(\imm_ex[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hAABFBFBF)) 
    \imm_ex[5]_i_5 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[3] ),
        .O(\imm_ex[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFFFB0BFB0BF)) 
    \imm_ex[5]_i_6 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[5] ),
        .I4(\instr_de_reg_n_0_[3] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(\imm_ex[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hB8008800)) 
    \imm_ex[5]_i_7 
       (.I0(cps_data),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[3] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .O(\imm_ex[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B0B080B0)) 
    \imm_ex[6]_i_1 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(first32_ex_reg_0),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(\imm_ex[6]_i_2_n_0 ),
        .I4(\imm_ex[6]_i_3_n_0 ),
        .I5(\imm_ex[8]_i_3_n_0 ),
        .O(nxt_imm_int[6]));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \imm_ex[6]_i_2 
       (.I0(cps_data),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\imm_ex[6]_i_4_n_0 ),
        .I4(\imm_ex[6]_i_5_n_0 ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(\imm_ex[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C0A0C0A0C000000)) 
    \imm_ex[6]_i_3 
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(cps_data),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\imm_ex[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \imm_ex[6]_i_4 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .O(\imm_ex[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \imm_ex[6]_i_5 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[5] ),
        .O(\imm_ex[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000808A)) 
    \imm_ex[7]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(first32_ex_reg_0),
        .I3(\imm_ex[7]_i_2_n_0 ),
        .I4(\imm_ex[8]_i_3_n_0 ),
        .O(nxt_imm_int[7]));
  LUT6 #(
    .INIT(64'h2A2A202AAAAAAAAA)) 
    \imm_ex[7]_i_2 
       (.I0(\imm_ex[7]_i_3_n_0 ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[5] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(\imm_ex[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF3F5F3F5F3FFFFFF)) 
    \imm_ex[7]_i_3 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[5] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\imm_ex[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \imm_ex[8]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(first32_ex_reg_0),
        .I3(\imm_ex[8]_i_2_n_0 ),
        .I4(\imm_ex[8]_i_3_n_0 ),
        .O(nxt_imm_int[8]));
  LUT6 #(
    .INIT(64'hFE8E303070000000)) 
    \imm_ex[8]_i_2 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[6] ),
        .O(\imm_ex[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \imm_ex[8]_i_3 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(first32_ex_reg_0),
        .I2(\imm_ex[0]_i_3_n_0 ),
        .O(\imm_ex[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \imm_ex[9]_i_1 
       (.I0(\imm_ex[29]_i_3_n_0 ),
        .I1(\imm_ex[9]_i_2_n_0 ),
        .I2(first32_ex_reg_0),
        .I3(p_25_in),
        .O(nxt_imm_int[9]));
  LUT6 #(
    .INIT(64'hDFDFDDFF00FF77FF)) 
    \imm_ex[9]_i_2 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(p_25_in),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\imm_ex[9]_i_2_n_0 ));
  FDCE \imm_ex_reg[0] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[0]),
        .Q(\imm_ex_reg[0]_0 ));
  FDCE \imm_ex_reg[10] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[10]),
        .Q(imm_ex[10]));
  FDCE \imm_ex_reg[11] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[11]),
        .Q(imm_ex[11]));
  FDCE \imm_ex_reg[12] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[12]),
        .Q(imm_ex[12]));
  FDCE \imm_ex_reg[13] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[13]),
        .Q(imm_ex[13]));
  FDCE \imm_ex_reg[14] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[14]),
        .Q(imm_ex[14]));
  FDCE \imm_ex_reg[15] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[15]),
        .Q(imm_ex[15]));
  FDCE \imm_ex_reg[16] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[16]),
        .Q(imm_ex[16]));
  FDCE \imm_ex_reg[17] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[17]),
        .Q(imm_ex[17]));
  FDCE \imm_ex_reg[18] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[18]),
        .Q(imm_ex[18]));
  FDCE \imm_ex_reg[19] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[19]),
        .Q(imm_ex[19]));
  FDCE \imm_ex_reg[1] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[1]),
        .Q(imm_ex[1]));
  FDCE \imm_ex_reg[20] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[20]),
        .Q(imm_ex[20]));
  FDCE \imm_ex_reg[21] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[21]),
        .Q(imm_ex[21]));
  FDCE \imm_ex_reg[22] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[22]),
        .Q(imm_ex[22]));
  FDCE \imm_ex_reg[23] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[23]),
        .Q(imm_ex[23]));
  FDCE \imm_ex_reg[29] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[29]),
        .Q(imm_ex[29]));
  FDCE \imm_ex_reg[2] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[2]),
        .Q(imm_ex[2]));
  MUXF7 \imm_ex_reg[2]_i_2 
       (.I0(\imm_ex[2]_i_4_n_0 ),
        .I1(\imm_ex[2]_i_5_n_0 ),
        .O(\imm_ex_reg[2]_i_2_n_0 ),
        .S(\instr_de_reg_n_0_[14] ));
  FDCE \imm_ex_reg[3] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[3]),
        .Q(imm_ex[3]));
  MUXF7 \imm_ex_reg[3]_i_5 
       (.I0(\imm_ex[3]_i_6_n_0 ),
        .I1(\imm_ex[3]_i_7_n_0 ),
        .O(\imm_ex_reg[3]_i_5_n_0 ),
        .S(\instr_de_reg_n_0_[14] ));
  FDCE \imm_ex_reg[4] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[4]),
        .Q(imm_ex[4]));
  MUXF7 \imm_ex_reg[4]_i_4 
       (.I0(\imm_ex[4]_i_5_n_0 ),
        .I1(\imm_ex[4]_i_6_n_0 ),
        .O(\imm_ex_reg[4]_i_4_n_0 ),
        .S(\instr_de_reg_n_0_[14] ));
  FDCE \imm_ex_reg[5] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[5]),
        .Q(imm_ex[5]));
  FDCE \imm_ex_reg[6] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[6]),
        .Q(imm_ex[6]));
  FDCE \imm_ex_reg[7] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[7]),
        .Q(imm_ex[7]));
  FDCE \imm_ex_reg[8] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[8]),
        .Q(imm_ex[8]));
  FDCE \imm_ex_reg[9] 
       (.C(HCLK),
        .CE(\imm_ex[29]_i_1_n_0 ),
        .CLR(mask_sp_ex_reg),
        .D(nxt_imm_int[9]),
        .Q(imm_ex[9]));
  FDCE \instr_de_reg[0] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[0]),
        .Q(rptr_b2_de[0]));
  FDPE \instr_de_reg[10] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .D(nxt_instr_de[10]),
        .PRE(RESET_INTERCONNECT),
        .Q(\instr_de_reg_n_0_[10] ));
  FDCE \instr_de_reg[11] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[11]),
        .Q(\instr_de_reg_n_0_[11] ));
  FDCE \instr_de_reg[12] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[12]),
        .Q(\instr_de_reg_n_0_[12] ));
  FDPE \instr_de_reg[13] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .D(nxt_instr_de[13]),
        .PRE(RESET_INTERCONNECT),
        .Q(\instr_de_reg_n_0_[13] ));
  FDCE \instr_de_reg[14] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[14]),
        .Q(\instr_de_reg_n_0_[14] ));
  FDCE \instr_de_reg[15] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[15]),
        .Q(\instr_de_reg_n_0_[15] ));
  FDCE \instr_de_reg[1] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[1]),
        .Q(rptr_b2_de[1]));
  FDCE \instr_de_reg[2] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[2]),
        .Q(rptr_b2_de[2]));
  FDCE \instr_de_reg[3] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[3]),
        .Q(\instr_de_reg_n_0_[3] ));
  FDCE \instr_de_reg[4] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[4]),
        .Q(cps_data));
  FDCE \instr_de_reg[5] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[5]),
        .Q(\instr_de_reg_n_0_[5] ));
  FDCE \instr_de_reg[6] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[6]),
        .Q(\instr_de_reg_n_0_[6] ));
  FDCE \instr_de_reg[7] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_instr_de[7]),
        .Q(\instr_de_reg_n_0_[7] ));
  FDPE \instr_de_reg[8] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .D(nxt_instr_de[8]),
        .PRE(RESET_INTERCONNECT),
        .Q(p_25_in));
  FDPE \instr_de_reg[9] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .D(nxt_instr_de[9]),
        .PRE(RESET_INTERCONNECT),
        .Q(\instr_de_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    invert_b_ex2_i_3
       (.I0(invert_b_ex2_i_4_n_0),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[9] ),
        .O(invert_b_ex2_i_3_n_0));
  LUT6 #(
    .INIT(64'h000000000F00A260)) 
    invert_b_ex2_i_4
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(ze_byte_wb_i_2_n_0),
        .O(invert_b_ex2_i_4_n_0));
  FDCE invert_b_ex2_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_invert_b_ex2),
        .Q(invert_b_ex2));
  FDCE invert_b_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(mask_sp_ex_reg),
        .D(nxt_invert_b_ex),
        .Q(invert_b_ex));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    itcm_sel_i_1
       (.I0(itcm_sel_reg),
        .I1(ls_half_ex_reg_1),
        .I2(dreq_rd_ex),
        .I3(dreq_wr_ex_reg_0),
        .I4(itcm_sel_reg_0),
        .I5(dtcm_sel_reg),
        .O(nxt_itcm_sel));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    last_uncond_phase_ex_i_4
       (.I0(bcc_first_ex_reg_0),
        .I1(last_uncond_phase_ex_reg_0),
        .O(last_uncond_phase_ex_i_4_n_0));
  LUT6 #(
    .INIT(64'h9898889888888888)) 
    last_uncond_phase_ex_i_8
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(w_phase_ex_i_9_n_0),
        .O(last_uncond_phase_ex_i_8_n_0));
  FDPE last_uncond_phase_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .D(nxt_last_uncond_phase_ex),
        .PRE(RESET_INTERCONNECT),
        .Q(last_uncond_phase_ex_reg_0));
  FDCE ld_slow_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(ld_slow_de),
        .Q(ld_slow_ex));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ldm_base_i_1
       (.I0(lsm_last_d_phase_ex),
        .I1(ldm_pop_ex),
        .O(nxt_ldm_base));
  LUT6 #(
    .INIT(64'h0004000000000004)) 
    ldm_base_load_i_1
       (.I0(ldm_base),
        .I1(ldm_pop_ex),
        .I2(lsm_last_d_phase_ex),
        .I3(ldm_base_load_i_2_n_0),
        .I4(rptr_a_ex[3]),
        .I5(reg_sel[3]),
        .O(nxt_ldm_base_load));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ldm_base_load_i_2
       (.I0(rptr_a_ex[1]),
        .I1(reg_sel[1]),
        .I2(rptr_a_ex[2]),
        .I3(reg_sel[2]),
        .I4(reg_sel[0]),
        .I5(rptr_a_ex[0]),
        .O(ldm_base_load_i_2_n_0));
  FDCE ldm_base_load_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_c_flag_ex_reg_0),
        .D(nxt_ldm_base_load),
        .Q(ldm_base_load));
  LUT3 #(
    .INIT(8'h0E)) 
    ldm_base_loaded_i_1
       (.I0(nxt_ldm_base_load),
        .I1(ldm_base_loaded),
        .I2(ldm_base),
        .O(nxt_ldm_base_loaded));
  FDCE ldm_base_loaded_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ldm_base_loaded),
        .Q(ldm_base_loaded));
  FDCE ldm_base_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ldm_base),
        .Q(ldm_base));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ldm_d_done_ex_i_1
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(ldm_d_done_ex),
        .I2(lsm_last_d_phase_ex),
        .O(ldm_d_done_ex_i_1_n_0));
  FDCE ldm_d_done_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(ldm_d_done_ex_i_1_n_0),
        .Q(ldm_d_done_ex));
  LUT6 #(
    .INIT(64'h3B3B3B3B3B0B3B3B)) 
    ldm_pop_ex_i_2
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(pop_pc_ex_i_2_n_0),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[11] ),
        .I5(u_excpt_n_229),
        .O(ldm_pop_ex_i_2_n_0));
  FDCE ldm_pop_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(ldm_pop_de),
        .Q(ldm_pop_ex));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFFEAF)) 
    load_ex_i_2
       (.I0(load_ex_i_3_n_0),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(first32_ex_reg_0),
        .O(load_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h4555555555555555)) 
    load_ex_i_3
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[12] ),
        .O(load_ex_i_3_n_0));
  FDCE load_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(load_de),
        .Q(load_ex));
  LUT6 #(
    .INIT(64'h8800880080000000)) 
    ls_byte_ex_i_1
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(use_c_flag_ex_i_2_n_0),
        .I2(ls_byte_ex_i_2_n_0),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(ls_byte_de));
  LUT2 #(
    .INIT(4'h7)) 
    ls_byte_ex_i_2
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .O(ls_byte_ex_i_2_n_0));
  FDCE ls_byte_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(ls_byte_de),
        .Q(ls_byte_ex));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ls_half_ex_i_1
       (.I0(ls_half_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(first32_ex_reg_0),
        .O(ls_half_de));
  LUT6 #(
    .INIT(64'h000000FF8C000000)) 
    ls_half_ex_i_2
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(ls_half_ex_i_2_n_0));
  FDCE ls_half_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT_0),
        .D(ls_half_de),
        .Q(ls_half_ex));
  LUT6 #(
    .INIT(64'h0006090009000009)) 
    lsm_last_d_phase_ex_i_1
       (.I0(cycle_count_ex[3]),
        .I1(r_list_offset_ex[3]),
        .I2(lsm_last_d_phase_ex_i_2_n_0),
        .I3(r_list_offset_ex[2]),
        .I4(lsm_last_d_phase_ex_i_3_n_0),
        .I5(cycle_count_ex[2]),
        .O(lsm_last_a_phase_ex));
  LUT6 #(
    .INIT(64'hFFAB57FFABFFFF57)) 
    lsm_last_d_phase_ex_i_2
       (.I0(r_list_offset_ex[0]),
        .I1(ldm_pop_ex),
        .I2(stm_push_ex),
        .I3(cycle_count_ex[1]),
        .I4(cycle_count_ex[0]),
        .I5(r_list_offset_ex[1]),
        .O(lsm_last_d_phase_ex_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    lsm_last_d_phase_ex_i_3
       (.I0(cycle_count_ex[1]),
        .I1(cycle_count_ex[0]),
        .O(lsm_last_d_phase_ex_i_3_n_0));
  FDCE lsm_last_d_phase_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(lsm_last_a_phase_ex),
        .Q(lsm_last_d_phase_ex));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    \lu_ctl_ex[0]_i_1 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .O(lu_ctl));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \lu_ctl_ex[1]_i_1 
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .O(\lu_ctl_ex[1]_i_1_n_0 ));
  FDCE \lu_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(lu_ctl),
        .Q(lu_ctl_ex[0]));
  FDCE \lu_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(\lu_ctl_ex[1]_i_1_n_0 ),
        .Q(lu_ctl_ex[1]));
  LUT6 #(
    .INIT(64'h0D0D000D0D000000)) 
    \m_amt_ex2[0]_i_1 
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .I2(\m_amt_ex2[4]_i_2_n_0 ),
        .I3(use_imm_ex),
        .I4(\imm_ex_reg[0]_0 ),
        .I5(b_reg_0[0]),
        .O(\shift_op_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \m_amt_ex2[1]_i_1 
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .I2(\m_amt_ex2[4]_i_2_n_0 ),
        .I3(use_imm_ex_reg_3),
        .O(\shift_op_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h1D1D1D1D1D1D1DE2)) 
    \m_amt_ex2[1]_i_2 
       (.I0(b_reg_0[1]),
        .I1(use_imm_ex),
        .I2(imm_ex[1]),
        .I3(\m_amt_ex2[1]_i_3_n_0 ),
        .I4(shift_op[0]),
        .I5(shift_op[1]),
        .O(use_imm_ex_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \m_amt_ex2[1]_i_3 
       (.I0(b_reg_0[0]),
        .I1(\imm_ex_reg[0]_0 ),
        .I2(use_imm_ex),
        .O(\m_amt_ex2[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \m_amt_ex2[2]_i_1 
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .I2(\m_amt_ex2[4]_i_2_n_0 ),
        .I3(use_imm_ex_reg_2),
        .O(\shift_op_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E21D)) 
    \m_amt_ex2[2]_i_2 
       (.I0(b_reg_0[2]),
        .I1(use_imm_ex),
        .I2(imm_ex[2]),
        .I3(\m_amt_ex2[2]_i_3_n_0 ),
        .I4(shift_op[0]),
        .I5(shift_op[1]),
        .O(use_imm_ex_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00035503)) 
    \m_amt_ex2[2]_i_3 
       (.I0(\imm_ex_reg[0]_0 ),
        .I1(b_reg_0[0]),
        .I2(b_reg_0[1]),
        .I3(use_imm_ex),
        .I4(imm_ex[1]),
        .O(\m_amt_ex2[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \m_amt_ex2[3]_i_1 
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .I2(\m_amt_ex2[4]_i_2_n_0 ),
        .I3(use_imm_ex_reg_1),
        .O(\shift_op_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E21D)) 
    \m_amt_ex2[3]_i_2 
       (.I0(b_reg_0[3]),
        .I1(use_imm_ex),
        .I2(imm_ex[3]),
        .I3(m_invert_ex2_i_4_n_0),
        .I4(shift_op[0]),
        .I5(shift_op[1]),
        .O(use_imm_ex_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \m_amt_ex2[4]_i_1 
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .I2(\m_amt_ex2[4]_i_2_n_0 ),
        .I3(use_imm_ex_reg_0),
        .O(\shift_op_reg[1]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \m_amt_ex2[4]_i_2 
       (.I0(\shift_op_reg[1]_1 ),
        .I1(m_invert_ex2_i_2_n_0),
        .I2(shift_op[0]),
        .I3(use_imm_ex),
        .O(\m_amt_ex2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_ext_ex2_i_1
       (.I0(a_reg_0[19]),
        .I1(shift_op[1]),
        .I2(shift_op[0]),
        .O(m_ext));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFFF05C0)) 
    m_invert_ex2_i_1
       (.I0(shift_op[1]),
        .I1(use_imm_ex),
        .I2(shift_op[0]),
        .I3(m_invert_ex2_i_2_n_0),
        .I4(\shift_op_reg[1]_1 ),
        .O(m_invert));
  LUT6 #(
    .INIT(64'hFFCFFFFFFFCFAFAF)) 
    m_invert_ex2_i_2
       (.I0(b_reg_0[4]),
        .I1(imm_ex[4]),
        .I2(m_invert_ex2_i_4_n_0),
        .I3(imm_ex[3]),
        .I4(use_imm_ex),
        .I5(b_reg_0[3]),
        .O(m_invert_ex2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000DDDD0000DDD0)) 
    m_invert_ex2_i_3
       (.I0(shift_op[1]),
        .I1(shift_op[0]),
        .I2(b_reg_0[6]),
        .I3(b_reg_0[7]),
        .I4(use_imm_ex),
        .I5(b_reg_0[5]),
        .O(\shift_op_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    m_invert_ex2_i_4
       (.I0(imm_ex[1]),
        .I1(b_reg_0[1]),
        .I2(\m_amt_ex2[1]_i_3_n_0 ),
        .I3(b_reg_0[2]),
        .I4(use_imm_ex),
        .I5(imm_ex[2]),
        .O(m_invert_ex2_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[11]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[11]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [10]),
        .I5(imm_ex[11]),
        .O(invert_b_ex_reg_6));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[11]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[10]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [9]),
        .I5(imm_ex[10]),
        .O(invert_b_ex_reg_0[3]));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[11]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[9]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [8]),
        .I5(imm_ex[9]),
        .O(\mem_held_addr[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[11]_i_14 
       (.I0(invert_b_ex),
        .I1(b_reg_0[8]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [7]),
        .I5(imm_ex[8]),
        .O(\u_dp/u_alu_dec/au_in_b [8]));
  LUT4 #(
    .INIT(16'hF404)) 
    \mem_held_addr[11]_i_4 
       (.I0(zero_a_ex),
        .I1(a_reg_0[8]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_de_reg[31]_0 [8]),
        .O(zero_a_ex_reg_0[2]));
  LUT4 #(
    .INIT(16'hF404)) 
    \mem_held_addr[11]_i_5 
       (.I0(zero_a_ex),
        .I1(a_reg_0[7]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_de_reg[31]_0 [7]),
        .O(zero_a_ex_reg_0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[11]_i_8 
       (.I0(zero_a_ex_reg_0[2]),
        .I1(\mem_held_addr[11]_i_13_n_0 ),
        .O(zero_a_ex_reg_1[1]));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[15]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[15]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [14]),
        .I5(imm_ex[15]),
        .O(invert_b_ex_reg_7));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[15]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[13]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [12]),
        .I5(imm_ex[13]),
        .O(invert_b_ex_reg_4));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[15]_i_14 
       (.I0(invert_b_ex),
        .I1(b_reg_0[12]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [11]),
        .I5(imm_ex[12]),
        .O(\u_dp/u_alu_dec/au_in_b [12]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[15]_i_3 
       (.I0(invert_b_ex),
        .I1(b_reg_0[14]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [13]),
        .I5(imm_ex[14]),
        .O(invert_b_ex_reg_0[4]));
  LUT4 #(
    .INIT(16'hF404)) 
    \mem_held_addr[15]_i_5 
       (.I0(zero_a_ex),
        .I1(a_reg_0[9]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_de_reg[31]_0 [11]),
        .O(zero_a_ex_reg_0[3]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[19]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[19]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [18]),
        .I5(imm_ex[19]),
        .O(invert_b_ex_reg_0[6]));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[19]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[18]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [17]),
        .I5(imm_ex[18]),
        .O(invert_b_ex_reg_3));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[19]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[17]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [16]),
        .I5(imm_ex[17]),
        .O(\mem_held_addr[19]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \mem_held_addr[19]_i_4 
       (.I0(zero_a_ex),
        .I1(a_reg_0[11]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_de_reg[31]_0 [16]),
        .O(zero_a_ex_reg_0[4]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[19]_i_5 
       (.I0(invert_b_ex),
        .I1(b_reg_0[16]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [15]),
        .I5(imm_ex[16]),
        .O(invert_b_ex_reg_0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[19]_i_8 
       (.I0(zero_a_ex_reg_0[4]),
        .I1(\mem_held_addr[19]_i_13_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[23]_i_14 
       (.I0(invert_b_ex),
        .I1(b_reg_0[20]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [19]),
        .I5(imm_ex[20]),
        .O(invert_b_ex_reg_2));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[23]_i_2 
       (.I0(invert_b_ex),
        .I1(b_reg_0[23]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [22]),
        .I5(imm_ex[23]),
        .O(invert_b_ex_reg_0[9]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[23]_i_3 
       (.I0(invert_b_ex),
        .I1(b_reg_0[22]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [21]),
        .I5(imm_ex[22]),
        .O(invert_b_ex_reg_0[8]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[23]_i_4 
       (.I0(invert_b_ex),
        .I1(b_reg_0[21]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [20]),
        .I5(imm_ex[21]),
        .O(invert_b_ex_reg_0[7]));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[27]_i_11 
       (.I0(invert_b_ex),
        .I1(b_reg_0[27]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [26]),
        .I5(imm_ex[29]),
        .O(invert_b_ex_reg_9));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[27]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[25]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [24]),
        .I5(imm_ex[29]),
        .O(\u_dp/u_alu_dec/au_in_b [25]));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[27]_i_15 
       (.I0(invert_b_ex),
        .I1(b_reg_0[24]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [23]),
        .I5(imm_ex[29]),
        .O(invert_b_ex_reg_8));
  LUT6 #(
    .INIT(64'h5350535FACAFACA0)) 
    \mem_held_addr[27]_i_2 
       (.I0(imm_ex[29]),
        .I1(\pc_de_reg[31]_0 [26]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(b_reg_0[27]),
        .I5(invert_b_ex),
        .O(\u_dp/u_alu_dec/au_in_b [27]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[27]_i_3 
       (.I0(invert_b_ex),
        .I1(b_reg_0[26]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [25]),
        .I5(imm_ex[29]),
        .O(invert_b_ex_reg_0[10]));
  LUT4 #(
    .INIT(16'hF404)) 
    \mem_held_addr[27]_i_4 
       (.I0(zero_a_ex),
        .I1(a_reg_0[18]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_de_reg[31]_0 [24]),
        .O(\u_dp/au_in_a [25]));
  LUT6 #(
    .INIT(64'h5350535FACAFACA0)) 
    \mem_held_addr[27]_i_5 
       (.I0(imm_ex[29]),
        .I1(\pc_de_reg[31]_0 [23]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(b_reg_0[24]),
        .I5(invert_b_ex),
        .O(\u_dp/u_alu_dec/au_in_b [24]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[31]_i_12 
       (.I0(invert_b_ex),
        .I1(b_reg_0[30]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [29]),
        .I5(imm_ex[29]),
        .O(invert_b_ex_reg_0[11]));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[31]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[29]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [28]),
        .I5(imm_ex[29]),
        .O(invert_b_ex_reg_1));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[31]_i_14 
       (.I0(invert_b_ex),
        .I1(b_reg_0[28]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [27]),
        .I5(imm_ex[29]),
        .O(invert_b_ex_reg_10));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[31]_i_2 
       (.I0(invert_b_ex),
        .I1(b_reg_0[31]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [30]),
        .I5(imm_ex[29]),
        .O(invert_b_ex_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hF0FFDDDD)) 
    \mem_held_addr[3]_i_13 
       (.I0(a_reg_0[1]),
        .I1(zero_a_ex),
        .I2(pc_mask1_ex),
        .I3(\pc_de_reg[31]_0 [0]),
        .I4(au_a_use_pc_ex),
        .O(\mem_held_addr[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[3]_i_14 
       (.I0(invert_b_ex),
        .I1(b_reg_0[3]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [2]),
        .I5(imm_ex[3]),
        .O(invert_b_ex_reg_0[0]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[3]_i_15 
       (.I0(invert_b_ex),
        .I1(b_reg_0[2]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [1]),
        .I5(imm_ex[2]),
        .O(\u_dp/u_alu_dec/au_in_b [2]));
  LUT6 #(
    .INIT(64'h959A95959A9A9A95)) 
    \mem_held_addr[3]_i_16 
       (.I0(invert_b_ex),
        .I1(imm_ex[1]),
        .I2(use_imm_ex),
        .I3(au_b_use_pc_ex),
        .I4(b_reg_0[1]),
        .I5(\mem_held_addr[3]_i_17_n_0 ),
        .O(\mem_held_addr[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_held_addr[3]_i_17 
       (.I0(pc_mask1_ex),
        .I1(\pc_de_reg[31]_0 [0]),
        .O(\mem_held_addr[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h55A6AAA6)) 
    \mem_held_addr[3]_i_2 
       (.I0(invert_b_ex),
        .I1(b_reg_0[0]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\imm_ex_reg[0]_0 ),
        .O(\u_dp/u_alu_dec/au_in_b [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[3]_i_5 
       (.I0(\mem_held_addr[3]_i_13_n_0 ),
        .O(\u_dp/au_in_a [1]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_held_addr[3]_i_6 
       (.I0(a_reg_0[0]),
        .I1(au_a_use_pc_ex),
        .I2(zero_a_ex),
        .O(\u_dp/au_in_a [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[3]_i_9 
       (.I0(\mem_held_addr[3]_i_13_n_0 ),
        .I1(\mem_held_addr[3]_i_16_n_0 ),
        .O(\mem_held_addr[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[7]_i_13 
       (.I0(invert_b_ex),
        .I1(b_reg_0[7]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [6]),
        .I5(imm_ex[7]),
        .O(invert_b_ex_reg_5));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[7]_i_14 
       (.I0(invert_b_ex),
        .I1(b_reg_0[6]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [5]),
        .I5(imm_ex[6]),
        .O(invert_b_ex_reg_0[2]));
  LUT6 #(
    .INIT(64'h555655A6AA56AAA6)) 
    \mem_held_addr[7]_i_15 
       (.I0(invert_b_ex),
        .I1(b_reg_0[5]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [4]),
        .I5(imm_ex[5]),
        .O(invert_b_ex_reg_0[1]));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \mem_held_addr[7]_i_16 
       (.I0(invert_b_ex),
        .I1(b_reg_0[4]),
        .I2(au_b_use_pc_ex),
        .I3(use_imm_ex),
        .I4(\pc_de_reg[31]_0 [3]),
        .I5(imm_ex[4]),
        .O(\mem_held_addr[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \mem_held_addr[7]_i_5 
       (.I0(zero_a_ex),
        .I1(a_reg_0[3]),
        .I2(au_a_use_pc_ex),
        .I3(\pc_de_reg[31]_0 [3]),
        .O(zero_a_ex_reg_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[7]_i_9 
       (.I0(zero_a_ex_reg_0[0]),
        .I1(\mem_held_addr[7]_i_16_n_0 ),
        .O(zero_a_ex_reg_2));
  CARRY4 \mem_held_addr_reg[27]_i_1 
       (.CI(\mem_held_addr_reg[27] ),
        .CO({\imm_ex_reg[29]_1 ,\mem_held_addr_reg[27]_i_1_n_1 ,\mem_held_addr_reg[27]_i_1_n_2 ,\mem_held_addr_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\u_dp/u_alu_dec/au_in_b [27],invert_b_ex_reg_0[10],\u_dp/au_in_a [25],\u_dp/u_alu_dec/au_in_b [24]}),
        .O(\imm_ex_reg[29]_0 ),
        .S({\mem_held_addr_reg[27]_0 [2:1],\u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0 ,\mem_held_addr_reg[27]_0 [0]}));
  FDCE msr_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(msr_de),
        .Q(msr_ex));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    mul_ex_i_2
       (.I0(w_phase_ex_i_4_n_0),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(p_25_in),
        .O(mul_ex_i_2_n_0));
  FDCE mul_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(mul_de),
        .Q(mul_ex_reg_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    n_flag_i_1
       (.I0(write_flags_ex),
        .I1(i_dbg_wdata_sel_de_reg),
        .I2(pre_update_z_ex),
        .O(update_n_ex));
  FDCE \pc_de_reg[0] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT),
        .D(tbit),
        .Q(pc_de[0]));
  FDCE \pc_de_reg[10] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [9]),
        .Q(pc_de[10]));
  FDCE \pc_de_reg[11] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [10]),
        .Q(pc_de[11]));
  FDCE \pc_de_reg[12] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [11]),
        .Q(pc_de[12]));
  FDCE \pc_de_reg[13] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [12]),
        .Q(pc_de[13]));
  FDCE \pc_de_reg[14] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [13]),
        .Q(pc_de[14]));
  FDCE \pc_de_reg[15] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [14]),
        .Q(pc_de[15]));
  FDCE \pc_de_reg[16] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [15]),
        .Q(pc_de[16]));
  FDCE \pc_de_reg[17] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [16]),
        .Q(pc_de[17]));
  FDCE \pc_de_reg[18] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [17]),
        .Q(pc_de[18]));
  FDCE \pc_de_reg[19] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [18]),
        .Q(pc_de[19]));
  FDCE \pc_de_reg[1] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [0]),
        .Q(pc_de[1]));
  FDCE \pc_de_reg[20] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [19]),
        .Q(pc_de[20]));
  FDCE \pc_de_reg[21] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [20]),
        .Q(pc_de[21]));
  FDCE \pc_de_reg[22] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [21]),
        .Q(pc_de[22]));
  FDCE \pc_de_reg[23] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [22]),
        .Q(pc_de[23]));
  FDCE \pc_de_reg[24] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [23]),
        .Q(pc_de[24]));
  FDCE \pc_de_reg[25] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [24]),
        .Q(pc_de[25]));
  FDCE \pc_de_reg[26] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [25]),
        .Q(pc_de[26]));
  FDCE \pc_de_reg[27] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [26]),
        .Q(pc_de[27]));
  FDCE \pc_de_reg[28] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [27]),
        .Q(pc_de[28]));
  FDCE \pc_de_reg[29] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [28]),
        .Q(pc_de[29]));
  FDCE \pc_de_reg[2] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [1]),
        .Q(pc_de[2]));
  FDCE \pc_de_reg[30] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [29]),
        .Q(pc_de[30]));
  FDCE \pc_de_reg[31] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [30]),
        .Q(pc_de[31]));
  FDCE \pc_de_reg[3] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [2]),
        .Q(pc_de[3]));
  FDCE \pc_de_reg[4] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [3]),
        .Q(pc_de[4]));
  FDCE \pc_de_reg[5] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [4]),
        .Q(pc_de[5]));
  FDCE \pc_de_reg[6] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [5]),
        .Q(pc_de[6]));
  FDCE \pc_de_reg[7] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [6]),
        .Q(pc_de[7]));
  FDCE \pc_de_reg[8] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [7]),
        .Q(pc_de[8]));
  FDCE \pc_de_reg[9] 
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(RESET_INTERCONNECT_0),
        .D(\pc_de_reg[31]_0 [8]),
        .Q(pc_de[9]));
  FDCE \pc_ex_reg[0] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(pc_de[0]),
        .Q(pc_ex));
  FDCE \pc_ex_reg[10] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[10]),
        .Q(\pc_ex_reg[31]_0 [9]));
  FDCE \pc_ex_reg[11] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[11]),
        .Q(\pc_ex_reg[31]_0 [10]));
  FDCE \pc_ex_reg[12] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[12]),
        .Q(\pc_ex_reg[31]_0 [11]));
  FDCE \pc_ex_reg[13] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[13]),
        .Q(\pc_ex_reg[31]_0 [12]));
  FDCE \pc_ex_reg[14] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[14]),
        .Q(\pc_ex_reg[31]_0 [13]));
  FDCE \pc_ex_reg[15] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[15]),
        .Q(\pc_ex_reg[31]_0 [14]));
  FDCE \pc_ex_reg[16] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[16]),
        .Q(\pc_ex_reg[31]_0 [15]));
  FDCE \pc_ex_reg[17] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[17]),
        .Q(\pc_ex_reg[31]_0 [16]));
  FDCE \pc_ex_reg[18] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[18]),
        .Q(\pc_ex_reg[31]_0 [17]));
  FDCE \pc_ex_reg[19] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[19]),
        .Q(\pc_ex_reg[31]_0 [18]));
  FDCE \pc_ex_reg[1] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[1]),
        .Q(\pc_ex_reg[31]_0 [0]));
  FDCE \pc_ex_reg[20] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[20]),
        .Q(\pc_ex_reg[31]_0 [19]));
  FDCE \pc_ex_reg[21] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[21]),
        .Q(\pc_ex_reg[31]_0 [20]));
  FDCE \pc_ex_reg[22] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[22]),
        .Q(\pc_ex_reg[31]_0 [21]));
  FDCE \pc_ex_reg[23] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[23]),
        .Q(\pc_ex_reg[31]_0 [22]));
  FDCE \pc_ex_reg[24] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[24]),
        .Q(\pc_ex_reg[31]_0 [23]));
  FDCE \pc_ex_reg[25] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[25]),
        .Q(\pc_ex_reg[31]_0 [24]));
  FDCE \pc_ex_reg[26] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[26]),
        .Q(\pc_ex_reg[31]_0 [25]));
  FDCE \pc_ex_reg[27] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[27]),
        .Q(\pc_ex_reg[31]_0 [26]));
  FDCE \pc_ex_reg[28] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[28]),
        .Q(\pc_ex_reg[31]_0 [27]));
  FDCE \pc_ex_reg[29] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[29]),
        .Q(\pc_ex_reg[31]_0 [28]));
  FDCE \pc_ex_reg[2] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[2]),
        .Q(\pc_ex_reg[31]_0 [1]));
  FDCE \pc_ex_reg[30] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[30]),
        .Q(\pc_ex_reg[31]_0 [29]));
  FDCE \pc_ex_reg[31] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[31]),
        .Q(\pc_ex_reg[31]_0 [30]));
  FDCE \pc_ex_reg[3] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[3]),
        .Q(\pc_ex_reg[31]_0 [2]));
  FDCE \pc_ex_reg[4] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[4]),
        .Q(\pc_ex_reg[31]_0 [3]));
  FDCE \pc_ex_reg[5] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[5]),
        .Q(\pc_ex_reg[31]_0 [4]));
  FDCE \pc_ex_reg[6] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[6]),
        .Q(\pc_ex_reg[31]_0 [5]));
  FDCE \pc_ex_reg[7] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[7]),
        .Q(\pc_ex_reg[31]_0 [6]));
  FDCE \pc_ex_reg[8] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[8]),
        .Q(\pc_ex_reg[31]_0 [7]));
  FDCE \pc_ex_reg[9] 
       (.C(HCLK),
        .CE(\pc_ex_reg[0]_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(pc_de[9]),
        .Q(\pc_ex_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0415)) 
    pc_mask1_ex_i_1
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .O(pc_mask1_ex_i_1_n_0));
  FDCE pc_mask1_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(mask_sp_ex_reg),
        .D(pc_mask1_ex_i_1_n_0),
        .Q(pc_mask1_ex));
  FDCE pf_fault_de_reg
       (.C(HCLK),
        .CE(adv_fe_to_de),
        .CLR(use_c_flag_ex_reg_0),
        .D(nxt_pf_fault_de),
        .Q(pf_fault_de));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    pop_pc_ex_i_2
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(first32_ex_reg_0),
        .I4(\instr_de_reg_n_0_[11] ),
        .O(pop_pc_ex_i_2_n_0));
  FDCE pop_pc_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(u_excpt_n_1),
        .D(pop_pc_de),
        .Q(pop_pc_ex));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pre_pc_mux_ctl_ex[0]_i_1 
       (.I0(nxt_ldm_base_load),
        .I1(last_uncond_phase_ex_reg_0),
        .O(nxt_pc_mux_ctl_ex));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pre_pc_mux_ctl_ex[1]_i_2 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[7] ),
        .O(\pre_pc_mux_ctl_ex[1]_i_2_n_0 ));
  FDCE \pre_pc_mux_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(nxt_pc_mux_ctl_ex),
        .Q(pre_pc_mux_ctl_ex[0]));
  FDCE \pre_pc_mux_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(u_excpt_n_24),
        .Q(pre_pc_mux_ctl_ex[1]));
  FDCE pre_update_c_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT_0),
        .D(update_c),
        .Q(pre_update_c_ex));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFF1FFF7)) 
    pre_update_n_ex_i_2
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(first32_ex_reg_0),
        .I4(\instr_de_reg_n_0_[11] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(pre_update_n_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'hA28AA08AA08AA2AA)) 
    pre_update_n_ex_i_3
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(pre_update_n_ex_i_3_n_0));
  FDCE pre_update_n_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(update_n),
        .Q(pre_update_z_ex));
  FDCE pre_update_v_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(excpt_isb_de_reg),
        .D(update_v),
        .Q(pre_update_v_ex));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    push_ex_i_2
       (.I0(first32_ex_reg_0),
        .I1(push_ex_i_3_n_0),
        .I2(stm_push_ex_i_3_n_0),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(push_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h7)) 
    push_ex_i_3
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .O(push_ex_i_3_n_0));
  FDCE push_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(u_excpt_n_1),
        .D(u_excpt_n_21),
        .Q(push_ex));
  LUT6 #(
    .INIT(64'hE2E2E21DE2E2E2E2)) 
    r_amt4_ex2_i_1
       (.I0(b_reg_0[4]),
        .I1(use_imm_ex),
        .I2(imm_ex[4]),
        .I3(shift_op[0]),
        .I4(shift_op[1]),
        .I5(r_amt4_ex2_i_2_n_0),
        .O(use_imm_ex_reg_0));
  LUT6 #(
    .INIT(64'hFCFFFCAAFFFFFFFF)) 
    r_amt4_ex2_i_2
       (.I0(b_reg_0[3]),
        .I1(imm_ex[3]),
        .I2(imm_ex[2]),
        .I3(use_imm_ex),
        .I4(b_reg_0[2]),
        .I5(\m_amt_ex2[2]_i_3_n_0 ),
        .O(r_amt4_ex2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[1]_i_1 
       (.I0(rptr_b2_de[1]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[1]),
        .I3(r_list_first[1]),
        .O(p_1_in8_in));
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[2]_i_1 
       (.I0(rptr_b2_de[2]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[2]),
        .I3(r_list_first[2]),
        .O(p_0_in9_in));
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[3]_i_1 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[3]),
        .I3(r_list_first[3]),
        .O(p_0_in10_in));
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[4]_i_1 
       (.I0(cps_data),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[4]),
        .I3(r_list_first[4]),
        .O(p_0_in11_in));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hF404)) 
    \r_list_ex[5]_i_1 
       (.I0(r_list_first[5]),
        .I1(r_list_ex[5]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(\instr_de_reg_n_0_[5] ),
        .O(p_1_in12_in));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[6]_i_1 
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[6]),
        .I3(r_list_first[6]),
        .O(p_0_in14_in));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \r_list_ex[7]_i_1 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[7]),
        .I3(r_list_first[7]),
        .O(p_1_in16_in));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h20202F20)) 
    \r_list_ex[8]_i_1 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(r_list_ex[8]),
        .I4(r_list_first[8]),
        .O(p_0_in18_in));
  FDCE \r_list_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(p_1_in8_in),
        .Q(r_list_ex[1]));
  FDCE \r_list_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(p_0_in9_in),
        .Q(r_list_ex[2]));
  FDCE \r_list_ex_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(p_0_in10_in),
        .Q(r_list_ex[3]));
  FDCE \r_list_ex_reg[4] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(p_0_in11_in),
        .Q(r_list_ex[4]));
  FDCE \r_list_ex_reg[5] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(p_1_in12_in),
        .Q(r_list_ex[5]));
  FDCE \r_list_ex_reg[6] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(p_0_in14_in),
        .Q(r_list_ex[6]));
  FDCE \r_list_ex_reg[7] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(p_1_in16_in),
        .Q(r_list_ex[7]));
  FDCE \r_list_ex_reg[8] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(p_0_in18_in),
        .Q(r_list_ex[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00F04444)) 
    \r_list_first[1]_i_1 
       (.I0(r_list_first[1]),
        .I1(r_list_ex[1]),
        .I2(rptr_b2_de[1]),
        .I3(rptr_b2_de[0]),
        .I4(last_uncond_phase_ex_reg_0),
        .O(nxt_r_list_first_1));
  LUT6 #(
    .INIT(64'h0000004400F00044)) 
    \r_list_first[2]_i_1 
       (.I0(r_list_first[2]),
        .I1(r_list_ex[2]),
        .I2(rptr_b2_de[2]),
        .I3(p_1_in8_in),
        .I4(last_uncond_phase_ex_reg_0),
        .I5(rptr_b2_de[0]),
        .O(nxt_r_list_first_2));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h0000F404)) 
    \r_list_first[3]_i_1 
       (.I0(r_list_first[3]),
        .I1(r_list_ex[3]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(\instr_de_reg_n_0_[3] ),
        .I4(\r_list_first[3]_i_2_n_0 ),
        .O(nxt_r_list_first_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCFC88B8)) 
    \r_list_first[3]_i_2 
       (.I0(rptr_b2_de[1]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[1]),
        .I3(r_list_first[1]),
        .I4(rptr_b2_de[0]),
        .I5(p_0_in9_in),
        .O(\r_list_first[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h0000F404)) 
    \r_list_first[4]_i_1 
       (.I0(r_list_first[4]),
        .I1(r_list_ex[4]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(cps_data),
        .I4(\r_list_first[4]_i_2_n_0 ),
        .O(nxt_r_list_first_4));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \r_list_first[4]_i_2 
       (.I0(r_list_first[3]),
        .I1(r_list_ex[3]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(\instr_de_reg_n_0_[3] ),
        .I4(\r_list_first[3]_i_2_n_0 ),
        .O(\r_list_first[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h0000F404)) 
    \r_list_first[5]_i_1 
       (.I0(r_list_first[5]),
        .I1(r_list_ex[5]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(\instr_de_reg_n_0_[5] ),
        .I4(\r_list_first[5]_i_2_n_0 ),
        .O(\r_list_first[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \r_list_first[5]_i_2 
       (.I0(r_list_first[4]),
        .I1(r_list_ex[4]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(cps_data),
        .I4(\r_list_first[4]_i_2_n_0 ),
        .O(\r_list_first[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hAA200020)) 
    \r_list_first[6]_i_1 
       (.I0(\r_list_first[6]_i_2_n_0 ),
        .I1(r_list_first[6]),
        .I2(r_list_ex[6]),
        .I3(last_uncond_phase_ex_reg_0),
        .I4(\instr_de_reg_n_0_[6] ),
        .O(nxt_r_list_first_6));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000BFB)) 
    \r_list_first[6]_i_2 
       (.I0(r_list_first[5]),
        .I1(r_list_ex[5]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(\instr_de_reg_n_0_[5] ),
        .I4(\r_list_first[5]_i_2_n_0 ),
        .O(\r_list_first[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h0000F404)) 
    \r_list_first[7]_i_1 
       (.I0(r_list_first[7]),
        .I1(r_list_ex[7]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\r_list_first[8]_i_2_n_0 ),
        .O(nxt_r_list_first_7));
  LUT6 #(
    .INIT(64'h0000000077470000)) 
    \r_list_first[8]_i_1 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[7]),
        .I3(r_list_first[7]),
        .I4(p_0_in18_in),
        .I5(\r_list_first[8]_i_2_n_0 ),
        .O(nxt_r_list_first_8));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hF404FFFF)) 
    \r_list_first[8]_i_2 
       (.I0(r_list_first[6]),
        .I1(r_list_ex[6]),
        .I2(last_uncond_phase_ex_reg_0),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(\r_list_first[6]_i_2_n_0 ),
        .O(\r_list_first[8]_i_2_n_0 ));
  FDCE \r_list_first_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_r_list_first_1),
        .Q(r_list_first[1]));
  FDCE \r_list_first_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_r_list_first_2),
        .Q(r_list_first[2]));
  FDCE \r_list_first_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_r_list_first_3),
        .Q(r_list_first[3]));
  FDCE \r_list_first_reg[4] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_r_list_first_4),
        .Q(r_list_first[4]));
  FDCE \r_list_first_reg[5] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\r_list_first[5]_i_1_n_0 ),
        .Q(r_list_first[5]));
  FDCE \r_list_first_reg[6] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_r_list_first_6),
        .Q(r_list_first[6]));
  FDCE \r_list_first_reg[7] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_r_list_first_7),
        .Q(r_list_first[7]));
  FDCE \r_list_first_reg[8] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_r_list_first_8),
        .Q(r_list_first[8]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \r_list_offset_ex[0]_i_1 
       (.I0(\r_list_offset_ex[0]_i_2_n_0 ),
        .I1(\r_list_offset_ex[0]_i_3_n_0 ),
        .I2(rptr_b2_de[2]),
        .I3(\instr_de_reg_n_0_[3] ),
        .I4(rptr_b2_de[0]),
        .I5(rptr_b2_de[1]),
        .O(\r_list_offset_ex[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \r_list_offset_ex[0]_i_2 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(p_25_in),
        .O(\r_list_offset_ex[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \r_list_offset_ex[0]_i_3 
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(cps_data),
        .I3(\instr_de_reg_n_0_[5] ),
        .O(\r_list_offset_ex[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9556566A6AA9A995)) 
    \r_list_offset_ex[1]_i_1 
       (.I0(\r_list_offset_ex[1]_i_2_n_0 ),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[5] ),
        .I4(cps_data),
        .I5(\r_list_offset_ex[1]_i_3_n_0 ),
        .O(r_list_offset[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    \r_list_offset_ex[1]_i_2 
       (.I0(rptr_b2_de[0]),
        .I1(\instr_de_reg_n_0_[3] ),
        .I2(rptr_b2_de[1]),
        .I3(rptr_b2_de[2]),
        .O(\r_list_offset_ex[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h69960000FFFF6996)) 
    \r_list_offset_ex[1]_i_3 
       (.I0(rptr_b2_de[1]),
        .I1(rptr_b2_de[0]),
        .I2(\instr_de_reg_n_0_[3] ),
        .I3(rptr_b2_de[2]),
        .I4(\r_list_offset_ex[0]_i_3_n_0 ),
        .I5(\r_list_offset_ex[0]_i_2_n_0 ),
        .O(\r_list_offset_ex[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \r_list_offset_ex[2]_i_1 
       (.I0(\r_list_offset_ex[3]_i_3_n_0 ),
        .I1(cps_data),
        .I2(\instr_de_reg_n_0_[5] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\r_list_offset_ex[3]_i_2_n_0 ),
        .O(r_list_offset[2]));
  LUT6 #(
    .INIT(64'h000080008000FFFF)) 
    \r_list_offset_ex[3]_i_1 
       (.I0(cps_data),
        .I1(\instr_de_reg_n_0_[5] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(\instr_de_reg_n_0_[6] ),
        .I4(\r_list_offset_ex[3]_i_2_n_0 ),
        .I5(\r_list_offset_ex[3]_i_3_n_0 ),
        .O(r_list_offset[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \r_list_offset_ex[3]_i_2 
       (.I0(rptr_b2_de[2]),
        .I1(rptr_b2_de[1]),
        .I2(\instr_de_reg_n_0_[3] ),
        .I3(rptr_b2_de[0]),
        .O(\r_list_offset_ex[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h81170000FFFF8117)) 
    \r_list_offset_ex[3]_i_3 
       (.I0(cps_data),
        .I1(\instr_de_reg_n_0_[5] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\r_list_offset_ex[1]_i_2_n_0 ),
        .I5(\r_list_offset_ex[1]_i_3_n_0 ),
        .O(\r_list_offset_ex[3]_i_3_n_0 ));
  FDCE \r_list_offset_ex_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(\r_list_offset_ex[0]_i_1_n_0 ),
        .Q(r_list_offset_ex[0]));
  FDCE \r_list_offset_ex_reg[1] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(r_list_offset[1]),
        .Q(r_list_offset_ex[1]));
  FDCE \r_list_offset_ex_reg[2] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(r_list_offset[2]),
        .Q(r_list_offset_ex[2]));
  FDCE \r_list_offset_ex_reg[3] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(r_list_offset[3]),
        .Q(r_list_offset_ex[3]));
  LUT6 #(
    .INIT(64'h00000000000000FB)) 
    rd_mux_a_ex_i_1
       (.I0(rd_mux_a_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(u_excpt_n_229),
        .I5(rd_mux_a_ex_i_3_n_0),
        .O(rd_mux_a_de));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rd_mux_a_ex_i_2
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .O(rd_mux_a_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    rd_mux_a_ex_i_3
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .O(rd_mux_a_ex_i_3_n_0));
  FDCE rd_mux_a_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_de),
        .Q(rd_mux_a_ex));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \read_addr[1]_i_2 
       (.I0(bcc_first_ex_reg_0),
        .I1(branching_ex),
        .I2(branch_ex),
        .I3(ireq_ldpc),
        .O(\read_addr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \read_addr[1]_i_4 
       (.I0(branching_ex),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(biu_rdy),
        .O(\read_addr[1]_i_4_n_0 ));
  FDCE \read_addr_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_excpt_n_1),
        .D(nxt_read_addr[0]),
        .Q(\read_addr_reg_n_0_[0] ));
  FDCE \read_addr_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_excpt_n_1),
        .D(nxt_read_addr[1]),
        .Q(\read_addr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h5501550155015555)) 
    \reg_file_a[15][10]_i_3 
       (.I0(ze_byte_wb),
        .I1(\reg_file_a[15][15]_i_8_n_0 ),
        .I2(\hold_reg2_reg[10] ),
        .I3(\reg_file_a[15][10]_i_6_n_0 ),
        .I4(\hold_reg2_reg[26] ),
        .I5(\reg_file_a[15][15]_i_6_n_0 ),
        .O(\reg_file_a[15][10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB9B2)) 
    \reg_file_a[15][10]_i_4 
       (.I0(invert_b_ex_reg_0[3]),
        .I1(z_flag_mux_i_12_0),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_file_a[15][10]_i_6 
       (.I0(\reg_file_a[15][15]_i_11_n_0 ),
        .I1(fptr_wdata),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[12]),
        .O(\reg_file_a[15][10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5501550155015555)) 
    \reg_file_a[15][11]_i_3 
       (.I0(ze_byte_wb),
        .I1(\reg_file_a[15][15]_i_6_n_0 ),
        .I2(\hold_reg2_reg[27] ),
        .I3(\reg_file_a[15][11]_i_6_n_0 ),
        .I4(\hold_reg2_reg[11] ),
        .I5(\reg_file_a[15][15]_i_8_n_0 ),
        .O(\reg_file_a[15][11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][11]_i_4 
       (.I0(z_flag_mux_i_15_0[1]),
        .I1(invert_b_ex_reg_6),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_file_a[15][11]_i_6 
       (.I0(\reg_file_a[15][15]_i_10_n_0 ),
        .I1(a_reg_0[13]),
        .I2(\reg_file_a[15][15]_i_11_n_0 ),
        .I3(a_reg_0[2]),
        .O(\reg_file_a[15][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5501550155015555)) 
    \reg_file_a[15][12]_i_3 
       (.I0(ze_byte_wb),
        .I1(\reg_file_a[15][15]_i_6_n_0 ),
        .I2(\hold_reg2_reg[28] ),
        .I3(\reg_file_a[15][12]_i_6_n_0 ),
        .I4(\hold_reg2_reg[12] ),
        .I5(\reg_file_a[15][15]_i_8_n_0 ),
        .O(\reg_file_a[15][12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][12]_i_4 
       (.I0(\u_dp/u_alu_dec/au_in_b [12]),
        .I1(zero_a_ex_reg_0[3]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_file_a[15][12]_i_6 
       (.I0(\reg_file_a[15][15]_i_11_n_0 ),
        .I1(a_reg_0[3]),
        .I2(\reg_file_a[15][15]_i_10_n_0 ),
        .I3(a_reg_0[14]),
        .O(\reg_file_a[15][12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5501550155015555)) 
    \reg_file_a[15][13]_i_3 
       (.I0(ze_byte_wb),
        .I1(\reg_file_a[15][15]_i_6_n_0 ),
        .I2(\hold_reg2_reg[29] ),
        .I3(\reg_file_a[15][13]_i_6_n_0 ),
        .I4(\hold_reg2_reg[13] ),
        .I5(\reg_file_a[15][15]_i_8_n_0 ),
        .O(\reg_file_a[15][13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7671)) 
    \reg_file_a[15][13]_i_4 
       (.I0(invert_b_ex_reg_4),
        .I1(z_flag_mux_i_5_0),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_file_a[15][13]_i_6 
       (.I0(\reg_file_a[15][15]_i_10_n_0 ),
        .I1(a_reg_0[15]),
        .I2(\reg_file_a[15][15]_i_11_n_0 ),
        .I3(a_reg_0[4]),
        .O(\reg_file_a[15][13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5510551055105555)) 
    \reg_file_a[15][14]_i_3 
       (.I0(ze_byte_wb),
        .I1(\reg_file_a[15][15]_i_8_n_0 ),
        .I2(\hold_reg2_reg[14] ),
        .I3(\reg_file_a[15][14]_i_6_n_0 ),
        .I4(\hold_reg2_reg[30] ),
        .I5(\reg_file_a[15][15]_i_6_n_0 ),
        .O(\reg_file_a[15][14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][14]_i_4 
       (.I0(invert_b_ex_reg_0[4]),
        .I1(z_flag_mux_i_5_1),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_file_a[15][14]_i_6 
       (.I0(\reg_file_a[15][15]_i_10_n_0 ),
        .I1(a_reg_0[16]),
        .I2(\reg_file_a[15][15]_i_11_n_0 ),
        .I3(a_reg_0[5]),
        .O(\reg_file_a[15][14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0507050705FFFFFF)) 
    \reg_file_a[15][15]_i_10 
       (.I0(dbg_wp_addr[1]),
        .I1(ls_half_ex),
        .I2(\swz_ctl_ex_reg[1]_0 [1]),
        .I3(ls_byte_ex),
        .I4(dbg_wp_addr[0]),
        .I5(\swz_ctl_ex_reg[1]_0 [0]),
        .O(\reg_file_a[15][15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1F3F133)) 
    \reg_file_a[15][15]_i_11 
       (.I0(dbg_wp_addr[0]),
        .I1(\swz_ctl_ex_reg[1]_0 [0]),
        .I2(dbg_wp_addr[1]),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .I5(\swz_ctl_ex_reg[1]_0 [1]),
        .O(\reg_file_a[15][15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5501550155015555)) 
    \reg_file_a[15][15]_i_3 
       (.I0(ze_byte_wb),
        .I1(\reg_file_a[15][15]_i_6_n_0 ),
        .I2(\hold_reg2_reg[31] ),
        .I3(\reg_file_a[15][15]_i_7_n_0 ),
        .I4(\hold_reg2_reg[15] ),
        .I5(\reg_file_a[15][15]_i_8_n_0 ),
        .O(\reg_file_a[15][15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][15]_i_4 
       (.I0(z_flag_mux_i_15_0[2]),
        .I1(invert_b_ex_reg_7),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF070507)) 
    \reg_file_a[15][15]_i_6 
       (.I0(dbg_wp_addr[1]),
        .I1(ls_half_ex),
        .I2(\swz_ctl_ex_reg[1]_0 [1]),
        .I3(ls_byte_ex),
        .I4(dbg_wp_addr[0]),
        .I5(\swz_ctl_ex_reg[1]_0 [0]),
        .O(\reg_file_a[15][15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_file_a[15][15]_i_7 
       (.I0(\reg_file_a[15][15]_i_10_n_0 ),
        .I1(a_reg_0[17]),
        .I2(\reg_file_a[15][15]_i_11_n_0 ),
        .I3(a_reg_0[6]),
        .O(\reg_file_a[15][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8FAF8)) 
    \reg_file_a[15][15]_i_8 
       (.I0(dbg_wp_addr[1]),
        .I1(ls_half_ex),
        .I2(\swz_ctl_ex_reg[1]_0 [1]),
        .I3(ls_byte_ex),
        .I4(dbg_wp_addr[0]),
        .I5(\swz_ctl_ex_reg[1]_0 [0]),
        .O(\reg_file_a[15][15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][16]_i_4 
       (.I0(invert_b_ex_reg_0[5]),
        .I1(z_flag_mux_i_16_1),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD9D4)) 
    \reg_file_a[15][17]_i_4 
       (.I0(\mem_held_addr[19]_i_13_n_0 ),
        .I1(zero_a_ex_reg_0[4]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7671)) 
    \reg_file_a[15][18]_i_4 
       (.I0(invert_b_ex_reg_3),
        .I1(z_flag_mux_i_16_0),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][19]_i_4 
       (.I0(invert_b_ex_reg_0[6]),
        .I1(z_flag_mux_i_15_0[3]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7671)) 
    \reg_file_a[15][20]_i_4 
       (.I0(invert_b_ex_reg_2),
        .I1(z_flag_mux_i_7_0),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][21]_i_4 
       (.I0(invert_b_ex_reg_0[7]),
        .I1(z_flag_mux_i_7_1),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][22]_i_4 
       (.I0(invert_b_ex_reg_0[8]),
        .I1(\reg_file_a[15][22]_i_2 ),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][23]_i_4 
       (.I0(invert_b_ex_reg_0[9]),
        .I1(\reg_file_a[15][23]_i_2 ),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7761)) 
    \reg_file_a[15][24]_i_4 
       (.I0(invert_b_ex_reg_8),
        .I1(z_flag_mux_i_14_2),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][25]_i_4 
       (.I0(\u_dp/u_alu_dec/au_in_b [25]),
        .I1(\u_dp/au_in_a [25]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][26]_i_4 
       (.I0(invert_b_ex_reg_0[10]),
        .I1(z_flag_mux_i_14_1),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7761)) 
    \reg_file_a[15][27]_i_4 
       (.I0(invert_b_ex_reg_9),
        .I1(z_flag_mux_i_14_0),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBB92)) 
    \reg_file_a[15][28]_i_4 
       (.I0(z_flag_mux_i_15_0[4]),
        .I1(invert_b_ex_reg_10),
        .I2(lu_ctl_ex[1]),
        .I3(lu_ctl_ex[0]),
        .O(\reg_file_a[15][28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7671)) 
    \reg_file_a[15][29]_i_4 
       (.I0(invert_b_ex_reg_1),
        .I1(z_flag_mux_i_15_2),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB9B2)) 
    \reg_file_a[15][30]_i_4 
       (.I0(invert_b_ex_reg_0[11]),
        .I1(z_flag_mux_i_15_1),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h14F1)) 
    \reg_file_a[15][31]_i_5 
       (.I0(lu_ctl_ex[0]),
        .I1(lu_ctl_ex[1]),
        .I2(v_flag_au_reg_0),
        .I3(invert_b_ex_reg_0[12]),
        .O(\reg_file_a[15][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5510551055105555)) 
    \reg_file_a[15][8]_i_3 
       (.I0(ze_byte_wb),
        .I1(\reg_file_a[15][15]_i_8_n_0 ),
        .I2(\hold_reg2_reg[8] ),
        .I3(\reg_file_a[15][8]_i_6_n_0 ),
        .I4(\hold_reg2_reg[24] ),
        .I5(\reg_file_a[15][15]_i_6_n_0 ),
        .O(\reg_file_a[15][8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE6E8)) 
    \reg_file_a[15][8]_i_4 
       (.I0(\u_dp/u_alu_dec/au_in_b [8]),
        .I1(zero_a_ex_reg_0[1]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_file_a[15][8]_i_6 
       (.I0(\reg_file_a[15][15]_i_10_n_0 ),
        .I1(a_reg_0[10]),
        .I2(\reg_file_a[15][15]_i_11_n_0 ),
        .I3(a_reg_0[0]),
        .O(\reg_file_a[15][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5501550155015555)) 
    \reg_file_a[15][9]_i_3 
       (.I0(ze_byte_wb),
        .I1(\reg_file_a[15][15]_i_6_n_0 ),
        .I2(\hold_reg2_reg[25] ),
        .I3(\reg_file_a[15][9]_i_6_n_0 ),
        .I4(\hold_reg2_reg[9] ),
        .I5(\reg_file_a[15][15]_i_8_n_0 ),
        .O(\reg_file_a[15][9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD9D4)) 
    \reg_file_a[15][9]_i_4 
       (.I0(\mem_held_addr[11]_i_13_n_0 ),
        .I1(zero_a_ex_reg_0[2]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .O(\reg_file_a[15][9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_file_a[15][9]_i_6 
       (.I0(\reg_file_a[15][15]_i_10_n_0 ),
        .I1(a_reg_0[11]),
        .I2(\reg_file_a[15][15]_i_11_n_0 ),
        .I3(a_reg_0[1]),
        .O(\reg_file_a[15][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFF4FFFF)) 
    \reg_sel[0]_i_1 
       (.I0(p_0_in14_in),
        .I1(p_1_in16_in),
        .I2(nxt_r_list_first_3),
        .I3(nxt_r_list_first_1),
        .I4(\reg_sel[2]_i_2_n_0 ),
        .I5(\r_list_first[5]_i_2_n_0 ),
        .O(nxt_reg_sel[0]));
  LUT6 #(
    .INIT(64'hAAAFAFAFAAAEAEAE)) 
    \reg_sel[1]_i_1 
       (.I0(\reg_sel[1]_i_2_n_0 ),
        .I1(p_0_in9_in),
        .I2(p_1_in8_in),
        .I3(last_uncond_phase_ex_reg_0),
        .I4(rptr_b2_de[0]),
        .I5(p_0_in10_in),
        .O(nxt_reg_sel[1]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \reg_sel[1]_i_2 
       (.I0(\r_list_first[6]_i_2_n_0 ),
        .I1(p_0_in14_in),
        .I2(p_1_in16_in),
        .I3(p_0_in18_in),
        .O(\reg_sel[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE0000FFFF)) 
    \reg_sel[2]_i_1 
       (.I0(p_0_in18_in),
        .I1(p_1_in16_in),
        .I2(p_0_in14_in),
        .I3(p_0_in11_in),
        .I4(\r_list_first[4]_i_2_n_0 ),
        .I5(\reg_sel[2]_i_2_n_0 ),
        .O(nxt_reg_sel[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7747)) 
    \reg_sel[2]_i_2 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(r_list_ex[5]),
        .I3(r_list_first[5]),
        .O(\reg_sel[2]_i_2_n_0 ));
  FDCE \reg_sel_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_reg_sel[0]),
        .Q(reg_sel[0]));
  FDCE \reg_sel_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_reg_sel[1]),
        .Q(reg_sel[1]));
  FDCE \reg_sel_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_reg_sel[2]),
        .Q(reg_sel[2]));
  FDCE \reg_sel_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_reg_sel[3]),
        .Q(reg_sel[3]));
  LUT6 #(
    .INIT(64'h5555555555555504)) 
    \rf0_mux_ctl_ex[0]_i_2 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(ldm_pop_ex),
        .I2(lsm_last_d_phase_ex),
        .I3(sbit_ex),
        .I4(shift_ex),
        .I5(load_ex),
        .O(\rf0_mux_ctl_ex[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h0A000008)) 
    \rf0_mux_ctl_ex[1]_i_2 
       (.I0(sbit_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[11] ),
        .O(\rf0_mux_ctl_ex[1]_i_2_n_0 ));
  FDCE \rf0_mux_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT_0),
        .D(u_excpt_n_235),
        .Q(rf0_mux_ctl_ex[0]));
  FDCE \rf0_mux_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT_0),
        .D(u_decode_n_19),
        .Q(rf0_mux_ctl_ex[1]));
  FDCE \rf1_mux_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(nxt_rf1_mux_ctl_ex[0]),
        .Q(rf1_mux_ctl_ex[0]));
  FDCE \rf1_mux_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(nxt_rf1_mux_ctl_ex[1]),
        .Q(rf1_mux_ctl_ex[1]));
  LUT6 #(
    .INIT(64'h00AA003000AA0000)) 
    \rf_mux_ctl_ex[2]_i_3 
       (.I0(pop_pc_ex_i_2_n_0),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[7] ),
        .I5(sbit_ex_i_2_n_0),
        .O(\rf_mux_ctl_ex[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \rf_mux_ctl_ex[2]_i_4 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(first32_ex_reg_0),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\rf_mux_ctl_ex[2]_i_7_n_0 ),
        .I5(\rf_mux_ctl_ex[2]_i_8_n_0 ),
        .O(\rf_mux_ctl_ex[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \rf_mux_ctl_ex[2]_i_5 
       (.I0(load_ex),
        .I1(ld_slow_ex),
        .I2(ldm_base_loaded),
        .I3(ldm_pop_ex),
        .I4(lsm_last_d_phase_ex),
        .I5(br_lr_ex),
        .O(\rf_mux_ctl_ex[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rf_mux_ctl_ex[2]_i_6 
       (.I0(shift_ex),
        .I1(sbit_ex),
        .O(\rf_mux_ctl_ex[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3000000010001030)) 
    \rf_mux_ctl_ex[2]_i_7 
       (.I0(\instr_de_reg_n_0_[6] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\rptr_b_ex2[2]_i_7_n_0 ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(p_25_in),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(\rf_mux_ctl_ex[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rf_mux_ctl_ex[2]_i_8 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .O(\rf_mux_ctl_ex[2]_i_8_n_0 ));
  FDCE \rf_mux_ctl_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT_0),
        .D(u_decode_n_18),
        .Q(rf_mux_ctl_ex));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \rptr_a_ex2[0]_i_1 
       (.I0(\rptr_a_ex2[2]_i_2_n_0 ),
        .I1(\instr_de_reg_n_0_[3] ),
        .I2(\rptr_a_ex2[0]_i_2_n_0 ),
        .O(rptr_a_de[0]));
  LUT6 #(
    .INIT(64'h00000100100A110A)) 
    \rptr_a_ex2[0]_i_2 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(rptr_b2_de[0]),
        .I5(p_25_in),
        .O(\rptr_a_ex2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A002F20202)) 
    \rptr_a_ex2[1]_i_3 
       (.I0(cps_data),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(\rptr_a_ex2[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \rptr_a_ex2[2]_i_1 
       (.I0(\rptr_a_ex2[2]_i_2_n_0 ),
        .I1(\instr_de_reg_n_0_[5] ),
        .I2(\rptr_a_ex2[2]_i_3_n_0 ),
        .O(rptr_a_de[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7F7C03F0)) 
    \rptr_a_ex2[2]_i_2 
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[15] ),
        .O(\rptr_a_ex2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000100100A110A)) 
    \rptr_a_ex2[2]_i_3 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(rptr_b2_de[2]),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(\rptr_a_ex2[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h008AA08A)) 
    \rptr_a_ex2[3]_i_3 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .O(\rptr_a_ex2[3]_i_3_n_0 ));
  FDCE \rptr_a_ex2_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(rptr_a_de[0]),
        .Q(rptr_a_ex2[0]));
  FDCE \rptr_a_ex2_reg[1] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(u_excpt_n_34),
        .Q(rptr_a_ex2[1]));
  FDCE \rptr_a_ex2_reg[2] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(rptr_a_de[2]),
        .Q(rptr_a_ex2[2]));
  FDCE \rptr_a_ex2_reg[3] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(rptr_a_de[3]),
        .Q(rptr_a_ex2[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_a_ex[0]_i_1 
       (.I0(rptr_a_de[0]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(rptr_a_ex2[0]),
        .O(\rptr_a_ex[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_a_ex[0]_i_1__0 
       (.I0(rptr_a_de[0]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(rptr_a_ex2[0]),
        .I3(biu_rdy),
        .I4(rptr_a_ex[0]),
        .O(last_uncond_phase_ex_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_a_ex[2]_i_1 
       (.I0(rptr_a_de[2]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(rptr_a_ex2[2]),
        .O(\rptr_a_ex[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_a_ex[2]_i_1__0 
       (.I0(rptr_a_de[2]),
        .I1(last_uncond_phase_ex_reg_0),
        .I2(rptr_a_ex2[2]),
        .I3(biu_rdy),
        .I4(rptr_a_ex[2]),
        .O(last_uncond_phase_ex_reg_1[2]));
  FDCE \rptr_a_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_c_flag_ex_reg_0),
        .D(\rptr_a_ex[0]_i_1_n_0 ),
        .Q(rptr_a_ex[0]));
  FDCE \rptr_a_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_c_flag_ex_reg_0),
        .D(u_excpt_n_223),
        .Q(rptr_a_ex[1]));
  FDCE \rptr_a_ex_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_c_flag_ex_reg_0),
        .D(\rptr_a_ex[2]_i_1_n_0 ),
        .Q(rptr_a_ex[2]));
  FDCE \rptr_a_ex_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_c_flag_ex_reg_0),
        .D(u_excpt_n_224),
        .Q(rptr_a_ex[3]));
  LUT6 #(
    .INIT(64'h300035003FFF35FF)) 
    \rptr_b_ex2[0]_i_3 
       (.I0(\instr_de_reg_n_0_[3] ),
        .I1(rptr_b2_de[0]),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\instr_de_reg_n_0_[6] ),
        .O(\rptr_b_ex2[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rptr_b_ex2[0]_i_4 
       (.I0(rptr_b2_de[0]),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(p_25_in),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(first32_ex_reg_0),
        .O(\rptr_b_ex2[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \rptr_b_ex2[1]_i_4 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .O(\rptr_b_ex2[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h20203000)) 
    \rptr_b_ex2[1]_i_7 
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(first32_ex_reg_0),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(rptr_b2_de[1]),
        .I4(\instr_de_reg_n_0_[12] ),
        .O(\rptr_b_ex2[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \rptr_b_ex2[2]_i_3 
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(u_excpt_n_225),
        .I5(\rptr_b_ex2[2]_i_6_n_0 ),
        .O(\rptr_b_ex2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \rptr_b_ex2[2]_i_4 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(\rptr_b_ex2[2]_i_7_n_0 ),
        .I2(rptr_b2_de[2]),
        .I3(use_c_flag_ex_i_2_n_0),
        .I4(p_25_in),
        .I5(\rptr_b_ex2[1]_i_4_n_0 ),
        .O(\rptr_b_ex2[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rptr_b_ex2[2]_i_5 
       (.I0(rptr_b2_de[2]),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(first32_ex_reg_0),
        .O(\rptr_b_ex2[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rptr_b_ex2[2]_i_6 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .O(\rptr_b_ex2[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rptr_b_ex2[2]_i_7 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .O(\rptr_b_ex2[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rptr_b_ex2[3]_i_2 
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .O(\rptr_b_ex2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rptr_b_ex2[3]_i_3 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[6] ),
        .O(\rptr_b_ex2[3]_i_3_n_0 ));
  FDCE \rptr_b_ex2_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(u_decode_n_34),
        .Q(rptr_b_ex2[0]));
  FDCE \rptr_b_ex2_reg[1] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(u_excpt_n_227),
        .Q(rptr_b_ex2[1]));
  FDCE \rptr_b_ex2_reg[2] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(u_decode_n_33),
        .Q(rptr_b_ex2[2]));
  FDCE \rptr_b_ex2_reg[3] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(u_decode_n_32),
        .Q(rptr_b_ex2[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rptr_b_ex[0]_i_2 
       (.I0(rptr_b_ex2[0]),
        .I1(stm_push_ex),
        .I2(reg_sel[0]),
        .I3(last_uncond_phase_ex_reg_0),
        .O(\rptr_b_ex[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rptr_b_ex[1]_i_2 
       (.I0(rptr_b_ex2[1]),
        .I1(stm_push_ex),
        .I2(reg_sel[1]),
        .I3(last_uncond_phase_ex_reg_0),
        .O(\rptr_b_ex[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rptr_b_ex[2]_i_2 
       (.I0(rptr_b_ex2[2]),
        .I1(stm_push_ex),
        .I2(reg_sel[2]),
        .I3(last_uncond_phase_ex_reg_0),
        .O(\rptr_b_ex[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rptr_b_ex[3]_i_3 
       (.I0(rptr_b_ex2[3]),
        .I1(stm_push_ex),
        .I2(reg_sel[3]),
        .I3(last_uncond_phase_ex_reg_0),
        .O(\rptr_b_ex[3]_i_3_n_0 ));
  FDCE \rptr_b_ex_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_excpt_n_1),
        .D(last_uncond_phase_ex_reg_2[0]),
        .Q(rptr_b_ex[0]));
  FDCE \rptr_b_ex_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_excpt_n_1),
        .D(last_uncond_phase_ex_reg_2[1]),
        .Q(rptr_b_ex[1]));
  FDCE \rptr_b_ex_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_excpt_n_1),
        .D(last_uncond_phase_ex_reg_2[2]),
        .Q(rptr_b_ex[2]));
  FDCE \rptr_b_ex_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(u_excpt_n_1),
        .D(last_uncond_phase_ex_reg_2[3]),
        .Q(rptr_b_ex[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sbit_ctl_ex[0]_i_1 
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .O(\sbit_ctl_ex[0]_i_1_n_0 ));
  FDCE \sbit_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(\sbit_ctl_ex[0]_i_1_n_0 ),
        .Q(sbit_ctl_ex));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    sbit_ex_i_2
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(first32_ex_reg_0),
        .O(sbit_ex_i_2_n_0));
  FDCE sbit_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(sbit_de),
        .Q(sbit_ex));
  LUT6 #(
    .INIT(64'h000000000EEE0E0E)) 
    se_byte_wb_i_1
       (.I0(sbit_ex_i_2_n_0),
        .I1(ld_slow_de),
        .I2(se_byte_wb_i_2_n_0),
        .I3(se_byte_wb_i_3_n_0),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\instr_de_reg_n_0_[11] ),
        .O(sext_byte));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    se_byte_wb_i_2
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .O(se_byte_wb_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    se_byte_wb_i_3
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[9] ),
        .O(se_byte_wb_i_3_n_0));
  FDCE se_byte_wb_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(sext_byte),
        .Q(se_byte_wb));
  LUT6 #(
    .INIT(64'h2222A22A2222A222)) 
    se_half_wb_i_1
       (.I0(se_half_wb_i_2_n_0),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[9] ),
        .O(sext_half));
  LUT6 #(
    .INIT(64'h0000300001000000)) 
    se_half_wb_i_2
       (.I0(u_excpt_n_225),
        .I1(first32_ex_reg_0),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(se_half_wb_i_2_n_0));
  FDCE se_half_wb_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(sext_half),
        .Q(se_half_wb));
  FDCE second32_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(u_excpt_n_1),
        .D(u_excpt_n_23),
        .Q(second32_ex));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    second_ex_phase_i_1
       (.I0(first_ex_phase),
        .I1(last_uncond_phase_ex_i_4_n_0),
        .O(second_ex_phase0));
  FDCE second_ex_phase_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(u_excpt_n_1),
        .D(second_ex_phase0),
        .Q(second_ex_phase));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    sel_wf_c_i_1
       (.I0(write_flags_ex),
        .I1(i_dbg_wdata_sel_de_reg),
        .I2(pre_update_c_ex),
        .I3(sel_wf_c),
        .O(pre_update_c_ex_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    sel_wf_v_i_1
       (.I0(write_flags_ex),
        .I1(i_dbg_wdata_sel_de_reg),
        .I2(pre_update_v_ex),
        .I3(sel_wf_v),
        .O(pre_update_v_ex_reg_0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    sel_wf_z_i_1
       (.I0(use_dp_tbit_reg),
        .I1(first_ex_phase),
        .I2(msr_ex),
        .I3(biu_rdy),
        .I4(use_flags_ex),
        .O(write_flags_ex));
  LUT6 #(
    .INIT(64'h000059FFFFFFFFFF)) 
    shift_ex_i_2
       (.I0(\instr_de_reg_n_0_[7] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(use_c_flag_ex_i_3_n_0),
        .I4(use_c_flag_ex_i_4_n_0),
        .I5(shift_ex_i_3_n_0),
        .O(shift_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h01)) 
    shift_ex_i_3
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(first32_ex_reg_0),
        .I2(\instr_de_reg_n_0_[13] ),
        .O(shift_ex_i_3_n_0));
  FDCE shift_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(shift_de),
        .Q(shift_ex));
  LUT6 #(
    .INIT(64'hEFFFEEEEEFEFEEEE)) 
    \shift_op[0]_i_1 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(p_25_in),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[6] ),
        .O(shift_op_de[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \shift_op[1]_i_1 
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[14] ),
        .O(shift_op_de[1]));
  FDCE \shift_op_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(mask_sp_ex_reg),
        .D(shift_op_de[0]),
        .Q(shift_op[0]));
  FDCE \shift_op_reg[1] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(mask_sp_ex_reg),
        .D(shift_op_de[1]),
        .Q(shift_op[1]));
  LUT6 #(
    .INIT(64'hFEFFF7FFFEFFFFFF)) 
    stm_push_ex_i_2
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[13] ),
        .I2(first32_ex_i_2_n_0),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(stm_push_ex_i_3_n_0),
        .O(stm_push_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stm_push_ex_i_3
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .O(stm_push_ex_i_3_n_0));
  FDCE stm_push_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(u_excpt_n_1),
        .D(stm_push_de),
        .Q(stm_push_ex));
  FDCE store_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(u_excpt_n_1),
        .D(store_de),
        .Q(store_ex));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \swz_ctl_ex[0]_i_1 
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(first32_ex_reg_0),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(first32_ex_i_3_n_0),
        .O(swz_ctl_de[0]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \swz_ctl_ex[1]_i_1 
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(first32_ex_reg_0),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(first32_ex_i_3_n_0),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(swz_ctl_de[1]));
  FDCE \swz_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT_0),
        .D(swz_ctl_de[0]),
        .Q(\swz_ctl_ex_reg[1]_0 [0]));
  FDCE \swz_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT_0),
        .D(swz_ctl_de[1]),
        .Q(\swz_ctl_ex_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tbit_ex_i_2
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(first32_ex_reg_0),
        .O(tbit_ex_i_2_n_0));
  FDCE tbit_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(use_c_flag_ex_reg_0),
        .D(tbit_de),
        .Q(tbit_ex));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    three_phase_ex_i_1
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(u_excpt_n_225),
        .I3(\instr_de_reg_n_0_[14] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(ld_slow_de));
  FDCE three_phase_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(ld_slow_de),
        .Q(three_phase_ex));
  FDCE two_phase_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(u_excpt_n_1),
        .D(two_phase_de),
        .Q(two_phase_ex));
  LUT2 #(
    .INIT(4'h6)) 
    \u_alu_dec/u_adder/mem_held_addr[11]_i_9 
       (.I0(zero_a_ex_reg_0[1]),
        .I1(\u_dp/u_alu_dec/au_in_b [8]),
        .O(zero_a_ex_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \u_alu_dec/u_adder/mem_held_addr[15]_i_9 
       (.I0(zero_a_ex_reg_0[3]),
        .I1(\u_dp/u_alu_dec/au_in_b [12]),
        .O(zero_a_ex_reg_3));
  LUT2 #(
    .INIT(4'h6)) 
    \u_alu_dec/u_adder/mem_held_addr[27]_i_8 
       (.I0(\u_dp/au_in_a [25]),
        .I1(\u_dp/u_alu_dec/au_in_b [25]),
        .O(\u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \u_alu_dec/u_adder/mem_held_addr[3]_i_10 
       (.I0(\u_dp/au_in_a [0]),
        .I1(force_c_in_ex),
        .I2(use_c_flag_ex),
        .I3(c_flag_mux),
        .I4(sel_wf_c),
        .I5(c_flag_wf),
        .O(\u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0 ));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_decoder u_decode
       (.D(nxt_rf1_mux_ctl_ex),
        .HCLK(HCLK),
        .\HWDATAM_reg[31] (\HWDATAM_reg[31] [31:28]),
        .Q(u_decode_n_1),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .SYSRESETn(SYSRESETn),
        .adv_de_to_ex(adv_de_to_ex),
        .any_dsb_ex0(any_dsb_ex0),
        .any_dsb_ex_reg(zero_a_ex_i_4_n_0),
        .any_dsb_ex_reg_0(\excpt_state_reg[0] ),
        .any_dsb_ex_reg_1(u_excpt_n_233),
        .au_b_use_pc_ex_reg({\instr_de_reg_n_0_[15] ,\instr_de_reg_n_0_[14] ,\instr_de_reg_n_0_[13] ,\instr_de_reg_n_0_[12] ,\instr_de_reg_n_0_[11] ,\instr_de_reg_n_0_[10] ,\instr_de_reg_n_0_[9] ,p_25_in,\instr_de_reg_n_0_[7] ,\instr_de_reg_n_0_[6] ,\instr_de_reg_n_0_[5] ,cps_data,\instr_de_reg_n_0_[3] ,rptr_b2_de}),
        .au_b_use_pc_ex_reg_0(au_b_use_pc_ex_i_2_n_0),
        .au_b_use_pc_ex_reg_1(au_b_use_pc_ex_i_3_n_0),
        .b_reg_0(b_reg_0[30]),
        .b_use_pc(b_use_pc),
        .biu_rdy(biu_rdy),
        .br_lr_ex(br_lr_ex),
        .branch_ex_i_2(last_uncond_phase_ex_i_8_n_0),
        .c_flag(c_flag),
        .c_flag_wf(c_flag_wf),
        .c_flag_wf_reg(i_dbg_wdata_sel_de_reg),
        .\dbg_reg_wdata_reg[28] (\dbg_reg_wdata_reg[0] ),
        .\dbg_reg_wdata_reg[31] (\dbg_reg_wdata_reg[31] [31:28]),
        .dbg_wdata_sel_de(dbg_wdata_sel_de),
        .dbg_wdata_sel_ex(dbg_wdata_sel_ex),
        .excpt_zero_a_de(excpt_zero_a_de),
        .first32_ex_reg(u_decode_n_12),
        .first32_ex_reg_0(u_decode_n_14),
        .first32_ex_reg_1({u_decode_n_32,u_decode_n_33,u_decode_n_34}),
        .first32_ex_reg_2({nxt_imm_int[29],nxt_imm_int[23:12]}),
        .ifetch_reg(stm_push_ex_i_2_n_0),
        .ifetch_reg_0(dreq_wr_ex_i_2_n_0),
        .ifetch_reg_1(last_uncond_phase_ex_i_4_n_0),
        .\imm_ex_reg[12] (\imm_ex[29]_i_3_n_0 ),
        .\imm_ex_reg[12]_0 (\imm_ex[29]_i_4_n_0 ),
        .\imm_held_reg[5]_0 (u_decode_n_56),
        .\imm_held_reg[6]_0 (\imm_held_reg[6] ),
        .\imm_held_reg[6]_1 (u_decode_n_54),
        .\instr_de_reg[14] (u_decode_n_20),
        .\instr_de_reg[14]_0 (u_decode_n_51),
        .\instr_de_reg[7] (u_decode_n_22),
        .\instr_de_reg[7]_0 (u_decode_n_57),
        .int_fault_ex_i_3_0(u_excpt_n_238),
        .int_fault_ex_i_3_1(u_excpt_n_231),
        .last_uncond_phase_ex_reg(u_decode_n_13),
        .last_uncond_phase_ex_reg_0(u_decode_n_18),
        .last_uncond_phase_ex_reg_1(u_decode_n_31),
        .last_uncond_phase_ex_reg_2({last_uncond_phase_ex_reg_2[3:2],last_uncond_phase_ex_reg_2[0]}),
        .ld_slow_de(ld_slow_de),
        .ldm_pop_de(ldm_pop_de),
        .ldm_pop_ex_reg(ldm_pop_ex_i_2_n_0),
        .load_de(load_de),
        .load_ex_reg(u_excpt_n_174),
        .load_ex_reg_0(load_ex_i_2_n_0),
        .load_ex_reg_1(u_excpt_n_228),
        .load_ex_reg_2(u_excpt_n_226),
        .load_ex_reg_3(u_excpt_n_176),
        .micro_code_de(micro_code_de),
        .micro_code_de_reg({nxt_wptr_decoded,wptr_de}),
        .mult_out(mult_out[15:12]),
        .n_flag(n_flag),
        .nxt_branching_ex(nxt_branching_ex),
        .nxt_write_sp(nxt_write_sp),
        .p_1_in2_in(p_1_in2_in[31:28]),
        .pre_update_c_ex(pre_update_c_ex),
        .pre_update_c_ex_reg(pre_update_c_ex_reg_1),
        .pre_update_v_ex(pre_update_v_ex),
        .pre_update_v_ex_reg(pre_update_v_ex_reg_1),
        .\reg_file_a_reg[0][28] (rf1_mux_ctl_ex),
        .\reg_file_a_reg[0][28]_0 (\reg_file_a_reg[0][28] ),
        .\reg_file_a_reg[0][28]_1 (\reg_file_a[15][28]_i_4_n_0 ),
        .\reg_file_a_reg[0][28]_2 (\reg_file_a_reg[0][28]_0 ),
        .\reg_file_a_reg[0][29] (\reg_file_a_reg[0][29] ),
        .\reg_file_a_reg[0][29]_0 (\reg_file_a[15][29]_i_4_n_0 ),
        .\reg_file_a_reg[0][29]_1 (\reg_file_a_reg[0][29]_0 ),
        .\reg_file_a_reg[0][30] (\reg_file_a_reg[0][30] ),
        .\reg_file_a_reg[0][30]_0 (\reg_file_a[15][30]_i_4_n_0 ),
        .\reg_file_a_reg[0][30]_1 (\reg_file_a_reg[0][30]_0 ),
        .\reg_file_a_reg[0][31] (\biu_addr_31_29_reg_reg[31] [23:20]),
        .\reg_file_a_reg[0][31]_0 (rf0_mux_ctl_ex[0]),
        .\reg_file_a_reg[0][31]_1 (rf0_mux_ctl_ex[1]),
        .\reg_file_a_reg[0][31]_2 (\reg_file_a_reg[0][31] [31:28]),
        .\reg_file_a_reg[0][31]_3 (\reg_file_a_reg[0][31]_0 ),
        .\reg_file_a_reg[0][31]_4 (\reg_file_a[15][31]_i_5_n_0 ),
        .\reg_file_a_reg[0][31]_5 (\reg_file_a_reg[0][31]_1 ),
        .\rf0_mux_ctl_ex_reg[1] (\rf0_mux_ctl_ex[1]_i_2_n_0 ),
        .\rf0_mux_ctl_ex_reg[1]_0 (mul_ex_reg_n_0),
        .\rf1_mux_ctl_ex_reg[0] (u_excpt_n_235),
        .\rf_mux_ctl_ex_reg[2] (\rf_mux_ctl_ex[2]_i_3_n_0 ),
        .\rf_mux_ctl_ex_reg[2]_0 (\rf_mux_ctl_ex[2]_i_4_n_0 ),
        .\rf_mux_ctl_ex_reg[2]_1 (\rf_mux_ctl_ex[2]_i_5_n_0 ),
        .\rf_mux_ctl_ex_reg[2]_2 (\rf_mux_ctl_ex[2]_i_6_n_0 ),
        .\rf_mux_ctl_ex_reg[2]_3 (last_uncond_phase_ex_reg_0),
        .rf_wdata(rf_wdata[31:28]),
        .\rptr_b_ex2[1]_i_2 (\rptr_b_ex2[1]_i_7_n_0 ),
        .\rptr_b_ex2_reg[0] (\rptr_b_ex2[2]_i_3_n_0 ),
        .\rptr_b_ex2_reg[3] (\rptr_b_ex2[3]_i_2_n_0 ),
        .\rptr_b_ex2_reg[3]_0 (\rptr_b_ex2[3]_i_3_n_0 ),
        .\rptr_b_ex_reg[0] (\rptr_b_ex[0]_i_2_n_0 ),
        .\rptr_b_ex_reg[0]_0 (\rptr_b_ex2[0]_i_3_n_0 ),
        .\rptr_b_ex_reg[0]_1 (\rptr_b_ex2[0]_i_4_n_0 ),
        .\rptr_b_ex_reg[2] (\rptr_b_ex[2]_i_2_n_0 ),
        .\rptr_b_ex_reg[2]_0 (\rptr_b_ex2[2]_i_4_n_0 ),
        .\rptr_b_ex_reg[2]_1 (\rptr_b_ex2[2]_i_5_n_0 ),
        .\rptr_b_ex_reg[3] ({rptr_b_ex[3:2],rptr_b_ex[0]}),
        .\rptr_b_ex_reg[3]_0 (\rptr_b_ex[3]_i_3_n_0 ),
        .sbit_ex(sbit_ex),
        .sbit_ex_reg(u_decode_n_19),
        .two_phase_de(two_phase_de),
        .two_phase_ex_i_2_0(u_excpt_n_200),
        .two_phase_ex_i_2_1(cps_ex_i_2_n_0),
        .two_phase_ex_reg(shift_ex_i_2_n_0),
        .v_flag(v_flag),
        .v_flag_wf(v_flag_wf),
        .v_flag_wf_reg(write_flags_ex),
        .w_phase_ex_reg(w_phase_ex_i_8_n_0),
        .\wdata_reg[28] (\wdata_reg[28] ),
        .\wdata_reg[28]_0 (wdata_mux_ctl_ex),
        .\wdata_reg[28]_1 (\wdata[31]_i_5_n_0 ),
        .\wdata_reg[29] (\wdata_reg[29] ),
        .\wdata_reg[30] (ls_half_ex),
        .\wdata_reg[30]_0 (ls_byte_ex),
        .\wdata_reg[30]_1 (\wdata_reg[30] ),
        .\wdata_reg[30]_2 (\wdata_mux_ctl_ex_reg[0]_0 ),
        .\wdata_reg[31] (\wdata_reg[31] [31:28]),
        .\wdata_reg[31]_0 (\wdata_reg[31]_0 [31:28]),
        .\wdata_reg[31]_1 (\wdata_reg[31]_1 ),
        .\wptr_decoded_reg[0] (\wptr_decoded[0]_i_3_n_0 ),
        .\wptr_decoded_reg[0]_0 (\wptr_decoded[0]_i_4_n_0 ),
        .\wptr_decoded_reg[1] (\wptr_decoded[1]_i_2_n_0 ),
        .\wptr_decoded_reg[1]_0 (u_excpt_n_222),
        .\wptr_decoded_reg[2] (first32_ex_reg_0),
        .\wptr_decoded_reg[2]_0 (\wptr_decoded[2]_i_2_n_0 ),
        .\wptr_decoded_reg[2]_1 (\wptr_decoded[2]_i_3_n_0 ),
        .\wptr_decoded_reg[2]_2 (\wptr_decoded[2]_i_4_n_0 ),
        .\wptr_ex_reg[0] (\wptr_ex[0]_i_3_n_0 ),
        .\wptr_ex_reg[1] (wptr_decoded[1]),
        .\wptr_ex_reg[1]_0 (\wptr_ex[1]_i_2_n_0 ),
        .\wptr_ex_reg[1]_1 (reg_sel[1]),
        .\wptr_ex_reg[2] (\wptr_ex[2]_i_2_n_0 ),
        .\wptr_ex_reg[3] ({nxt_wptr_ex[3:2],nxt_wptr_ex[0]}),
        .\wptr_ex_reg[3]_0 ({wptr_ex[3:2],wptr_ex[0]}),
        .\wptr_ex_reg[3]_1 (\wptr_ex[3]_i_2_n_0 ),
        .\wptr_ex_reg[3]_2 (u_excpt_n_230),
        .\xpsr_m_ctl_ex_reg[0]_0 (u_excpt_n_1),
        .\xpsr_m_ctl_ex_reg[2]_0 (u_decode_n_58),
        .\xpsr_m_ctl_ex_reg[2]_1 ({xpsr_m_ctl_ex[2],xpsr_m_ctl_ex[0]}),
        .\xpsr_m_ctl_ex_reg[2]_2 (u_decode_n_61),
        .z_flag(z_flag),
        .zero_a_ex0(zero_a_ex0),
        .zero_a_ex_reg(zero_a_ex_i_2_n_0),
        .zero_a_ex_reg_0(zero_a_ex_i_3_n_0));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_excpt u_excpt
       (.CO(CO),
        .D(u_excpt_n_24),
        .DBGRESTART(DBGRESTART),
        .DBGRESTARTED(DBGRESTARTED),
        .DI({z_flag_mux_i_15_0[0],\u_dp/au_in_a [1:0]}),
        .E(adv_fe_to_de),
        .\HADDR_reg[0] (ls_byte_ex),
        .\HADDR_reg[1] (biu_write_reg_0),
        .\HADDR_reg[24] (\HADDR_reg[24] ),
        .\HADDR_reg[25] (\HADDR_reg[25] ),
        .\HADDR_reg[26] (\HADDR_reg[26] ),
        .\HADDR_reg[27] (\HADDR_reg[27] ),
        .\HADDR_reg[28] (\HADDR_reg[28] ),
        .HCLK(HCLK),
        .\HWDATAM_reg[27] (\HWDATAM_reg[31] [27:0]),
        .HWDATAsysppb(HWDATAsysppb),
        .IRQ(IRQ),
        .O(O),
        .Q({\instr_de_reg_n_0_[15] ,\instr_de_reg_n_0_[14] ,\instr_de_reg_n_0_[13] ,\instr_de_reg_n_0_[12] ,\instr_de_reg_n_0_[11] ,\instr_de_reg_n_0_[10] ,\instr_de_reg_n_0_[9] ,p_25_in,\instr_de_reg_n_0_[7] ,\instr_de_reg_n_0_[6] ,\instr_de_reg_n_0_[5] ,cps_data,\instr_de_reg_n_0_[3] ,rptr_b2_de}),
        .RESET_INTERCONNECT(u_excpt_n_1),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_0),
        .S({\mem_held_addr_reg[3] ,\mem_held_addr[3]_i_9_n_0 ,\u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0 }),
        .SYSRESETn(SYSRESETn),
        .adv_de_to_ex(adv_de_to_ex),
        .au_in_b({\u_dp/u_alu_dec/au_in_b [2],\u_dp/u_alu_dec/au_in_b [0]}),
        .b_reg_0({b_reg_0[25],b_reg_0[23:0]}),
        .bcc_first_ex(bcc_first_ex),
        .bcc_first_ex_reg(bcc_first_ex_reg_0),
        .bcc_first_ex_reg_0(bcc_first_ex_i_2_n_0),
        .\biu_addr_31_29_reg_reg[31] (\biu_addr_31_29_reg_reg[31] ),
        .biu_addr_mux_ctl_ex(biu_addr_mux_ctl_ex[1:0]),
        .biu_commit(biu_commit),
        .biu_commit_reg_reg(biu_commit_reg_reg),
        .biu_commit_reg_reg_0(biu_commit_reg_reg_0),
        .biu_commit_reg_reg_1(biu_commit_reg_reg_1),
        .biu_commit_reg_reg_2(ls_half_ex_reg_1),
        .biu_commit_reg_reg_3(dreq_wr_ex_reg_0),
        .biu_rd_reg(biu_rd_reg),
        .biu_rdy(biu_rdy),
        .\biu_size_reg_reg[1]_0 (ls_half_ex_reg_0),
        .biu_wfault(biu_wfault),
        .biu_write_reg(biu_write_reg_1),
        .br_first_ex(br_first_ex),
        .br_lr_de(br_lr_de),
        .br_lr_ex(br_lr_ex),
        .branch_ex(branch_ex),
        .branch_ex0(branch_ex0),
        .branch_ex_reg(D),
        .branch_ex_reg_0(biu_addr_mux_ctl_ex[2]),
        .branch_ex_reg_1(branch_ex_reg_1),
        .branching_ex(branching_ex),
        .branching_ex_reg(nxt_write_addr),
        .branching_ex_reg_0(nxt_read_addr),
        .c_flag(c_flag),
        .c_halt(c_halt),
        .cps_data_ex(cps_data_ex),
        .cps_de(cps_de),
        .cps_ex(cps_ex),
        .cps_ex_reg(cps_ex_i_2_n_0),
        .dbg_bp_hit(dbg_bp_hit),
        .dbg_bp_match(dbg_bp_match),
        .dbg_bp_match_de_reg_0(dbg_bp_match_de_reg),
        .dbg_debugen(dbg_debugen),
        .dbg_exception_ctrl(dbg_exception_ctrl),
        .dbg_exec(dbg_exec),
        .dbg_reg_rdy(dbg_reg_rdy),
        .\dbg_reg_wdata[0]_i_2_0 (\dbg_reg_wdata[0]_i_2 ),
        .\dbg_reg_wdata_reg[0] (\dbg_reg_wdata_reg[0] ),
        .\dbg_reg_wdata_reg[27] (\dbg_reg_wdata_reg[31] [27:0]),
        .dbg_reg_write(dbg_reg_write),
        .dbg_reg_write_reg(E),
        .dbg_wdata_sel_de(dbg_wdata_sel_de),
        .dbg_wdata_sel_ex(dbg_wdata_sel_ex),
        .dbg_wp_addr(dbg_wp_addr),
        .dbg_wp_pc_valid(dbg_wp_pc_valid),
        .\dp_ipsr_1to0_reg[1]_0 (\dp_ipsr_1to0[1]_i_5_n_0 ),
        .\dp_ipsr_1to0_reg[1]_1 (\dp_ipsr_1to0_reg[1] ),
        .\dp_ipsr_7to2[2]_i_2_0 (lu_ctl_ex),
        .\dp_ipsr_7to2_reg[2]_0 (\dp_ipsr_7to2_reg[2] ),
        .\dp_ipsr_7to2_reg[3]_0 (\dp_ipsr_7to2[3]_i_3_n_0 ),
        .\dp_ipsr_7to2_reg[3]_1 (\dp_ipsr_7to2_reg[3] ),
        .\dp_ipsr_7to2_reg[4]_0 (\dp_ipsr_7to2_reg[4] ),
        .\dp_ipsr_7to2_reg[4]_1 (\dp_ipsr_7to2_reg[4]_0 ),
        .\dp_ipsr_7to2_reg[4]_2 (\dp_ipsr_7to2_reg[4]_1 ),
        .\dp_ipsr_7to2_reg[4]_3 (\dp_ipsr_7to2[4]_i_3_n_0 ),
        .\dp_ipsr_7to2_reg[4]_4 (\dp_ipsr_7to2_reg[4]_2 ),
        .\dp_ipsr_7to2_reg[5]_0 (\dp_ipsr_7to2_reg[5] ),
        .\dp_ipsr_7to2_reg[5]_1 (\dp_ipsr_7to2[5]_i_3_n_0 ),
        .\dp_ipsr_7to2_reg[5]_2 (\dp_ipsr_7to2_reg[5]_0 ),
        .\dp_ipsr_7to2_reg[6]_0 (\dp_ipsr_7to2_reg[6] ),
        .\dp_ipsr_7to2_reg[6]_1 (rf0_mux_ctl_ex[0]),
        .\dp_ipsr_7to2_reg[6]_2 (rf0_mux_ctl_ex[1]),
        .\dp_ipsr_7to2_reg[6]_3 (\dp_ipsr_7to2_reg[6]_0 ),
        .\dp_ipsr_7to2_reg[7]_0 (\dp_ipsr_7to2_reg[7] ),
        .\dp_ipsr_7to2_reg[7]_1 (\dp_ipsr_7to2_reg[7]_0 ),
        .\dp_ipsr_7to2_reg[7]_2 (\dp_ipsr_7to2_reg[7]_1 ),
        .\dp_ipsr_7to2_reg[7]_3 (\dp_ipsr_7to2_reg[7]_2 ),
        .dp_tbit_reg_reg_0(tbit),
        .dreq_rd_ex(dreq_rd_ex),
        .dreq_rd_ex_reg(dreq_rd_ex_i_2_n_0),
        .dreq_rd_ex_reg_0(ldm_pop_ex_i_2_n_0),
        .dreq_rd_ex_reg_1(load_ex_i_2_n_0),
        .dreq_wr_ex_reg(stm_push_ex_i_2_n_0),
        .excpt_isb_de(excpt_isb_de),
        .excpt_isb_de_reg_0(excpt_isb_de_reg),
        .excpt_ret_de_reg(excpt_ret_de_reg_0),
        .excpt_ret_de_reg_0(excpt_ret_de_i_3_n_0),
        .excpt_ret_fe(excpt_ret_fe),
        .\excpt_state[2]_i_2_0 (\excpt_state[2]_i_2 ),
        .\excpt_state_reg[0]_0 (\excpt_state_reg[0] ),
        .\excpt_state_reg[0]_1 (u_excpt_n_174),
        .\excpt_state_reg[0]_2 (\excpt_state_reg[0]_0 ),
        .\excpt_state_reg[1]_0 (Q),
        .\excpt_state_reg[1]_1 (\excpt_state_reg[1] ),
        .\excpt_state_reg[4]_0 (\excpt_state_reg[4] ),
        .\excpt_state_reg[4]_1 (\excpt_state_reg[4]_0 ),
        .excpt_up_ipsr_ex_reg_0(excpt_up_ipsr_ex_reg),
        .excpt_zero_a_de(excpt_zero_a_de),
        .fetch_internal_reg(fetch_internal_reg),
        .fetch_phase(fetch_phase),
        .first32_de(first32_de),
        .first32_ex_reg(u_excpt_n_21),
        .first32_ex_reg_0(u_excpt_n_23),
        .first32_ex_reg_1(u_excpt_n_229),
        .first32_ex_reg_2(first32_ex_i_2_n_0),
        .first32_ex_reg_3(first32_ex_i_3_n_0),
        .first_ex_phase(first_ex_phase),
        .first_ex_phase_reg(first_ex_phase_reg_0),
        .first_ex_phase_reg_0(first_ex_phase_reg_1),
        .force_hf_reg_0(force_hf_reg),
        .force_hf_reg_1(force_hf_reg_0),
        .fptr_align(fptr_align),
        .fptr_align_reg_0(fptr_align_reg),
        .fptr_wdata(fptr_wdata),
        .hdf_actv(hdf_actv),
        .held_fault0(held_fault0),
        .held_fault1(held_fault1),
        .held_fault1_reg(held_fault1_reg_0),
        .hi_pre_fetch_addr_reg(hi_pre_fetch_addr_reg),
        .\hold_reg2_reg[0] (pc_mux_ctl_ex),
        .\hold_reg2_reg[0]_0 (\hold_reg2_reg[0] ),
        .\hold_reg2_reg[10] (\hold_reg2_reg[10] ),
        .\hold_reg2_reg[11] (\hold_reg2_reg[11] ),
        .\hold_reg2_reg[12] (\hold_reg2_reg[12] ),
        .\hold_reg2_reg[13] (\hold_reg2_reg[13] ),
        .\hold_reg2_reg[14] (\hold_reg2_reg[14] ),
        .\hold_reg2_reg[15] (\hold_reg2_reg[15] ),
        .\hold_reg2_reg[16] (\hold_reg2_reg[16] ),
        .\hold_reg2_reg[17] (\hold_reg2_reg[17] ),
        .\hold_reg2_reg[18] (\hold_reg2_reg[18] ),
        .\hold_reg2_reg[19] (\hold_reg2_reg[19] ),
        .\hold_reg2_reg[1] (\hold_reg2_reg[1] ),
        .\hold_reg2_reg[20] (\hold_reg2_reg[20] ),
        .\hold_reg2_reg[21] (\hold_reg2_reg[21] ),
        .\hold_reg2_reg[22] (\hold_reg2_reg[22] ),
        .\hold_reg2_reg[23] (\hold_reg2_reg[23] ),
        .\hold_reg2_reg[24] (\hold_reg2_reg[24] ),
        .\hold_reg2_reg[25] (\hold_reg2_reg[25] ),
        .\hold_reg2_reg[26] (\hold_reg2_reg[26] ),
        .\hold_reg2_reg[27] (\hold_reg2_reg[27] ),
        .\hold_reg2_reg[28] (\hold_reg2_reg[28] ),
        .\hold_reg2_reg[29] (\hold_reg2_reg[29] ),
        .\hold_reg2_reg[2] (\hold_reg2_reg[2] ),
        .\hold_reg2_reg[30] (\hold_reg2_reg[30] ),
        .\hold_reg2_reg[31] (pre_pc_mux_ctl_ex[0]),
        .\hold_reg2_reg[31]_0 ({\pc_ex_reg[31]_0 ,pc_ex}),
        .\hold_reg2_reg[31]_1 (pc_de),
        .\hold_reg2_reg[31]_2 (\pc_de_reg[31]_0 ),
        .\hold_reg2_reg[31]_3 (\hold_reg2_reg[31] ),
        .\hold_reg2_reg[3] (\hold_reg2_reg[3] ),
        .\hold_reg2_reg[4] (\hold_reg2_reg[4] ),
        .\hold_reg2_reg[5] (\hold_reg2_reg[5] ),
        .\hold_reg2_reg[6] (\hold_reg2_reg[6] ),
        .\hold_reg2_reg[7] (\hold_reg2_reg[7] ),
        .\hold_reg2_reg[8] (\hold_reg2_reg[8] ),
        .\hold_reg2_reg[9] (\hold_reg2_reg[9] ),
        .i_dbg_halt_ack_reg_0(i_dbg_halt_ack_reg),
        .i_dbg_halt_ack_reg_1(i_dbg_halt_ack_reg_0),
        .i_dbg_instr_v_ex_reg_0(i_dbg_instr_v_ex_reg),
        .i_dbg_wdata_sel_de_reg_0(nxt_wdata_mux_ctl_ex),
        .i_dbg_wdata_sel_de_reg_1(i_dbg_wdata_sel_de_reg),
        .\i_mcode_dec_reg[0]_0 (excpt_ret_de),
        .\i_mcode_dec_reg[1]_0 (\i_mcode_dec_reg[1] ),
        .i_nvic_excpt_svc_valid_reg_0(i_nvic_excpt_svc_valid_reg),
        .\i_pend_state_reg[1] (\i_pend_state_reg[1] ),
        .\i_pend_state_reg[1]_0 (\i_pend_state_reg[1]_0 ),
        .\i_pend_state_reg[2] (\i_pend_state_reg[2] ),
        .\i_pend_state_reg[36] (\i_pend_state_reg[36] ),
        .\i_pend_state_reg[36]_0 (\i_pend_state_reg[36]_0 ),
        .\i_pend_state_reg[36]_1 (\i_pend_state_reg[36]_1 ),
        .\i_pend_state_reg[36]_2 (\i_pend_state_reg[36]_2 ),
        .ifetch_reg(ifetch_i_2_n_0),
        .ifetch_reg_0(u_decode_n_14),
        .ifetch_reg_1(u_decode_n_13),
        .\imm_held[10]_i_2_0 ({cc_inv_z,p_1_in18_in,p_0_in,\cond_ex_reg_n_0_[0] }),
        .\instr_de_reg[0] (\instr_de_reg[0]_0 ),
        .\instr_de_reg[10] (u_excpt_n_225),
        .\instr_de_reg[10]_0 (u_excpt_n_235),
        .\instr_de_reg[11] (u_excpt_n_228),
        .\instr_de_reg[12] (u_excpt_n_226),
        .\instr_de_reg[13] (u_excpt_n_230),
        .\instr_de_reg[14] (u_excpt_n_200),
        .\instr_de_reg[15] ({rptr_a_de[3],u_excpt_n_34}),
        .\instr_de_reg[15]_0 (held_instr1),
        .\instr_de_reg[15]_1 (held_instr0),
        .\instr_de_reg[15]_2 (\held_instr0_reg[15]_0 ),
        .\instr_de_reg[1] (u_excpt_n_222),
        .\instr_de_reg[1]_0 (u_excpt_n_227),
        .\instr_de_reg[1]_1 (\instr_de_reg[1]_0 ),
        .\instr_de_reg[3] (\instr_de_reg[3]_0 ),
        .\instr_de_reg[5] (u_excpt_n_231),
        .\instr_de_reg[7] (u_excpt_n_238),
        .\instr_de_reg[7]_0 (\instr_de_reg[7]_0 ),
        .instr_faulted_reg_0(instr_faulted_reg),
        .instr_faulted_reg_1(instr_faulted_reg_0),
        .instr_faulted_reg_2(RESET_INTERCONNECT),
        .int_actv(int_actv),
        .int_fault_ex(int_fault_ex),
        .int_fault_ex_reg_0(u_decode_n_12),
        .inter_tbit_reg_reg_0(branch_ex_reg_0),
        .invert_b_ex2(invert_b_ex2),
        .invert_b_ex2_reg(use_r_list_ex_i_2_n_0),
        .invert_b_ex2_reg_0(invert_b_ex2_i_3_n_0),
        .invert_b_ex2_reg_1(force_c_in_ex_i_3_n_0),
        .ireq_ldpc(ireq_ldpc),
        .last_uncond_phase_ex_i_3_0(count),
        .last_uncond_phase_ex_reg(u_excpt_n_25),
        .last_uncond_phase_ex_reg_0({last_uncond_phase_ex_reg_1[3],last_uncond_phase_ex_reg_1[1]}),
        .last_uncond_phase_ex_reg_1(u_excpt_n_223),
        .last_uncond_phase_ex_reg_2(u_excpt_n_224),
        .last_uncond_phase_ex_reg_3(last_uncond_phase_ex_reg_2[1]),
        .last_uncond_phase_ex_reg_4(u_decode_n_20),
        .last_uncond_phase_ex_reg_5(u_decode_n_22),
        .last_uncond_phase_ex_reg_6(i_nxt_mul_last_phase_ex_reg_n_0),
        .\latched_excpt_num_reg[5]_0 (\latched_excpt_num_reg[5] ),
        .ld_slow_de(ld_slow_de),
        .ldm_base(ldm_base),
        .ldm_base_load(ldm_base_load),
        .ldm_base_loaded(ldm_base_loaded),
        .ldm_pop_ex(ldm_pop_ex),
        .load_xpsr_ex_reg_0(load_xpsr_ex),
        .load_xpsr_ex_reg_1(load_xpsr_ex_reg),
        .locked_up_reg_0(locked_up_reg),
        .locked_up_reg_1(locked_up_reg_0),
        .lsm_last_a_phase_ex(lsm_last_a_phase_ex),
        .lsm_last_d_phase_ex(lsm_last_d_phase_ex),
        .mask_sp_ex_reg_0(mask_sp_ex_reg),
        .\mem_held_addr[3]_i_8_0 (au_a_use_pc_ex),
        .\mem_held_addr[3]_i_8_1 (zero_a_ex),
        .\mem_held_addr_reg[1] (\mem_held_addr_reg[1] ),
        .micro_code_de(micro_code_de),
        .micro_code_de_reg_0(u_excpt_n_176),
        .micro_code_de_reg_1(nxt_reg_sel[3]),
        .micro_code_de_reg_2(w_enable_ex),
        .micro_code_fe_reg_0(micro_code_fe),
        .micro_code_fe_reg_1(nxt_instr_de),
        .mode_reg_0(mode),
        .msr_de(msr_de),
        .msr_ex(msr_ex),
        .msr_ex_reg(u_decode_n_1),
        .mul_de(mul_de),
        .mul_ex_reg(mul_ex_i_2_n_0),
        .mult_out(mult_out[11:0]),
        .n_flag(n_flag),
        .nmi_actv(nmi_actv),
        .nvic_excpt_clr_actv(nvic_excpt_clr_actv),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_excpt_taken_reg_0(nvic_excpt_taken_reg),
        .nvic_lockup(nvic_lockup),
        .nvic_primask(nvic_primask),
        .nxt_dbg_halt_ack(nxt_dbg_halt_ack),
        .nxt_dbg_restarted(nxt_dbg_restarted),
        .nxt_dreq_rd_ex(nxt_dreq_rd_ex),
        .nxt_dreq_wr_ex(nxt_dreq_wr_ex),
        .nxt_fetch_internal(nxt_fetch_internal),
        .nxt_first_pop_pc_ex(nxt_first_pop_pc_ex),
        .nxt_ifetch(nxt_ifetch),
        .nxt_instr_faulted(nxt_instr_faulted),
        .nxt_int_rack(nxt_int_rack),
        .nxt_invert_b_ex(nxt_invert_b_ex),
        .nxt_invert_b_ex2(nxt_invert_b_ex2),
        .nxt_irack(nxt_irack),
        .nxt_last_uncond_phase_ex(nxt_last_uncond_phase_ex),
        .nxt_ldm_base(nxt_ldm_base),
        .nxt_pf_fault_de(nxt_pf_fault_de),
        .nxt_vcatch(nxt_vcatch),
        .nxt_w_phase_ex(nxt_w_phase_ex),
        .nxt_z_flag_mux(nxt_z_flag_mux),
        .p_0_in18_in(p_0_in18_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in2_in(p_1_in2_in[27:0]),
        .p_8_in(p_8_in),
        .\pc_reg[2] (\pc_reg[2] ),
        .\pc_reg[30] (\pc_reg[30] ),
        .\pc_reg[31] (\pc_reg[31] ),
        .\pc_reg[31]_0 (\pc_reg[31]_0 ),
        .\pc_reg[3] (\pc_reg[3] ),
        .pf_fault_de(pf_fault_de),
        .pf_fault_fe(pf_fault_fe),
        .pop_pc_de(pop_pc_de),
        .pop_pc_ex(pop_pc_ex),
        .pop_pc_ex_reg(pop_pc_ex_i_2_n_0),
        .\pre_msk_emit_wp_q[0]_i_2 (emit_wp2_carry__1_i_6[1:0]),
        .\pre_msk_emit_wp_q[0]_i_5_0 (\pre_msk_emit_wp_q[0]_i_5 ),
        .\pre_pc_mux_ctl_ex_reg[1] (\pre_pc_mux_ctl_ex[1]_i_2_n_0 ),
        .\pre_pc_mux_ctl_ex_reg[1]_0 (br_lr_ex_i_2_n_0),
        .pre_update_n_ex_reg(shift_ex_i_2_n_0),
        .pre_update_n_ex_reg_0(pre_update_n_ex_i_2_n_0),
        .pre_update_n_ex_reg_1(pre_update_n_ex_i_3_n_0),
        .pre_update_n_ex_reg_2(\rf_mux_ctl_ex[2]_i_4_n_0 ),
        .push_ex_reg(push_ex_i_2_n_0),
        .\r_int_actv_lvl_reg[0] (\r_int_actv_lvl_reg[0] ),
        .\r_int_actv_lvl_reg[0]_0 (\r_int_actv_lvl_reg[0]_0 ),
        .\r_int_actv_lvl_reg[1] (\r_int_actv_lvl_reg[1] ),
        .\r_int_actv_lvl_reg[1]_0 (\r_int_actv_lvl_reg[1]_0 ),
        .\r_int_actv_lvl_reg[1]_1 (\r_int_actv_lvl_reg[1]_1 ),
        .\r_int_actv_lvl_reg[1]_2 (\r_int_actv_lvl_reg[1]_2 ),
        .\read_addr_reg[0] (\read_addr[1]_i_4_n_0 ),
        .\read_addr_reg[1] ({\read_addr_reg_n_0_[1] ,\read_addr_reg_n_0_[0] }),
        .\reg_file_a_reg[0][0] (wptr_ex[1]),
        .\reg_file_a_reg[0][0]_0 ({wptr_ex[3:2],wptr_ex[0]}),
        .\reg_file_a_reg[0][10] (\reg_file_a[15][10]_i_3_n_0 ),
        .\reg_file_a_reg[0][10]_0 (\reg_file_a[15][10]_i_4_n_0 ),
        .\reg_file_a_reg[0][10]_1 (\reg_file_a_reg[0][10] ),
        .\reg_file_a_reg[0][11] (\reg_file_a[15][11]_i_3_n_0 ),
        .\reg_file_a_reg[0][11]_0 (\reg_file_a[15][11]_i_4_n_0 ),
        .\reg_file_a_reg[0][11]_1 (\reg_file_a_reg[0][11] ),
        .\reg_file_a_reg[0][12] (\reg_file_a[15][12]_i_3_n_0 ),
        .\reg_file_a_reg[0][12]_0 (\reg_file_a[15][12]_i_4_n_0 ),
        .\reg_file_a_reg[0][12]_1 (\reg_file_a_reg[0][12] ),
        .\reg_file_a_reg[0][13] (\reg_file_a[15][13]_i_3_n_0 ),
        .\reg_file_a_reg[0][13]_0 (\reg_file_a[15][13]_i_4_n_0 ),
        .\reg_file_a_reg[0][13]_1 (\reg_file_a_reg[0][13] ),
        .\reg_file_a_reg[0][14] (\reg_file_a[15][14]_i_3_n_0 ),
        .\reg_file_a_reg[0][14]_0 (\reg_file_a[15][14]_i_4_n_0 ),
        .\reg_file_a_reg[0][14]_1 (\reg_file_a_reg[0][14] ),
        .\reg_file_a_reg[0][15] (\reg_file_a_reg[0][15] ),
        .\reg_file_a_reg[0][15]_0 (\reg_file_a[15][15]_i_3_n_0 ),
        .\reg_file_a_reg[0][15]_1 (\reg_file_a[15][15]_i_4_n_0 ),
        .\reg_file_a_reg[0][15]_2 (\reg_file_a_reg[0][15]_0 ),
        .\reg_file_a_reg[0][16] (\reg_file_a_reg[0][16] ),
        .\reg_file_a_reg[0][16]_0 (\reg_file_a[15][16]_i_4_n_0 ),
        .\reg_file_a_reg[0][16]_1 (\reg_file_a_reg[0][16]_0 ),
        .\reg_file_a_reg[0][17] (\reg_file_a_reg[0][17] ),
        .\reg_file_a_reg[0][17]_0 (\reg_file_a[15][17]_i_4_n_0 ),
        .\reg_file_a_reg[0][17]_1 (\reg_file_a_reg[0][17]_0 ),
        .\reg_file_a_reg[0][18] (\reg_file_a_reg[0][18] ),
        .\reg_file_a_reg[0][18]_0 (\reg_file_a[15][18]_i_4_n_0 ),
        .\reg_file_a_reg[0][18]_1 (\reg_file_a_reg[0][18]_0 ),
        .\reg_file_a_reg[0][19] (\reg_file_a_reg[0][19] ),
        .\reg_file_a_reg[0][19]_0 (\reg_file_a[15][19]_i_4_n_0 ),
        .\reg_file_a_reg[0][19]_1 (\reg_file_a_reg[0][19]_0 ),
        .\reg_file_a_reg[0][20] (\reg_file_a_reg[0][20] ),
        .\reg_file_a_reg[0][20]_0 (\reg_file_a[15][20]_i_4_n_0 ),
        .\reg_file_a_reg[0][20]_1 (\reg_file_a_reg[0][20]_0 ),
        .\reg_file_a_reg[0][21] (\reg_file_a_reg[0][21] ),
        .\reg_file_a_reg[0][21]_0 (\reg_file_a[15][21]_i_4_n_0 ),
        .\reg_file_a_reg[0][21]_1 (\reg_file_a_reg[0][21]_0 ),
        .\reg_file_a_reg[0][22] (\reg_file_a_reg[0][22] ),
        .\reg_file_a_reg[0][22]_0 (\reg_file_a[15][22]_i_4_n_0 ),
        .\reg_file_a_reg[0][22]_1 (\reg_file_a_reg[0][22]_0 ),
        .\reg_file_a_reg[0][23] (\reg_file_a_reg[0][23] ),
        .\reg_file_a_reg[0][23]_0 (\reg_file_a[15][23]_i_4_n_0 ),
        .\reg_file_a_reg[0][23]_1 (\reg_file_a_reg[0][23]_0 ),
        .\reg_file_a_reg[0][24] (rf1_mux_ctl_ex),
        .\reg_file_a_reg[0][24]_0 (\reg_file_a_reg[0][24] ),
        .\reg_file_a_reg[0][24]_1 (\reg_file_a[15][24]_i_4_n_0 ),
        .\reg_file_a_reg[0][24]_2 (\reg_file_a_reg[0][24]_0 ),
        .\reg_file_a_reg[0][25] (\reg_file_a_reg[0][25] ),
        .\reg_file_a_reg[0][25]_0 (\reg_file_a[15][25]_i_4_n_0 ),
        .\reg_file_a_reg[0][25]_1 (\reg_file_a_reg[0][25]_0 ),
        .\reg_file_a_reg[0][26] (\reg_file_a_reg[0][26] ),
        .\reg_file_a_reg[0][26]_0 (\reg_file_a[15][26]_i_4_n_0 ),
        .\reg_file_a_reg[0][26]_1 (\reg_file_a_reg[0][26]_0 ),
        .\reg_file_a_reg[0][27] (\imm_ex_reg[29]_0 ),
        .\reg_file_a_reg[0][27]_0 (\reg_file_a_reg[0][31] [27:0]),
        .\reg_file_a_reg[0][27]_1 (\reg_file_a_reg[0][27] ),
        .\reg_file_a_reg[0][27]_2 (\reg_file_a[15][27]_i_4_n_0 ),
        .\reg_file_a_reg[0][27]_3 (\reg_file_a_reg[0][27]_0 ),
        .\reg_file_a_reg[0][8] (\reg_file_a[15][8]_i_3_n_0 ),
        .\reg_file_a_reg[0][8]_0 (\reg_file_a[15][8]_i_4_n_0 ),
        .\reg_file_a_reg[0][8]_1 (\reg_file_a_reg[0][8] ),
        .\reg_file_a_reg[0][9] (\reg_file_a[15][9]_i_3_n_0 ),
        .\reg_file_a_reg[0][9]_0 (\reg_file_a[15][9]_i_4_n_0 ),
        .\reg_file_a_reg[0][9]_1 (\reg_file_a_reg[0][9] ),
        .\reg_sel_reg[3] (nxt_reg_sel[2]),
        .\reg_sel_reg[3]_0 (\r_list_first[8]_i_2_n_0 ),
        .reset_code_reg_0(u_excpt_n_233),
        .\rf0_mux_ctl_ex_reg[0] (\rf0_mux_ctl_ex[0]_i_2_n_0 ),
        .\rf0_mux_ctl_ex_reg[0]_0 (\rf_mux_ctl_ex[2]_i_8_n_0 ),
        .rf_wdata(rf_wdata[27:0]),
        .rptr_a_ex({rptr_a_ex[3],rptr_a_ex[1]}),
        .\rptr_a_ex2_reg[1] (\rptr_a_ex2[1]_i_3_n_0 ),
        .\rptr_a_ex2_reg[3] (\rptr_a_ex2[3]_i_3_n_0 ),
        .\rptr_a_ex_reg[3] ({rptr_a_ex2[3],rptr_a_ex2[1]}),
        .\rptr_b_ex2_reg[1] (\rptr_b_ex2[2]_i_3_n_0 ),
        .\rptr_b_ex_reg[1] (rptr_b_ex[1]),
        .\rptr_b_ex_reg[1]_0 (\rptr_b_ex[1]_i_2_n_0 ),
        .\rptr_b_ex_reg[1]_1 (\rptr_b_ex2[1]_i_4_n_0 ),
        .\rptr_b_ex_reg[1]_2 (u_decode_n_56),
        .rst_fptr_align_ex(rst_fptr_align_ex),
        .sbit_de(sbit_de),
        .sbit_ex_reg(sbit_ex_i_2_n_0),
        .second32_ex(second32_ex),
        .second32_ex_reg(first32_ex_reg_0),
        .second_ex_phase(second_ex_phase),
        .seq_fetch_addr(seq_fetch_addr),
        .shift_de(shift_de),
        .stm_push_de(stm_push_de),
        .stm_push_ex(stm_push_ex),
        .store_de(store_de),
        .store_ex_reg(dreq_wr_ex_i_2_n_0),
        .svc_lvl_0(svc_lvl_0),
        .tbit_de(tbit_de),
        .tbit_ex(tbit_ex),
        .tbit_ex_reg(tbit_ex_i_2_n_0),
        .three_phase_ex(three_phase_ex),
        .two_phase_ex(two_phase_ex),
        .update_c(update_c),
        .update_n(update_n),
        .update_v(update_v),
        .use_control_ex(use_control_ex),
        .use_dp_tbit_reg_0(use_dp_tbit_reg),
        .use_dp_tbit_reg_1(write_flags_ex),
        .use_primask_ex(use_primask_ex),
        .v_flag(v_flag),
        .w_phase_ex(w_phase_ex),
        .w_phase_ex_reg(last_uncond_phase_ex_i_4_n_0),
        .w_phase_ex_reg_0(w_phase_ex_i_2_n_0),
        .w_phase_ex_reg_1(u_decode_n_51),
        .w_phase_ex_reg_2(w_phase_ex_i_4_n_0),
        .w_phase_ex_reg_3(w_phase_ex_i_5_n_0),
        .\wdata[1]_i_2_0 ({xpsr_m_ctl_ex[2],xpsr_m_ctl_ex[0]}),
        .\wdata[24]_i_3_0 (u_decode_n_58),
        .\wdata_mux_ctl_ex_reg[0] (\wdata_mux_ctl_ex[0]_i_2_n_0 ),
        .\wdata_mux_ctl_ex_reg[1] (last_uncond_phase_ex_reg_0),
        .\wdata_mux_ctl_ex_reg[1]_0 (u_decode_n_54),
        .\wdata_reg[23] (ls_half_ex),
        .\wdata_reg[23]_0 (\wdata_mux_ctl_ex_reg[0]_0 ),
        .\wdata_reg[24] (\wdata_reg[24] ),
        .\wdata_reg[24]_0 (wdata_mux_ctl_ex),
        .\wdata_reg[25] (\wdata_reg[25] ),
        .\wdata_reg[26] (\wdata_reg[26] ),
        .\wdata_reg[27] (\wdata_reg[31] [27:0]),
        .\wdata_reg[27]_0 (\wdata_reg[31]_0 [27:0]),
        .\wdata_reg[27]_1 (\wdata_reg[27] ),
        .\wdata_reg[5] (u_decode_n_61),
        .\wdata_reg[5]_0 (\wdata[31]_i_5_n_0 ),
        .\wptr_decoded[3]_i_2 (\wptr_decoded[3]_i_4_n_0 ),
        .\wptr_decoded_reg[1] (\wptr_decoded[1]_i_5_n_0 ),
        .\wptr_decoded_reg[1]_0 (\wptr_decoded[1]_i_6_n_0 ),
        .\wptr_decoded_reg[1]_1 (\wptr_decoded[2]_i_3_n_0 ),
        .\wptr_ex_reg[0] (\wptr_ex_reg[0]_0 ),
        .\wptr_ex_reg[1] (\wptr_ex_reg[1]_0 ),
        .\wptr_ex_reg[1]_0 (\wptr_ex_reg[1]_1 ),
        .\wptr_ex_reg[1]_1 (\wptr_ex_reg[1]_2 ),
        .\wptr_ex_reg[1]_2 (\wptr_ex_reg[1]_3 ),
        .\wptr_ex_reg[1]_3 (\wptr_ex_reg[1]_4 ),
        .\wptr_ex_reg[1]_4 (\wptr_ex_reg[1]_5 ),
        .\wptr_ex_reg[1]_5 (\wptr_ex_reg[1]_6 ),
        .\wptr_ex_reg[1]_6 (\wptr_ex_reg[1]_7 ),
        .\wptr_ex_reg[1]_7 (\wptr_ex_reg[1]_8 ),
        .\wptr_ex_reg[2] (\wptr_ex_reg[2]_0 ),
        .\wptr_ex_reg[2]_0 (\wptr_ex_reg[2]_1 ),
        .\wptr_ex_reg[2]_1 (\wptr_ex_reg[2]_2 ),
        .\wptr_ex_reg[3] (\wptr_ex_reg[3]_0 ),
        .\wptr_ex_reg[3]_0 (\wptr_ex_reg[3]_1 ),
        .\wptr_ex_reg[3]_1 (\wptr_ex_reg[3]_2 ),
        .\write_addr_reg[0] (held_instr10),
        .\write_addr_reg[0]_0 (held_instr00),
        .\write_addr_reg[1] (\read_addr[1]_i_2_n_0 ),
        .\write_addr_reg[1]_0 ({\write_addr_reg_n_0_[1] ,\write_addr_reg_n_0_[0] }),
        .write_sp(write_sp),
        .z_flag(z_flag),
        .z_flag_mux_i_6_0(\dbg_reg_wdata[0]_i_4_n_0 ),
        .z_flag_mux_reg(z_flag_mux_reg),
        .z_flag_mux_reg_0(z_flag_mux_i_3_n_0),
        .z_flag_mux_reg_1(z_flag_mux_i_4_n_0),
        .z_flag_mux_reg_2(z_flag_mux_i_5_n_0),
        .z_flag_mux_reg_3(z_flag_mux_i_7_n_0),
        .z_flag_mux_reg_4(\dp_ipsr_7to2[7]_i_3_n_0 ),
        .z_flag_mux_reg_5(\dp_ipsr_7to2[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3330111033300000)) 
    u_fault_ex_i_1
       (.I0(ls_half_ex),
        .I1(ls_byte_ex),
        .I2(dreq_wr_ex_reg_0),
        .I3(dreq_rd_ex),
        .I4(O[0]),
        .I5(O[1]),
        .O(ls_half_ex_reg_1));
  LUT6 #(
    .INIT(64'h4444444444400000)) 
    use_c_flag_ex_i_1
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(use_c_flag_ex_i_2_n_0),
        .I2(\instr_de_reg_n_0_[7] ),
        .I3(p_25_in),
        .I4(use_c_flag_ex_i_3_n_0),
        .I5(use_c_flag_ex_i_4_n_0),
        .O(use_c_flag_de));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h1)) 
    use_c_flag_ex_i_2
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[15] ),
        .O(use_c_flag_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    use_c_flag_ex_i_3
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .O(use_c_flag_ex_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h15)) 
    use_c_flag_ex_i_4
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .O(use_c_flag_ex_i_4_n_0));
  FDCE use_c_flag_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(use_c_flag_ex_reg_0),
        .D(use_c_flag_de),
        .Q(use_c_flag_ex));
  LUT5 #(
    .INIT(32'h04000000)) 
    use_control_ex_i_1
       (.I0(rptr_b2_de[0]),
        .I1(cps_data),
        .I2(rptr_b2_de[1]),
        .I3(u_decode_n_57),
        .I4(rptr_b2_de[2]),
        .O(use_control_ex_i_1_n_0));
  FDCE use_control_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(use_control_ex_i_1_n_0),
        .Q(use_control_ex));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    use_flags_ex_i_1
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(\instr_de_reg_n_0_[3] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(rptr_b2_de[2]),
        .I5(cps_data),
        .O(use_flags));
  FDCE use_flags_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(use_flags),
        .Q(use_flags_ex));
  LUT2 #(
    .INIT(4'hB)) 
    use_imm_ex_i_1
       (.I0(use_r_list),
        .I1(\imm_ex[8]_i_3_n_0 ),
        .O(use_imm_ex0));
  FDPE use_imm_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .D(use_imm_ex0),
        .PRE(mask_sp_ex_reg),
        .Q(use_imm_ex));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    use_primask_ex_i_1
       (.I0(rptr_b2_de[0]),
        .I1(cps_data),
        .I2(rptr_b2_de[1]),
        .I3(u_decode_n_57),
        .I4(rptr_b2_de[2]),
        .O(use_primask));
  FDCE use_primask_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(RESET_INTERCONNECT),
        .D(use_primask),
        .Q(use_primask_ex));
  LUT6 #(
    .INIT(64'h0111011101110101)) 
    use_r_list_ex_i_1
       (.I0(use_r_list_ex_i_2_n_0),
        .I1(u_excpt_n_229),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[11] ),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(use_r_list));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    use_r_list_ex_i_2
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .O(use_r_list_ex_i_2_n_0));
  FDCE use_r_list_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(use_r_list),
        .Q(use_r_list_ex));
  LUT5 #(
    .INIT(32'h24FF2400)) 
    v_flag_au_i_1
       (.I0(\biu_addr_31_29_reg_reg[31] [23]),
        .I1(invert_b_ex_reg_0[12]),
        .I2(v_flag_au_reg_0),
        .I3(update_v_ex),
        .I4(v_flag_au),
        .O(v_flag_au_reg));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    v_flag_au_i_3
       (.I0(write_flags_ex),
        .I1(i_dbg_wdata_sel_de_reg),
        .I2(pre_update_v_ex),
        .O(update_v_ex));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFECCCC)) 
    w_phase_ex_i_10
       (.I0(br_lr_ex),
        .I1(i_nxt_mul_last_phase_ex_reg_n_0),
        .I2(shift_ex),
        .I3(sbit_ex),
        .I4(first_ex_phase),
        .O(w_phase_ex_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000444444C4)) 
    w_phase_ex_i_11
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(w_phase_ex_i_13_n_0),
        .O(w_phase_ex_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFF20F0)) 
    w_phase_ex_i_12
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(p_25_in),
        .I2(\instr_de_reg_n_0_[9] ),
        .I3(\instr_de_reg_n_0_[7] ),
        .I4(\instr_de_reg_n_0_[11] ),
        .O(w_phase_ex_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    w_phase_ex_i_13
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[11] ),
        .O(w_phase_ex_i_13_n_0));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    w_phase_ex_i_2
       (.I0(w_phase_ex_i_6_n_0),
        .I1(w_phase_ex_i_7_n_0),
        .I2(stm_push_ex),
        .I3(lsm_last_a_phase_ex),
        .I4(push_ex),
        .O(w_phase_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    w_phase_ex_i_4
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(w_phase_ex_i_4_n_0));
  LUT6 #(
    .INIT(64'h88B8BBBBB88B8B88)) 
    w_phase_ex_i_5
       (.I0(w_phase_ex_i_9_n_0),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[6] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(p_25_in),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(w_phase_ex_i_5_n_0));
  LUT5 #(
    .INIT(32'h00001F00)) 
    w_phase_ex_i_6
       (.I0(ldm_d_done_ex),
        .I1(lsm_last_a_phase_ex),
        .I2(pop_pc_ex),
        .I3(ldm_pop_ex),
        .I4(nxt_ldm_base_load),
        .O(w_phase_ex_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    w_phase_ex_i_7
       (.I0(second_ex_phase),
        .I1(ld_slow_ex),
        .I2(first_ex_phase),
        .I3(load_ex),
        .I4(w_phase_ex_i_10_n_0),
        .O(w_phase_ex_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABBFFFFBF)) 
    w_phase_ex_i_8
       (.I0(w_phase_ex_i_11_n_0),
        .I1(w_phase_ex_i_12_n_0),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[12] ),
        .I5(\rf_mux_ctl_ex[2]_i_8_n_0 ),
        .O(w_phase_ex_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    w_phase_ex_i_9
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[7] ),
        .I2(rptr_b2_de[0]),
        .I3(rptr_b2_de[1]),
        .I4(rptr_b2_de[2]),
        .O(w_phase_ex_i_9_n_0));
  FDPE w_phase_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .D(nxt_w_phase_ex),
        .PRE(RESET_INTERCONNECT),
        .Q(w_phase_ex));
  LUT5 #(
    .INIT(32'h0C0E0000)) 
    w_u_fault_i_1
       (.I0(O[1]),
        .I1(O[0]),
        .I2(ls_byte_ex),
        .I3(ls_half_ex),
        .I4(dreq_wr_ex_reg_0),
        .O(ls_byte_ex_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wdata[30]_i_3 
       (.I0(wdata_mux_ctl_ex[0]),
        .I1(wdata_mux_ctl_ex[1]),
        .O(\wdata_mux_ctl_ex_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[31]_i_5 
       (.I0(wdata_mux_ctl_ex[1]),
        .I1(wdata_mux_ctl_ex[0]),
        .O(\wdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5515555555555555)) 
    \wdata_mux_ctl_ex[0]_i_2 
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[10] ),
        .I3(tbit_ex_i_2_n_0),
        .I4(p_25_in),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(\wdata_mux_ctl_ex[0]_i_2_n_0 ));
  FDCE \wdata_mux_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_wdata_mux_ctl_ex[0]),
        .Q(wdata_mux_ctl_ex[0]));
  FDCE \wdata_mux_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_wdata_mux_ctl_ex[1]),
        .Q(wdata_mux_ctl_ex[1]));
  LUT6 #(
    .INIT(64'h0040004505450045)) 
    \wptr_decoded[0]_i_3 
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(rptr_b2_de[0]),
        .I4(\instr_de_reg_n_0_[11] ),
        .I5(p_25_in),
        .O(\wptr_decoded[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF155F553333F5533)) 
    \wptr_decoded[0]_i_4 
       (.I0(p_25_in),
        .I1(rptr_b2_de[0]),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[15] ),
        .O(\wptr_decoded[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \wptr_decoded[1]_i_2 
       (.I0(\instr_de_reg_n_0_[5] ),
        .I1(cps_data),
        .I2(\wptr_decoded[1]_i_4_n_0 ),
        .I3(\instr_de_reg_n_0_[3] ),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(\wptr_decoded[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wptr_decoded[1]_i_4 
       (.I0(rptr_b2_de[1]),
        .I1(rptr_b2_de[2]),
        .O(\wptr_decoded[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0FA8)) 
    \wptr_decoded[1]_i_5 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .O(\wptr_decoded[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h01DD)) 
    \wptr_decoded[1]_i_6 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .O(\wptr_decoded[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hECECAAAAACACACCC)) 
    \wptr_decoded[2]_i_2 
       (.I0(\instr_de_reg_n_0_[10] ),
        .I1(rptr_b2_de[2]),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .I5(\instr_de_reg_n_0_[13] ),
        .O(\wptr_decoded[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h5FFB)) 
    \wptr_decoded[2]_i_3 
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .O(\wptr_decoded[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hBBFABB0A)) 
    \wptr_decoded[2]_i_4 
       (.I0(rptr_b2_de[2]),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[11] ),
        .I3(\instr_de_reg_n_0_[12] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .O(\wptr_decoded[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h3404F4C4)) 
    \wptr_decoded[3]_i_4 
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[11] ),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[9] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .O(\wptr_decoded[3]_i_4_n_0 ));
  FDCE \wptr_decoded_reg[0] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(wptr_de[0]),
        .Q(wptr_decoded[0]));
  FDCE \wptr_decoded_reg[1] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(wptr_de[1]),
        .Q(wptr_decoded[1]));
  FDCE \wptr_decoded_reg[2] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(wptr_de[2]),
        .Q(wptr_decoded[2]));
  FDCE \wptr_decoded_reg[3] 
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(nxt_wptr_decoded),
        .Q(wptr_decoded[3]));
  LUT6 #(
    .INIT(64'h0000000055450040)) 
    \wptr_ex[0]_i_3 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(reg_sel[0]),
        .I2(ldm_pop_ex),
        .I3(lsm_last_d_phase_ex),
        .I4(wptr_decoded[0]),
        .I5(br_lr_ex),
        .O(\wptr_ex[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wptr_ex[1]_i_2 
       (.I0(ldm_pop_ex),
        .I1(lsm_last_d_phase_ex),
        .O(\wptr_ex[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \wptr_ex[2]_i_2 
       (.I0(br_lr_ex),
        .I1(wptr_decoded[2]),
        .I2(lsm_last_d_phase_ex),
        .I3(ldm_pop_ex),
        .I4(reg_sel[2]),
        .O(\wptr_ex[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h10111511)) 
    \wptr_ex[3]_i_2 
       (.I0(br_lr_ex),
        .I1(wptr_decoded[3]),
        .I2(lsm_last_d_phase_ex),
        .I3(ldm_pop_ex),
        .I4(reg_sel[3]),
        .O(\wptr_ex[3]_i_2_n_0 ));
  FDPE \wptr_ex_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_wptr_ex[0]),
        .PRE(RESET_INTERCONNECT),
        .Q(wptr_ex[0]));
  FDCE \wptr_ex_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(use_c_flag_ex_reg_0),
        .D(u_decode_n_31),
        .Q(wptr_ex[1]));
  FDPE \wptr_ex_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_wptr_ex[2]),
        .PRE(RESET_INTERCONNECT),
        .Q(wptr_ex[2]));
  FDPE \wptr_ex_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_wptr_ex[3]),
        .PRE(RESET_INTERCONNECT),
        .Q(wptr_ex[3]));
  FDCE \write_addr_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_write_addr[0]),
        .Q(\write_addr_reg_n_0_[0] ));
  FDCE \write_addr_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_write_addr[1]),
        .Q(\write_addr_reg_n_0_[1] ));
  FDCE write_sp_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(nxt_write_sp),
        .Q(write_sp));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_12
       (.I0(\reg_file_a[15][8]_i_4_n_0 ),
        .I1(\reg_file_a[15][9]_i_4_n_0 ),
        .I2(\reg_file_a[15][10]_i_4_n_0 ),
        .I3(\reg_file_a[15][11]_i_4_n_0 ),
        .O(z_flag_mux_i_12_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_14
       (.I0(\reg_file_a[15][26]_i_4_n_0 ),
        .I1(\reg_file_a[15][27]_i_4_n_0 ),
        .I2(\reg_file_a[15][24]_i_4_n_0 ),
        .I3(\reg_file_a[15][25]_i_4_n_0 ),
        .O(z_flag_mux_i_14_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    z_flag_mux_i_15
       (.I0(\reg_file_a[15][30]_i_4_n_0 ),
        .I1(\reg_file_a[15][31]_i_5_n_0 ),
        .I2(\reg_file_a[15][28]_i_4_n_0 ),
        .I3(\reg_file_a[15][29]_i_4_n_0 ),
        .O(z_flag_mux_i_15_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_16
       (.I0(\reg_file_a[15][18]_i_4_n_0 ),
        .I1(\reg_file_a[15][19]_i_4_n_0 ),
        .I2(\reg_file_a[15][16]_i_4_n_0 ),
        .I3(\reg_file_a[15][17]_i_4_n_0 ),
        .O(z_flag_mux_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFF4F9FFD9D4FFF4)) 
    z_flag_mux_i_17
       (.I0(\reg_file_a[15][23]_i_2 ),
        .I1(invert_b_ex_reg_0[9]),
        .I2(lu_ctl_ex[0]),
        .I3(lu_ctl_ex[1]),
        .I4(\reg_file_a[15][22]_i_2 ),
        .I5(invert_b_ex_reg_0[8]),
        .O(z_flag_mux_i_17_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFEFF00FE)) 
    z_flag_mux_i_3
       (.I0(dtcm_sel_reg),
        .I1(\biu_addr_31_29_reg_reg[31] [20]),
        .I2(z_flag_mux_reg_0),
        .I3(rf_mux_ctl_ex),
        .I4(rf0_mux_ctl_ex[1]),
        .I5(rf0_mux_ctl_ex[0]),
        .O(z_flag_mux_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    z_flag_mux_i_4
       (.I0(rf_mux_ctl_ex),
        .I1(rf0_mux_ctl_ex[1]),
        .I2(rf0_mux_ctl_ex[0]),
        .O(z_flag_mux_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_5
       (.I0(\reg_file_a[15][13]_i_4_n_0 ),
        .I1(\reg_file_a[15][12]_i_4_n_0 ),
        .I2(\reg_file_a[15][15]_i_4_n_0 ),
        .I3(\reg_file_a[15][14]_i_4_n_0 ),
        .I4(z_flag_mux_i_12_n_0),
        .O(z_flag_mux_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    z_flag_mux_i_7
       (.I0(z_flag_mux_i_14_n_0),
        .I1(z_flag_mux_i_15_n_0),
        .I2(z_flag_mux_i_16_n_0),
        .I3(z_flag_mux_i_17_n_0),
        .I4(\reg_file_a[15][20]_i_4_n_0 ),
        .I5(\reg_file_a[15][21]_i_4_n_0 ),
        .O(z_flag_mux_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000055D55555)) 
    ze_byte_wb_i_1
       (.I0(ze_byte_wb_i_2_n_0),
        .I1(\instr_de_reg_n_0_[6] ),
        .I2(first32_ex_i_3_n_0),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(ze_byte_wb_i_3_n_0),
        .O(zext_byte));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ze_byte_wb_i_2
       (.I0(\instr_de_reg_n_0_[15] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .O(ze_byte_wb_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FAF6F6F6FEF6FEF)) 
    ze_byte_wb_i_3
       (.I0(\instr_de_reg_n_0_[11] ),
        .I1(\instr_de_reg_n_0_[14] ),
        .I2(ze_byte_wb_i_4_n_0),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[9] ),
        .I5(\instr_de_reg_n_0_[10] ),
        .O(ze_byte_wb_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ze_byte_wb_i_4
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(first32_ex_reg_0),
        .O(ze_byte_wb_i_4_n_0));
  FDCE ze_byte_wb_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(excpt_up_ipsr_ex_reg),
        .D(zext_byte),
        .Q(ze_byte_wb));
  LUT6 #(
    .INIT(64'h5555501055550010)) 
    ze_half_wb_i_1
       (.I0(first32_ex_reg_0),
        .I1(ze_half_wb_i_2_n_0),
        .I2(\instr_de_reg_n_0_[12] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(ze_half_wb_i_3_n_0),
        .I5(ze_half_wb_i_4_n_0),
        .O(ze_half_wb_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFF7DFFF)) 
    ze_half_wb_i_2
       (.I0(\instr_de_reg_n_0_[9] ),
        .I1(\instr_de_reg_n_0_[10] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[13] ),
        .I4(\instr_de_reg_n_0_[14] ),
        .O(ze_half_wb_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    ze_half_wb_i_3
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[12] ),
        .I2(\instr_de_reg_n_0_[15] ),
        .I3(\instr_de_reg_n_0_[11] ),
        .I4(\instr_de_reg_n_0_[13] ),
        .O(ze_half_wb_i_3_n_0));
  LUT6 #(
    .INIT(64'hA0AAF0A8A0AAA0A8)) 
    ze_half_wb_i_4
       (.I0(\instr_de_reg_n_0_[14] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[13] ),
        .I3(\instr_de_reg_n_0_[15] ),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[7] ),
        .O(ze_half_wb_i_4_n_0));
  FDCE ze_half_wb_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .CLR(u_excpt_n_1),
        .D(ze_half_wb_i_1_n_0),
        .Q(ze_half_wb));
  LUT6 #(
    .INIT(64'hB5B5F5B5B5B5B5B5)) 
    zero_a_ex_i_2
       (.I0(\instr_de_reg_n_0_[13] ),
        .I1(\instr_de_reg_n_0_[9] ),
        .I2(\instr_de_reg_n_0_[14] ),
        .I3(zero_a_ex_i_5_n_0),
        .I4(\instr_de_reg_n_0_[10] ),
        .I5(\instr_de_reg_n_0_[6] ),
        .O(zero_a_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    zero_a_ex_i_3
       (.I0(\instr_de_reg_n_0_[12] ),
        .I1(\instr_de_reg_n_0_[15] ),
        .I2(first32_ex_i_2_n_0),
        .I3(\instr_de_reg_n_0_[10] ),
        .I4(\instr_de_reg_n_0_[6] ),
        .I5(\instr_de_reg_n_0_[14] ),
        .O(zero_a_ex_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    zero_a_ex_i_4
       (.I0(first32_ex_reg_0),
        .I1(\instr_de_reg_n_0_[14] ),
        .O(zero_a_ex_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    zero_a_ex_i_5
       (.I0(p_25_in),
        .I1(\instr_de_reg_n_0_[7] ),
        .O(zero_a_ex_i_5_n_0));
  FDPE zero_a_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg),
        .D(zero_a_ex0),
        .PRE(mask_sp_ex_reg),
        .Q(zero_a_ex));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_ahb_mux" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_ahb_mux
   (RESET_INTERCONNECT,
    \HRDATA_reg[31]_0 ,
    DBGRESETn,
    D,
    HCLK);
  output RESET_INTERCONNECT;
  output [31:0]\HRDATA_reg[31]_0 ;
  input DBGRESETn;
  input [31:0]D;
  input HCLK;

  wire [31:0]D;
  wire DBGRESETn;
  wire HCLK;
  wire [31:0]\HRDATA_reg[31]_0 ;
  wire RESET_INTERCONNECT;

  FDCE \HRDATA_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[0]),
        .Q(\HRDATA_reg[31]_0 [0]));
  FDCE \HRDATA_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[10]),
        .Q(\HRDATA_reg[31]_0 [10]));
  FDCE \HRDATA_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[11]),
        .Q(\HRDATA_reg[31]_0 [11]));
  FDCE \HRDATA_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[12]),
        .Q(\HRDATA_reg[31]_0 [12]));
  FDCE \HRDATA_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[13]),
        .Q(\HRDATA_reg[31]_0 [13]));
  FDCE \HRDATA_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[14]),
        .Q(\HRDATA_reg[31]_0 [14]));
  FDCE \HRDATA_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[15]),
        .Q(\HRDATA_reg[31]_0 [15]));
  FDCE \HRDATA_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[16]),
        .Q(\HRDATA_reg[31]_0 [16]));
  FDCE \HRDATA_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[17]),
        .Q(\HRDATA_reg[31]_0 [17]));
  FDCE \HRDATA_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[18]),
        .Q(\HRDATA_reg[31]_0 [18]));
  FDCE \HRDATA_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[19]),
        .Q(\HRDATA_reg[31]_0 [19]));
  FDCE \HRDATA_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[1]),
        .Q(\HRDATA_reg[31]_0 [1]));
  FDCE \HRDATA_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[20]),
        .Q(\HRDATA_reg[31]_0 [20]));
  FDCE \HRDATA_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[21]),
        .Q(\HRDATA_reg[31]_0 [21]));
  FDCE \HRDATA_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[22]),
        .Q(\HRDATA_reg[31]_0 [22]));
  FDCE \HRDATA_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[23]),
        .Q(\HRDATA_reg[31]_0 [23]));
  FDCE \HRDATA_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[24]),
        .Q(\HRDATA_reg[31]_0 [24]));
  FDCE \HRDATA_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[25]),
        .Q(\HRDATA_reg[31]_0 [25]));
  FDCE \HRDATA_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[26]),
        .Q(\HRDATA_reg[31]_0 [26]));
  FDCE \HRDATA_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[27]),
        .Q(\HRDATA_reg[31]_0 [27]));
  FDCE \HRDATA_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[28]),
        .Q(\HRDATA_reg[31]_0 [28]));
  FDCE \HRDATA_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[29]),
        .Q(\HRDATA_reg[31]_0 [29]));
  FDCE \HRDATA_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[2]),
        .Q(\HRDATA_reg[31]_0 [2]));
  FDCE \HRDATA_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[30]),
        .Q(\HRDATA_reg[31]_0 [30]));
  FDCE \HRDATA_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[31]),
        .Q(\HRDATA_reg[31]_0 [31]));
  FDCE \HRDATA_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[3]),
        .Q(\HRDATA_reg[31]_0 [3]));
  FDCE \HRDATA_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[4]),
        .Q(\HRDATA_reg[31]_0 [4]));
  FDCE \HRDATA_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[5]),
        .Q(\HRDATA_reg[31]_0 [5]));
  FDCE \HRDATA_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[6]),
        .Q(\HRDATA_reg[31]_0 [6]));
  FDCE \HRDATA_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[7]),
        .Q(\HRDATA_reg[31]_0 [7]));
  FDCE \HRDATA_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[8]),
        .Q(\HRDATA_reg[31]_0 [8]));
  FDCE \HRDATA_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[9]),
        .Q(\HRDATA_reg[31]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \haddr_dap_reg[1]_i_2 
       (.I0(DBGRESETn),
        .O(RESET_INTERCONNECT));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_bp" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_bp
   (ahb_rd_en,
    ahb_wr_en,
    RESET_INTERCONNECT,
    bu0_comp0,
    bu1_comp0,
    RESET_INTERCONNECT_0,
    dbg_bp_match,
    bu_ctrl,
    Q,
    \bu1_comp31to30_reg[1]_0 ,
    \bu0_comp28to2_reg[26]_0 ,
    \bu1_comp28to2_reg[26]_0 ,
    nxt_ahb_rd_en_0,
    HCLK,
    ahb_rd_en_reg_0,
    nxt_ahb_wr_en_1,
    write_comp,
    D,
    S,
    bp_compare_return1_carry__1_0,
    dbg_bp_match_de_i_4_0,
    bp_compare0_return1_carry__0_0,
    bp_compare0_return1_carry__1_0,
    dbg_bp_match_de_i_3_0,
    DBGRESETn,
    dbg_bp_match_de_reg,
    bu_ctrl_reg_0,
    bu_ctrl_reg_1,
    bu_ctrl_reg_2);
  output ahb_rd_en;
  output ahb_wr_en;
  output RESET_INTERCONNECT;
  output bu0_comp0;
  output bu1_comp0;
  output RESET_INTERCONNECT_0;
  output dbg_bp_match;
  output bu_ctrl;
  output [1:0]Q;
  output [1:0]\bu1_comp31to30_reg[1]_0 ;
  output [26:0]\bu0_comp28to2_reg[26]_0 ;
  output [26:0]\bu1_comp28to2_reg[26]_0 ;
  input nxt_ahb_rd_en_0;
  input HCLK;
  input ahb_rd_en_reg_0;
  input nxt_ahb_wr_en_1;
  input [1:0]write_comp;
  input [29:0]D;
  input [3:0]S;
  input [3:0]bp_compare_return1_carry__1_0;
  input [1:0]dbg_bp_match_de_i_4_0;
  input [3:0]bp_compare0_return1_carry__0_0;
  input [3:0]bp_compare0_return1_carry__1_0;
  input [1:0]dbg_bp_match_de_i_3_0;
  input DBGRESETn;
  input [0:0]dbg_bp_match_de_reg;
  input bu_ctrl_reg_0;
  input bu_ctrl_reg_1;
  input bu_ctrl_reg_2;

  wire [29:0]D;
  wire DBGRESETn;
  wire HCLK;
  wire [1:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire [3:0]S;
  wire ahb_rd_en;
  wire ahb_rd_en_reg_0;
  wire ahb_wr_en;
  wire bp_compare0_return1;
  wire [3:0]bp_compare0_return1_carry__0_0;
  wire bp_compare0_return1_carry__0_n_0;
  wire bp_compare0_return1_carry__0_n_1;
  wire bp_compare0_return1_carry__0_n_2;
  wire bp_compare0_return1_carry__0_n_3;
  wire [3:0]bp_compare0_return1_carry__1_0;
  wire bp_compare0_return1_carry__1_n_3;
  wire bp_compare0_return1_carry_n_0;
  wire bp_compare0_return1_carry_n_1;
  wire bp_compare0_return1_carry_n_2;
  wire bp_compare0_return1_carry_n_3;
  wire bp_compare_return1;
  wire bp_compare_return1_carry__0_n_0;
  wire bp_compare_return1_carry__0_n_1;
  wire bp_compare_return1_carry__0_n_2;
  wire bp_compare_return1_carry__0_n_3;
  wire [3:0]bp_compare_return1_carry__1_0;
  wire bp_compare_return1_carry__1_n_3;
  wire bp_compare_return1_carry_n_0;
  wire bp_compare_return1_carry_n_1;
  wire bp_compare_return1_carry_n_2;
  wire bp_compare_return1_carry_n_3;
  wire bu0_comp0;
  wire [26:0]\bu0_comp28to2_reg[26]_0 ;
  wire bu1_comp0;
  wire [26:0]\bu1_comp28to2_reg[26]_0 ;
  wire [1:0]\bu1_comp31to30_reg[1]_0 ;
  wire bu_ctrl;
  wire bu_ctrl_i_1_n_0;
  wire bu_ctrl_reg_0;
  wire bu_ctrl_reg_1;
  wire bu_ctrl_reg_2;
  wire dbg_bp_match;
  wire [1:0]dbg_bp_match_de_i_3_0;
  wire dbg_bp_match_de_i_3_n_0;
  wire [1:0]dbg_bp_match_de_i_4_0;
  wire dbg_bp_match_de_i_4_n_0;
  wire [0:0]dbg_bp_match_de_reg;
  wire nxt_ahb_rd_en_0;
  wire nxt_ahb_wr_en_1;
  wire [1:0]write_comp;
  wire [3:0]NLW_bp_compare0_return1_carry_O_UNCONNECTED;
  wire [3:0]NLW_bp_compare0_return1_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_bp_compare0_return1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bp_compare0_return1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_bp_compare_return1_carry_O_UNCONNECTED;
  wire [3:0]NLW_bp_compare_return1_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_bp_compare_return1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bp_compare_return1_carry__1_O_UNCONNECTED;

  FDCE ahb_rd_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(nxt_ahb_rd_en_0),
        .Q(ahb_rd_en));
  LUT1 #(
    .INIT(2'h1)) 
    ahb_wr_en_i_2
       (.I0(DBGRESETn),
        .O(RESET_INTERCONNECT));
  FDCE ahb_wr_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ahb_wr_en_1),
        .Q(ahb_wr_en));
  CARRY4 bp_compare0_return1_carry
       (.CI(1'b0),
        .CO({bp_compare0_return1_carry_n_0,bp_compare0_return1_carry_n_1,bp_compare0_return1_carry_n_2,bp_compare0_return1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bp_compare0_return1_carry_O_UNCONNECTED[3:0]),
        .S(bp_compare0_return1_carry__0_0));
  CARRY4 bp_compare0_return1_carry__0
       (.CI(bp_compare0_return1_carry_n_0),
        .CO({bp_compare0_return1_carry__0_n_0,bp_compare0_return1_carry__0_n_1,bp_compare0_return1_carry__0_n_2,bp_compare0_return1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bp_compare0_return1_carry__0_O_UNCONNECTED[3:0]),
        .S(bp_compare0_return1_carry__1_0));
  CARRY4 bp_compare0_return1_carry__1
       (.CI(bp_compare0_return1_carry__0_n_0),
        .CO({NLW_bp_compare0_return1_carry__1_CO_UNCONNECTED[3:2],bp_compare0_return1,bp_compare0_return1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bp_compare0_return1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,dbg_bp_match_de_i_3_0}));
  CARRY4 bp_compare_return1_carry
       (.CI(1'b0),
        .CO({bp_compare_return1_carry_n_0,bp_compare_return1_carry_n_1,bp_compare_return1_carry_n_2,bp_compare_return1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bp_compare_return1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 bp_compare_return1_carry__0
       (.CI(bp_compare_return1_carry_n_0),
        .CO({bp_compare_return1_carry__0_n_0,bp_compare_return1_carry__0_n_1,bp_compare_return1_carry__0_n_2,bp_compare_return1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bp_compare_return1_carry__0_O_UNCONNECTED[3:0]),
        .S(bp_compare_return1_carry__1_0));
  CARRY4 bp_compare_return1_carry__1
       (.CI(bp_compare_return1_carry__0_n_0),
        .CO({NLW_bp_compare_return1_carry__1_CO_UNCONNECTED[3:2],bp_compare_return1,bp_compare_return1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bp_compare_return1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,dbg_bp_match_de_i_4_0}));
  FDCE bu0_comp0_reg
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[0]),
        .Q(bu0_comp0));
  FDCE \bu0_comp28to2_reg[0] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[1]),
        .Q(\bu0_comp28to2_reg[26]_0 [0]));
  FDCE \bu0_comp28to2_reg[10] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[11]),
        .Q(\bu0_comp28to2_reg[26]_0 [10]));
  FDCE \bu0_comp28to2_reg[11] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[12]),
        .Q(\bu0_comp28to2_reg[26]_0 [11]));
  FDCE \bu0_comp28to2_reg[12] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[13]),
        .Q(\bu0_comp28to2_reg[26]_0 [12]));
  FDCE \bu0_comp28to2_reg[13] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[14]),
        .Q(\bu0_comp28to2_reg[26]_0 [13]));
  FDCE \bu0_comp28to2_reg[14] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[15]),
        .Q(\bu0_comp28to2_reg[26]_0 [14]));
  FDCE \bu0_comp28to2_reg[15] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[16]),
        .Q(\bu0_comp28to2_reg[26]_0 [15]));
  FDCE \bu0_comp28to2_reg[16] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[17]),
        .Q(\bu0_comp28to2_reg[26]_0 [16]));
  FDCE \bu0_comp28to2_reg[17] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[18]),
        .Q(\bu0_comp28to2_reg[26]_0 [17]));
  FDCE \bu0_comp28to2_reg[18] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[19]),
        .Q(\bu0_comp28to2_reg[26]_0 [18]));
  FDCE \bu0_comp28to2_reg[19] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[20]),
        .Q(\bu0_comp28to2_reg[26]_0 [19]));
  FDCE \bu0_comp28to2_reg[1] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[2]),
        .Q(\bu0_comp28to2_reg[26]_0 [1]));
  FDCE \bu0_comp28to2_reg[20] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[21]),
        .Q(\bu0_comp28to2_reg[26]_0 [20]));
  FDCE \bu0_comp28to2_reg[21] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[22]),
        .Q(\bu0_comp28to2_reg[26]_0 [21]));
  FDCE \bu0_comp28to2_reg[22] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[23]),
        .Q(\bu0_comp28to2_reg[26]_0 [22]));
  FDCE \bu0_comp28to2_reg[23] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[24]),
        .Q(\bu0_comp28to2_reg[26]_0 [23]));
  FDCE \bu0_comp28to2_reg[24] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[25]),
        .Q(\bu0_comp28to2_reg[26]_0 [24]));
  FDCE \bu0_comp28to2_reg[25] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[26]),
        .Q(\bu0_comp28to2_reg[26]_0 [25]));
  FDCE \bu0_comp28to2_reg[26] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[27]),
        .Q(\bu0_comp28to2_reg[26]_0 [26]));
  FDCE \bu0_comp28to2_reg[2] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[3]),
        .Q(\bu0_comp28to2_reg[26]_0 [2]));
  FDCE \bu0_comp28to2_reg[3] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[4]),
        .Q(\bu0_comp28to2_reg[26]_0 [3]));
  FDCE \bu0_comp28to2_reg[4] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[5]),
        .Q(\bu0_comp28to2_reg[26]_0 [4]));
  FDCE \bu0_comp28to2_reg[5] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[6]),
        .Q(\bu0_comp28to2_reg[26]_0 [5]));
  FDCE \bu0_comp28to2_reg[6] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[7]),
        .Q(\bu0_comp28to2_reg[26]_0 [6]));
  FDCE \bu0_comp28to2_reg[7] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[8]),
        .Q(\bu0_comp28to2_reg[26]_0 [7]));
  FDCE \bu0_comp28to2_reg[8] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[9]),
        .Q(\bu0_comp28to2_reg[26]_0 [8]));
  FDCE \bu0_comp28to2_reg[9] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT),
        .D(D[10]),
        .Q(\bu0_comp28to2_reg[26]_0 [9]));
  FDCE \bu0_comp31to30_reg[0] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[28]),
        .Q(Q[0]));
  FDCE \bu0_comp31to30_reg[1] 
       (.C(HCLK),
        .CE(write_comp[0]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[29]),
        .Q(Q[1]));
  FDCE bu1_comp0_reg
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[0]),
        .Q(bu1_comp0));
  FDCE \bu1_comp28to2_reg[0] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[1]),
        .Q(\bu1_comp28to2_reg[26]_0 [0]));
  FDCE \bu1_comp28to2_reg[10] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[11]),
        .Q(\bu1_comp28to2_reg[26]_0 [10]));
  FDCE \bu1_comp28to2_reg[11] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[12]),
        .Q(\bu1_comp28to2_reg[26]_0 [11]));
  FDCE \bu1_comp28to2_reg[12] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[13]),
        .Q(\bu1_comp28to2_reg[26]_0 [12]));
  FDCE \bu1_comp28to2_reg[13] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[14]),
        .Q(\bu1_comp28to2_reg[26]_0 [13]));
  FDCE \bu1_comp28to2_reg[14] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[15]),
        .Q(\bu1_comp28to2_reg[26]_0 [14]));
  FDCE \bu1_comp28to2_reg[15] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[16]),
        .Q(\bu1_comp28to2_reg[26]_0 [15]));
  FDCE \bu1_comp28to2_reg[16] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[17]),
        .Q(\bu1_comp28to2_reg[26]_0 [16]));
  FDCE \bu1_comp28to2_reg[17] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[18]),
        .Q(\bu1_comp28to2_reg[26]_0 [17]));
  FDCE \bu1_comp28to2_reg[18] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[19]),
        .Q(\bu1_comp28to2_reg[26]_0 [18]));
  FDCE \bu1_comp28to2_reg[19] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[20]),
        .Q(\bu1_comp28to2_reg[26]_0 [19]));
  FDCE \bu1_comp28to2_reg[1] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[2]),
        .Q(\bu1_comp28to2_reg[26]_0 [1]));
  FDCE \bu1_comp28to2_reg[20] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[21]),
        .Q(\bu1_comp28to2_reg[26]_0 [20]));
  FDCE \bu1_comp28to2_reg[21] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[22]),
        .Q(\bu1_comp28to2_reg[26]_0 [21]));
  FDCE \bu1_comp28to2_reg[22] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[23]),
        .Q(\bu1_comp28to2_reg[26]_0 [22]));
  FDCE \bu1_comp28to2_reg[23] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[24]),
        .Q(\bu1_comp28to2_reg[26]_0 [23]));
  FDCE \bu1_comp28to2_reg[24] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[25]),
        .Q(\bu1_comp28to2_reg[26]_0 [24]));
  FDCE \bu1_comp28to2_reg[25] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[26]),
        .Q(\bu1_comp28to2_reg[26]_0 [25]));
  FDCE \bu1_comp28to2_reg[26] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[27]),
        .Q(\bu1_comp28to2_reg[26]_0 [26]));
  FDCE \bu1_comp28to2_reg[2] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[3]),
        .Q(\bu1_comp28to2_reg[26]_0 [2]));
  FDCE \bu1_comp28to2_reg[3] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[4]),
        .Q(\bu1_comp28to2_reg[26]_0 [3]));
  FDCE \bu1_comp28to2_reg[4] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[5]),
        .Q(\bu1_comp28to2_reg[26]_0 [4]));
  FDCE \bu1_comp28to2_reg[5] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[6]),
        .Q(\bu1_comp28to2_reg[26]_0 [5]));
  FDCE \bu1_comp28to2_reg[6] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[7]),
        .Q(\bu1_comp28to2_reg[26]_0 [6]));
  FDCE \bu1_comp28to2_reg[7] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[8]),
        .Q(\bu1_comp28to2_reg[26]_0 [7]));
  FDCE \bu1_comp28to2_reg[8] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[9]),
        .Q(\bu1_comp28to2_reg[26]_0 [8]));
  FDCE \bu1_comp28to2_reg[9] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT),
        .D(D[10]),
        .Q(\bu1_comp28to2_reg[26]_0 [9]));
  FDCE \bu1_comp31to30_reg[0] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[28]),
        .Q(\bu1_comp31to30_reg[1]_0 [0]));
  FDCE \bu1_comp31to30_reg[1] 
       (.C(HCLK),
        .CE(write_comp[1]),
        .CLR(RESET_INTERCONNECT_0),
        .D(D[29]),
        .Q(\bu1_comp31to30_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    bu_ctrl_i_1
       (.I0(D[0]),
        .I1(bu_ctrl_reg_0),
        .I2(bu_ctrl_reg_1),
        .I3(bu_ctrl_reg_2),
        .I4(bu_ctrl),
        .O(bu_ctrl_i_1_n_0));
  FDCE bu_ctrl_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(bu_ctrl_i_1_n_0),
        .Q(bu_ctrl));
  LUT2 #(
    .INIT(4'hE)) 
    dbg_bp_match_de_i_2
       (.I0(dbg_bp_match_de_i_3_n_0),
        .I1(dbg_bp_match_de_i_4_n_0),
        .O(dbg_bp_match));
  LUT6 #(
    .INIT(64'h8080800000008000)) 
    dbg_bp_match_de_i_3
       (.I0(bp_compare0_return1),
        .I1(bu_ctrl),
        .I2(bu1_comp0),
        .I3(\bu1_comp31to30_reg[1]_0 [0]),
        .I4(dbg_bp_match_de_reg),
        .I5(\bu1_comp31to30_reg[1]_0 [1]),
        .O(dbg_bp_match_de_i_3_n_0));
  LUT6 #(
    .INIT(64'h8080800000008000)) 
    dbg_bp_match_de_i_4
       (.I0(bu_ctrl),
        .I1(bp_compare_return1),
        .I2(bu0_comp0),
        .I3(Q[0]),
        .I4(dbg_bp_match_de_reg),
        .I5(Q[1]),
        .O(dbg_bp_match_de_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dbg_restarted_i_2
       (.I0(DBGRESETn),
        .O(RESET_INTERCONNECT_0));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_ctl" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_ctl
   (ahb_wr_en_reg_0,
    DBGRESTARTED,
    c_halt_reg_0,
    dbg_reg_write_reg_0,
    dwtrap_reg_0,
    ahb_rd_en,
    \haddr_q_reg[0]_0 ,
    \haddr_q_reg[1]_0 ,
    \haddr_q_reg[2]_0 ,
    \haddr_q_reg[3]_0 ,
    \haddr_q_reg[4]_0 ,
    \haddr_q_reg[5]_0 ,
    \haddr_q_reg[6]_0 ,
    \haddr_q_reg[7]_0 ,
    \haddr_q_reg[8]_0 ,
    \haddr_q_reg[9]_0 ,
    c_debugen_reg_0,
    dbg_exception_ctrl,
    dbg_dwtena,
    c_maskints_reg_0,
    i_dbg_halt_ack_reg,
    c_maskints_reg_1,
    c_maskints_reg_2,
    dbg_maskints,
    \dw_pcsr_reg[31] ,
    \haddr_q_reg[1]_1 ,
    ahb_rd_en_reg_0,
    \haddr_q_reg[8]_1 ,
    ahb_rd_en_reg_1,
    \dbg_reg_wdata_reg[31]_0 ,
    ahb_rd_en_reg_2,
    \haddr_q_reg[1]_2 ,
    write_comp,
    E,
    \haddr_q_reg[1]_3 ,
    \haddr_q_reg[3]_1 ,
    \haddr_q_reg[3]_2 ,
    i_dbg_halt_ack_reg_0,
    c_debugen_reg_1,
    nxt_dbg_halt_ack,
    \excpt_state_reg[0] ,
    \excpt_state_reg[0]_0 ,
    dbg_reg_req_reg_0,
    \dbg_reg_addr_reg[0]_0 ,
    \dbg_reg_addr_reg[3]_0 ,
    \dbg_reg_addr_reg[2]_0 ,
    \dbg_reg_addr_reg[2]_1 ,
    bkpt,
    nxt_ahb_wr_en,
    HCLK,
    \dbg_reg_addr_reg[4]_0 ,
    EDBGRQ,
    nxt_dbg_restarted,
    dbg_reg_write_reg_1,
    s_retire_st_reg_0,
    vc_harderr_reg_0,
    D,
    nxt_ahb_rd_en,
    Q,
    i_dbg_halt_ack_reg_1,
    \pend_lvl_tree[1]_i_2 ,
    dwtrap_reg_1,
    nxt_vcatch,
    dbg_exec,
    doutB,
    ahb_rd_data,
    itcm_en,
    \HRDATA_reg[3] ,
    \HRDATA_reg[4] ,
    \HRDATA_reg[1] ,
    \HRDATA_reg[5] ,
    \HRDATA_reg[31] ,
    \HRDATA_reg[6] ,
    \HRDATA_reg[7] ,
    ahb_rd_en_0,
    \HRDATA_reg[9] ,
    \HRDATA_reg[14] ,
    \HRDATA_reg[15] ,
    \HRDATA_reg[18] ,
    \HRDATA_reg[31]_0 ,
    \HRDATA_reg[19] ,
    \HRDATA_reg[20] ,
    \HRDATA_reg[24] ,
    \HRDATA_reg[30] ,
    \HRDATA_reg[4]_0 ,
    \HRDATA_reg[28] ,
    \HRDATA_reg[2] ,
    \HRDATA_reg[28]_0 ,
    dbg_reg_rdy,
    dbg_bp_hit,
    DBGRESTART,
    c_maskints_reg_3,
    c_maskints_reg_4,
    \HRDATA_reg[17] ,
    \HRDATA_reg[16] ,
    bu_ctrl,
    adv_de_to_ex,
    dbg_wp_pc_valid,
    \HRDATA_reg[28]_1 ,
    \HRDATA_reg[8] ,
    \HRDATA_reg[11] ,
    \HRDATA_reg[12] ,
    \HRDATA_reg[13] ,
    \HRDATA_reg[21] ,
    \HRDATA_reg[22] ,
    \HRDATA_reg[23] ,
    \HRDATA_reg[26] ,
    \HRDATA_reg[27] ,
    \HRDATA_reg[29] ,
    \HRDATA_reg[31]_1 ,
    ahb_wr_en,
    dw_matched0,
    ahb_rd_en_1,
    bu0_comp0,
    bu1_comp0,
    \HRDATA_reg[31]_2 ,
    \HRDATA_reg[31]_3 ,
    ahb_rd_en_2,
    ahb_wr_en_0,
    \dw_pcsr_reg[31]_0 ,
    i_dbg_instr_v_ex_reg,
    i_dbg_halt_ack_reg_2,
    \excpt_state[1]_i_3 ,
    \dbg_reg_wdata_reg[0]_0 ,
    \dbg_reg_wdata_reg[31]_1 ,
    \dbg_reg_wdata_reg[1]_0 ,
    external_reg_0,
    s_reset_st_reg_0);
  output ahb_wr_en_reg_0;
  output DBGRESTARTED;
  output c_halt_reg_0;
  output dbg_reg_write_reg_0;
  output [0:0]dwtrap_reg_0;
  output ahb_rd_en;
  output \haddr_q_reg[0]_0 ;
  output \haddr_q_reg[1]_0 ;
  output \haddr_q_reg[2]_0 ;
  output \haddr_q_reg[3]_0 ;
  output \haddr_q_reg[4]_0 ;
  output \haddr_q_reg[5]_0 ;
  output \haddr_q_reg[6]_0 ;
  output \haddr_q_reg[7]_0 ;
  output \haddr_q_reg[8]_0 ;
  output \haddr_q_reg[9]_0 ;
  output c_debugen_reg_0;
  output [1:0]dbg_exception_ctrl;
  output dbg_dwtena;
  output c_maskints_reg_0;
  output [31:0]i_dbg_halt_ack_reg;
  output c_maskints_reg_1;
  output c_maskints_reg_2;
  output dbg_maskints;
  output [31:0]\dw_pcsr_reg[31] ;
  output \haddr_q_reg[1]_1 ;
  output ahb_rd_en_reg_0;
  output \haddr_q_reg[8]_1 ;
  output ahb_rd_en_reg_1;
  output [31:0]\dbg_reg_wdata_reg[31]_0 ;
  output ahb_rd_en_reg_2;
  output \haddr_q_reg[1]_2 ;
  output [1:0]write_comp;
  output [0:0]E;
  output \haddr_q_reg[1]_3 ;
  output [0:0]\haddr_q_reg[3]_1 ;
  output [0:0]\haddr_q_reg[3]_2 ;
  output [0:0]i_dbg_halt_ack_reg_0;
  output c_debugen_reg_1;
  output nxt_dbg_halt_ack;
  output \excpt_state_reg[0] ;
  output \excpt_state_reg[0]_0 ;
  output dbg_reg_req_reg_0;
  output \dbg_reg_addr_reg[0]_0 ;
  output [3:0]\dbg_reg_addr_reg[3]_0 ;
  output \dbg_reg_addr_reg[2]_0 ;
  output \dbg_reg_addr_reg[2]_1 ;
  output bkpt;
  input nxt_ahb_wr_en;
  input HCLK;
  input \dbg_reg_addr_reg[4]_0 ;
  input EDBGRQ;
  input nxt_dbg_restarted;
  input dbg_reg_write_reg_1;
  input s_retire_st_reg_0;
  input vc_harderr_reg_0;
  input [7:0]D;
  input nxt_ahb_rd_en;
  input [9:0]Q;
  input i_dbg_halt_ack_reg_1;
  input [1:0]\pend_lvl_tree[1]_i_2 ;
  input dwtrap_reg_1;
  input nxt_vcatch;
  input dbg_exec;
  input [6:0]doutB;
  input ahb_rd_data;
  input itcm_en;
  input [3:0]\HRDATA_reg[3] ;
  input [4:0]\HRDATA_reg[4] ;
  input \HRDATA_reg[1] ;
  input \HRDATA_reg[5] ;
  input [31:0]\HRDATA_reg[31] ;
  input \HRDATA_reg[6] ;
  input \HRDATA_reg[7] ;
  input ahb_rd_en_0;
  input \HRDATA_reg[9] ;
  input \HRDATA_reg[14] ;
  input \HRDATA_reg[15] ;
  input \HRDATA_reg[18] ;
  input [31:0]\HRDATA_reg[31]_0 ;
  input \HRDATA_reg[19] ;
  input \HRDATA_reg[20] ;
  input \HRDATA_reg[24] ;
  input \HRDATA_reg[30] ;
  input \HRDATA_reg[4]_0 ;
  input [6:0]\HRDATA_reg[28] ;
  input \HRDATA_reg[2] ;
  input [26:0]\HRDATA_reg[28]_0 ;
  input dbg_reg_rdy;
  input dbg_bp_hit;
  input DBGRESTART;
  input c_maskints_reg_3;
  input c_maskints_reg_4;
  input \HRDATA_reg[17] ;
  input \HRDATA_reg[16] ;
  input bu_ctrl;
  input adv_de_to_ex;
  input dbg_wp_pc_valid;
  input [26:0]\HRDATA_reg[28]_1 ;
  input \HRDATA_reg[8] ;
  input \HRDATA_reg[11] ;
  input \HRDATA_reg[12] ;
  input \HRDATA_reg[13] ;
  input \HRDATA_reg[21] ;
  input \HRDATA_reg[22] ;
  input \HRDATA_reg[23] ;
  input \HRDATA_reg[26] ;
  input \HRDATA_reg[27] ;
  input \HRDATA_reg[29] ;
  input \HRDATA_reg[31]_1 ;
  input ahb_wr_en;
  input dw_matched0;
  input ahb_rd_en_1;
  input bu0_comp0;
  input bu1_comp0;
  input [1:0]\HRDATA_reg[31]_2 ;
  input [1:0]\HRDATA_reg[31]_3 ;
  input ahb_rd_en_2;
  input ahb_wr_en_0;
  input [30:0]\dw_pcsr_reg[31]_0 ;
  input i_dbg_instr_v_ex_reg;
  input i_dbg_halt_ack_reg_2;
  input [1:0]\excpt_state[1]_i_3 ;
  input [0:0]\dbg_reg_wdata_reg[0]_0 ;
  input [31:0]\dbg_reg_wdata_reg[31]_1 ;
  input \dbg_reg_wdata_reg[1]_0 ;
  input external_reg_0;
  input s_reset_st_reg_0;

  wire [7:0]D;
  wire DBGRESTART;
  wire DBGRESTARTED;
  wire [0:0]E;
  wire EDBGRQ;
  wire HCLK;
  wire \HRDATA[0]_i_10_n_0 ;
  wire \HRDATA[0]_i_11_n_0 ;
  wire \HRDATA[0]_i_12_n_0 ;
  wire \HRDATA[0]_i_2__0_n_0 ;
  wire \HRDATA[0]_i_3__0_n_0 ;
  wire \HRDATA[0]_i_4_n_0 ;
  wire \HRDATA[0]_i_5_n_0 ;
  wire \HRDATA[0]_i_6_n_0 ;
  wire \HRDATA[0]_i_7_n_0 ;
  wire \HRDATA[0]_i_8_n_0 ;
  wire \HRDATA[0]_i_9_n_0 ;
  wire \HRDATA[10]_i_2__0_n_0 ;
  wire \HRDATA[10]_i_3__0_n_0 ;
  wire \HRDATA[10]_i_4_n_0 ;
  wire \HRDATA[10]_i_5_n_0 ;
  wire \HRDATA[11]_i_3__0_n_0 ;
  wire \HRDATA[12]_i_2__0_n_0 ;
  wire \HRDATA[12]_i_3__0_n_0 ;
  wire \HRDATA[12]_i_4_n_0 ;
  wire \HRDATA[13]_i_3__0_n_0 ;
  wire \HRDATA[14]_i_3__0_n_0 ;
  wire \HRDATA[15]_i_3__0_n_0 ;
  wire \HRDATA[15]_i_4__0_n_0 ;
  wire \HRDATA[16]_i_2__0_n_0 ;
  wire \HRDATA[17]_i_2__0_n_0 ;
  wire \HRDATA[18]_i_3__0_n_0 ;
  wire \HRDATA[19]_i_2__0_n_0 ;
  wire \HRDATA[19]_i_4_n_0 ;
  wire \HRDATA[1]_i_2__0_n_0 ;
  wire \HRDATA[1]_i_3__0_n_0 ;
  wire \HRDATA[1]_i_4_n_0 ;
  wire \HRDATA[1]_i_6_n_0 ;
  wire \HRDATA[20]_i_3__0_n_0 ;
  wire \HRDATA[21]_i_3_n_0 ;
  wire \HRDATA[22]_i_3__0_n_0 ;
  wire \HRDATA[23]_i_3__0_n_0 ;
  wire \HRDATA[24]_i_4_n_0 ;
  wire \HRDATA[24]_i_5_n_0 ;
  wire \HRDATA[24]_i_6_n_0 ;
  wire \HRDATA[25]_i_2_n_0 ;
  wire \HRDATA[25]_i_3_n_0 ;
  wire \HRDATA[25]_i_4_n_0 ;
  wire \HRDATA[26]_i_3__0_n_0 ;
  wire \HRDATA[27]_i_3_n_0 ;
  wire \HRDATA[28]_i_2__0_n_0 ;
  wire \HRDATA[28]_i_3__0_n_0 ;
  wire \HRDATA[28]_i_4__0_n_0 ;
  wire \HRDATA[28]_i_6_n_0 ;
  wire \HRDATA[29]_i_3__0_n_0 ;
  wire \HRDATA[2]_i_2__0_n_0 ;
  wire \HRDATA[2]_i_3__0_n_0 ;
  wire \HRDATA[2]_i_4_n_0 ;
  wire \HRDATA[2]_i_6_n_0 ;
  wire \HRDATA[30]_i_3__0_n_0 ;
  wire \HRDATA[30]_i_4__0_n_0 ;
  wire \HRDATA[30]_i_5__0_n_0 ;
  wire \HRDATA[30]_i_6_n_0 ;
  wire \HRDATA[31]_i_3__0_n_0 ;
  wire \HRDATA[31]_i_4__0_n_0 ;
  wire \HRDATA[31]_i_5__0_n_0 ;
  wire \HRDATA[31]_i_7__0_n_0 ;
  wire \HRDATA[31]_i_8__0_n_0 ;
  wire \HRDATA[3]_i_2__0_n_0 ;
  wire \HRDATA[3]_i_3_n_0 ;
  wire \HRDATA[3]_i_4__0_n_0 ;
  wire \HRDATA[3]_i_6__0_n_0 ;
  wire \HRDATA[3]_i_7_n_0 ;
  wire \HRDATA[4]_i_2__0_n_0 ;
  wire \HRDATA[4]_i_3__0_n_0 ;
  wire \HRDATA[4]_i_4__0_n_0 ;
  wire \HRDATA[4]_i_6__0_n_0 ;
  wire \HRDATA[5]_i_3__0_n_0 ;
  wire \HRDATA[5]_i_4_n_0 ;
  wire \HRDATA[5]_i_5_n_0 ;
  wire \HRDATA[5]_i_6_n_0 ;
  wire \HRDATA[6]_i_2__0_n_0 ;
  wire \HRDATA[6]_i_3__0_n_0 ;
  wire \HRDATA[7]_i_2__0_n_0 ;
  wire \HRDATA[7]_i_4__0_n_0 ;
  wire \HRDATA[7]_i_5_n_0 ;
  wire \HRDATA[7]_i_6__0_n_0 ;
  wire \HRDATA[8]_i_3__0_n_0 ;
  wire \HRDATA[9]_i_3__0_n_0 ;
  wire \HRDATA_reg[11] ;
  wire \HRDATA_reg[12] ;
  wire \HRDATA_reg[13] ;
  wire \HRDATA_reg[14] ;
  wire \HRDATA_reg[15] ;
  wire \HRDATA_reg[16] ;
  wire \HRDATA_reg[17] ;
  wire \HRDATA_reg[18] ;
  wire \HRDATA_reg[19] ;
  wire \HRDATA_reg[1] ;
  wire \HRDATA_reg[20] ;
  wire \HRDATA_reg[21] ;
  wire \HRDATA_reg[22] ;
  wire \HRDATA_reg[23] ;
  wire \HRDATA_reg[24] ;
  wire \HRDATA_reg[26] ;
  wire \HRDATA_reg[27] ;
  wire [6:0]\HRDATA_reg[28] ;
  wire [26:0]\HRDATA_reg[28]_0 ;
  wire [26:0]\HRDATA_reg[28]_1 ;
  wire \HRDATA_reg[29] ;
  wire \HRDATA_reg[2] ;
  wire \HRDATA_reg[30] ;
  wire [31:0]\HRDATA_reg[31] ;
  wire [31:0]\HRDATA_reg[31]_0 ;
  wire \HRDATA_reg[31]_1 ;
  wire [1:0]\HRDATA_reg[31]_2 ;
  wire [1:0]\HRDATA_reg[31]_3 ;
  wire [3:0]\HRDATA_reg[3] ;
  wire [4:0]\HRDATA_reg[4] ;
  wire \HRDATA_reg[4]_0 ;
  wire \HRDATA_reg[5] ;
  wire \HRDATA_reg[6] ;
  wire \HRDATA_reg[7] ;
  wire \HRDATA_reg[8] ;
  wire \HRDATA_reg[9] ;
  wire [9:0]Q;
  wire adv_de_to_ex;
  wire ahb_rd_data;
  wire ahb_rd_en;
  wire ahb_rd_en_0;
  wire ahb_rd_en_1;
  wire ahb_rd_en_2;
  wire ahb_rd_en_reg_0;
  wire ahb_rd_en_reg_1;
  wire ahb_rd_en_reg_2;
  wire ahb_wr_en;
  wire ahb_wr_en_0;
  wire ahb_wr_en_reg_0;
  wire bkpt;
  wire bkpt_i_1_n_0;
  wire bu0_comp0;
  wire bu1_comp0;
  wire bu_ctrl;
  wire c_debugen_i_1_n_0;
  wire c_debugen_reg_0;
  wire c_debugen_reg_1;
  wire c_halt_i_3_n_0;
  wire c_halt_i_4_n_0;
  wire c_halt_i_5_n_0;
  wire c_halt_reg_0;
  wire c_maskints_i_1_n_0;
  wire c_maskints_reg_0;
  wire c_maskints_reg_1;
  wire c_maskints_reg_2;
  wire c_maskints_reg_3;
  wire c_maskints_reg_4;
  wire c_step;
  wire c_step_i_1_n_0;
  wire dbg_bp_hit;
  wire dbg_dwtena;
  wire dbg_dwtena_i_1_n_0;
  wire [1:0]dbg_exception_ctrl;
  wire dbg_exec;
  wire [0:0]dbg_fault_status;
  wire dbg_maskints;
  wire [4:4]dbg_reg_addr;
  wire \dbg_reg_addr_reg[0]_0 ;
  wire \dbg_reg_addr_reg[2]_0 ;
  wire \dbg_reg_addr_reg[2]_1 ;
  wire [3:0]\dbg_reg_addr_reg[3]_0 ;
  wire \dbg_reg_addr_reg[4]_0 ;
  wire dbg_reg_rdy;
  wire dbg_reg_req;
  wire dbg_reg_req_i_2_n_0;
  wire dbg_reg_req_i_4_n_0;
  wire dbg_reg_req_reg_0;
  wire dbg_reg_select_wr_en;
  wire [0:0]\dbg_reg_wdata_reg[0]_0 ;
  wire \dbg_reg_wdata_reg[1]_0 ;
  wire [31:0]\dbg_reg_wdata_reg[31]_0 ;
  wire [31:0]\dbg_reg_wdata_reg[31]_1 ;
  wire dbg_reg_write_reg_0;
  wire dbg_reg_write_reg_1;
  wire dbg_wp_pc_valid;
  wire [6:0]doutB;
  wire dw_matched0;
  wire [31:0]\dw_pcsr_reg[31] ;
  wire [30:0]\dw_pcsr_reg[31]_0 ;
  wire [0:0]dwtrap_reg_0;
  wire dwtrap_reg_1;
  wire [1:0]\excpt_state[1]_i_3 ;
  wire \excpt_state_reg[0] ;
  wire \excpt_state_reg[0]_0 ;
  wire external;
  wire external_i_1_n_0;
  wire external_reg_0;
  wire \haddr_q_reg[0]_0 ;
  wire \haddr_q_reg[1]_0 ;
  wire \haddr_q_reg[1]_1 ;
  wire \haddr_q_reg[1]_2 ;
  wire \haddr_q_reg[1]_3 ;
  wire \haddr_q_reg[2]_0 ;
  wire \haddr_q_reg[3]_0 ;
  wire [0:0]\haddr_q_reg[3]_1 ;
  wire [0:0]\haddr_q_reg[3]_2 ;
  wire \haddr_q_reg[4]_0 ;
  wire \haddr_q_reg[5]_0 ;
  wire \haddr_q_reg[6]_0 ;
  wire \haddr_q_reg[7]_0 ;
  wire \haddr_q_reg[8]_0 ;
  wire \haddr_q_reg[8]_1 ;
  wire \haddr_q_reg[9]_0 ;
  wire halted_i_2_n_0;
  wire halted_i_3_n_0;
  wire halted_i_4_n_0;
  wire halted_i_5_n_0;
  wire [31:0]i_dbg_halt_ack_reg;
  wire [0:0]i_dbg_halt_ack_reg_0;
  wire i_dbg_halt_ack_reg_1;
  wire i_dbg_halt_ack_reg_2;
  wire i_dbg_instr_v_ex_reg;
  wire i_edbgrq;
  wire ii_edbgrq;
  wire itcm_en;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_wr_en;
  wire nxt_c_halt;
  wire nxt_dbg_halt_ack;
  wire nxt_dbg_reg_req;
  wire nxt_dbg_restarted;
  wire nxt_dwtrap;
  wire nxt_halted;
  wire nxt_s_retire_st;
  wire nxt_vcatch;
  wire [1:0]\pend_lvl_tree[1]_i_2 ;
  wire s_reset_st;
  wire s_reset_st_i_1_n_0;
  wire s_reset_st_reg_0;
  wire s_retire_st;
  wire s_retire_st_reg_0;
  wire vc_corereset_i_1_n_0;
  wire vc_corereset_i_2_n_0;
  wire vc_harderr_i_1_n_0;
  wire vc_harderr_reg_0;
  wire vcatch;
  wire vcatch_i_1_n_0;
  wire [1:0]write_comp;

  LUT2 #(
    .INIT(4'h2)) 
    \HRDATA[0]_i_10 
       (.I0(\haddr_q_reg[1]_0 ),
        .I1(dbg_reg_req_i_2_n_0),
        .O(\HRDATA[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \HRDATA[0]_i_11 
       (.I0(ahb_rd_en_0),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(\haddr_q_reg[3]_0 ),
        .O(\HRDATA[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \HRDATA[0]_i_12 
       (.I0(\haddr_q_reg[4]_0 ),
        .I1(\haddr_q_reg[5]_0 ),
        .O(\HRDATA[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEA)) 
    \HRDATA[0]_i_1__0 
       (.I0(\HRDATA[0]_i_2__0_n_0 ),
        .I1(doutB[0]),
        .I2(ahb_rd_data),
        .I3(itcm_en),
        .I4(\HRDATA[0]_i_3__0_n_0 ),
        .I5(\HRDATA[0]_i_4_n_0 ),
        .O(\dw_pcsr_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFFF80FF80FF80)) 
    \HRDATA[0]_i_2__0 
       (.I0(vc_corereset_i_2_n_0),
        .I1(ahb_rd_en),
        .I2(dbg_exception_ctrl[0]),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[0]_i_5_n_0 ),
        .I5(\HRDATA[30]_i_5__0_n_0 ),
        .O(\HRDATA[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \HRDATA[0]_i_3__0 
       (.I0(\HRDATA[31]_i_3__0_n_0 ),
        .I1(\HRDATA_reg[31] [0]),
        .I2(\HRDATA[1]_i_3__0_n_0 ),
        .I3(\HRDATA_reg[4] [0]),
        .I4(\haddr_q_reg[1]_1 ),
        .I5(\HRDATA_reg[3] [0]),
        .O(\HRDATA[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \HRDATA[0]_i_4 
       (.I0(\HRDATA[0]_i_6_n_0 ),
        .I1(\HRDATA[0]_i_7_n_0 ),
        .I2(\HRDATA[0]_i_8_n_0 ),
        .I3(\HRDATA[0]_i_9_n_0 ),
        .I4(\HRDATA[0]_i_10_n_0 ),
        .I5(\HRDATA[0]_i_11_n_0 ),
        .O(\HRDATA[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \HRDATA[0]_i_5 
       (.I0(\HRDATA[31]_i_8__0_n_0 ),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(ahb_rd_en_0),
        .I3(\haddr_q_reg[4]_0 ),
        .I4(\haddr_q_reg[5]_0 ),
        .I5(\haddr_q_reg[0]_0 ),
        .O(\HRDATA[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[0]_i_6 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(bu0_comp0),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(bu1_comp0),
        .I4(\HRDATA_reg[31]_0 [0]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000C0008)) 
    \HRDATA[0]_i_7 
       (.I0(\haddr_q_reg[2]_0 ),
        .I1(\HRDATA[0]_i_11_n_0 ),
        .I2(\HRDATA[0]_i_12_n_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(halted_i_5_n_0),
        .O(\HRDATA[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \HRDATA[0]_i_8 
       (.I0(ahb_rd_en_reg_0),
        .I1(c_debugen_reg_0),
        .I2(\HRDATA[5]_i_6_n_0 ),
        .I3(\haddr_q_reg[3]_0 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(bu_ctrl),
        .O(\HRDATA[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[0]_i_9 
       (.I0(\HRDATA_reg[4]_0 ),
        .I1(\HRDATA_reg[28] [0]),
        .I2(ahb_rd_en_reg_1),
        .I3(dbg_fault_status),
        .I4(\dbg_reg_wdata_reg[31]_0 [0]),
        .I5(ahb_rd_en_reg_2),
        .O(\HRDATA[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \HRDATA[10]_i_1__0 
       (.I0(\HRDATA[10]_i_2__0_n_0 ),
        .I1(\HRDATA[10]_i_3__0_n_0 ),
        .I2(\HRDATA[10]_i_4_n_0 ),
        .I3(\HRDATA_reg[28]_0 [8]),
        .I4(\HRDATA[10]_i_5_n_0 ),
        .O(\dw_pcsr_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFF08080808080808)) 
    \HRDATA[10]_i_2__0 
       (.I0(doutB[4]),
        .I1(ahb_rd_data),
        .I2(itcm_en),
        .I3(vc_corereset_i_2_n_0),
        .I4(ahb_rd_en),
        .I5(dbg_exception_ctrl[1]),
        .O(\HRDATA[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[10]_i_3__0 
       (.I0(\HRDATA[28]_i_4__0_n_0 ),
        .I1(\HRDATA_reg[28]_1 [8]),
        .I2(\HRDATA[29]_i_3__0_n_0 ),
        .I3(\HRDATA_reg[31]_0 [10]),
        .I4(\HRDATA_reg[31] [10]),
        .I5(\HRDATA[31]_i_3__0_n_0 ),
        .O(\HRDATA[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \HRDATA[10]_i_4 
       (.I0(\haddr_q_reg[0]_0 ),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(ahb_rd_en_2),
        .I3(\haddr_q_reg[8]_1 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(\haddr_q_reg[3]_0 ),
        .O(\HRDATA[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \HRDATA[10]_i_5 
       (.I0(\dbg_reg_wdata_reg[31]_0 [10]),
        .I1(ahb_rd_en_reg_2),
        .I2(\HRDATA_reg[28] [4]),
        .I3(itcm_en),
        .I4(ahb_rd_data),
        .O(\HRDATA[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \HRDATA[11]_i_1__0 
       (.I0(\HRDATA_reg[11] ),
        .I1(\HRDATA[31]_i_3__0_n_0 ),
        .I2(\HRDATA_reg[31] [11]),
        .I3(\HRDATA[11]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[11]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [9]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [9]),
        .I4(\HRDATA_reg[31]_0 [11]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEFFAEFFAE)) 
    \HRDATA[12]_i_1__0 
       (.I0(\HRDATA[12]_i_2__0_n_0 ),
        .I1(\HRDATA[12]_i_3__0_n_0 ),
        .I2(\HRDATA[12]_i_4_n_0 ),
        .I3(\HRDATA_reg[12] ),
        .I4(\HRDATA[31]_i_3__0_n_0 ),
        .I5(\HRDATA_reg[31] [12]),
        .O(\dw_pcsr_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[12]_i_2__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [10]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [10]),
        .I4(\HRDATA_reg[31]_0 [12]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \HRDATA[12]_i_3__0 
       (.I0(\haddr_q_reg[3]_0 ),
        .I1(\haddr_q_reg[8]_1 ),
        .I2(ahb_rd_en_0),
        .O(\HRDATA[12]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HRDATA[12]_i_4 
       (.I0(\haddr_q_reg[0]_0 ),
        .I1(\haddr_q_reg[7]_0 ),
        .O(\HRDATA[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[13]_i_1__0 
       (.I0(\HRDATA_reg[13] ),
        .I1(\HRDATA_reg[31] [13]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[13]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[13]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [11]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [11]),
        .I4(\HRDATA_reg[31]_0 [13]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[13]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[14]_i_1__0 
       (.I0(\HRDATA_reg[14] ),
        .I1(\HRDATA_reg[31] [14]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[15]_i_3__0_n_0 ),
        .I4(\HRDATA[14]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[14]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [12]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [12]),
        .I4(\HRDATA_reg[31]_0 [14]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[14]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[15]_i_1__0 
       (.I0(\HRDATA_reg[15] ),
        .I1(\HRDATA_reg[31] [15]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[15]_i_3__0_n_0 ),
        .I4(\HRDATA[15]_i_4__0_n_0 ),
        .O(\dw_pcsr_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \HRDATA[15]_i_3__0 
       (.I0(\haddr_q_reg[3]_0 ),
        .I1(\haddr_q_reg[8]_1 ),
        .I2(ahb_rd_en_0),
        .I3(\HRDATA[12]_i_4_n_0 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(\HRDATA[30]_i_3__0_n_0 ),
        .O(\HRDATA[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[15]_i_4__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [13]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [13]),
        .I4(\HRDATA_reg[31]_0 [15]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \HRDATA[16]_i_1__0 
       (.I0(\HRDATA[16]_i_2__0_n_0 ),
        .I1(\HRDATA[31]_i_3__0_n_0 ),
        .I2(\HRDATA_reg[31] [16]),
        .I3(\HRDATA_reg[16] ),
        .I4(\HRDATA[29]_i_3__0_n_0 ),
        .I5(\HRDATA_reg[31]_0 [16]),
        .O(\dw_pcsr_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[16]_i_2__0 
       (.I0(ahb_rd_en_reg_2),
        .I1(\dbg_reg_wdata_reg[31]_0 [16]),
        .I2(\HRDATA[10]_i_4_n_0 ),
        .I3(\HRDATA_reg[28]_0 [14]),
        .I4(\HRDATA_reg[28]_1 [14]),
        .I5(\HRDATA[28]_i_4__0_n_0 ),
        .O(\HRDATA[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \HRDATA[17]_i_1__0 
       (.I0(\HRDATA[17]_i_2__0_n_0 ),
        .I1(\HRDATA[31]_i_3__0_n_0 ),
        .I2(\HRDATA_reg[31] [17]),
        .I3(\HRDATA_reg[17] ),
        .I4(\HRDATA[29]_i_3__0_n_0 ),
        .I5(\HRDATA_reg[31]_0 [17]),
        .O(\dw_pcsr_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[17]_i_2__0 
       (.I0(ahb_rd_en_reg_2),
        .I1(\dbg_reg_wdata_reg[31]_0 [17]),
        .I2(\HRDATA[10]_i_4_n_0 ),
        .I3(\HRDATA_reg[28]_0 [15]),
        .I4(\HRDATA_reg[28]_1 [15]),
        .I5(\HRDATA[28]_i_4__0_n_0 ),
        .O(\HRDATA[17]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[18]_i_1__0 
       (.I0(\HRDATA_reg[18] ),
        .I1(\HRDATA_reg[31] [18]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[30]_i_3__0_n_0 ),
        .I4(\HRDATA[18]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[18]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [16]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [16]),
        .I4(\HRDATA_reg[31]_0 [18]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[18]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[19]_i_1__0 
       (.I0(\HRDATA[19]_i_2__0_n_0 ),
        .I1(\HRDATA_reg[31]_0 [19]),
        .I2(\HRDATA[29]_i_3__0_n_0 ),
        .I3(\HRDATA_reg[19] ),
        .I4(\HRDATA[19]_i_4_n_0 ),
        .O(\dw_pcsr_reg[31] [19]));
  LUT3 #(
    .INIT(8'hF8)) 
    \HRDATA[19]_i_2__0 
       (.I0(\HRDATA_reg[31] [19]),
        .I1(\HRDATA[31]_i_3__0_n_0 ),
        .I2(\HRDATA[30]_i_3__0_n_0 ),
        .O(\HRDATA[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[19]_i_4 
       (.I0(ahb_rd_en_reg_2),
        .I1(\dbg_reg_wdata_reg[31]_0 [19]),
        .I2(\HRDATA[10]_i_4_n_0 ),
        .I3(\HRDATA_reg[28]_0 [17]),
        .I4(\HRDATA_reg[28]_1 [17]),
        .I5(\HRDATA[28]_i_4__0_n_0 ),
        .O(\HRDATA[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBABABA)) 
    \HRDATA[1]_i_1__0 
       (.I0(\HRDATA[1]_i_2__0_n_0 ),
        .I1(\haddr_q_reg[1]_1 ),
        .I2(\HRDATA_reg[3] [1]),
        .I3(\HRDATA_reg[4] [1]),
        .I4(\HRDATA[1]_i_3__0_n_0 ),
        .I5(\HRDATA[1]_i_4_n_0 ),
        .O(\dw_pcsr_reg[31] [1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \HRDATA[1]_i_2__0 
       (.I0(\HRDATA_reg[1] ),
        .I1(c_halt_reg_0),
        .I2(ahb_rd_en_reg_0),
        .I3(\HRDATA[1]_i_6_n_0 ),
        .I4(\HRDATA[31]_i_4__0_n_0 ),
        .O(\HRDATA[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \HRDATA[1]_i_3__0 
       (.I0(\haddr_q_reg[1]_0 ),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(\haddr_q_reg[0]_0 ),
        .I3(\haddr_q_reg[3]_0 ),
        .I4(ahb_rd_en_1),
        .I5(\haddr_q_reg[8]_1 ),
        .O(\HRDATA[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[1]_i_4 
       (.I0(ahb_rd_en_reg_2),
        .I1(\dbg_reg_wdata_reg[31]_0 [1]),
        .I2(\HRDATA[29]_i_3__0_n_0 ),
        .I3(\HRDATA_reg[31]_0 [1]),
        .I4(\HRDATA_reg[31] [1]),
        .I5(\HRDATA[31]_i_3__0_n_0 ),
        .O(\HRDATA[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \HRDATA[1]_i_6 
       (.I0(\haddr_q_reg[0]_0 ),
        .I1(\haddr_q_reg[1]_0 ),
        .I2(\HRDATA[5]_i_5_n_0 ),
        .O(\HRDATA[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \HRDATA[20]_i_1__0 
       (.I0(\HRDATA_reg[20] ),
        .I1(\HRDATA_reg[31] [20]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[30]_i_3__0_n_0 ),
        .I5(\HRDATA[20]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[20]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [18]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [18]),
        .I4(\HRDATA_reg[31]_0 [20]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[20]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[21]_i_1__0 
       (.I0(\HRDATA_reg[21] ),
        .I1(\HRDATA_reg[31] [21]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[21]_i_3_n_0 ),
        .O(\dw_pcsr_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[21]_i_3 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [19]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [19]),
        .I4(\HRDATA_reg[31]_0 [21]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[22]_i_1__0 
       (.I0(\HRDATA_reg[22] ),
        .I1(\HRDATA_reg[31] [22]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[22]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[22]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [20]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [20]),
        .I4(\HRDATA_reg[31]_0 [22]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[22]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[23]_i_1__0 
       (.I0(\HRDATA_reg[23] ),
        .I1(\HRDATA_reg[31] [23]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[23]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[23]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [21]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [21]),
        .I4(\HRDATA_reg[31]_0 [23]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \HRDATA[24]_i_1__0 
       (.I0(\HRDATA_reg[24] ),
        .I1(s_retire_st),
        .I2(ahb_rd_en_reg_0),
        .I3(\HRDATA[24]_i_4_n_0 ),
        .I4(\HRDATA[24]_i_5_n_0 ),
        .I5(\HRDATA[24]_i_6_n_0 ),
        .O(\dw_pcsr_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \HRDATA[24]_i_3 
       (.I0(ahb_rd_en),
        .I1(\haddr_q_reg[1]_0 ),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[3]_0 ),
        .I5(dbg_reg_req_i_2_n_0),
        .O(ahb_rd_en_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \HRDATA[24]_i_4 
       (.I0(vc_corereset_i_2_n_0),
        .I1(ahb_rd_en),
        .I2(dbg_dwtena),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[30]_i_3__0_n_0 ),
        .O(\HRDATA[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \HRDATA[24]_i_5 
       (.I0(\haddr_q_reg[1]_1 ),
        .I1(dw_matched0),
        .I2(\HRDATA_reg[31] [24]),
        .I3(\HRDATA[31]_i_3__0_n_0 ),
        .O(\HRDATA[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[24]_i_6 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [22]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [22]),
        .I4(\HRDATA_reg[31]_0 [24]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[25]_i_1__0 
       (.I0(\HRDATA[25]_i_2_n_0 ),
        .I1(\HRDATA_reg[31] [25]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[25]_i_3_n_0 ),
        .I4(\HRDATA[25]_i_4_n_0 ),
        .O(\dw_pcsr_reg[31] [25]));
  LUT3 #(
    .INIT(8'hF8)) 
    \HRDATA[25]_i_2 
       (.I0(\HRDATA_reg[31]_0 [25]),
        .I1(\HRDATA[29]_i_3__0_n_0 ),
        .I2(\HRDATA[31]_i_4__0_n_0 ),
        .O(\HRDATA[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF22F2F222222222)) 
    \HRDATA[25]_i_3 
       (.I0(s_reset_st),
        .I1(ahb_rd_en_reg_0),
        .I2(doutB[5]),
        .I3(\HRDATA_reg[28] [5]),
        .I4(itcm_en),
        .I5(ahb_rd_data),
        .O(\HRDATA[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[25]_i_4 
       (.I0(ahb_rd_en_reg_2),
        .I1(\dbg_reg_wdata_reg[31]_0 [25]),
        .I2(\HRDATA[10]_i_4_n_0 ),
        .I3(\HRDATA_reg[28]_0 [23]),
        .I4(\HRDATA_reg[28]_1 [23]),
        .I5(\HRDATA[28]_i_4__0_n_0 ),
        .O(\HRDATA[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[26]_i_1__0 
       (.I0(\HRDATA_reg[26] ),
        .I1(\HRDATA_reg[31] [26]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[26]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[26]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [24]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [24]),
        .I4(\HRDATA_reg[31]_0 [26]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[26]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[27]_i_1__0 
       (.I0(\HRDATA_reg[27] ),
        .I1(\HRDATA_reg[31] [27]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[27]_i_3_n_0 ),
        .O(\dw_pcsr_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[27]_i_3 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [25]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [25]),
        .I4(\HRDATA_reg[31]_0 [27]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \HRDATA[28]_i_1__0 
       (.I0(\HRDATA[28]_i_2__0_n_0 ),
        .I1(\HRDATA[31]_i_3__0_n_0 ),
        .I2(\HRDATA_reg[31] [28]),
        .I3(\HRDATA[28]_i_3__0_n_0 ),
        .I4(\HRDATA[28]_i_4__0_n_0 ),
        .I5(\HRDATA_reg[28]_1 [26]),
        .O(\dw_pcsr_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[28]_i_2__0 
       (.I0(\HRDATA_reg[4]_0 ),
        .I1(\HRDATA_reg[28] [6]),
        .I2(ahb_rd_en_reg_2),
        .I3(\dbg_reg_wdata_reg[31]_0 [28]),
        .I4(\HRDATA_reg[28]_0 [26]),
        .I5(\HRDATA[10]_i_4_n_0 ),
        .O(\HRDATA[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAEAAAEA)) 
    \HRDATA[28]_i_3__0 
       (.I0(\HRDATA[31]_i_4__0_n_0 ),
        .I1(\HRDATA[28]_i_6_n_0 ),
        .I2(ahb_rd_en_1),
        .I3(\haddr_q_reg[8]_1 ),
        .I4(doutB[6]),
        .I5(\HRDATA_reg[7] ),
        .O(\HRDATA[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \HRDATA[28]_i_4__0 
       (.I0(\haddr_q_reg[8]_1 ),
        .I1(ahb_rd_en_2),
        .I2(\haddr_q_reg[3]_0 ),
        .I3(\haddr_q_reg[1]_0 ),
        .I4(\haddr_q_reg[0]_0 ),
        .I5(\haddr_q_reg[7]_0 ),
        .O(\HRDATA[28]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h00001101)) 
    \HRDATA[28]_i_6 
       (.I0(\haddr_q_reg[7]_0 ),
        .I1(\haddr_q_reg[0]_0 ),
        .I2(\haddr_q_reg[3]_0 ),
        .I3(\HRDATA_reg[31]_0 [28]),
        .I4(\haddr_q_reg[1]_0 ),
        .O(\HRDATA[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \HRDATA[29]_i_1__0 
       (.I0(\HRDATA_reg[29] ),
        .I1(\HRDATA[31]_i_3__0_n_0 ),
        .I2(\HRDATA_reg[31] [29]),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[29]_i_3__0_n_0 ),
        .I5(\HRDATA_reg[31]_0 [29]),
        .O(\dw_pcsr_reg[31] [29]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \HRDATA[29]_i_3__0 
       (.I0(\haddr_q_reg[1]_0 ),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(\haddr_q_reg[0]_0 ),
        .I3(\haddr_q_reg[3]_0 ),
        .I4(ahb_rd_en_1),
        .I5(\haddr_q_reg[8]_1 ),
        .O(\HRDATA[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \HRDATA[2]_i_1__0 
       (.I0(\HRDATA[2]_i_2__0_n_0 ),
        .I1(\HRDATA[2]_i_3__0_n_0 ),
        .I2(\HRDATA[2]_i_4_n_0 ),
        .I3(\HRDATA[7]_i_4__0_n_0 ),
        .I4(\haddr_q_reg[1]_1 ),
        .I5(\HRDATA_reg[3] [2]),
        .O(\dw_pcsr_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[2]_i_2__0 
       (.I0(ahb_rd_en_reg_2),
        .I1(\dbg_reg_wdata_reg[31]_0 [2]),
        .I2(\HRDATA[10]_i_4_n_0 ),
        .I3(\HRDATA_reg[28]_0 [0]),
        .I4(\HRDATA_reg[28]_1 [0]),
        .I5(\HRDATA[28]_i_4__0_n_0 ),
        .O(\HRDATA[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[2]_i_3__0 
       (.I0(\HRDATA[29]_i_3__0_n_0 ),
        .I1(\HRDATA_reg[31]_0 [2]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA_reg[31] [2]),
        .I4(\HRDATA_reg[4] [2]),
        .I5(\HRDATA[1]_i_3__0_n_0 ),
        .O(\HRDATA[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \HRDATA[2]_i_4 
       (.I0(\HRDATA_reg[2] ),
        .I1(\HRDATA[2]_i_6_n_0 ),
        .I2(c_step),
        .I3(ahb_rd_en_reg_0),
        .O(\HRDATA[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008808)) 
    \HRDATA[2]_i_6 
       (.I0(\haddr_q_reg[7]_0 ),
        .I1(ahb_rd_en_0),
        .I2(\haddr_q_reg[1]_0 ),
        .I3(\haddr_q_reg[3]_0 ),
        .I4(\haddr_q_reg[0]_0 ),
        .I5(dbg_reg_req_i_2_n_0),
        .O(\HRDATA[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \HRDATA[30]_i_1__0 
       (.I0(\HRDATA_reg[30] ),
        .I1(\HRDATA_reg[31] [30]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[30]_i_3__0_n_0 ),
        .I5(\HRDATA[30]_i_4__0_n_0 ),
        .O(\dw_pcsr_reg[31] [30]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \HRDATA[30]_i_3__0 
       (.I0(\HRDATA[30]_i_5__0_n_0 ),
        .I1(\HRDATA[12]_i_4_n_0 ),
        .I2(\haddr_q_reg[3]_0 ),
        .I3(\HRDATA[30]_i_6_n_0 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(ahb_rd_en),
        .O(\HRDATA[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[30]_i_4__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[31]_2 [0]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[31]_3 [0]),
        .I4(\HRDATA_reg[31]_0 [30]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[30]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \HRDATA[30]_i_5__0 
       (.I0(\haddr_q_reg[6]_0 ),
        .I1(\haddr_q_reg[8]_0 ),
        .I2(\haddr_q_reg[9]_0 ),
        .I3(\haddr_q_reg[2]_0 ),
        .O(\HRDATA[30]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HRDATA[30]_i_6 
       (.I0(\haddr_q_reg[4]_0 ),
        .I1(\haddr_q_reg[5]_0 ),
        .O(\HRDATA[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[31]_i_1__0 
       (.I0(\HRDATA_reg[31]_1 ),
        .I1(\HRDATA_reg[31] [31]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_4__0_n_0 ),
        .I4(\HRDATA[31]_i_5__0_n_0 ),
        .O(\dw_pcsr_reg[31] [31]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \HRDATA[31]_i_3__0 
       (.I0(\HRDATA[31]_i_7__0_n_0 ),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(\haddr_q_reg[0]_0 ),
        .I3(\HRDATA[31]_i_8__0_n_0 ),
        .I4(ahb_rd_en_1),
        .I5(\haddr_q_reg[2]_0 ),
        .O(\HRDATA[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000202)) 
    \HRDATA[31]_i_4__0 
       (.I0(ahb_rd_en_0),
        .I1(\haddr_q_reg[8]_1 ),
        .I2(\haddr_q_reg[3]_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[7]_0 ),
        .I5(\haddr_q_reg[1]_0 ),
        .O(\HRDATA[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[31]_i_5__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[31]_2 [1]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[31]_3 [1]),
        .I4(\HRDATA_reg[31]_0 [31]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \HRDATA[31]_i_6__0 
       (.I0(ahb_rd_en),
        .I1(\haddr_q_reg[1]_0 ),
        .I2(dbg_reg_req_i_2_n_0),
        .I3(\haddr_q_reg[3]_0 ),
        .I4(\haddr_q_reg[0]_0 ),
        .I5(\haddr_q_reg[7]_0 ),
        .O(ahb_rd_en_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \HRDATA[31]_i_7__0 
       (.I0(\haddr_q_reg[6]_0 ),
        .I1(\haddr_q_reg[4]_0 ),
        .I2(\haddr_q_reg[5]_0 ),
        .I3(\haddr_q_reg[9]_0 ),
        .I4(\haddr_q_reg[8]_0 ),
        .O(\HRDATA[31]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \HRDATA[31]_i_8__0 
       (.I0(\haddr_q_reg[3]_0 ),
        .I1(\haddr_q_reg[1]_0 ),
        .O(\HRDATA[31]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \HRDATA[3]_i_1__0 
       (.I0(\HRDATA[3]_i_2__0_n_0 ),
        .I1(\HRDATA[3]_i_3_n_0 ),
        .I2(\HRDATA[3]_i_4__0_n_0 ),
        .I3(\haddr_q_reg[1]_1 ),
        .I4(\HRDATA_reg[3] [3]),
        .I5(\HRDATA[3]_i_6__0_n_0 ),
        .O(\dw_pcsr_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[3]_i_2__0 
       (.I0(ahb_rd_en_reg_1),
        .I1(vcatch),
        .I2(ahb_rd_en_reg_2),
        .I3(\dbg_reg_wdata_reg[31]_0 [3]),
        .I4(\HRDATA_reg[28]_0 [1]),
        .I5(\HRDATA[10]_i_4_n_0 ),
        .O(\HRDATA[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[3]_i_3 
       (.I0(\HRDATA[28]_i_4__0_n_0 ),
        .I1(\HRDATA_reg[28]_1 [1]),
        .I2(\HRDATA[29]_i_3__0_n_0 ),
        .I3(\HRDATA_reg[31]_0 [3]),
        .I4(\HRDATA_reg[31] [3]),
        .I5(\HRDATA[31]_i_3__0_n_0 ),
        .O(\HRDATA[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8F8F8F8F8F8)) 
    \HRDATA[3]_i_4__0 
       (.I0(\HRDATA_reg[4] [3]),
        .I1(\HRDATA[1]_i_3__0_n_0 ),
        .I2(\HRDATA[3]_i_7_n_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(\HRDATA[5]_i_5_n_0 ),
        .O(\HRDATA[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    \HRDATA[3]_i_5__0 
       (.I0(\haddr_q_reg[1]_0 ),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(\haddr_q_reg[0]_0 ),
        .I3(\haddr_q_reg[3]_0 ),
        .I4(ahb_rd_en_1),
        .I5(\haddr_q_reg[8]_1 ),
        .O(\haddr_q_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFF22F2F222222222)) 
    \HRDATA[3]_i_6__0 
       (.I0(c_maskints_reg_0),
        .I1(ahb_rd_en_reg_0),
        .I2(doutB[1]),
        .I3(\HRDATA_reg[28] [1]),
        .I4(itcm_en),
        .I5(ahb_rd_data),
        .O(\HRDATA[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \HRDATA[3]_i_7 
       (.I0(ahb_rd_en_0),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(\haddr_q_reg[3]_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(dbg_reg_req_i_2_n_0),
        .O(\HRDATA[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \HRDATA[4]_i_1__0 
       (.I0(\HRDATA[4]_i_2__0_n_0 ),
        .I1(\HRDATA[4]_i_3__0_n_0 ),
        .I2(\HRDATA[6]_i_3__0_n_0 ),
        .I3(\HRDATA[31]_i_3__0_n_0 ),
        .I4(\HRDATA_reg[31] [4]),
        .I5(\HRDATA[4]_i_4__0_n_0 ),
        .O(\dw_pcsr_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[4]_i_2__0 
       (.I0(\HRDATA_reg[4]_0 ),
        .I1(\HRDATA_reg[28] [2]),
        .I2(ahb_rd_en_reg_1),
        .I3(external),
        .I4(\dbg_reg_wdata_reg[31]_0 [4]),
        .I5(ahb_rd_en_reg_2),
        .O(\HRDATA[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \HRDATA[4]_i_3__0 
       (.I0(\HRDATA_reg[4] [4]),
        .I1(\HRDATA[1]_i_3__0_n_0 ),
        .I2(itcm_en),
        .I3(ahb_rd_data),
        .I4(doutB[2]),
        .I5(\HRDATA[4]_i_6__0_n_0 ),
        .O(\HRDATA[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[4]_i_4__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [2]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [2]),
        .I4(\HRDATA_reg[31]_0 [4]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \HRDATA[4]_i_5__0 
       (.I0(ahb_rd_en),
        .I1(halted_i_4_n_0),
        .I2(\haddr_q_reg[2]_0 ),
        .I3(halted_i_5_n_0),
        .I4(\haddr_q_reg[5]_0 ),
        .I5(\haddr_q_reg[4]_0 ),
        .O(ahb_rd_en_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \HRDATA[4]_i_6__0 
       (.I0(dbg_reg_req_i_2_n_0),
        .I1(\haddr_q_reg[3]_0 ),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(ahb_rd_en_0),
        .I4(\haddr_q_reg[0]_0 ),
        .I5(\HRDATA[30]_i_3__0_n_0 ),
        .O(\HRDATA[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFEFEFE)) 
    \HRDATA[5]_i_1__0 
       (.I0(\HRDATA_reg[5] ),
        .I1(\HRDATA[5]_i_3__0_n_0 ),
        .I2(\HRDATA[5]_i_4_n_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(\HRDATA[5]_i_5_n_0 ),
        .O(\dw_pcsr_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[5]_i_3__0 
       (.I0(\HRDATA[28]_i_4__0_n_0 ),
        .I1(\HRDATA_reg[28]_1 [3]),
        .I2(\HRDATA[29]_i_3__0_n_0 ),
        .I3(\HRDATA_reg[31]_0 [5]),
        .I4(\HRDATA_reg[31] [5]),
        .I5(\HRDATA[31]_i_3__0_n_0 ),
        .O(\HRDATA[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \HRDATA[5]_i_4 
       (.I0(\HRDATA[7]_i_2__0_n_0 ),
        .I1(\HRDATA[5]_i_6_n_0 ),
        .I2(\haddr_q_reg[1]_0 ),
        .I3(\HRDATA_reg[28]_0 [3]),
        .I4(\haddr_q_reg[3]_0 ),
        .O(\HRDATA[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \HRDATA[5]_i_5 
       (.I0(\haddr_q_reg[4]_0 ),
        .I1(\haddr_q_reg[5]_0 ),
        .I2(ahb_rd_en_0),
        .I3(\haddr_q_reg[7]_0 ),
        .I4(\haddr_q_reg[3]_0 ),
        .I5(\HRDATA[30]_i_5__0_n_0 ),
        .O(\HRDATA[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \HRDATA[5]_i_6 
       (.I0(\haddr_q_reg[8]_1 ),
        .I1(ahb_rd_en_2),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .O(\HRDATA[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEFFAEFFAE)) 
    \HRDATA[6]_i_1__0 
       (.I0(\HRDATA[6]_i_2__0_n_0 ),
        .I1(\HRDATA[6]_i_3__0_n_0 ),
        .I2(\haddr_q_reg[0]_0 ),
        .I3(\HRDATA_reg[6] ),
        .I4(\HRDATA[31]_i_3__0_n_0 ),
        .I5(\HRDATA_reg[31] [6]),
        .O(\dw_pcsr_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[6]_i_2__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [4]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [4]),
        .I4(\HRDATA_reg[31]_0 [6]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HRDATA[6]_i_3__0 
       (.I0(\HRDATA[5]_i_5_n_0 ),
        .I1(\haddr_q_reg[1]_0 ),
        .O(\HRDATA[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \HRDATA[7]_i_1__0 
       (.I0(\HRDATA[7]_i_2__0_n_0 ),
        .I1(\HRDATA_reg[7] ),
        .I2(doutB[3]),
        .I3(\HRDATA[7]_i_4__0_n_0 ),
        .I4(\HRDATA[7]_i_5_n_0 ),
        .I5(\HRDATA[7]_i_6__0_n_0 ),
        .O(\dw_pcsr_reg[31] [7]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \HRDATA[7]_i_2__0 
       (.I0(\haddr_q_reg[0]_0 ),
        .I1(ahb_rd_en_0),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(\haddr_q_reg[3]_0 ),
        .I4(dbg_reg_req_i_2_n_0),
        .I5(\haddr_q_reg[1]_0 ),
        .O(\HRDATA[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \HRDATA[7]_i_4__0 
       (.I0(\HRDATA[6]_i_3__0_n_0 ),
        .I1(\haddr_q_reg[0]_0 ),
        .O(\HRDATA[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[7]_i_5 
       (.I0(\HRDATA[28]_i_4__0_n_0 ),
        .I1(\HRDATA_reg[28]_1 [5]),
        .I2(\HRDATA[29]_i_3__0_n_0 ),
        .I3(\HRDATA_reg[31]_0 [7]),
        .I4(\HRDATA_reg[31] [7]),
        .I5(\HRDATA[31]_i_3__0_n_0 ),
        .O(\HRDATA[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[7]_i_6__0 
       (.I0(\HRDATA_reg[4]_0 ),
        .I1(\HRDATA_reg[28] [3]),
        .I2(ahb_rd_en_reg_2),
        .I3(\dbg_reg_wdata_reg[31]_0 [7]),
        .I4(\HRDATA_reg[28]_0 [5]),
        .I5(\HRDATA[10]_i_4_n_0 ),
        .O(\HRDATA[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \HRDATA[8]_i_1__0 
       (.I0(\HRDATA_reg[8] ),
        .I1(\HRDATA[31]_i_3__0_n_0 ),
        .I2(\HRDATA_reg[31] [8]),
        .I3(\HRDATA[8]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[8]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [6]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [6]),
        .I4(\HRDATA_reg[31]_0 [8]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \HRDATA[9]_i_1__0 
       (.I0(\HRDATA_reg[9] ),
        .I1(\HRDATA_reg[31] [9]),
        .I2(\HRDATA[31]_i_3__0_n_0 ),
        .I3(\HRDATA[30]_i_3__0_n_0 ),
        .I4(\HRDATA[9]_i_3__0_n_0 ),
        .O(\dw_pcsr_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \HRDATA[9]_i_3__0 
       (.I0(\HRDATA[10]_i_4_n_0 ),
        .I1(\HRDATA_reg[28]_0 [7]),
        .I2(\HRDATA[28]_i_4__0_n_0 ),
        .I3(\HRDATA_reg[28]_1 [7]),
        .I4(\HRDATA_reg[31]_0 [9]),
        .I5(\HRDATA[29]_i_3__0_n_0 ),
        .O(\HRDATA[9]_i_3__0_n_0 ));
  FDCE ahb_rd_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(vc_harderr_reg_0),
        .D(nxt_ahb_rd_en),
        .Q(ahb_rd_en));
  FDCE ahb_wr_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(nxt_ahb_wr_en),
        .Q(ahb_wr_en_reg_0));
  LUT5 #(
    .INIT(32'hFBBBF000)) 
    bkpt_i_1
       (.I0(halted_i_3_n_0),
        .I1(D[1]),
        .I2(c_debugen_reg_0),
        .I3(dbg_bp_hit),
        .I4(bkpt),
        .O(bkpt_i_1_n_0));
  FDCE bkpt_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(bkpt_i_1_n_0),
        .Q(bkpt));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    bu0_comp0_i_1
       (.I0(\haddr_q_reg[3]_0 ),
        .I1(\haddr_q_reg[1]_0 ),
        .I2(ahb_wr_en),
        .I3(\haddr_q_reg[7]_0 ),
        .I4(\haddr_q_reg[0]_0 ),
        .I5(\haddr_q_reg[8]_1 ),
        .O(write_comp[0]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    bu1_comp0_i_1
       (.I0(ahb_wr_en),
        .I1(\haddr_q_reg[7]_0 ),
        .I2(\haddr_q_reg[0]_0 ),
        .I3(\haddr_q_reg[1]_0 ),
        .I4(\haddr_q_reg[3]_0 ),
        .I5(\haddr_q_reg[8]_1 ),
        .O(write_comp[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    bu_ctrl_i_2
       (.I0(\haddr_q_reg[1]_0 ),
        .I1(ahb_wr_en),
        .I2(D[1]),
        .I3(\haddr_q_reg[7]_0 ),
        .I4(\haddr_q_reg[0]_0 ),
        .O(\haddr_q_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    bu_ctrl_i_3
       (.I0(\haddr_q_reg[8]_0 ),
        .I1(\haddr_q_reg[9]_0 ),
        .I2(\haddr_q_reg[5]_0 ),
        .I3(\haddr_q_reg[4]_0 ),
        .I4(\haddr_q_reg[6]_0 ),
        .I5(\haddr_q_reg[2]_0 ),
        .O(\haddr_q_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    c_debugen_i_1
       (.I0(c_halt_i_5_n_0),
        .I1(D[0]),
        .I2(c_debugen_reg_0),
        .O(c_debugen_i_1_n_0));
  FDCE c_debugen_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(c_debugen_i_1_n_0),
        .Q(c_debugen_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    c_halt_i_1
       (.I0(dwtrap_reg_1),
        .I1(c_halt_i_3_n_0),
        .I2(c_halt_i_4_n_0),
        .I3(c_halt_i_5_n_0),
        .I4(D[1]),
        .I5(nxt_vcatch),
        .O(nxt_c_halt));
  LUT6 #(
    .INIT(64'h44FC000044CC0000)) 
    c_halt_i_3
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(ii_edbgrq),
        .I2(c_step),
        .I3(c_halt_reg_0),
        .I4(c_debugen_reg_0),
        .I5(dbg_exec),
        .O(c_halt_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    c_halt_i_4
       (.I0(c_debugen_reg_0),
        .I1(dbg_bp_hit),
        .I2(DBGRESTARTED),
        .I3(DBGRESTART),
        .I4(c_halt_reg_0),
        .I5(c_halt_i_5_n_0),
        .O(c_halt_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    c_halt_i_5
       (.I0(c_maskints_reg_3),
        .I1(c_maskints_reg_4),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[3]_0 ),
        .I5(dbg_reg_req_i_2_n_0),
        .O(c_halt_i_5_n_0));
  FDCE c_halt_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(s_retire_st_reg_0),
        .D(nxt_c_halt),
        .Q(c_halt_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    c_maskints_i_1
       (.I0(c_halt_i_5_n_0),
        .I1(D[3]),
        .I2(c_maskints_reg_0),
        .O(c_maskints_i_1_n_0));
  FDCE c_maskints_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(c_maskints_i_1_n_0),
        .Q(c_maskints_reg_0));
  LUT3 #(
    .INIT(8'hE4)) 
    c_step_i_1
       (.I0(c_halt_i_5_n_0),
        .I1(D[2]),
        .I2(c_step),
        .O(c_step_i_1_n_0));
  FDCE c_step_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(vc_harderr_reg_0),
        .D(c_step_i_1_n_0),
        .Q(c_step));
  LUT4 #(
    .INIT(16'hBF80)) 
    dbg_dwtena_i_1
       (.I0(D[7]),
        .I1(vc_corereset_i_2_n_0),
        .I2(ahb_wr_en_reg_0),
        .I3(dbg_dwtena),
        .O(dbg_dwtena_i_1_n_0));
  FDCE dbg_dwtena_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(dbg_dwtena_i_1_n_0),
        .Q(dbg_dwtena));
  FDCE \dbg_reg_addr_reg[0] 
       (.C(HCLK),
        .CE(dbg_reg_select_wr_en),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(D[0]),
        .Q(\dbg_reg_addr_reg[3]_0 [0]));
  FDCE \dbg_reg_addr_reg[1] 
       (.C(HCLK),
        .CE(dbg_reg_select_wr_en),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(D[1]),
        .Q(\dbg_reg_addr_reg[3]_0 [1]));
  FDCE \dbg_reg_addr_reg[2] 
       (.C(HCLK),
        .CE(dbg_reg_select_wr_en),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(D[2]),
        .Q(\dbg_reg_addr_reg[3]_0 [2]));
  FDCE \dbg_reg_addr_reg[3] 
       (.C(HCLK),
        .CE(dbg_reg_select_wr_en),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(D[3]),
        .Q(\dbg_reg_addr_reg[3]_0 [3]));
  FDCE \dbg_reg_addr_reg[4] 
       (.C(HCLK),
        .CE(dbg_reg_select_wr_en),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(D[4]),
        .Q(dbg_reg_addr));
  LUT6 #(
    .INIT(64'hB0A0A0A0A0A0A0A0)) 
    dbg_reg_req_i_1
       (.I0(dbg_reg_req),
        .I1(dbg_reg_req_i_2_n_0),
        .I2(dbg_reg_rdy),
        .I3(ahb_wr_en_reg_0),
        .I4(c_debugen_reg_0),
        .I5(dbg_reg_req_i_4_n_0),
        .O(nxt_dbg_reg_req));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    dbg_reg_req_i_2
       (.I0(\haddr_q_reg[5]_0 ),
        .I1(\haddr_q_reg[4]_0 ),
        .I2(\haddr_q_reg[2]_0 ),
        .I3(\haddr_q_reg[9]_0 ),
        .I4(\haddr_q_reg[8]_0 ),
        .I5(\haddr_q_reg[6]_0 ),
        .O(dbg_reg_req_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    dbg_reg_req_i_4
       (.I0(\haddr_q_reg[3]_0 ),
        .I1(\haddr_q_reg[0]_0 ),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(\haddr_q_reg[1]_0 ),
        .O(dbg_reg_req_i_4_n_0));
  FDCE dbg_reg_req_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(vc_harderr_reg_0),
        .D(nxt_dbg_reg_req),
        .Q(dbg_reg_req));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \dbg_reg_wdata[31]_i_4 
       (.I0(\haddr_q_reg[1]_0 ),
        .I1(dbg_reg_req_i_2_n_0),
        .I2(\haddr_q_reg[3]_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[7]_0 ),
        .I5(ahb_wr_en_reg_0),
        .O(\haddr_q_reg[1]_2 ));
  FDCE \dbg_reg_wdata_reg[0] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [0]),
        .Q(\dbg_reg_wdata_reg[31]_0 [0]));
  FDCE \dbg_reg_wdata_reg[10] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [10]),
        .Q(\dbg_reg_wdata_reg[31]_0 [10]));
  FDCE \dbg_reg_wdata_reg[11] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [11]),
        .Q(\dbg_reg_wdata_reg[31]_0 [11]));
  FDCE \dbg_reg_wdata_reg[12] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [12]),
        .Q(\dbg_reg_wdata_reg[31]_0 [12]));
  FDCE \dbg_reg_wdata_reg[13] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [13]),
        .Q(\dbg_reg_wdata_reg[31]_0 [13]));
  FDCE \dbg_reg_wdata_reg[14] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [14]),
        .Q(\dbg_reg_wdata_reg[31]_0 [14]));
  FDCE \dbg_reg_wdata_reg[15] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [15]),
        .Q(\dbg_reg_wdata_reg[31]_0 [15]));
  FDCE \dbg_reg_wdata_reg[16] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(\dbg_reg_wdata_reg[1]_0 ),
        .D(\dbg_reg_wdata_reg[31]_1 [16]),
        .Q(\dbg_reg_wdata_reg[31]_0 [16]));
  FDCE \dbg_reg_wdata_reg[17] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(\dbg_reg_wdata_reg[1]_0 ),
        .D(\dbg_reg_wdata_reg[31]_1 [17]),
        .Q(\dbg_reg_wdata_reg[31]_0 [17]));
  FDCE \dbg_reg_wdata_reg[18] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [18]),
        .Q(\dbg_reg_wdata_reg[31]_0 [18]));
  FDCE \dbg_reg_wdata_reg[19] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(\dbg_reg_wdata_reg[1]_0 ),
        .D(\dbg_reg_wdata_reg[31]_1 [19]),
        .Q(\dbg_reg_wdata_reg[31]_0 [19]));
  FDCE \dbg_reg_wdata_reg[1] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(\dbg_reg_wdata_reg[1]_0 ),
        .D(\dbg_reg_wdata_reg[31]_1 [1]),
        .Q(\dbg_reg_wdata_reg[31]_0 [1]));
  FDCE \dbg_reg_wdata_reg[20] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [20]),
        .Q(\dbg_reg_wdata_reg[31]_0 [20]));
  FDCE \dbg_reg_wdata_reg[21] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [21]),
        .Q(\dbg_reg_wdata_reg[31]_0 [21]));
  FDCE \dbg_reg_wdata_reg[22] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [22]),
        .Q(\dbg_reg_wdata_reg[31]_0 [22]));
  FDCE \dbg_reg_wdata_reg[23] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [23]),
        .Q(\dbg_reg_wdata_reg[31]_0 [23]));
  FDCE \dbg_reg_wdata_reg[24] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [24]),
        .Q(\dbg_reg_wdata_reg[31]_0 [24]));
  FDCE \dbg_reg_wdata_reg[25] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(\dbg_reg_wdata_reg[1]_0 ),
        .D(\dbg_reg_wdata_reg[31]_1 [25]),
        .Q(\dbg_reg_wdata_reg[31]_0 [25]));
  FDCE \dbg_reg_wdata_reg[26] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [26]),
        .Q(\dbg_reg_wdata_reg[31]_0 [26]));
  FDCE \dbg_reg_wdata_reg[27] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [27]),
        .Q(\dbg_reg_wdata_reg[31]_0 [27]));
  FDCE \dbg_reg_wdata_reg[28] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(\dbg_reg_wdata_reg[1]_0 ),
        .D(\dbg_reg_wdata_reg[31]_1 [28]),
        .Q(\dbg_reg_wdata_reg[31]_0 [28]));
  FDCE \dbg_reg_wdata_reg[29] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [29]),
        .Q(\dbg_reg_wdata_reg[31]_0 [29]));
  FDCE \dbg_reg_wdata_reg[2] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(\dbg_reg_wdata_reg[1]_0 ),
        .D(\dbg_reg_wdata_reg[31]_1 [2]),
        .Q(\dbg_reg_wdata_reg[31]_0 [2]));
  FDCE \dbg_reg_wdata_reg[30] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [30]),
        .Q(\dbg_reg_wdata_reg[31]_0 [30]));
  FDCE \dbg_reg_wdata_reg[31] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [31]),
        .Q(\dbg_reg_wdata_reg[31]_0 [31]));
  FDCE \dbg_reg_wdata_reg[3] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [3]),
        .Q(\dbg_reg_wdata_reg[31]_0 [3]));
  FDCE \dbg_reg_wdata_reg[4] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [4]),
        .Q(\dbg_reg_wdata_reg[31]_0 [4]));
  FDCE \dbg_reg_wdata_reg[5] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [5]),
        .Q(\dbg_reg_wdata_reg[31]_0 [5]));
  FDCE \dbg_reg_wdata_reg[6] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [6]),
        .Q(\dbg_reg_wdata_reg[31]_0 [6]));
  FDCE \dbg_reg_wdata_reg[7] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(\dbg_reg_wdata_reg[1]_0 ),
        .D(\dbg_reg_wdata_reg[31]_1 [7]),
        .Q(\dbg_reg_wdata_reg[31]_0 [7]));
  FDCE \dbg_reg_wdata_reg[8] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [8]),
        .Q(\dbg_reg_wdata_reg[31]_0 [8]));
  FDCE \dbg_reg_wdata_reg[9] 
       (.C(HCLK),
        .CE(\dbg_reg_wdata_reg[0]_0 ),
        .CLR(vc_harderr_reg_0),
        .D(\dbg_reg_wdata_reg[31]_1 [9]),
        .Q(\dbg_reg_wdata_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h0080)) 
    dbg_reg_write_i_1
       (.I0(dbg_reg_req_i_4_n_0),
        .I1(ahb_wr_en_reg_0),
        .I2(c_debugen_reg_0),
        .I3(dbg_reg_req_i_2_n_0),
        .O(dbg_reg_select_wr_en));
  FDCE dbg_reg_write_reg
       (.C(HCLK),
        .CE(dbg_reg_select_wr_en),
        .CLR(dbg_reg_write_reg_1),
        .D(D[6]),
        .Q(dbg_reg_write_reg_0));
  FDPE dbg_restarted_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_dbg_restarted),
        .PRE(dbg_reg_write_reg_1),
        .Q(DBGRESTARTED));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \dw_comp0[31]_i_1 
       (.I0(\haddr_q_reg[3]_0 ),
        .I1(\haddr_q_reg[0]_0 ),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(\haddr_q_reg[1]_0 ),
        .I4(ahb_wr_en_0),
        .I5(\haddr_q_reg[8]_1 ),
        .O(\haddr_q_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dw_function0[3]_i_1 
       (.I0(\haddr_q_reg[3]_0 ),
        .I1(\haddr_q_reg[0]_0 ),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(\haddr_q_reg[1]_0 ),
        .I4(ahb_wr_en_0),
        .I5(\haddr_q_reg[8]_1 ),
        .O(\haddr_q_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \dw_mask0[4]_i_1 
       (.I0(ahb_wr_en_0),
        .I1(\haddr_q_reg[3]_0 ),
        .I2(\haddr_q_reg[0]_0 ),
        .I3(\haddr_q_reg[7]_0 ),
        .I4(\haddr_q_reg[1]_0 ),
        .I5(\haddr_q_reg[8]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \dw_pcsr[0]_i_1 
       (.I0(c_debugen_reg_0),
        .I1(dbg_dwtena),
        .I2(c_halt_reg_0),
        .I3(i_dbg_halt_ack_reg_1),
        .O(i_dbg_halt_ack_reg[0]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[10]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [9]),
        .O(i_dbg_halt_ack_reg[10]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[11]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [10]),
        .O(i_dbg_halt_ack_reg[11]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[12]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [11]),
        .O(i_dbg_halt_ack_reg[12]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[13]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [12]),
        .O(i_dbg_halt_ack_reg[13]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[14]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [13]),
        .O(i_dbg_halt_ack_reg[14]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[15]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [14]),
        .O(i_dbg_halt_ack_reg[15]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[16]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [15]),
        .O(i_dbg_halt_ack_reg[16]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[17]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [16]),
        .O(i_dbg_halt_ack_reg[17]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[18]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [17]),
        .O(i_dbg_halt_ack_reg[18]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[19]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [18]),
        .O(i_dbg_halt_ack_reg[19]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[1]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [0]),
        .O(i_dbg_halt_ack_reg[1]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[20]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [19]),
        .O(i_dbg_halt_ack_reg[20]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[21]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [20]),
        .O(i_dbg_halt_ack_reg[21]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[22]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [21]),
        .O(i_dbg_halt_ack_reg[22]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[23]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [22]),
        .O(i_dbg_halt_ack_reg[23]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[24]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [23]),
        .O(i_dbg_halt_ack_reg[24]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[25]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [24]),
        .O(i_dbg_halt_ack_reg[25]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[26]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [25]),
        .O(i_dbg_halt_ack_reg[26]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[27]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [26]),
        .O(i_dbg_halt_ack_reg[27]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[28]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [27]),
        .O(i_dbg_halt_ack_reg[28]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[29]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [28]),
        .O(i_dbg_halt_ack_reg[29]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[2]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [1]),
        .O(i_dbg_halt_ack_reg[2]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[30]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [29]),
        .O(i_dbg_halt_ack_reg[30]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[31]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(dbg_wp_pc_valid),
        .O(i_dbg_halt_ack_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[31]_i_2 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [30]),
        .O(i_dbg_halt_ack_reg[31]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[3]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [2]),
        .O(i_dbg_halt_ack_reg[3]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[4]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [3]),
        .O(i_dbg_halt_ack_reg[4]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[5]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [4]),
        .O(i_dbg_halt_ack_reg[5]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[6]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [5]),
        .O(i_dbg_halt_ack_reg[6]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[7]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [6]),
        .O(i_dbg_halt_ack_reg[7]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[8]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [7]),
        .O(i_dbg_halt_ack_reg[8]));
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \dw_pcsr[9]_i_1 
       (.I0(i_dbg_halt_ack_reg_1),
        .I1(c_halt_reg_0),
        .I2(dbg_dwtena),
        .I3(c_debugen_reg_0),
        .I4(\dw_pcsr_reg[31]_0 [8]),
        .O(i_dbg_halt_ack_reg[9]));
  LUT4 #(
    .INIT(16'hFABA)) 
    dwtrap_i_1
       (.I0(dwtrap_reg_1),
        .I1(D[2]),
        .I2(dwtrap_reg_0),
        .I3(halted_i_3_n_0),
        .O(nxt_dwtrap));
  FDCE dwtrap_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(nxt_dwtrap),
        .Q(dwtrap_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00404444)) 
    \excpt_state[0]_i_6 
       (.I0(\excpt_state[1]_i_3 [0]),
        .I1(i_dbg_halt_ack_reg_1),
        .I2(dbg_reg_write_reg_0),
        .I3(dbg_reg_addr),
        .I4(dbg_reg_req),
        .O(\excpt_state_reg[0] ));
  LUT6 #(
    .INIT(64'hD7FFD7FFFFFFD7FF)) 
    \excpt_state[1]_i_4 
       (.I0(dbg_reg_req),
        .I1(dbg_reg_addr),
        .I2(dbg_reg_write_reg_0),
        .I3(i_dbg_halt_ack_reg_1),
        .I4(\excpt_state[1]_i_3 [0]),
        .I5(\excpt_state[1]_i_3 [1]),
        .O(dbg_reg_req_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \excpt_state[2]_i_6 
       (.I0(\excpt_state[1]_i_3 [0]),
        .I1(i_dbg_halt_ack_reg_1),
        .I2(dbg_reg_write_reg_0),
        .I3(dbg_reg_addr),
        .I4(dbg_reg_req),
        .O(\excpt_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBF0000000)) 
    external_i_1
       (.I0(halted_i_3_n_0),
        .I1(D[4]),
        .I2(external_reg_0),
        .I3(ii_edbgrq),
        .I4(c_debugen_reg_0),
        .I5(external),
        .O(external_i_1_n_0));
  FDCE external_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(external_i_1_n_0),
        .Q(external));
  FDCE \haddr_q_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[0]),
        .Q(\haddr_q_reg[0]_0 ));
  FDCE \haddr_q_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[1]),
        .Q(\haddr_q_reg[1]_0 ));
  FDCE \haddr_q_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[2]),
        .Q(\haddr_q_reg[2]_0 ));
  FDCE \haddr_q_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[3]),
        .Q(\haddr_q_reg[3]_0 ));
  FDCE \haddr_q_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[4]),
        .Q(\haddr_q_reg[4]_0 ));
  FDCE \haddr_q_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[5]),
        .Q(\haddr_q_reg[5]_0 ));
  FDCE \haddr_q_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[6]),
        .Q(\haddr_q_reg[6]_0 ));
  FDCE \haddr_q_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[7]),
        .Q(\haddr_q_reg[7]_0 ));
  FDCE \haddr_q_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[8]),
        .Q(\haddr_q_reg[8]_0 ));
  FDCE \haddr_q_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(Q[9]),
        .Q(\haddr_q_reg[9]_0 ));
  LUT4 #(
    .INIT(16'hFABA)) 
    halted_i_1
       (.I0(halted_i_2_n_0),
        .I1(D[0]),
        .I2(dbg_fault_status),
        .I3(halted_i_3_n_0),
        .O(nxt_halted));
  LUT6 #(
    .INIT(64'h00000000F4444444)) 
    halted_i_2
       (.I0(c_halt_i_5_n_0),
        .I1(D[1]),
        .I2(c_debugen_reg_0),
        .I3(c_step),
        .I4(dbg_exec),
        .I5(c_halt_reg_0),
        .O(halted_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    halted_i_3
       (.I0(halted_i_4_n_0),
        .I1(\haddr_q_reg[2]_0 ),
        .I2(halted_i_5_n_0),
        .I3(\haddr_q_reg[5]_0 ),
        .I4(\haddr_q_reg[4]_0 ),
        .I5(ahb_wr_en_reg_0),
        .O(halted_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    halted_i_4
       (.I0(\haddr_q_reg[3]_0 ),
        .I1(\haddr_q_reg[0]_0 ),
        .I2(\haddr_q_reg[7]_0 ),
        .I3(\haddr_q_reg[1]_0 ),
        .O(halted_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    halted_i_5
       (.I0(\haddr_q_reg[9]_0 ),
        .I1(\haddr_q_reg[8]_0 ),
        .I2(\haddr_q_reg[6]_0 ),
        .O(halted_i_5_n_0));
  FDCE halted_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(vc_harderr_reg_0),
        .D(nxt_halted),
        .Q(dbg_fault_status));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \high_lvl1[1]_i_13 
       (.I0(c_debugen_reg_0),
        .I1(c_maskints_reg_0),
        .O(dbg_maskints));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    i_dbg_halt_ack_i_1
       (.I0(c_debugen_reg_0),
        .I1(c_halt_reg_0),
        .I2(i_dbg_halt_ack_reg_2),
        .I3(i_dbg_halt_ack_reg_1),
        .O(nxt_dbg_halt_ack));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h07)) 
    i_dbg_halt_req_ex_i_2
       (.I0(c_debugen_reg_0),
        .I1(c_halt_reg_0),
        .I2(i_dbg_instr_v_ex_reg),
        .O(c_debugen_reg_1));
  FDCE i_edbgrq_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(EDBGRQ),
        .Q(i_edbgrq));
  FDCE ii_edbgrq_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(i_edbgrq),
        .Q(ii_edbgrq));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \instr_de[0]_i_4 
       (.I0(\dbg_reg_addr_reg[3]_0 [2]),
        .I1(\excpt_state[1]_i_3 [0]),
        .I2(\dbg_reg_addr_reg[3]_0 [1]),
        .I3(\dbg_reg_addr_reg[3]_0 [0]),
        .O(\dbg_reg_addr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \instr_de[1]_i_6 
       (.I0(\dbg_reg_addr_reg[3]_0 [0]),
        .I1(\dbg_reg_addr_reg[3]_0 [1]),
        .I2(\dbg_reg_addr_reg[3]_0 [2]),
        .I3(\excpt_state[1]_i_3 [0]),
        .O(\dbg_reg_addr_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \instr_de[3]_i_7 
       (.I0(\dbg_reg_addr_reg[3]_0 [2]),
        .I1(\dbg_reg_addr_reg[3]_0 [0]),
        .I2(\dbg_reg_addr_reg[3]_0 [1]),
        .O(\dbg_reg_addr_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \pend_lvl_tree[1]_i_3 
       (.I0(c_maskints_reg_0),
        .I1(c_debugen_reg_0),
        .I2(\pend_lvl_tree[1]_i_2 [1]),
        .O(c_maskints_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \pend_lvl_tree[1]_i_4 
       (.I0(c_maskints_reg_0),
        .I1(c_debugen_reg_0),
        .I2(\pend_lvl_tree[1]_i_2 [0]),
        .O(c_maskints_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_reset_st_i_1
       (.I0(ahb_rd_en_reg_0),
        .I1(s_reset_st),
        .O(s_reset_st_i_1_n_0));
  FDPE s_reset_st_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(s_reset_st_i_1_n_0),
        .PRE(s_reset_st_reg_0),
        .Q(s_reset_st));
  LUT4 #(
    .INIT(16'hF888)) 
    s_retire_st_i_1
       (.I0(s_retire_st),
        .I1(ahb_rd_en_reg_0),
        .I2(adv_de_to_ex),
        .I3(dbg_wp_pc_valid),
        .O(nxt_s_retire_st));
  FDCE s_retire_st_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(s_retire_st_reg_0),
        .D(nxt_s_retire_st),
        .Q(s_retire_st));
  LUT4 #(
    .INIT(16'hBF80)) 
    vc_corereset_i_1
       (.I0(D[0]),
        .I1(vc_corereset_i_2_n_0),
        .I2(ahb_wr_en_reg_0),
        .I3(dbg_exception_ctrl[0]),
        .O(vc_corereset_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    vc_corereset_i_2
       (.I0(dbg_reg_req_i_2_n_0),
        .I1(\haddr_q_reg[1]_0 ),
        .I2(\haddr_q_reg[3]_0 ),
        .I3(\haddr_q_reg[0]_0 ),
        .I4(\haddr_q_reg[7]_0 ),
        .O(vc_corereset_i_2_n_0));
  FDCE vc_corereset_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dbg_reg_addr_reg[4]_0 ),
        .D(vc_corereset_i_1_n_0),
        .Q(dbg_exception_ctrl[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    vc_harderr_i_1
       (.I0(D[5]),
        .I1(vc_corereset_i_2_n_0),
        .I2(ahb_wr_en_reg_0),
        .I3(dbg_exception_ctrl[1]),
        .O(vc_harderr_i_1_n_0));
  FDCE vc_harderr_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(vc_harderr_reg_0),
        .D(vc_harderr_i_1_n_0),
        .Q(dbg_exception_ctrl[1]));
  LUT4 #(
    .INIT(16'hFBF0)) 
    vcatch_i_1
       (.I0(halted_i_3_n_0),
        .I1(D[3]),
        .I2(nxt_vcatch),
        .I3(vcatch),
        .O(vcatch_i_1_n_0));
  FDCE vcatch_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(vc_harderr_reg_0),
        .D(vcatch_i_1_n_0),
        .Q(vcatch));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_dw" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_dw
   (ahb_rd_en,
    ahb_wr_en_0,
    dw_matched0,
    \pre_msk_emit_wp_q_reg[0]_0 ,
    Q,
    \dw_function0_reg[3]_0 ,
    \dw_mask0_reg[4]_0 ,
    \dw_pcsr_reg[31]_0 ,
    nxt_ahb_rd_en_2,
    HCLK,
    \dw_comp0_reg[15]_0 ,
    nxt_ahb_wr_en_3,
    ahb_wr_en_reg_0,
    \dw_pcsr_reg[1]_0 ,
    \dw_comp0_reg[16]_0 ,
    dw_matched0_reg_0,
    dbg_exec,
    dbg_debugen,
    dbg_dwtena,
    emit_wp2_carry__1_i_6_0,
    \pre_msk_emit_wp_q_reg[0]_1 ,
    u_fault_ex,
    biu_write,
    biu_rd_reg,
    dbg_wp_pc_valid,
    emit_wp2_carry__1_0,
    emit_wp2_carry__1_i_1_0,
    emit_wp2_carry__1_i_2_0,
    emit_wp2_carry__1_i_2_1,
    emit_wp2_carry__0_i_1_0,
    emit_wp2_carry__0_i_1_1,
    emit_wp2_carry__0_i_2_0,
    emit_wp2_carry__0_i_2_1,
    emit_wp2_carry_i_1_0,
    emit_wp2_carry_i_1_1,
    emit_wp2_carry_i_3_0,
    emit_wp2_carry_i_3_1,
    E,
    D,
    \dw_function0_reg[3]_1 ,
    \dw_mask0_reg[4]_1 ,
    \dw_pcsr_reg[31]_1 ,
    \dw_pcsr_reg[31]_2 );
  output ahb_rd_en;
  output ahb_wr_en_0;
  output dw_matched0;
  output \pre_msk_emit_wp_q_reg[0]_0 ;
  output [31:0]Q;
  output [3:0]\dw_function0_reg[3]_0 ;
  output [4:0]\dw_mask0_reg[4]_0 ;
  output [31:0]\dw_pcsr_reg[31]_0 ;
  input nxt_ahb_rd_en_2;
  input HCLK;
  input \dw_comp0_reg[15]_0 ;
  input nxt_ahb_wr_en_3;
  input ahb_wr_en_reg_0;
  input \dw_pcsr_reg[1]_0 ;
  input \dw_comp0_reg[16]_0 ;
  input dw_matched0_reg_0;
  input dbg_exec;
  input dbg_debugen;
  input dbg_dwtena;
  input [30:0]emit_wp2_carry__1_i_6_0;
  input \pre_msk_emit_wp_q_reg[0]_1 ;
  input u_fault_ex;
  input biu_write;
  input biu_rd_reg;
  input dbg_wp_pc_valid;
  input [29:0]emit_wp2_carry__1_0;
  input emit_wp2_carry__1_i_1_0;
  input emit_wp2_carry__1_i_2_0;
  input emit_wp2_carry__1_i_2_1;
  input emit_wp2_carry__0_i_1_0;
  input emit_wp2_carry__0_i_1_1;
  input emit_wp2_carry__0_i_2_0;
  input emit_wp2_carry__0_i_2_1;
  input emit_wp2_carry_i_1_0;
  input emit_wp2_carry_i_1_1;
  input emit_wp2_carry_i_3_0;
  input emit_wp2_carry_i_3_1;
  input [0:0]E;
  input [31:0]D;
  input [0:0]\dw_function0_reg[3]_1 ;
  input [0:0]\dw_mask0_reg[4]_1 ;
  input [0:0]\dw_pcsr_reg[31]_1 ;
  input [31:0]\dw_pcsr_reg[31]_2 ;

  wire [31:0]D;
  wire [0:0]E;
  wire HCLK;
  wire [31:0]Q;
  wire ahb_rd_en;
  wire ahb_wr_en_0;
  wire ahb_wr_en_reg_0;
  wire biu_rd_reg;
  wire biu_write;
  wire dbg_debugen;
  wire dbg_dwtena;
  wire dbg_exec;
  wire dbg_wp_pc_valid;
  wire \dw_comp0_reg[15]_0 ;
  wire \dw_comp0_reg[16]_0 ;
  wire [3:0]\dw_function0_reg[3]_0 ;
  wire [0:0]\dw_function0_reg[3]_1 ;
  wire [4:0]\dw_mask0_reg[4]_0 ;
  wire [0:0]\dw_mask0_reg[4]_1 ;
  wire dw_matched0;
  wire dw_matched0_reg_0;
  wire \dw_pcsr_reg[1]_0 ;
  wire [31:0]\dw_pcsr_reg[31]_0 ;
  wire [0:0]\dw_pcsr_reg[31]_1 ;
  wire [31:0]\dw_pcsr_reg[31]_2 ;
  wire emit_wp2;
  wire emit_wp2_carry__0_i_10_n_0;
  wire emit_wp2_carry__0_i_11_n_0;
  wire emit_wp2_carry__0_i_13_n_0;
  wire emit_wp2_carry__0_i_14_n_0;
  wire emit_wp2_carry__0_i_16_n_0;
  wire emit_wp2_carry__0_i_17_n_0;
  wire emit_wp2_carry__0_i_19_n_0;
  wire emit_wp2_carry__0_i_1_0;
  wire emit_wp2_carry__0_i_1_1;
  wire emit_wp2_carry__0_i_1_n_0;
  wire emit_wp2_carry__0_i_20_n_0;
  wire emit_wp2_carry__0_i_22_n_0;
  wire emit_wp2_carry__0_i_23_n_0;
  wire emit_wp2_carry__0_i_24_n_0;
  wire emit_wp2_carry__0_i_25_n_0;
  wire emit_wp2_carry__0_i_26_n_0;
  wire emit_wp2_carry__0_i_27_n_0;
  wire emit_wp2_carry__0_i_28_n_0;
  wire emit_wp2_carry__0_i_29_n_0;
  wire emit_wp2_carry__0_i_2_0;
  wire emit_wp2_carry__0_i_2_1;
  wire emit_wp2_carry__0_i_2_n_0;
  wire emit_wp2_carry__0_i_30_n_0;
  wire emit_wp2_carry__0_i_31_n_0;
  wire emit_wp2_carry__0_i_3_n_0;
  wire emit_wp2_carry__0_i_4_n_0;
  wire emit_wp2_carry__0_i_5_n_0;
  wire emit_wp2_carry__0_i_6_n_0;
  wire emit_wp2_carry__0_i_7_n_0;
  wire emit_wp2_carry__0_i_8_n_0;
  wire emit_wp2_carry__0_i_9_n_0;
  wire emit_wp2_carry__0_n_0;
  wire emit_wp2_carry__0_n_1;
  wire emit_wp2_carry__0_n_2;
  wire emit_wp2_carry__0_n_3;
  wire [29:0]emit_wp2_carry__1_0;
  wire emit_wp2_carry__1_i_10_n_0;
  wire emit_wp2_carry__1_i_11_n_0;
  wire emit_wp2_carry__1_i_13_n_0;
  wire emit_wp2_carry__1_i_14_n_0;
  wire emit_wp2_carry__1_i_16_n_0;
  wire emit_wp2_carry__1_i_17_n_0;
  wire emit_wp2_carry__1_i_1_0;
  wire emit_wp2_carry__1_i_1_n_0;
  wire emit_wp2_carry__1_i_2_0;
  wire emit_wp2_carry__1_i_2_1;
  wire emit_wp2_carry__1_i_2_n_0;
  wire emit_wp2_carry__1_i_3_n_0;
  wire emit_wp2_carry__1_i_4_n_0;
  wire emit_wp2_carry__1_i_5_n_0;
  wire [30:0]emit_wp2_carry__1_i_6_0;
  wire emit_wp2_carry__1_i_6_n_0;
  wire emit_wp2_carry__1_i_7_n_0;
  wire emit_wp2_carry__1_i_8_n_0;
  wire emit_wp2_carry__1_n_3;
  wire emit_wp2_carry_i_10_n_0;
  wire emit_wp2_carry_i_11_n_0;
  wire emit_wp2_carry_i_12_n_0;
  wire emit_wp2_carry_i_13_n_0;
  wire emit_wp2_carry_i_14_n_0;
  wire emit_wp2_carry_i_16_n_0;
  wire emit_wp2_carry_i_17_n_0;
  wire emit_wp2_carry_i_19_n_0;
  wire emit_wp2_carry_i_1_0;
  wire emit_wp2_carry_i_1_1;
  wire emit_wp2_carry_i_1_n_0;
  wire emit_wp2_carry_i_20_n_0;
  wire emit_wp2_carry_i_22_n_0;
  wire emit_wp2_carry_i_23_n_0;
  wire emit_wp2_carry_i_25_n_0;
  wire emit_wp2_carry_i_26_n_0;
  wire emit_wp2_carry_i_27_n_0;
  wire emit_wp2_carry_i_28_n_0;
  wire emit_wp2_carry_i_29_n_0;
  wire emit_wp2_carry_i_2_n_0;
  wire emit_wp2_carry_i_30_n_0;
  wire emit_wp2_carry_i_31_n_0;
  wire emit_wp2_carry_i_32_n_0;
  wire emit_wp2_carry_i_3_0;
  wire emit_wp2_carry_i_3_1;
  wire emit_wp2_carry_i_3_n_0;
  wire emit_wp2_carry_i_4_n_0;
  wire emit_wp2_carry_i_5_n_0;
  wire emit_wp2_carry_i_6_n_0;
  wire emit_wp2_carry_i_7_n_0;
  wire emit_wp2_carry_i_8_n_0;
  wire emit_wp2_carry_i_9_n_0;
  wire emit_wp2_carry_n_0;
  wire emit_wp2_carry_n_1;
  wire emit_wp2_carry_n_2;
  wire emit_wp2_carry_n_3;
  wire emit_wp_q;
  wire nxt_ahb_rd_en_2;
  wire nxt_ahb_wr_en_3;
  wire [0:0]nxt_emit_wp_q;
  wire nxt_matched;
  wire \pre_msk_emit_wp_q[0]_i_10_n_0 ;
  wire \pre_msk_emit_wp_q[0]_i_2_n_0 ;
  wire \pre_msk_emit_wp_q[0]_i_4_n_0 ;
  wire \pre_msk_emit_wp_q[0]_i_6_n_0 ;
  wire \pre_msk_emit_wp_q[0]_i_7_n_0 ;
  wire \pre_msk_emit_wp_q_reg[0]_0 ;
  wire \pre_msk_emit_wp_q_reg[0]_1 ;
  wire u_fault_ex;
  wire [3:0]NLW_emit_wp2_carry_O_UNCONNECTED;
  wire [3:0]NLW_emit_wp2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_emit_wp2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_emit_wp2_carry__1_O_UNCONNECTED;

  FDCE ahb_rd_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(nxt_ahb_rd_en_2),
        .Q(ahb_rd_en));
  FDCE ahb_wr_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_wr_en_reg_0),
        .D(nxt_ahb_wr_en_3),
        .Q(ahb_wr_en_0));
  LUT6 #(
    .INIT(64'hF800000000000000)) 
    c_halt_i_2
       (.I0(emit_wp2),
        .I1(\pre_msk_emit_wp_q[0]_i_2_n_0 ),
        .I2(emit_wp_q),
        .I3(dbg_exec),
        .I4(dbg_debugen),
        .I5(dbg_dwtena),
        .O(\pre_msk_emit_wp_q_reg[0]_0 ));
  FDCE \dw_comp0_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \dw_comp0_reg[10] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \dw_comp0_reg[11] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \dw_comp0_reg[12] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \dw_comp0_reg[13] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \dw_comp0_reg[14] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \dw_comp0_reg[15] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \dw_comp0_reg[16] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \dw_comp0_reg[17] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \dw_comp0_reg[18] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \dw_comp0_reg[19] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \dw_comp0_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \dw_comp0_reg[20] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \dw_comp0_reg[21] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \dw_comp0_reg[22] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \dw_comp0_reg[23] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \dw_comp0_reg[24] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \dw_comp0_reg[25] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \dw_comp0_reg[26] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \dw_comp0_reg[27] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \dw_comp0_reg[28] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \dw_comp0_reg[29] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \dw_comp0_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \dw_comp0_reg[30] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \dw_comp0_reg[31] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \dw_comp0_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \dw_comp0_reg[4] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \dw_comp0_reg[5] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \dw_comp0_reg[6] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \dw_comp0_reg[7] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \dw_comp0_reg[8] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \dw_comp0_reg[9] 
       (.C(HCLK),
        .CE(E),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[9]),
        .Q(Q[9]));
  FDCE \dw_function0_reg[0] 
       (.C(HCLK),
        .CE(\dw_function0_reg[3]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[0]),
        .Q(\dw_function0_reg[3]_0 [0]));
  FDCE \dw_function0_reg[1] 
       (.C(HCLK),
        .CE(\dw_function0_reg[3]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[1]),
        .Q(\dw_function0_reg[3]_0 [1]));
  FDCE \dw_function0_reg[2] 
       (.C(HCLK),
        .CE(\dw_function0_reg[3]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[2]),
        .Q(\dw_function0_reg[3]_0 [2]));
  FDCE \dw_function0_reg[3] 
       (.C(HCLK),
        .CE(\dw_function0_reg[3]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[3]),
        .Q(\dw_function0_reg[3]_0 [3]));
  FDCE \dw_mask0_reg[0] 
       (.C(HCLK),
        .CE(\dw_mask0_reg[4]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[0]),
        .Q(\dw_mask0_reg[4]_0 [0]));
  FDCE \dw_mask0_reg[1] 
       (.C(HCLK),
        .CE(\dw_mask0_reg[4]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[1]),
        .Q(\dw_mask0_reg[4]_0 [1]));
  FDCE \dw_mask0_reg[2] 
       (.C(HCLK),
        .CE(\dw_mask0_reg[4]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[2]),
        .Q(\dw_mask0_reg[4]_0 [2]));
  FDCE \dw_mask0_reg[3] 
       (.C(HCLK),
        .CE(\dw_mask0_reg[4]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[3]),
        .Q(\dw_mask0_reg[4]_0 [3]));
  FDCE \dw_mask0_reg[4] 
       (.C(HCLK),
        .CE(\dw_mask0_reg[4]_1 ),
        .CLR(\dw_comp0_reg[15]_0 ),
        .D(D[4]),
        .Q(\dw_mask0_reg[4]_0 [4]));
  LUT3 #(
    .INIT(8'hF8)) 
    dw_matched0_i_1
       (.I0(dw_matched0),
        .I1(dw_matched0_reg_0),
        .I2(\pre_msk_emit_wp_q_reg[0]_0 ),
        .O(nxt_matched));
  FDCE dw_matched0_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(nxt_matched),
        .Q(dw_matched0));
  FDCE \dw_pcsr_reg[0] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [0]),
        .Q(\dw_pcsr_reg[31]_0 [0]));
  FDCE \dw_pcsr_reg[10] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [10]),
        .Q(\dw_pcsr_reg[31]_0 [10]));
  FDCE \dw_pcsr_reg[11] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [11]),
        .Q(\dw_pcsr_reg[31]_0 [11]));
  FDCE \dw_pcsr_reg[12] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [12]),
        .Q(\dw_pcsr_reg[31]_0 [12]));
  FDCE \dw_pcsr_reg[13] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [13]),
        .Q(\dw_pcsr_reg[31]_0 [13]));
  FDCE \dw_pcsr_reg[14] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [14]),
        .Q(\dw_pcsr_reg[31]_0 [14]));
  FDCE \dw_pcsr_reg[15] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [15]),
        .Q(\dw_pcsr_reg[31]_0 [15]));
  FDCE \dw_pcsr_reg[16] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [16]),
        .Q(\dw_pcsr_reg[31]_0 [16]));
  FDCE \dw_pcsr_reg[17] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [17]),
        .Q(\dw_pcsr_reg[31]_0 [17]));
  FDCE \dw_pcsr_reg[18] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [18]),
        .Q(\dw_pcsr_reg[31]_0 [18]));
  FDCE \dw_pcsr_reg[19] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [19]),
        .Q(\dw_pcsr_reg[31]_0 [19]));
  FDCE \dw_pcsr_reg[1] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [1]),
        .Q(\dw_pcsr_reg[31]_0 [1]));
  FDCE \dw_pcsr_reg[20] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [20]),
        .Q(\dw_pcsr_reg[31]_0 [20]));
  FDCE \dw_pcsr_reg[21] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [21]),
        .Q(\dw_pcsr_reg[31]_0 [21]));
  FDCE \dw_pcsr_reg[22] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [22]),
        .Q(\dw_pcsr_reg[31]_0 [22]));
  FDCE \dw_pcsr_reg[23] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [23]),
        .Q(\dw_pcsr_reg[31]_0 [23]));
  FDCE \dw_pcsr_reg[24] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [24]),
        .Q(\dw_pcsr_reg[31]_0 [24]));
  FDCE \dw_pcsr_reg[25] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [25]),
        .Q(\dw_pcsr_reg[31]_0 [25]));
  FDCE \dw_pcsr_reg[26] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [26]),
        .Q(\dw_pcsr_reg[31]_0 [26]));
  FDCE \dw_pcsr_reg[27] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [27]),
        .Q(\dw_pcsr_reg[31]_0 [27]));
  FDCE \dw_pcsr_reg[28] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [28]),
        .Q(\dw_pcsr_reg[31]_0 [28]));
  FDCE \dw_pcsr_reg[29] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [29]),
        .Q(\dw_pcsr_reg[31]_0 [29]));
  FDCE \dw_pcsr_reg[2] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [2]),
        .Q(\dw_pcsr_reg[31]_0 [2]));
  FDCE \dw_pcsr_reg[30] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [30]),
        .Q(\dw_pcsr_reg[31]_0 [30]));
  FDCE \dw_pcsr_reg[31] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [31]),
        .Q(\dw_pcsr_reg[31]_0 [31]));
  FDCE \dw_pcsr_reg[3] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [3]),
        .Q(\dw_pcsr_reg[31]_0 [3]));
  FDCE \dw_pcsr_reg[4] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [4]),
        .Q(\dw_pcsr_reg[31]_0 [4]));
  FDCE \dw_pcsr_reg[5] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [5]),
        .Q(\dw_pcsr_reg[31]_0 [5]));
  FDCE \dw_pcsr_reg[6] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(ahb_wr_en_reg_0),
        .D(\dw_pcsr_reg[31]_2 [6]),
        .Q(\dw_pcsr_reg[31]_0 [6]));
  FDCE \dw_pcsr_reg[7] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [7]),
        .Q(\dw_pcsr_reg[31]_0 [7]));
  FDCE \dw_pcsr_reg[8] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [8]),
        .Q(\dw_pcsr_reg[31]_0 [8]));
  FDCE \dw_pcsr_reg[9] 
       (.C(HCLK),
        .CE(\dw_pcsr_reg[31]_1 ),
        .CLR(\dw_pcsr_reg[1]_0 ),
        .D(\dw_pcsr_reg[31]_2 [9]),
        .Q(\dw_pcsr_reg[31]_0 [9]));
  CARRY4 emit_wp2_carry
       (.CI(1'b0),
        .CO({emit_wp2_carry_n_0,emit_wp2_carry_n_1,emit_wp2_carry_n_2,emit_wp2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_emit_wp2_carry_O_UNCONNECTED[3:0]),
        .S({emit_wp2_carry_i_1_n_0,emit_wp2_carry_i_2_n_0,emit_wp2_carry_i_3_n_0,emit_wp2_carry_i_4_n_0}));
  CARRY4 emit_wp2_carry__0
       (.CI(emit_wp2_carry_n_0),
        .CO({emit_wp2_carry__0_n_0,emit_wp2_carry__0_n_1,emit_wp2_carry__0_n_2,emit_wp2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_emit_wp2_carry__0_O_UNCONNECTED[3:0]),
        .S({emit_wp2_carry__0_i_1_n_0,emit_wp2_carry__0_i_2_n_0,emit_wp2_carry__0_i_3_n_0,emit_wp2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFFEEEEEEEEEEEEE)) 
    emit_wp2_carry__0_i_1
       (.I0(emit_wp2_carry__0_i_5_n_0),
        .I1(emit_wp2_carry__0_i_6_n_0),
        .I2(\dw_mask0_reg[4]_0 [1]),
        .I3(\dw_mask0_reg[4]_0 [2]),
        .I4(\dw_mask0_reg[4]_0 [3]),
        .I5(\dw_mask0_reg[4]_0 [4]),
        .O(emit_wp2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFC300EB00C300)) 
    emit_wp2_carry__0_i_10
       (.I0(\dw_mask0_reg[4]_0 [1]),
        .I1(Q[17]),
        .I2(emit_wp2_carry__1_0[15]),
        .I3(emit_wp2_carry__0_i_23_n_0),
        .I4(\dw_mask0_reg[4]_0 [4]),
        .I5(\dw_mask0_reg[4]_0 [3]),
        .O(emit_wp2_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAABAAAA)) 
    emit_wp2_carry__0_i_11
       (.I0(emit_wp2_carry__0_i_24_n_0),
        .I1(emit_wp2_carry_i_9_n_0),
        .I2(emit_wp2_carry__1_i_6_0[15]),
        .I3(Q[16]),
        .I4(emit_wp2_carry__0_i_25_n_0),
        .I5(emit_wp2_carry__0_i_26_n_0),
        .O(emit_wp2_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    emit_wp2_carry__0_i_13
       (.I0(\dw_mask0_reg[4]_0 [3]),
        .I1(\dw_mask0_reg[4]_0 [4]),
        .O(emit_wp2_carry__0_i_13_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    emit_wp2_carry__0_i_14
       (.I0(emit_wp2_carry__1_i_6_0[23]),
        .I1(Q[24]),
        .I2(emit_wp2_carry__1_i_6_0[24]),
        .I3(Q[25]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    emit_wp2_carry__0_i_16
       (.I0(emit_wp2_carry__1_0[22]),
        .I1(Q[24]),
        .I2(emit_wp2_carry__1_0[23]),
        .I3(Q[25]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'hEAEAFFC0C0C0C0C0)) 
    emit_wp2_carry__0_i_17
       (.I0(emit_wp2_carry__0_i_27_n_0),
        .I1(\dw_mask0_reg[4]_0 [3]),
        .I2(\dw_mask0_reg[4]_0 [4]),
        .I3(emit_wp2_carry__0_i_28_n_0),
        .I4(emit_wp2_carry_i_9_n_0),
        .I5(\dw_mask0_reg[4]_0 [0]),
        .O(emit_wp2_carry__0_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    emit_wp2_carry__0_i_19
       (.I0(emit_wp2_carry__1_i_6_0[20]),
        .I1(Q[21]),
        .I2(emit_wp2_carry__1_i_6_0[19]),
        .I3(Q[20]),
        .I4(\dw_mask0_reg[4]_0 [4]),
        .I5(emit_wp2_carry_i_22_n_0),
        .O(emit_wp2_carry__0_i_19_n_0));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    emit_wp2_carry__0_i_2
       (.I0(\dw_mask0_reg[4]_0 [1]),
        .I1(\dw_mask0_reg[4]_0 [2]),
        .I2(\dw_mask0_reg[4]_0 [0]),
        .I3(\dw_mask0_reg[4]_0 [4]),
        .I4(emit_wp2_carry__0_i_7_n_0),
        .O(emit_wp2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    emit_wp2_carry__0_i_20
       (.I0(emit_wp2_carry__1_0[19]),
        .I1(Q[21]),
        .I2(emit_wp2_carry__1_0[18]),
        .I3(Q[20]),
        .I4(\dw_mask0_reg[4]_0 [4]),
        .I5(emit_wp2_carry_i_22_n_0),
        .O(emit_wp2_carry__0_i_20_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    emit_wp2_carry__0_i_22
       (.I0(emit_wp2_carry__1_i_6_0[18]),
        .I1(Q[19]),
        .I2(emit_wp2_carry__1_i_6_0[17]),
        .I3(Q[18]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry__0_i_22_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    emit_wp2_carry__0_i_23
       (.I0(emit_wp2_carry__1_0[17]),
        .I1(Q[19]),
        .I2(emit_wp2_carry__1_0[16]),
        .I3(Q[18]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry__0_i_23_n_0));
  LUT6 #(
    .INIT(64'hEAEAFFC0C0C0C0C0)) 
    emit_wp2_carry__0_i_24
       (.I0(emit_wp2_carry__0_i_29_n_0),
        .I1(\dw_mask0_reg[4]_0 [3]),
        .I2(\dw_mask0_reg[4]_0 [4]),
        .I3(emit_wp2_carry__0_i_30_n_0),
        .I4(emit_wp2_carry_i_9_n_0),
        .I5(\dw_mask0_reg[4]_0 [0]),
        .O(emit_wp2_carry__0_i_24_n_0));
  LUT5 #(
    .INIT(32'hFFFF9009)) 
    emit_wp2_carry__0_i_25
       (.I0(emit_wp2_carry__1_i_6_0[14]),
        .I1(Q[15]),
        .I2(emit_wp2_carry__1_i_6_0[13]),
        .I3(Q[14]),
        .I4(\dw_mask0_reg[4]_0 [4]),
        .O(emit_wp2_carry__0_i_25_n_0));
  LUT6 #(
    .INIT(64'hA88A88888888A88A)) 
    emit_wp2_carry__0_i_26
       (.I0(emit_wp2_carry__0_i_31_n_0),
        .I1(\dw_mask0_reg[4]_0 [4]),
        .I2(Q[14]),
        .I3(emit_wp2_carry__1_0[12]),
        .I4(Q[15]),
        .I5(emit_wp2_carry__1_0[13]),
        .O(emit_wp2_carry__0_i_26_n_0));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    emit_wp2_carry__0_i_27
       (.I0(emit_wp2_carry__1_0[20]),
        .I1(Q[22]),
        .I2(\dw_mask0_reg[4]_0 [2]),
        .I3(\dw_mask0_reg[4]_0 [4]),
        .I4(Q[21]),
        .I5(emit_wp2_carry__1_0[19]),
        .O(emit_wp2_carry__0_i_27_n_0));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    emit_wp2_carry__0_i_28
       (.I0(emit_wp2_carry__1_i_6_0[21]),
        .I1(Q[22]),
        .I2(\dw_mask0_reg[4]_0 [2]),
        .I3(\dw_mask0_reg[4]_0 [4]),
        .I4(Q[21]),
        .I5(emit_wp2_carry__1_i_6_0[20]),
        .O(emit_wp2_carry__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    emit_wp2_carry__0_i_29
       (.I0(emit_wp2_carry__1_0[14]),
        .I1(Q[16]),
        .I2(emit_wp2_carry__1_0[13]),
        .I3(Q[15]),
        .I4(\dw_mask0_reg[4]_0 [3]),
        .I5(emit_wp2_carry_i_22_n_0),
        .O(emit_wp2_carry__0_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    emit_wp2_carry__0_i_3
       (.I0(emit_wp2_carry__0_i_8_n_0),
        .I1(\dw_mask0_reg[4]_0 [1]),
        .I2(\dw_mask0_reg[4]_0 [4]),
        .I3(emit_wp2_carry__0_i_9_n_0),
        .I4(emit_wp2_carry__0_i_10_n_0),
        .O(emit_wp2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    emit_wp2_carry__0_i_30
       (.I0(emit_wp2_carry__1_i_6_0[15]),
        .I1(Q[16]),
        .I2(emit_wp2_carry__1_i_6_0[14]),
        .I3(Q[15]),
        .I4(\dw_mask0_reg[4]_0 [3]),
        .I5(emit_wp2_carry_i_22_n_0),
        .O(emit_wp2_carry__0_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFB00000000FFFB)) 
    emit_wp2_carry__0_i_31
       (.I0(\dw_function0_reg[3]_0 [3]),
        .I1(\dw_function0_reg[3]_0 [2]),
        .I2(\dw_function0_reg[3]_0 [0]),
        .I3(\dw_function0_reg[3]_0 [1]),
        .I4(Q[16]),
        .I5(emit_wp2_carry__1_0[14]),
        .O(emit_wp2_carry__0_i_31_n_0));
  LUT5 #(
    .INIT(32'hFFAAFEAA)) 
    emit_wp2_carry__0_i_4
       (.I0(emit_wp2_carry__0_i_11_n_0),
        .I1(\dw_mask0_reg[4]_0 [2]),
        .I2(\dw_mask0_reg[4]_0 [1]),
        .I3(\dw_mask0_reg[4]_0 [4]),
        .I4(\dw_mask0_reg[4]_0 [0]),
        .O(emit_wp2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF00F88880000)) 
    emit_wp2_carry__0_i_5
       (.I0(emit_wp2_carry_i_14_n_0),
        .I1(emit_wp2_carry__0_i_1_1),
        .I2(Q[23]),
        .I3(emit_wp2_carry__1_i_6_0[22]),
        .I4(emit_wp2_carry__0_i_13_n_0),
        .I5(emit_wp2_carry__0_i_14_n_0),
        .O(emit_wp2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF00F88880000)) 
    emit_wp2_carry__0_i_6
       (.I0(emit_wp2_carry__1_i_5_n_0),
        .I1(emit_wp2_carry__0_i_1_0),
        .I2(Q[23]),
        .I3(emit_wp2_carry__1_0[21]),
        .I4(emit_wp2_carry__0_i_13_n_0),
        .I5(emit_wp2_carry__0_i_16_n_0),
        .O(emit_wp2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAEAEA)) 
    emit_wp2_carry__0_i_7
       (.I0(emit_wp2_carry__0_i_17_n_0),
        .I1(emit_wp2_carry__0_i_2_0),
        .I2(emit_wp2_carry__0_i_19_n_0),
        .I3(emit_wp2_carry__0_i_20_n_0),
        .I4(emit_wp2_carry_i_9_n_0),
        .I5(emit_wp2_carry__0_i_2_1),
        .O(emit_wp2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hA500C300)) 
    emit_wp2_carry__0_i_8
       (.I0(emit_wp2_carry__1_0[17]),
        .I1(emit_wp2_carry__1_i_6_0[18]),
        .I2(Q[19]),
        .I3(\dw_mask0_reg[4]_0 [0]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFC8C8FF88888888)) 
    emit_wp2_carry__0_i_9
       (.I0(\dw_mask0_reg[4]_0 [2]),
        .I1(\dw_mask0_reg[4]_0 [4]),
        .I2(\dw_mask0_reg[4]_0 [1]),
        .I3(Q[17]),
        .I4(emit_wp2_carry__1_i_6_0[16]),
        .I5(emit_wp2_carry__0_i_22_n_0),
        .O(emit_wp2_carry__0_i_9_n_0));
  CARRY4 emit_wp2_carry__1
       (.CI(emit_wp2_carry__0_n_0),
        .CO({NLW_emit_wp2_carry__1_CO_UNCONNECTED[3:2],emit_wp2,emit_wp2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_emit_wp2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,emit_wp2_carry__1_i_1_n_0,emit_wp2_carry__1_i_2_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBAAAAAA)) 
    emit_wp2_carry__1_i_1
       (.I0(emit_wp2_carry__1_i_3_n_0),
        .I1(emit_wp2_carry__1_0[29]),
        .I2(Q[31]),
        .I3(emit_wp2_carry__1_i_4_n_0),
        .I4(emit_wp2_carry__1_i_5_n_0),
        .I5(emit_wp2_carry__1_i_6_n_0),
        .O(emit_wp2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    emit_wp2_carry__1_i_10
       (.I0(emit_wp2_carry__1_i_6_0[29]),
        .I1(Q[30]),
        .I2(emit_wp2_carry__1_i_6_0[30]),
        .I3(Q[31]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'hEAEAFFC0C0C0C0C0)) 
    emit_wp2_carry__1_i_11
       (.I0(emit_wp2_carry__1_i_16_n_0),
        .I1(emit_wp2_carry_i_22_n_0),
        .I2(emit_wp2_carry__0_i_13_n_0),
        .I3(emit_wp2_carry__1_i_17_n_0),
        .I4(emit_wp2_carry_i_9_n_0),
        .I5(\dw_mask0_reg[4]_0 [0]),
        .O(emit_wp2_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    emit_wp2_carry__1_i_13
       (.I0(emit_wp2_carry__1_i_6_0[26]),
        .I1(Q[27]),
        .I2(emit_wp2_carry__1_i_6_0[25]),
        .I3(Q[26]),
        .I4(\dw_mask0_reg[4]_0 [2]),
        .I5(emit_wp2_carry__0_i_13_n_0),
        .O(emit_wp2_carry__1_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    emit_wp2_carry__1_i_14
       (.I0(emit_wp2_carry__1_0[25]),
        .I1(Q[27]),
        .I2(emit_wp2_carry__1_0[24]),
        .I3(Q[26]),
        .I4(\dw_mask0_reg[4]_0 [2]),
        .I5(emit_wp2_carry__0_i_13_n_0),
        .O(emit_wp2_carry__1_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    emit_wp2_carry__1_i_16
       (.I0(emit_wp2_carry__1_0[26]),
        .I1(Q[28]),
        .I2(emit_wp2_carry__1_0[25]),
        .I3(Q[27]),
        .I4(\dw_mask0_reg[4]_0 [1]),
        .I5(emit_wp2_carry__0_i_13_n_0),
        .O(emit_wp2_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    emit_wp2_carry__1_i_17
       (.I0(emit_wp2_carry__1_i_6_0[27]),
        .I1(Q[28]),
        .I2(emit_wp2_carry__1_i_6_0[26]),
        .I3(Q[27]),
        .I4(\dw_mask0_reg[4]_0 [1]),
        .I5(emit_wp2_carry__0_i_13_n_0),
        .O(emit_wp2_carry__1_i_17_n_0));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    emit_wp2_carry__1_i_2
       (.I0(\dw_mask0_reg[4]_0 [3]),
        .I1(\dw_mask0_reg[4]_0 [4]),
        .I2(\dw_mask0_reg[4]_0 [0]),
        .I3(\dw_mask0_reg[4]_0 [2]),
        .I4(emit_wp2_carry__1_i_7_n_0),
        .O(emit_wp2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    emit_wp2_carry__1_i_3
       (.I0(emit_wp2_carry_i_9_n_0),
        .I1(Q[31]),
        .I2(emit_wp2_carry__1_0[29]),
        .I3(Q[30]),
        .I4(emit_wp2_carry__1_0[28]),
        .I5(emit_wp2_carry__1_i_8_n_0),
        .O(emit_wp2_carry__1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    emit_wp2_carry__1_i_4
       (.I0(\dw_mask0_reg[4]_0 [2]),
        .I1(\dw_mask0_reg[4]_0 [1]),
        .I2(\dw_mask0_reg[4]_0 [4]),
        .I3(\dw_mask0_reg[4]_0 [3]),
        .O(emit_wp2_carry__1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    emit_wp2_carry__1_i_5
       (.I0(\dw_function0_reg[3]_0 [3]),
        .I1(\dw_function0_reg[3]_0 [2]),
        .I2(\dw_function0_reg[3]_0 [0]),
        .I3(\dw_function0_reg[3]_0 [1]),
        .I4(\dw_mask0_reg[4]_0 [0]),
        .O(emit_wp2_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF00F88880000)) 
    emit_wp2_carry__1_i_6
       (.I0(emit_wp2_carry_i_14_n_0),
        .I1(emit_wp2_carry__1_i_1_0),
        .I2(Q[29]),
        .I3(emit_wp2_carry__1_i_6_0[28]),
        .I4(emit_wp2_carry__1_i_4_n_0),
        .I5(emit_wp2_carry__1_i_10_n_0),
        .O(emit_wp2_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAEAEA)) 
    emit_wp2_carry__1_i_7
       (.I0(emit_wp2_carry__1_i_11_n_0),
        .I1(emit_wp2_carry__1_i_2_0),
        .I2(emit_wp2_carry__1_i_13_n_0),
        .I3(emit_wp2_carry__1_i_14_n_0),
        .I4(emit_wp2_carry_i_9_n_0),
        .I5(emit_wp2_carry__1_i_2_1),
        .O(emit_wp2_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hF999999999999999)) 
    emit_wp2_carry__1_i_8
       (.I0(Q[29]),
        .I1(emit_wp2_carry__1_0[27]),
        .I2(\dw_mask0_reg[4]_0 [3]),
        .I3(\dw_mask0_reg[4]_0 [4]),
        .I4(\dw_mask0_reg[4]_0 [1]),
        .I5(\dw_mask0_reg[4]_0 [2]),
        .O(emit_wp2_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    emit_wp2_carry_i_1
       (.I0(emit_wp2_carry_i_5_n_0),
        .I1(emit_wp2_carry_i_6_n_0),
        .I2(\dw_mask0_reg[4]_0 [4]),
        .I3(\dw_mask0_reg[4]_0 [2]),
        .I4(\dw_mask0_reg[4]_0 [1]),
        .I5(\dw_mask0_reg[4]_0 [3]),
        .O(emit_wp2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    emit_wp2_carry_i_10
       (.I0(emit_wp2_carry__1_0[7]),
        .I1(Q[9]),
        .I2(emit_wp2_carry__1_0[6]),
        .I3(Q[8]),
        .I4(\dw_mask0_reg[4]_0 [3]),
        .I5(\dw_mask0_reg[4]_0 [1]),
        .O(emit_wp2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFF00F88880000)) 
    emit_wp2_carry_i_11
       (.I0(emit_wp2_carry_i_14_n_0),
        .I1(emit_wp2_carry_i_3_0),
        .I2(Q[5]),
        .I3(emit_wp2_carry__1_i_6_0[4]),
        .I4(emit_wp2_carry_i_22_n_0),
        .I5(emit_wp2_carry_i_23_n_0),
        .O(emit_wp2_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFF00F88880000)) 
    emit_wp2_carry_i_12
       (.I0(emit_wp2_carry__1_i_5_n_0),
        .I1(emit_wp2_carry_i_3_1),
        .I2(Q[5]),
        .I3(emit_wp2_carry__1_0[3]),
        .I4(emit_wp2_carry_i_22_n_0),
        .I5(emit_wp2_carry_i_25_n_0),
        .O(emit_wp2_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBAAAAAA)) 
    emit_wp2_carry_i_13
       (.I0(emit_wp2_carry_i_26_n_0),
        .I1(emit_wp2_carry__1_0[2]),
        .I2(Q[4]),
        .I3(emit_wp2_carry_i_9_n_0),
        .I4(emit_wp2_carry_i_27_n_0),
        .I5(emit_wp2_carry_i_28_n_0),
        .O(emit_wp2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    emit_wp2_carry_i_14
       (.I0(\dw_mask0_reg[4]_0 [0]),
        .I1(\dw_function0_reg[3]_0 [3]),
        .I2(\dw_function0_reg[3]_0 [2]),
        .I3(\dw_function0_reg[3]_0 [0]),
        .I4(\dw_function0_reg[3]_0 [1]),
        .O(emit_wp2_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    emit_wp2_carry_i_16
       (.I0(\dw_mask0_reg[4]_0 [2]),
        .I1(\dw_mask0_reg[4]_0 [3]),
        .O(emit_wp2_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    emit_wp2_carry_i_17
       (.I0(emit_wp2_carry__1_i_6_0[11]),
        .I1(Q[12]),
        .I2(emit_wp2_carry__1_i_6_0[12]),
        .I3(Q[13]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry_i_17_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    emit_wp2_carry_i_19
       (.I0(emit_wp2_carry__1_0[10]),
        .I1(Q[12]),
        .I2(emit_wp2_carry__1_0[11]),
        .I3(Q[13]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'hFEEFEEEEEEEEEEEE)) 
    emit_wp2_carry_i_2
       (.I0(emit_wp2_carry_i_7_n_0),
        .I1(emit_wp2_carry_i_8_n_0),
        .I2(emit_wp2_carry__1_0[8]),
        .I3(Q[10]),
        .I4(emit_wp2_carry_i_9_n_0),
        .I5(emit_wp2_carry_i_10_n_0),
        .O(emit_wp2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000FF8200008282)) 
    emit_wp2_carry_i_20
       (.I0(emit_wp2_carry_i_29_n_0),
        .I1(Q[10]),
        .I2(emit_wp2_carry__1_i_6_0[9]),
        .I3(\dw_mask0_reg[4]_0 [0]),
        .I4(emit_wp2_carry_i_9_n_0),
        .I5(emit_wp2_carry_i_30_n_0),
        .O(emit_wp2_carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    emit_wp2_carry_i_22
       (.I0(\dw_mask0_reg[4]_0 [1]),
        .I1(\dw_mask0_reg[4]_0 [2]),
        .O(emit_wp2_carry_i_22_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    emit_wp2_carry_i_23
       (.I0(emit_wp2_carry__1_i_6_0[5]),
        .I1(Q[6]),
        .I2(emit_wp2_carry__1_i_6_0[6]),
        .I3(Q[7]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry_i_23_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    emit_wp2_carry_i_25
       (.I0(emit_wp2_carry__1_0[4]),
        .I1(Q[6]),
        .I2(emit_wp2_carry__1_0[5]),
        .I3(Q[7]),
        .I4(emit_wp2_carry_i_9_n_0),
        .O(emit_wp2_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    emit_wp2_carry_i_26
       (.I0(emit_wp2_carry__1_0[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(emit_wp2_carry__1_0[1]),
        .I4(\dw_mask0_reg[4]_0 [1]),
        .I5(emit_wp2_carry__1_i_5_n_0),
        .O(emit_wp2_carry_i_26_n_0));
  LUT5 #(
    .INIT(32'hFFFF9009)) 
    emit_wp2_carry_i_27
       (.I0(emit_wp2_carry__1_0[1]),
        .I1(Q[3]),
        .I2(emit_wp2_carry__1_0[0]),
        .I3(Q[2]),
        .I4(\dw_mask0_reg[4]_0 [2]),
        .O(emit_wp2_carry_i_27_n_0));
  LUT6 #(
    .INIT(64'h0000FF8200008282)) 
    emit_wp2_carry_i_28
       (.I0(emit_wp2_carry_i_31_n_0),
        .I1(Q[4]),
        .I2(emit_wp2_carry__1_i_6_0[3]),
        .I3(\dw_mask0_reg[4]_0 [0]),
        .I4(emit_wp2_carry_i_9_n_0),
        .I5(emit_wp2_carry_i_32_n_0),
        .O(emit_wp2_carry_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    emit_wp2_carry_i_29
       (.I0(emit_wp2_carry__1_i_6_0[8]),
        .I1(Q[9]),
        .I2(emit_wp2_carry__1_i_6_0[7]),
        .I3(Q[8]),
        .I4(\dw_mask0_reg[4]_0 [3]),
        .I5(\dw_mask0_reg[4]_0 [1]),
        .O(emit_wp2_carry_i_29_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    emit_wp2_carry_i_3
       (.I0(\dw_mask0_reg[4]_0 [3]),
        .I1(\dw_mask0_reg[4]_0 [4]),
        .I2(emit_wp2_carry_i_11_n_0),
        .I3(emit_wp2_carry_i_12_n_0),
        .O(emit_wp2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    emit_wp2_carry_i_30
       (.I0(\dw_mask0_reg[4]_0 [3]),
        .I1(emit_wp2_carry__1_i_6_0[8]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(emit_wp2_carry__1_i_6_0[9]),
        .O(emit_wp2_carry_i_30_n_0));
  LUT5 #(
    .INIT(32'hFFFF9009)) 
    emit_wp2_carry_i_31
       (.I0(emit_wp2_carry__1_i_6_0[2]),
        .I1(Q[3]),
        .I2(emit_wp2_carry__1_i_6_0[1]),
        .I3(Q[2]),
        .I4(\dw_mask0_reg[4]_0 [2]),
        .O(emit_wp2_carry_i_31_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    emit_wp2_carry_i_32
       (.I0(\dw_mask0_reg[4]_0 [1]),
        .I1(emit_wp2_carry__1_i_6_0[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(emit_wp2_carry__1_i_6_0[3]),
        .O(emit_wp2_carry_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFC8)) 
    emit_wp2_carry_i_4
       (.I0(\dw_mask0_reg[4]_0 [0]),
        .I1(\dw_mask0_reg[4]_0 [2]),
        .I2(\dw_mask0_reg[4]_0 [1]),
        .I3(\dw_mask0_reg[4]_0 [4]),
        .I4(\dw_mask0_reg[4]_0 [3]),
        .I5(emit_wp2_carry_i_13_n_0),
        .O(emit_wp2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF00F88880000)) 
    emit_wp2_carry_i_5
       (.I0(emit_wp2_carry_i_14_n_0),
        .I1(emit_wp2_carry_i_1_1),
        .I2(Q[11]),
        .I3(emit_wp2_carry__1_i_6_0[10]),
        .I4(emit_wp2_carry_i_16_n_0),
        .I5(emit_wp2_carry_i_17_n_0),
        .O(emit_wp2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF00F88880000)) 
    emit_wp2_carry_i_6
       (.I0(emit_wp2_carry__1_i_5_n_0),
        .I1(emit_wp2_carry_i_1_0),
        .I2(Q[11]),
        .I3(emit_wp2_carry__1_0[9]),
        .I4(emit_wp2_carry_i_16_n_0),
        .I5(emit_wp2_carry_i_19_n_0),
        .O(emit_wp2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFAAFFAA)) 
    emit_wp2_carry_i_7
       (.I0(emit_wp2_carry_i_20_n_0),
        .I1(\dw_mask0_reg[4]_0 [1]),
        .I2(\dw_mask0_reg[4]_0 [0]),
        .I3(\dw_mask0_reg[4]_0 [4]),
        .I4(\dw_mask0_reg[4]_0 [2]),
        .I5(\dw_mask0_reg[4]_0 [3]),
        .O(emit_wp2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    emit_wp2_carry_i_8
       (.I0(emit_wp2_carry__1_0[8]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(emit_wp2_carry__1_0[7]),
        .I4(\dw_mask0_reg[4]_0 [3]),
        .I5(emit_wp2_carry__1_i_5_n_0),
        .O(emit_wp2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    emit_wp2_carry_i_9
       (.I0(\dw_function0_reg[3]_0 [1]),
        .I1(\dw_function0_reg[3]_0 [0]),
        .I2(\dw_function0_reg[3]_0 [2]),
        .I3(\dw_function0_reg[3]_0 [3]),
        .O(emit_wp2_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h0F08)) 
    \pre_msk_emit_wp_q[0]_i_1 
       (.I0(\pre_msk_emit_wp_q[0]_i_2_n_0 ),
        .I1(emit_wp2),
        .I2(dbg_exec),
        .I3(emit_wp_q),
        .O(nxt_emit_wp_q));
  LUT2 #(
    .INIT(4'hB)) 
    \pre_msk_emit_wp_q[0]_i_10 
       (.I0(\dw_function0_reg[3]_0 [3]),
        .I1(\dw_function0_reg[3]_0 [2]),
        .O(\pre_msk_emit_wp_q[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF90F0F09090)) 
    \pre_msk_emit_wp_q[0]_i_2 
       (.I0(Q[1]),
        .I1(emit_wp2_carry__1_i_6_0[0]),
        .I2(\pre_msk_emit_wp_q[0]_i_4_n_0 ),
        .I3(\pre_msk_emit_wp_q_reg[0]_1 ),
        .I4(\pre_msk_emit_wp_q[0]_i_6_n_0 ),
        .I5(\pre_msk_emit_wp_q[0]_i_7_n_0 ),
        .O(\pre_msk_emit_wp_q[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \pre_msk_emit_wp_q[0]_i_4 
       (.I0(dbg_wp_pc_valid),
        .I1(\dw_function0_reg[3]_0 [3]),
        .I2(\dw_function0_reg[3]_0 [2]),
        .I3(\dw_function0_reg[3]_0 [0]),
        .I4(\dw_function0_reg[3]_0 [1]),
        .O(\pre_msk_emit_wp_q[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pre_msk_emit_wp_q[0]_i_6 
       (.I0(\dw_mask0_reg[4]_0 [4]),
        .I1(\dw_mask0_reg[4]_0 [3]),
        .I2(\dw_mask0_reg[4]_0 [2]),
        .I3(\dw_mask0_reg[4]_0 [1]),
        .O(\pre_msk_emit_wp_q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0044005000440000)) 
    \pre_msk_emit_wp_q[0]_i_7 
       (.I0(\pre_msk_emit_wp_q[0]_i_10_n_0 ),
        .I1(\dw_function0_reg[3]_0 [1]),
        .I2(\dw_function0_reg[3]_0 [0]),
        .I3(u_fault_ex),
        .I4(biu_write),
        .I5(biu_rd_reg),
        .O(\pre_msk_emit_wp_q[0]_i_7_n_0 ));
  FDCE \pre_msk_emit_wp_q_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\dw_comp0_reg[16]_0 ),
        .D(nxt_emit_wp_q),
        .Q(emit_wp_q));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_mtx" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_mtx
   (hready_dap,
    dap_ext_dsel,
    dap_ppb_asel,
    dap_ppb_dsel,
    iWLAST_reg,
    asel_write_reg,
    asel_write_reg_0,
    \haddr_dap_reg_reg[1] ,
    \hsize_dap_reg_reg[1] ,
    NewAddr,
    ReadXfer0,
    HTRANS,
    Q,
    HSIZE,
    \hprot_dap_reg_reg[3] ,
    dap_ppb_asel_reg,
    \ahb_data_state_reg[0] ,
    dap_ext_dsel_reg,
    asel_dside_reg,
    \haddr_dap_reg_reg[31] ,
    nxt_ahb_wr_en,
    nxt_ahb_wr_en_0,
    nxt_ahb_rd_en,
    nxt_ahb_rd_en_1,
    nxt_ahb_data_state,
    \HRDATA_reg[31] ,
    hresp_dap,
    \haddr_dap_reg_reg[31]_0 ,
    \haddrcore_reg_reg[31] ,
    \haddrcore_reg_reg[30] ,
    \haddrcore_reg_reg[29] ,
    \haddrcore_reg_reg[28] ,
    \haddrcore_reg_reg[27] ,
    \haddrcore_reg_reg[26] ,
    \haddrcore_reg_reg[25] ,
    \haddrcore_reg_reg[24] ,
    \haddrcore_reg_reg[23] ,
    \haddrcore_reg_reg[22] ,
    \haddrcore_reg_reg[21] ,
    \haddrcore_reg_reg[20] ,
    \haddrcore_reg_reg[19] ,
    \haddrcore_reg_reg[18] ,
    \haddrcore_reg_reg[17] ,
    \haddrcore_reg_reg[16] ,
    \haddrcore_reg_reg[15] ,
    \haddrcore_reg_reg[14] ,
    \haddrcore_reg_reg[13] ,
    \haddrcore_reg_reg[12] ,
    \haddr_dap_reg_reg[11] ,
    dap_ext_dsel_reg_0,
    dap_ext_dsel_reg_1,
    dap_ext_dsel_reg_2,
    nxt_ahb_rd_en_2,
    nxt_ahb_wr_en_3,
    nxt_ahb_rd_en_4,
    nxt_ahb_rd_en_5,
    nxt_ahb_rd_en_6,
    nxt_ahb_wr_en_7,
    HTRANScoreext,
    HCLK,
    \htranscoreppb_reg_reg[1] ,
    \htranscoreppb_reg_reg[1]_0 ,
    HWRITEcore,
    HPROTcore,
    hsel_sysppb,
    hsel_code_reg_reg,
    hsel_code,
    hsel_sysext,
    htrans_dap,
    E,
    hwrite_dap,
    \haddr_dap_reg_reg[27] ,
    ahb_rd_en,
    HREADY,
    WREADY,
    WLAST,
    \haddrcore_reg_reg[31]_0 ,
    \ahb_data_state_reg[0]_0 ,
    HREADYdbgppb,
    \ahb_data_state_reg[0]_1 ,
    \ahb_data_state_reg[0]_2 ,
    \RdData_cdc_check_reg[31] ,
    HRDATA,
    \RdData_cdc_check_reg[31]_0 ,
    hresp_hold_reg,
    D,
    biu_ack_reg,
    i_ahb_wr_en_reg,
    i_ahb_wr_en_reg_0,
    i_ahb_wr_en_reg_1,
    i_ahb_wr_en_reg_2,
    \haddr_dap_reg_reg[31]_1 ,
    \hsize_dap_reg_reg[1]_0 ,
    \haddr_dap_reg_reg[16] ,
    \haddr_dap_reg_reg[0] ,
    \en_itcm_dbg_reg[1] ,
    \hsize_dap_reg_reg[1]_1 ,
    \hprot_dap_reg_reg[3]_0 );
  output hready_dap;
  output dap_ext_dsel;
  output dap_ppb_asel;
  output dap_ppb_dsel;
  output [0:0]iWLAST_reg;
  output asel_write_reg;
  output [3:0]asel_write_reg_0;
  output \haddr_dap_reg_reg[1] ;
  output \hsize_dap_reg_reg[1] ;
  output NewAddr;
  output ReadXfer0;
  output [0:0]HTRANS;
  output [29:0]Q;
  output [0:0]HSIZE;
  output [2:0]\hprot_dap_reg_reg[3] ;
  output dap_ppb_asel_reg;
  output \ahb_data_state_reg[0] ;
  output dap_ext_dsel_reg;
  output [1:0]asel_dside_reg;
  output [3:0]\haddr_dap_reg_reg[31] ;
  output nxt_ahb_wr_en;
  output nxt_ahb_wr_en_0;
  output nxt_ahb_rd_en;
  output nxt_ahb_rd_en_1;
  output nxt_ahb_data_state;
  output [31:0]\HRDATA_reg[31] ;
  output hresp_dap;
  output [30:0]\haddr_dap_reg_reg[31]_0 ;
  output \haddrcore_reg_reg[31] ;
  output \haddrcore_reg_reg[30] ;
  output \haddrcore_reg_reg[29] ;
  output \haddrcore_reg_reg[28] ;
  output \haddrcore_reg_reg[27] ;
  output \haddrcore_reg_reg[26] ;
  output \haddrcore_reg_reg[25] ;
  output \haddrcore_reg_reg[24] ;
  output \haddrcore_reg_reg[23] ;
  output \haddrcore_reg_reg[22] ;
  output \haddrcore_reg_reg[21] ;
  output \haddrcore_reg_reg[20] ;
  output \haddrcore_reg_reg[19] ;
  output \haddrcore_reg_reg[18] ;
  output \haddrcore_reg_reg[17] ;
  output \haddrcore_reg_reg[16] ;
  output \haddrcore_reg_reg[15] ;
  output \haddrcore_reg_reg[14] ;
  output \haddrcore_reg_reg[13] ;
  output \haddrcore_reg_reg[12] ;
  output [9:0]\haddr_dap_reg_reg[11] ;
  output [0:0]dap_ext_dsel_reg_0;
  output dap_ext_dsel_reg_1;
  output dap_ext_dsel_reg_2;
  output nxt_ahb_rd_en_2;
  output nxt_ahb_wr_en_3;
  output nxt_ahb_rd_en_4;
  output nxt_ahb_rd_en_5;
  output nxt_ahb_rd_en_6;
  output nxt_ahb_wr_en_7;
  input [0:0]HTRANScoreext;
  input HCLK;
  input \htranscoreppb_reg_reg[1] ;
  input \htranscoreppb_reg_reg[1]_0 ;
  input HWRITEcore;
  input [0:0]HPROTcore;
  input hsel_sysppb;
  input hsel_code_reg_reg;
  input hsel_code;
  input hsel_sysext;
  input [0:0]htrans_dap;
  input [0:0]E;
  input hwrite_dap;
  input \haddr_dap_reg_reg[27] ;
  input ahb_rd_en;
  input HREADY;
  input WREADY;
  input WLAST;
  input [31:0]\haddrcore_reg_reg[31]_0 ;
  input \ahb_data_state_reg[0]_0 ;
  input HREADYdbgppb;
  input \ahb_data_state_reg[0]_1 ;
  input \ahb_data_state_reg[0]_2 ;
  input [31:0]\RdData_cdc_check_reg[31] ;
  input [31:0]HRDATA;
  input [31:0]\RdData_cdc_check_reg[31]_0 ;
  input hresp_hold_reg;
  input [1:0]D;
  input biu_ack_reg;
  input i_ahb_wr_en_reg;
  input i_ahb_wr_en_reg_0;
  input i_ahb_wr_en_reg_1;
  input i_ahb_wr_en_reg_2;
  input [31:0]\haddr_dap_reg_reg[31]_1 ;
  input \hsize_dap_reg_reg[1]_0 ;
  input \haddr_dap_reg_reg[16] ;
  input \haddr_dap_reg_reg[0] ;
  input [1:0]\en_itcm_dbg_reg[1] ;
  input [1:0]\hsize_dap_reg_reg[1]_1 ;
  input [3:0]\hprot_dap_reg_reg[3]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]HADDRdbgppb;
  wire HCLK;
  wire [0:0]HPROTcore;
  wire [31:0]HRDATA;
  wire [31:0]\HRDATA_reg[31] ;
  wire HREADY;
  wire HREADYdbgppb;
  wire [0:0]HSIZE;
  wire [1:0]HSIZEdbgppb;
  wire [0:0]HTRANS;
  wire [0:0]HTRANScoreext;
  wire [1:1]HTRANSsysppb;
  wire HWRITEcore;
  wire HWRITEdbgppb;
  wire NewAddr;
  wire [29:0]Q;
  wire [31:0]\RdData_cdc_check_reg[31] ;
  wire [31:0]\RdData_cdc_check_reg[31]_0 ;
  wire ReadXfer0;
  wire WLAST;
  wire WREADY;
  wire \ahb_data_state_reg[0] ;
  wire \ahb_data_state_reg[0]_0 ;
  wire \ahb_data_state_reg[0]_1 ;
  wire \ahb_data_state_reg[0]_2 ;
  wire ahb_rd_en;
  wire [1:0]asel_dside_reg;
  wire asel_write_reg;
  wire [3:0]asel_write_reg_0;
  wire biu_ack_reg;
  wire dap_ext_asel;
  wire dap_ext_dsel;
  wire dap_ext_dsel_reg;
  wire [0:0]dap_ext_dsel_reg_0;
  wire dap_ext_dsel_reg_1;
  wire dap_ext_dsel_reg_2;
  wire dap_hold;
  wire dap_ppb_asel;
  wire dap_ppb_asel_reg;
  wire dap_ppb_dsel;
  wire dap_sys_flush;
  wire [1:0]\en_itcm_dbg_reg[1] ;
  wire \haddr_dap_reg_reg[0] ;
  wire [9:0]\haddr_dap_reg_reg[11] ;
  wire \haddr_dap_reg_reg[16] ;
  wire \haddr_dap_reg_reg[1] ;
  wire \haddr_dap_reg_reg[27] ;
  wire [3:0]\haddr_dap_reg_reg[31] ;
  wire [30:0]\haddr_dap_reg_reg[31]_0 ;
  wire [31:0]\haddr_dap_reg_reg[31]_1 ;
  wire \haddrcore_reg_reg[12] ;
  wire \haddrcore_reg_reg[13] ;
  wire \haddrcore_reg_reg[14] ;
  wire \haddrcore_reg_reg[15] ;
  wire \haddrcore_reg_reg[16] ;
  wire \haddrcore_reg_reg[17] ;
  wire \haddrcore_reg_reg[18] ;
  wire \haddrcore_reg_reg[19] ;
  wire \haddrcore_reg_reg[20] ;
  wire \haddrcore_reg_reg[21] ;
  wire \haddrcore_reg_reg[22] ;
  wire \haddrcore_reg_reg[23] ;
  wire \haddrcore_reg_reg[24] ;
  wire \haddrcore_reg_reg[25] ;
  wire \haddrcore_reg_reg[26] ;
  wire \haddrcore_reg_reg[27] ;
  wire \haddrcore_reg_reg[28] ;
  wire \haddrcore_reg_reg[29] ;
  wire \haddrcore_reg_reg[30] ;
  wire \haddrcore_reg_reg[31] ;
  wire [31:0]\haddrcore_reg_reg[31]_0 ;
  wire [2:0]\hprot_dap_reg_reg[3] ;
  wire [3:0]\hprot_dap_reg_reg[3]_0 ;
  wire hready_dap;
  wire hresp_dap;
  wire hresp_hold_reg;
  wire hsel_code;
  wire hsel_code_reg_reg;
  wire hsel_sysext;
  wire hsel_sysppb;
  wire \hsize_dap_reg_reg[1] ;
  wire \hsize_dap_reg_reg[1]_0 ;
  wire [1:0]\hsize_dap_reg_reg[1]_1 ;
  wire [0:0]htrans_dap;
  wire \htranscoreppb_reg_reg[1] ;
  wire \htranscoreppb_reg_reg[1]_0 ;
  wire hwrite_dap;
  wire [0:0]iWLAST_reg;
  wire i_ahb_wr_en_reg;
  wire i_ahb_wr_en_reg_0;
  wire i_ahb_wr_en_reg_1;
  wire i_ahb_wr_en_reg_2;
  wire nxt_ahb_data_state;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_rd_en_1;
  wire nxt_ahb_rd_en_2;
  wire nxt_ahb_rd_en_4;
  wire nxt_ahb_rd_en_5;
  wire nxt_ahb_rd_en_6;
  wire nxt_ahb_wr_en;
  wire nxt_ahb_wr_en_0;
  wire nxt_ahb_wr_en_3;
  wire nxt_ahb_wr_en_7;
  wire u_matrix_dbg_n_4;
  wire u_matrix_dbg_n_5;
  wire u_matrix_dbg_n_53;
  wire u_matrix_dbg_n_7;
  wire u_matrix_dbg_n_8;
  wire u_matrix_dbg_n_9;
  wire u_matrix_sys_n_21;
  wire u_matrix_sys_n_22;
  wire u_matrix_sys_n_23;

  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_mtx_dbg u_matrix_dbg
       (.E(E),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .\HRDATA_reg[31] (\HRDATA_reg[31] ),
        .HREADY(HREADY),
        .HREADYdbgppb(HREADYdbgppb),
        .HTRANSsysppb(HTRANSsysppb),
        .HWRITEdbgppb(HWRITEdbgppb),
        .Q({u_matrix_dbg_n_7,u_matrix_dbg_n_8,u_matrix_dbg_n_9}),
        .\RdData_cdc_check_reg[31] (\RdData_cdc_check_reg[31] ),
        .\RdData_cdc_check_reg[31]_0 (dap_ext_dsel),
        .\RdData_cdc_check_reg[31]_1 (\RdData_cdc_check_reg[31]_0 ),
        .ahb_rd_en(ahb_rd_en),
        .dap_ext_asel(dap_ext_asel),
        .dap_hold(dap_hold),
        .dap_hold_reg_0(hready_dap),
        .dap_hold_reg_1(u_matrix_sys_n_23),
        .dap_ppb_asel_reg(dap_ppb_asel),
        .dap_sys_flush(dap_sys_flush),
        .dap_sys_flush_reg_0(u_matrix_dbg_n_4),
        .dap_sys_flush_reg_1(u_matrix_dbg_n_5),
        .dap_sys_flush_reg_2(\htranscoreppb_reg_reg[1] ),
        .\en_itcm_dbg_reg[1]_0 (\en_itcm_dbg_reg[1] ),
        .\haddr_dap_reg_reg[0]_0 (\haddr_dap_reg_reg[0] ),
        .\haddr_dap_reg_reg[16]_0 (\haddr_dap_reg_reg[16] ),
        .\haddr_dap_reg_reg[27]_0 (\haddr_dap_reg_reg[27] ),
        .\haddr_dap_reg_reg[31]_0 (\haddr_dap_reg_reg[31] ),
        .\haddr_dap_reg_reg[31]_1 ({Q,HADDRdbgppb}),
        .\haddr_dap_reg_reg[31]_2 (\haddr_dap_reg_reg[31]_1 ),
        .\hprot_dap_reg_reg[1]_0 (asel_dside_reg[0]),
        .\hprot_dap_reg_reg[3]_0 (\hprot_dap_reg_reg[3] [2]),
        .\hprot_dap_reg_reg[3]_1 (\hprot_dap_reg_reg[3]_0 ),
        .hresp_dap(hresp_dap),
        .hresp_hold_reg_0(u_matrix_sys_n_22),
        .hresp_hold_reg_1(hresp_hold_reg),
        .hsel_code(hsel_code),
        .hsel_code_reg_reg_0(hsel_code_reg_reg),
        .hsel_sysext(hsel_sysext),
        .hsel_sysppb(hsel_sysppb),
        .\hsize_dap_reg_reg[1]_0 (HSIZEdbgppb),
        .\hsize_dap_reg_reg[1]_1 (\hsize_dap_reg_reg[1]_0 ),
        .\hsize_dap_reg_reg[1]_2 (\hsize_dap_reg_reg[1]_1 ),
        .htrans_dap(htrans_dap),
        .\htrans_dap_reg_reg[1]_0 (u_matrix_dbg_n_53),
        .hwrite_dap(hwrite_dap),
        .i_dap_access_i_3(u_matrix_sys_n_21),
        .nxt_ahb_rd_en(nxt_ahb_rd_en),
        .nxt_ahb_rd_en_1(nxt_ahb_rd_en_1),
        .nxt_ahb_rd_en_4(nxt_ahb_rd_en_4),
        .nxt_ahb_rd_en_5(nxt_ahb_rd_en_5),
        .nxt_ahb_rd_en_6(nxt_ahb_rd_en_6),
        .nxt_ahb_wr_en(nxt_ahb_wr_en),
        .nxt_ahb_wr_en_0(nxt_ahb_wr_en_0),
        .nxt_ahb_wr_en_7(nxt_ahb_wr_en_7));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_mtx_sys u_matrix_sys
       (.\ADDR_reg[31] ({Q,HADDRdbgppb}),
        .\ASIZE_reg[1] (HSIZEdbgppb),
        .AWRITE_reg(u_matrix_dbg_n_53),
        .D(D),
        .HCLK(HCLK),
        .HPROTcore(HPROTcore),
        .HREADY(HREADY),
        .HSIZE(HSIZE),
        .HTRANS(HTRANS),
        .HTRANScoreext(HTRANScoreext),
        .HTRANSsysppb(HTRANSsysppb),
        .HWRITEcore(HWRITEcore),
        .HWRITEdbgppb(HWRITEdbgppb),
        .NewAddr(NewAddr),
        .Q({u_matrix_dbg_n_7,u_matrix_dbg_n_8,u_matrix_dbg_n_9}),
        .ReadXfer0(ReadXfer0),
        .WLAST(WLAST),
        .WREADY(WREADY),
        .\ahb_data_state_reg[0] (\ahb_data_state_reg[0] ),
        .\ahb_data_state_reg[0]_0 (\ahb_data_state_reg[0]_0 ),
        .\ahb_data_state_reg[0]_1 (\ahb_data_state_reg[0]_1 ),
        .\ahb_data_state_reg[0]_2 (\ahb_data_state_reg[0]_2 ),
        .ahb_rd_en(ahb_rd_en),
        .asel_dside_reg(asel_dside_reg[1]),
        .asel_write_reg(asel_write_reg),
        .asel_write_reg_0(asel_write_reg_0),
        .biu_ack_reg(biu_ack_reg),
        .dap_ext_asel(dap_ext_asel),
        .dap_ext_asel_reg_0(u_matrix_sys_n_23),
        .dap_ext_asel_reg_1(\hprot_dap_reg_reg[3] [1:0]),
        .dap_ext_asel_reg_2(u_matrix_dbg_n_5),
        .dap_ext_dsel_reg_0(dap_ext_dsel),
        .dap_ext_dsel_reg_1(dap_ext_dsel_reg),
        .dap_ext_dsel_reg_2(dap_ext_dsel_reg_0),
        .dap_ext_dsel_reg_3(dap_ext_dsel_reg_1),
        .dap_ext_dsel_reg_4(dap_ext_dsel_reg_2),
        .dap_hold(dap_hold),
        .dap_ppb_asel_reg_0(dap_ppb_asel),
        .dap_ppb_asel_reg_1(dap_ppb_asel_reg),
        .dap_ppb_asel_reg_2(u_matrix_dbg_n_4),
        .dap_ppb_dsel_reg_0(dap_ppb_dsel),
        .dap_ppb_dsel_reg_1(u_matrix_sys_n_22),
        .dap_sys_flush(dap_sys_flush),
        .\haddr_dap_reg_reg[11] (\haddr_dap_reg_reg[11] ),
        .\haddr_dap_reg_reg[1] (\haddr_dap_reg_reg[1] ),
        .\haddr_dap_reg_reg[31] (\haddr_dap_reg_reg[31]_0 ),
        .\haddrcore_reg_reg[12]_0 (\haddrcore_reg_reg[12] ),
        .\haddrcore_reg_reg[13]_0 (\haddrcore_reg_reg[13] ),
        .\haddrcore_reg_reg[14]_0 (\haddrcore_reg_reg[14] ),
        .\haddrcore_reg_reg[15]_0 (\haddrcore_reg_reg[15] ),
        .\haddrcore_reg_reg[16]_0 (\haddrcore_reg_reg[16] ),
        .\haddrcore_reg_reg[17]_0 (\haddrcore_reg_reg[17] ),
        .\haddrcore_reg_reg[18]_0 (\haddrcore_reg_reg[18] ),
        .\haddrcore_reg_reg[19]_0 (\haddrcore_reg_reg[19] ),
        .\haddrcore_reg_reg[20]_0 (\haddrcore_reg_reg[20] ),
        .\haddrcore_reg_reg[21]_0 (\haddrcore_reg_reg[21] ),
        .\haddrcore_reg_reg[22]_0 (\haddrcore_reg_reg[22] ),
        .\haddrcore_reg_reg[23]_0 (\haddrcore_reg_reg[23] ),
        .\haddrcore_reg_reg[24]_0 (\haddrcore_reg_reg[24] ),
        .\haddrcore_reg_reg[25]_0 (\haddrcore_reg_reg[25] ),
        .\haddrcore_reg_reg[26]_0 (\haddrcore_reg_reg[26] ),
        .\haddrcore_reg_reg[27]_0 (\haddrcore_reg_reg[27] ),
        .\haddrcore_reg_reg[28]_0 (\haddrcore_reg_reg[28] ),
        .\haddrcore_reg_reg[29]_0 (\haddrcore_reg_reg[29] ),
        .\haddrcore_reg_reg[30]_0 (\haddrcore_reg_reg[30] ),
        .\haddrcore_reg_reg[31]_0 (\haddrcore_reg_reg[31] ),
        .\haddrcore_reg_reg[31]_1 (\haddrcore_reg_reg[31]_0 ),
        .\hsize_dap_reg_reg[1] (\hsize_dap_reg_reg[1] ),
        .\htranscoreppb_reg_reg[1]_0 (u_matrix_sys_n_21),
        .\htranscoreppb_reg_reg[1]_1 (\htranscoreppb_reg_reg[1] ),
        .\htranscoreppb_reg_reg[1]_2 (\htranscoreppb_reg_reg[1]_0 ),
        .iWLAST_reg(iWLAST_reg),
        .i_ahb_wr_en_reg(i_ahb_wr_en_reg),
        .i_ahb_wr_en_reg_0(i_ahb_wr_en_reg_0),
        .i_ahb_wr_en_reg_1(i_ahb_wr_en_reg_1),
        .i_ahb_wr_en_reg_2(i_ahb_wr_en_reg_2),
        .nxt_ahb_data_state(nxt_ahb_data_state),
        .nxt_ahb_rd_en_2(nxt_ahb_rd_en_2),
        .nxt_ahb_wr_en_3(nxt_ahb_wr_en_3));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_mtx_dbg" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_mtx_dbg
   (dap_hold_reg_0,
    dap_hold,
    HWRITEdbgppb,
    dap_sys_flush,
    dap_sys_flush_reg_0,
    dap_sys_flush_reg_1,
    \hprot_dap_reg_reg[3]_0 ,
    Q,
    \haddr_dap_reg_reg[31]_0 ,
    \haddr_dap_reg_reg[31]_1 ,
    \hsize_dap_reg_reg[1]_0 ,
    nxt_ahb_wr_en,
    nxt_ahb_wr_en_0,
    nxt_ahb_rd_en,
    nxt_ahb_rd_en_1,
    HTRANSsysppb,
    \htrans_dap_reg_reg[1]_0 ,
    \HRDATA_reg[31] ,
    hresp_dap,
    \hprot_dap_reg_reg[1]_0 ,
    nxt_ahb_rd_en_4,
    nxt_ahb_rd_en_5,
    nxt_ahb_rd_en_6,
    nxt_ahb_wr_en_7,
    hsel_sysppb,
    HCLK,
    hsel_code_reg_reg_0,
    hsel_code,
    hsel_sysext,
    htrans_dap,
    E,
    hwrite_dap,
    \haddr_dap_reg_reg[27]_0 ,
    dap_sys_flush_reg_2,
    ahb_rd_en,
    dap_ppb_asel_reg,
    HREADY,
    dap_ext_asel,
    HREADYdbgppb,
    dap_hold_reg_1,
    i_dap_access_i_3,
    \RdData_cdc_check_reg[31] ,
    HRDATA,
    \RdData_cdc_check_reg[31]_0 ,
    \RdData_cdc_check_reg[31]_1 ,
    hresp_hold_reg_0,
    hresp_hold_reg_1,
    \haddr_dap_reg_reg[31]_2 ,
    \hsize_dap_reg_reg[1]_1 ,
    \haddr_dap_reg_reg[16]_0 ,
    \haddr_dap_reg_reg[0]_0 ,
    \en_itcm_dbg_reg[1]_0 ,
    \hsize_dap_reg_reg[1]_2 ,
    \hprot_dap_reg_reg[3]_1 );
  output dap_hold_reg_0;
  output dap_hold;
  output HWRITEdbgppb;
  output dap_sys_flush;
  output dap_sys_flush_reg_0;
  output dap_sys_flush_reg_1;
  output [0:0]\hprot_dap_reg_reg[3]_0 ;
  output [2:0]Q;
  output [3:0]\haddr_dap_reg_reg[31]_0 ;
  output [31:0]\haddr_dap_reg_reg[31]_1 ;
  output [1:0]\hsize_dap_reg_reg[1]_0 ;
  output nxt_ahb_wr_en;
  output nxt_ahb_wr_en_0;
  output nxt_ahb_rd_en;
  output nxt_ahb_rd_en_1;
  output [0:0]HTRANSsysppb;
  output \htrans_dap_reg_reg[1]_0 ;
  output [31:0]\HRDATA_reg[31] ;
  output hresp_dap;
  output [0:0]\hprot_dap_reg_reg[1]_0 ;
  output nxt_ahb_rd_en_4;
  output nxt_ahb_rd_en_5;
  output nxt_ahb_rd_en_6;
  output nxt_ahb_wr_en_7;
  input hsel_sysppb;
  input HCLK;
  input hsel_code_reg_reg_0;
  input hsel_code;
  input hsel_sysext;
  input [0:0]htrans_dap;
  input [0:0]E;
  input hwrite_dap;
  input \haddr_dap_reg_reg[27]_0 ;
  input dap_sys_flush_reg_2;
  input ahb_rd_en;
  input dap_ppb_asel_reg;
  input HREADY;
  input dap_ext_asel;
  input HREADYdbgppb;
  input dap_hold_reg_1;
  input i_dap_access_i_3;
  input [31:0]\RdData_cdc_check_reg[31] ;
  input [31:0]HRDATA;
  input \RdData_cdc_check_reg[31]_0 ;
  input [31:0]\RdData_cdc_check_reg[31]_1 ;
  input hresp_hold_reg_0;
  input hresp_hold_reg_1;
  input [31:0]\haddr_dap_reg_reg[31]_2 ;
  input \hsize_dap_reg_reg[1]_1 ;
  input \haddr_dap_reg_reg[16]_0 ;
  input \haddr_dap_reg_reg[0]_0 ;
  input [1:0]\en_itcm_dbg_reg[1]_0 ;
  input [1:0]\hsize_dap_reg_reg[1]_2 ;
  input [3:0]\hprot_dap_reg_reg[3]_1 ;

  wire [0:0]E;
  wire HCLK;
  wire [31:0]HRDATA;
  wire [31:0]\HRDATA_reg[31] ;
  wire HREADY;
  wire HREADYdbgppb;
  wire [0:0]HTRANSsysppb;
  wire HWRITEdbgppb;
  wire [2:0]Q;
  wire [31:0]\RdData_cdc_check_reg[31] ;
  wire \RdData_cdc_check_reg[31]_0 ;
  wire [31:0]\RdData_cdc_check_reg[31]_1 ;
  wire ahb_rd_en;
  wire ahb_rd_en_i_2__0_n_0;
  wire ahb_rd_en_i_2_n_0;
  wire ahb_rd_en_i_3_n_0;
  wire ahb_rd_en_i_4_n_0;
  wire ahb_rd_en_i_5_n_0;
  wire ahb_wr_en_i_3_n_0;
  wire ahb_wr_en_i_4_n_0;
  wire dap_ext_asel;
  wire dap_ext_asel_i_2_n_0;
  wire dap_hold;
  wire dap_hold_reg_0;
  wire dap_hold_reg_1;
  wire dap_ppb_asel_reg;
  wire dap_sys_flush;
  wire dap_sys_flush_i_1_n_0;
  wire dap_sys_flush_reg_0;
  wire dap_sys_flush_reg_1;
  wire dap_sys_flush_reg_2;
  wire [1:0]en_itcm_dbg;
  wire [1:0]\en_itcm_dbg_reg[1]_0 ;
  wire \haddr_dap_reg_reg[0]_0 ;
  wire \haddr_dap_reg_reg[16]_0 ;
  wire \haddr_dap_reg_reg[27]_0 ;
  wire [3:0]\haddr_dap_reg_reg[31]_0 ;
  wire [31:0]\haddr_dap_reg_reg[31]_1 ;
  wire [31:0]\haddr_dap_reg_reg[31]_2 ;
  wire [0:0]\hprot_dap_reg_reg[1]_0 ;
  wire [0:0]\hprot_dap_reg_reg[3]_0 ;
  wire [3:0]\hprot_dap_reg_reg[3]_1 ;
  wire \hprot_dap_reg_reg_n_0_[1] ;
  wire hresp_dap;
  wire hresp_hold;
  wire hresp_hold_reg_0;
  wire hresp_hold_reg_1;
  wire hsel_code;
  wire hsel_code_reg;
  wire hsel_code_reg_reg_0;
  wire hsel_sysext;
  wire hsel_sysext_reg;
  wire hsel_sysppb;
  wire hsel_sysppb_reg;
  wire hsel_sysppb_reg_i_10_n_0;
  wire hsel_sysppb_reg_i_5_n_0;
  wire [1:0]\hsize_dap_reg_reg[1]_0 ;
  wire \hsize_dap_reg_reg[1]_1 ;
  wire [1:0]\hsize_dap_reg_reg[1]_2 ;
  wire [0:0]htrans_dap;
  wire \htrans_dap_reg_reg[1]_0 ;
  wire hwrite_dap;
  wire i_dap_access_i_3;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_rd_en_1;
  wire nxt_ahb_rd_en_4;
  wire nxt_ahb_rd_en_5;
  wire nxt_ahb_rd_en_6;
  wire nxt_ahb_wr_en;
  wire nxt_ahb_wr_en_0;
  wire nxt_ahb_wr_en_7;
  wire nxt_dap_hold;
  wire nxt_hresp_hold;
  wire p_0_in7_in;

  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ACACHE[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(dap_ext_asel),
        .O(\hprot_dap_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ADDR[31]_i_5 
       (.I0(dap_ext_asel_i_2_n_0),
        .I1(p_0_in7_in),
        .I2(dap_hold),
        .I3(dap_sys_flush),
        .O(\htrans_dap_reg_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \APROT[0]_i_1 
       (.I0(\hprot_dap_reg_reg_n_0_[1] ),
        .I1(dap_ext_asel),
        .O(\hprot_dap_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[0]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [0]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[0]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [0]),
        .O(\HRDATA_reg[31] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[10]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [10]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[10]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [10]),
        .O(\HRDATA_reg[31] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[11]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [11]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[11]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [11]),
        .O(\HRDATA_reg[31] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[12]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [12]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[12]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [12]),
        .O(\HRDATA_reg[31] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[13]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [13]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[13]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [13]),
        .O(\HRDATA_reg[31] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[14]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [14]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[14]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [14]),
        .O(\HRDATA_reg[31] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[15]_i_2 
       (.I0(\RdData_cdc_check_reg[31] [15]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[15]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [15]),
        .O(\HRDATA_reg[31] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[16]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [16]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[16]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [16]),
        .O(\HRDATA_reg[31] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[17]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [17]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[17]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [17]),
        .O(\HRDATA_reg[31] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[18]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [18]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[18]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [18]),
        .O(\HRDATA_reg[31] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[19]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [19]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[19]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [19]),
        .O(\HRDATA_reg[31] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[1]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [1]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[1]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [1]),
        .O(\HRDATA_reg[31] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[20]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [20]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[20]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [20]),
        .O(\HRDATA_reg[31] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[21]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [21]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[21]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [21]),
        .O(\HRDATA_reg[31] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[22]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [22]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[22]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [22]),
        .O(\HRDATA_reg[31] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[23]_i_2 
       (.I0(\RdData_cdc_check_reg[31] [23]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[23]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [23]),
        .O(\HRDATA_reg[31] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[24]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [24]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[24]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [24]),
        .O(\HRDATA_reg[31] [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[25]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [25]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[25]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [25]),
        .O(\HRDATA_reg[31] [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[26]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [26]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[26]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [26]),
        .O(\HRDATA_reg[31] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[27]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [27]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[27]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [27]),
        .O(\HRDATA_reg[31] [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[28]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [28]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[28]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [28]),
        .O(\HRDATA_reg[31] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[29]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [29]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[29]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [29]),
        .O(\HRDATA_reg[31] [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[2]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [2]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[2]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [2]),
        .O(\HRDATA_reg[31] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[30]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [30]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[30]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [30]),
        .O(\HRDATA_reg[31] [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[31]_i_2 
       (.I0(\RdData_cdc_check_reg[31] [31]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[31]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [31]),
        .O(\HRDATA_reg[31] [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[3]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [3]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[3]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [3]),
        .O(\HRDATA_reg[31] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[4]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [4]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[4]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [4]),
        .O(\HRDATA_reg[31] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[5]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [5]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[5]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [5]),
        .O(\HRDATA_reg[31] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[6]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [6]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[6]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [6]),
        .O(\HRDATA_reg[31] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[7]_i_2 
       (.I0(\RdData_cdc_check_reg[31] [7]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[7]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [7]),
        .O(\HRDATA_reg[31] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[8]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [8]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[8]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [8]),
        .O(\HRDATA_reg[31] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RdData_cdc_check[9]_i_1 
       (.I0(\RdData_cdc_check_reg[31] [9]),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HRDATA[9]),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(\RdData_cdc_check_reg[31]_1 [9]),
        .O(\HRDATA_reg[31] [9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    ahb_rd_en_i_1
       (.I0(ahb_rd_en_i_2__0_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [13]),
        .I2(\haddr_dap_reg_reg[31]_1 [12]),
        .I3(ahb_rd_en_i_3_n_0),
        .I4(ahb_rd_en_i_2_n_0),
        .O(nxt_ahb_rd_en_4));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ahb_rd_en_i_1__0
       (.I0(ahb_rd_en_i_2_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [31]),
        .O(nxt_ahb_rd_en_5));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ahb_rd_en_i_1__1
       (.I0(ahb_wr_en_i_4_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [15]),
        .I2(\haddr_dap_reg_reg[31]_1 [14]),
        .I3(\haddr_dap_reg_reg[31]_1 [12]),
        .I4(\haddr_dap_reg_reg[31]_1 [13]),
        .I5(ahb_rd_en_i_2_n_0),
        .O(nxt_ahb_rd_en_6));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    ahb_rd_en_i_1__2
       (.I0(\haddr_dap_reg_reg[31]_1 [15]),
        .I1(\haddr_dap_reg_reg[31]_1 [14]),
        .I2(ahb_wr_en_i_4_n_0),
        .I3(\haddr_dap_reg_reg[31]_1 [13]),
        .I4(\haddr_dap_reg_reg[31]_1 [12]),
        .I5(ahb_rd_en_i_2_n_0),
        .O(nxt_ahb_rd_en));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ahb_rd_en_i_1__3
       (.I0(\haddr_dap_reg_reg[31]_1 [15]),
        .I1(\haddr_dap_reg_reg[31]_1 [14]),
        .I2(ahb_wr_en_i_4_n_0),
        .I3(ahb_rd_en_i_2_n_0),
        .I4(\haddr_dap_reg_reg[31]_1 [12]),
        .I5(\haddr_dap_reg_reg[31]_1 [13]),
        .O(nxt_ahb_rd_en_1));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ahb_rd_en_i_2
       (.I0(dap_hold),
        .I1(p_0_in7_in),
        .I2(hsel_sysppb_reg_i_10_n_0),
        .I3(HREADYdbgppb),
        .I4(HWRITEdbgppb),
        .O(ahb_rd_en_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ahb_rd_en_i_2__0
       (.I0(ahb_rd_en_i_4_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [23]),
        .I2(\haddr_dap_reg_reg[31]_1 [22]),
        .I3(\haddr_dap_reg_reg[31]_1 [21]),
        .I4(\haddr_dap_reg_reg[31]_1 [20]),
        .I5(ahb_rd_en_i_5_n_0),
        .O(ahb_rd_en_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ahb_rd_en_i_3
       (.I0(\haddr_dap_reg_reg[31]_1 [16]),
        .I1(\haddr_dap_reg_reg[31]_1 [17]),
        .I2(\haddr_dap_reg_reg[31]_1 [14]),
        .I3(\haddr_dap_reg_reg[31]_1 [15]),
        .I4(\haddr_dap_reg_reg[31]_1 [19]),
        .I5(\haddr_dap_reg_reg[31]_1 [18]),
        .O(ahb_rd_en_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ahb_rd_en_i_4
       (.I0(\haddr_dap_reg_reg[31]_1 [27]),
        .I1(\haddr_dap_reg_reg[31]_1 [26]),
        .I2(\haddr_dap_reg_reg[31]_1 [25]),
        .I3(\haddr_dap_reg_reg[31]_1 [24]),
        .O(ahb_rd_en_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ahb_rd_en_i_5
       (.I0(\haddr_dap_reg_reg[31]_1 [31]),
        .I1(\haddr_dap_reg_reg[31]_1 [30]),
        .I2(\haddr_dap_reg_reg[31]_1 [28]),
        .I3(\haddr_dap_reg_reg[31]_1 [29]),
        .O(ahb_rd_en_i_5_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ahb_wr_en_i_1
       (.I0(ahb_wr_en_i_3_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [15]),
        .I2(\haddr_dap_reg_reg[31]_1 [14]),
        .I3(\haddr_dap_reg_reg[31]_1 [12]),
        .I4(\haddr_dap_reg_reg[31]_1 [13]),
        .I5(ahb_wr_en_i_4_n_0),
        .O(nxt_ahb_wr_en_7));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    ahb_wr_en_i_1__0
       (.I0(\haddr_dap_reg_reg[31]_1 [15]),
        .I1(\haddr_dap_reg_reg[31]_1 [14]),
        .I2(ahb_wr_en_i_4_n_0),
        .I3(\haddr_dap_reg_reg[31]_1 [13]),
        .I4(\haddr_dap_reg_reg[31]_1 [12]),
        .I5(ahb_wr_en_i_3_n_0),
        .O(nxt_ahb_wr_en));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ahb_wr_en_i_1__1
       (.I0(\haddr_dap_reg_reg[31]_1 [15]),
        .I1(\haddr_dap_reg_reg[31]_1 [14]),
        .I2(ahb_wr_en_i_4_n_0),
        .I3(ahb_wr_en_i_3_n_0),
        .I4(\haddr_dap_reg_reg[31]_1 [12]),
        .I5(\haddr_dap_reg_reg[31]_1 [13]),
        .O(nxt_ahb_wr_en_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ahb_wr_en_i_3
       (.I0(dap_hold),
        .I1(p_0_in7_in),
        .I2(hsel_sysppb_reg_i_10_n_0),
        .I3(HREADYdbgppb),
        .I4(HWRITEdbgppb),
        .O(ahb_wr_en_i_3_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    ahb_wr_en_i_4
       (.I0(\haddr_dap_reg_reg[31]_1 [16]),
        .I1(\haddr_dap_reg_reg[31]_1 [17]),
        .I2(\haddr_dap_reg_reg[31]_1 [18]),
        .I3(\haddr_dap_reg_reg[31]_1 [19]),
        .I4(ahb_rd_en_i_2__0_n_0),
        .O(ahb_wr_en_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF40000000)) 
    dap_ext_asel_i_1
       (.I0(dap_sys_flush),
        .I1(dap_hold),
        .I2(p_0_in7_in),
        .I3(dap_ext_asel_i_2_n_0),
        .I4(HREADY),
        .I5(dap_ext_asel),
        .O(dap_sys_flush_reg_1));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    dap_ext_asel_i_2
       (.I0(hsel_sysext_reg),
        .I1(en_itcm_dbg[1]),
        .I2(\haddr_dap_reg_reg[31]_1 [28]),
        .I3(en_itcm_dbg[0]),
        .I4(hsel_code_reg),
        .O(dap_ext_asel_i_2_n_0));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    dap_hold_i_1
       (.I0(htrans_dap),
        .I1(dap_hold_reg_0),
        .I2(HREADYdbgppb),
        .I3(hsel_sysppb_reg_i_5_n_0),
        .I4(dap_hold_reg_1),
        .I5(dap_hold),
        .O(nxt_dap_hold));
  FDCE dap_hold_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(hsel_code_reg_reg_0),
        .D(nxt_dap_hold),
        .Q(dap_hold));
  LUT6 #(
    .INIT(64'hFFFF000000004000)) 
    dap_ppb_asel_i_1
       (.I0(dap_sys_flush),
        .I1(dap_hold),
        .I2(p_0_in7_in),
        .I3(hsel_sysppb_reg),
        .I4(ahb_rd_en),
        .I5(dap_ppb_asel_reg),
        .O(dap_sys_flush_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h4)) 
    dap_sys_flush_i_1
       (.I0(dap_hold_reg_0),
        .I1(dap_sys_flush),
        .O(dap_sys_flush_i_1_n_0));
  FDPE dap_sys_flush_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(dap_sys_flush_i_1_n_0),
        .PRE(dap_sys_flush_reg_2),
        .Q(dap_sys_flush));
  FDCE \en_itcm_dbg_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(hsel_code_reg_reg_0),
        .D(\en_itcm_dbg_reg[1]_0 [0]),
        .Q(en_itcm_dbg[0]));
  FDCE \en_itcm_dbg_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(hsel_code_reg_reg_0),
        .D(\en_itcm_dbg_reg[1]_0 [1]),
        .Q(en_itcm_dbg[1]));
  FDCE \haddr_dap_reg_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[0]_0 ),
        .D(\haddr_dap_reg_reg[31]_2 [0]),
        .Q(\haddr_dap_reg_reg[31]_1 [0]));
  FDCE \haddr_dap_reg_reg[10] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [10]),
        .Q(\haddr_dap_reg_reg[31]_1 [10]));
  FDCE \haddr_dap_reg_reg[11] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [11]),
        .Q(\haddr_dap_reg_reg[31]_1 [11]));
  FDCE \haddr_dap_reg_reg[12] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [12]),
        .Q(\haddr_dap_reg_reg[31]_1 [12]));
  FDCE \haddr_dap_reg_reg[13] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [13]),
        .Q(\haddr_dap_reg_reg[31]_1 [13]));
  FDCE \haddr_dap_reg_reg[14] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [14]),
        .Q(\haddr_dap_reg_reg[31]_1 [14]));
  FDCE \haddr_dap_reg_reg[15] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [15]),
        .Q(\haddr_dap_reg_reg[31]_1 [15]));
  FDCE \haddr_dap_reg_reg[16] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[16]_0 ),
        .D(\haddr_dap_reg_reg[31]_2 [16]),
        .Q(\haddr_dap_reg_reg[31]_1 [16]));
  FDCE \haddr_dap_reg_reg[17] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [17]),
        .Q(\haddr_dap_reg_reg[31]_1 [17]));
  FDCE \haddr_dap_reg_reg[18] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [18]),
        .Q(\haddr_dap_reg_reg[31]_1 [18]));
  FDCE \haddr_dap_reg_reg[19] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [19]),
        .Q(\haddr_dap_reg_reg[31]_1 [19]));
  FDCE \haddr_dap_reg_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[0]_0 ),
        .D(\haddr_dap_reg_reg[31]_2 [1]),
        .Q(\haddr_dap_reg_reg[31]_1 [1]));
  FDCE \haddr_dap_reg_reg[20] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [20]),
        .Q(\haddr_dap_reg_reg[31]_1 [20]));
  FDCE \haddr_dap_reg_reg[21] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [21]),
        .Q(\haddr_dap_reg_reg[31]_1 [21]));
  FDCE \haddr_dap_reg_reg[22] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [22]),
        .Q(\haddr_dap_reg_reg[31]_1 [22]));
  FDCE \haddr_dap_reg_reg[23] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [23]),
        .Q(\haddr_dap_reg_reg[31]_1 [23]));
  FDCE \haddr_dap_reg_reg[24] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[27]_0 ),
        .D(\haddr_dap_reg_reg[31]_2 [24]),
        .Q(\haddr_dap_reg_reg[31]_1 [24]));
  FDCE \haddr_dap_reg_reg[25] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[27]_0 ),
        .D(\haddr_dap_reg_reg[31]_2 [25]),
        .Q(\haddr_dap_reg_reg[31]_1 [25]));
  FDCE \haddr_dap_reg_reg[26] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[27]_0 ),
        .D(\haddr_dap_reg_reg[31]_2 [26]),
        .Q(\haddr_dap_reg_reg[31]_1 [26]));
  FDCE \haddr_dap_reg_reg[27] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[27]_0 ),
        .D(\haddr_dap_reg_reg[31]_2 [27]),
        .Q(\haddr_dap_reg_reg[31]_1 [27]));
  FDCE \haddr_dap_reg_reg[28] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [28]),
        .Q(\haddr_dap_reg_reg[31]_1 [28]));
  FDCE \haddr_dap_reg_reg[29] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [29]),
        .Q(\haddr_dap_reg_reg[31]_1 [29]));
  FDCE \haddr_dap_reg_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [2]),
        .Q(\haddr_dap_reg_reg[31]_1 [2]));
  FDCE \haddr_dap_reg_reg[30] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [30]),
        .Q(\haddr_dap_reg_reg[31]_1 [30]));
  FDCE \haddr_dap_reg_reg[31] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [31]),
        .Q(\haddr_dap_reg_reg[31]_1 [31]));
  FDCE \haddr_dap_reg_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [3]),
        .Q(\haddr_dap_reg_reg[31]_1 [3]));
  FDCE \haddr_dap_reg_reg[4] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [4]),
        .Q(\haddr_dap_reg_reg[31]_1 [4]));
  FDCE \haddr_dap_reg_reg[5] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [5]),
        .Q(\haddr_dap_reg_reg[31]_1 [5]));
  FDCE \haddr_dap_reg_reg[6] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [6]),
        .Q(\haddr_dap_reg_reg[31]_1 [6]));
  FDCE \haddr_dap_reg_reg[7] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [7]),
        .Q(\haddr_dap_reg_reg[31]_1 [7]));
  FDCE \haddr_dap_reg_reg[8] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [8]),
        .Q(\haddr_dap_reg_reg[31]_1 [8]));
  FDCE \haddr_dap_reg_reg[9] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\haddr_dap_reg_reg[31]_2 [9]),
        .Q(\haddr_dap_reg_reg[31]_1 [9]));
  FDCE \hprot_dap_reg_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[27]_0 ),
        .D(\hprot_dap_reg_reg[3]_1 [0]),
        .Q(Q[0]));
  FDPE \hprot_dap_reg_reg[1] 
       (.C(HCLK),
        .CE(E),
        .D(\hprot_dap_reg_reg[3]_1 [1]),
        .PRE(\haddr_dap_reg_reg[27]_0 ),
        .Q(\hprot_dap_reg_reg_n_0_[1] ));
  FDCE \hprot_dap_reg_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[27]_0 ),
        .D(\hprot_dap_reg_reg[3]_1 [2]),
        .Q(Q[1]));
  FDCE \hprot_dap_reg_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[27]_0 ),
        .D(\hprot_dap_reg_reg[3]_1 [3]),
        .Q(Q[2]));
  LUT2 #(
    .INIT(4'h2)) 
    hresp_hold_i_1
       (.I0(hresp_dap),
        .I1(hresp_hold_reg_0),
        .O(nxt_hresp_hold));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    hresp_hold_i_2
       (.I0(hsel_sysppb_reg_i_5_n_0),
        .I1(hresp_hold),
        .I2(dap_sys_flush),
        .I3(\RdData_cdc_check_reg[31]_0 ),
        .I4(hresp_hold_reg_1),
        .I5(dap_hold),
        .O(hresp_dap));
  FDCE hresp_hold_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(hsel_code_reg_reg_0),
        .D(nxt_hresp_hold),
        .Q(hresp_hold));
  FDCE hsel_code_reg_reg
       (.C(HCLK),
        .CE(dap_hold_reg_0),
        .CLR(hsel_code_reg_reg_0),
        .D(hsel_code),
        .Q(hsel_code_reg));
  FDCE hsel_sysext_reg_reg
       (.C(HCLK),
        .CE(dap_hold_reg_0),
        .CLR(hsel_code_reg_reg_0),
        .D(hsel_sysext),
        .Q(hsel_sysext_reg));
  LUT4 #(
    .INIT(16'h00E2)) 
    hsel_sysppb_reg_i_1
       (.I0(hresp_hold_reg_0),
        .I1(hsel_sysppb_reg_i_5_n_0),
        .I2(HREADYdbgppb),
        .I3(dap_hold),
        .O(dap_hold_reg_0));
  LUT6 #(
    .INIT(64'h0000000055511151)) 
    hsel_sysppb_reg_i_10
       (.I0(hsel_sysppb_reg),
        .I1(hsel_code_reg),
        .I2(en_itcm_dbg[0]),
        .I3(\haddr_dap_reg_reg[31]_1 [28]),
        .I4(en_itcm_dbg[1]),
        .I5(hsel_sysext_reg),
        .O(hsel_sysppb_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    hsel_sysppb_reg_i_5
       (.I0(hsel_sysppb_reg_i_10_n_0),
        .I1(p_0_in7_in),
        .O(hsel_sysppb_reg_i_5_n_0));
  FDCE hsel_sysppb_reg_reg
       (.C(HCLK),
        .CE(dap_hold_reg_0),
        .CLR(hsel_code_reg_reg_0),
        .D(hsel_sysppb),
        .Q(hsel_sysppb_reg));
  FDCE \hsize_dap_reg_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[0]_0 ),
        .D(\hsize_dap_reg_reg[1]_2 [0]),
        .Q(\hsize_dap_reg_reg[1]_0 [0]));
  FDCE \hsize_dap_reg_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(\hsize_dap_reg_reg[1]_1 ),
        .D(\hsize_dap_reg_reg[1]_2 [1]),
        .Q(\hsize_dap_reg_reg[1]_0 [1]));
  FDCE \htrans_dap_reg_reg[1] 
       (.C(HCLK),
        .CE(dap_hold_reg_0),
        .CLR(hsel_code_reg_reg_0),
        .D(htrans_dap),
        .Q(p_0_in7_in));
  FDCE hwrite_dap_reg_reg
       (.C(HCLK),
        .CE(E),
        .CLR(\haddr_dap_reg_reg[27]_0 ),
        .D(hwrite_dap),
        .Q(HWRITEdbgppb));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    i_dap_access_i_4
       (.I0(hsel_sysppb_reg),
        .I1(p_0_in7_in),
        .I2(dap_hold),
        .I3(dap_sys_flush),
        .I4(dap_ppb_asel_reg),
        .I5(i_dap_access_i_3),
        .O(HTRANSsysppb));
  LUT6 #(
    .INIT(64'h0000002222220002)) 
    \write_en[0]_i_1 
       (.I0(ahb_wr_en_i_3_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [31]),
        .I2(\haddr_dap_reg_reg[31]_1 [0]),
        .I3(\haddr_dap_reg_reg[31]_1 [1]),
        .I4(\hsize_dap_reg_reg[1]_0 [1]),
        .I5(\hsize_dap_reg_reg[1]_0 [0]),
        .O(\haddr_dap_reg_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h0000002222220020)) 
    \write_en[1]_i_1 
       (.I0(ahb_wr_en_i_3_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [31]),
        .I2(\haddr_dap_reg_reg[31]_1 [0]),
        .I3(\haddr_dap_reg_reg[31]_1 [1]),
        .I4(\hsize_dap_reg_reg[1]_0 [1]),
        .I5(\hsize_dap_reg_reg[1]_0 [0]),
        .O(\haddr_dap_reg_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h0000220022220200)) 
    \write_en[2]_i_1 
       (.I0(ahb_wr_en_i_3_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [31]),
        .I2(\haddr_dap_reg_reg[31]_1 [0]),
        .I3(\haddr_dap_reg_reg[31]_1 [1]),
        .I4(\hsize_dap_reg_reg[1]_0 [1]),
        .I5(\hsize_dap_reg_reg[1]_0 [0]),
        .O(\haddr_dap_reg_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h0000220022222000)) 
    \write_en[3]_i_1 
       (.I0(ahb_wr_en_i_3_n_0),
        .I1(\haddr_dap_reg_reg[31]_1 [31]),
        .I2(\haddr_dap_reg_reg[31]_1 [0]),
        .I3(\haddr_dap_reg_reg[31]_1 [1]),
        .I4(\hsize_dap_reg_reg[1]_0 [1]),
        .I5(\hsize_dap_reg_reg[1]_0 [0]),
        .O(\haddr_dap_reg_reg[31]_0 [3]));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_mtx_sys" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_mtx_sys
   (dap_ext_asel,
    dap_ext_dsel_reg_0,
    dap_ppb_asel_reg_0,
    dap_ppb_dsel_reg_0,
    iWLAST_reg,
    asel_write_reg,
    asel_write_reg_0,
    \haddr_dap_reg_reg[1] ,
    \hsize_dap_reg_reg[1] ,
    NewAddr,
    ReadXfer0,
    HTRANS,
    HSIZE,
    dap_ppb_asel_reg_1,
    \ahb_data_state_reg[0] ,
    dap_ext_dsel_reg_1,
    asel_dside_reg,
    nxt_ahb_data_state,
    \htranscoreppb_reg_reg[1]_0 ,
    dap_ppb_dsel_reg_1,
    dap_ext_asel_reg_0,
    dap_ext_asel_reg_1,
    \haddr_dap_reg_reg[31] ,
    \haddrcore_reg_reg[31]_0 ,
    \haddrcore_reg_reg[30]_0 ,
    \haddrcore_reg_reg[29]_0 ,
    \haddrcore_reg_reg[28]_0 ,
    \haddrcore_reg_reg[27]_0 ,
    \haddrcore_reg_reg[26]_0 ,
    \haddrcore_reg_reg[25]_0 ,
    \haddrcore_reg_reg[24]_0 ,
    \haddrcore_reg_reg[23]_0 ,
    \haddrcore_reg_reg[22]_0 ,
    \haddrcore_reg_reg[21]_0 ,
    \haddrcore_reg_reg[20]_0 ,
    \haddrcore_reg_reg[19]_0 ,
    \haddrcore_reg_reg[18]_0 ,
    \haddrcore_reg_reg[17]_0 ,
    \haddrcore_reg_reg[16]_0 ,
    \haddrcore_reg_reg[15]_0 ,
    \haddrcore_reg_reg[14]_0 ,
    \haddrcore_reg_reg[13]_0 ,
    \haddrcore_reg_reg[12]_0 ,
    \haddr_dap_reg_reg[11] ,
    dap_ext_dsel_reg_2,
    dap_ext_dsel_reg_3,
    dap_ext_dsel_reg_4,
    nxt_ahb_rd_en_2,
    nxt_ahb_wr_en_3,
    HTRANScoreext,
    HCLK,
    \htranscoreppb_reg_reg[1]_1 ,
    \htranscoreppb_reg_reg[1]_2 ,
    HWRITEcore,
    HPROTcore,
    dap_ext_asel_reg_2,
    dap_ppb_asel_reg_2,
    ahb_rd_en,
    HREADY,
    WREADY,
    WLAST,
    HWRITEdbgppb,
    \haddrcore_reg_reg[31]_1 ,
    \ADDR_reg[31] ,
    \ahb_data_state_reg[0]_0 ,
    Q,
    \ahb_data_state_reg[0]_1 ,
    \ahb_data_state_reg[0]_2 ,
    AWRITE_reg,
    dap_sys_flush,
    dap_hold,
    \ASIZE_reg[1] ,
    D,
    biu_ack_reg,
    HTRANSsysppb,
    i_ahb_wr_en_reg,
    i_ahb_wr_en_reg_0,
    i_ahb_wr_en_reg_1,
    i_ahb_wr_en_reg_2);
  output dap_ext_asel;
  output dap_ext_dsel_reg_0;
  output dap_ppb_asel_reg_0;
  output dap_ppb_dsel_reg_0;
  output [0:0]iWLAST_reg;
  output asel_write_reg;
  output [3:0]asel_write_reg_0;
  output \haddr_dap_reg_reg[1] ;
  output \hsize_dap_reg_reg[1] ;
  output NewAddr;
  output ReadXfer0;
  output [0:0]HTRANS;
  output [0:0]HSIZE;
  output dap_ppb_asel_reg_1;
  output \ahb_data_state_reg[0] ;
  output dap_ext_dsel_reg_1;
  output [0:0]asel_dside_reg;
  output nxt_ahb_data_state;
  output \htranscoreppb_reg_reg[1]_0 ;
  output dap_ppb_dsel_reg_1;
  output dap_ext_asel_reg_0;
  output [1:0]dap_ext_asel_reg_1;
  output [30:0]\haddr_dap_reg_reg[31] ;
  output \haddrcore_reg_reg[31]_0 ;
  output \haddrcore_reg_reg[30]_0 ;
  output \haddrcore_reg_reg[29]_0 ;
  output \haddrcore_reg_reg[28]_0 ;
  output \haddrcore_reg_reg[27]_0 ;
  output \haddrcore_reg_reg[26]_0 ;
  output \haddrcore_reg_reg[25]_0 ;
  output \haddrcore_reg_reg[24]_0 ;
  output \haddrcore_reg_reg[23]_0 ;
  output \haddrcore_reg_reg[22]_0 ;
  output \haddrcore_reg_reg[21]_0 ;
  output \haddrcore_reg_reg[20]_0 ;
  output \haddrcore_reg_reg[19]_0 ;
  output \haddrcore_reg_reg[18]_0 ;
  output \haddrcore_reg_reg[17]_0 ;
  output \haddrcore_reg_reg[16]_0 ;
  output \haddrcore_reg_reg[15]_0 ;
  output \haddrcore_reg_reg[14]_0 ;
  output \haddrcore_reg_reg[13]_0 ;
  output \haddrcore_reg_reg[12]_0 ;
  output [9:0]\haddr_dap_reg_reg[11] ;
  output [0:0]dap_ext_dsel_reg_2;
  output dap_ext_dsel_reg_3;
  output dap_ext_dsel_reg_4;
  output nxt_ahb_rd_en_2;
  output nxt_ahb_wr_en_3;
  input [0:0]HTRANScoreext;
  input HCLK;
  input \htranscoreppb_reg_reg[1]_1 ;
  input \htranscoreppb_reg_reg[1]_2 ;
  input HWRITEcore;
  input [0:0]HPROTcore;
  input dap_ext_asel_reg_2;
  input dap_ppb_asel_reg_2;
  input ahb_rd_en;
  input HREADY;
  input WREADY;
  input WLAST;
  input HWRITEdbgppb;
  input [31:0]\haddrcore_reg_reg[31]_1 ;
  input [31:0]\ADDR_reg[31] ;
  input \ahb_data_state_reg[0]_0 ;
  input [2:0]Q;
  input \ahb_data_state_reg[0]_1 ;
  input \ahb_data_state_reg[0]_2 ;
  input AWRITE_reg;
  input dap_sys_flush;
  input dap_hold;
  input [1:0]\ASIZE_reg[1] ;
  input [1:0]D;
  input biu_ack_reg;
  input [0:0]HTRANSsysppb;
  input i_ahb_wr_en_reg;
  input i_ahb_wr_en_reg_0;
  input i_ahb_wr_en_reg_1;
  input i_ahb_wr_en_reg_2;

  wire [31:0]\ADDR_reg[31] ;
  wire [1:0]\ASIZE_reg[1] ;
  wire AWRITE_reg;
  wire [1:0]D;
  wire HCLK;
  wire [0:0]HPROTcore;
  wire HREADY;
  wire HREADYcoreext;
  wire [0:0]HSIZE;
  wire [0:0]HTRANS;
  wire [0:0]HTRANScoreext;
  wire [0:0]HTRANSsysppb;
  wire HWRITEcore;
  wire HWRITEdbgppb;
  wire NewAddr;
  wire [2:0]Q;
  wire ReadXfer0;
  wire WLAST;
  wire WREADY;
  wire \ahb_data_state_reg[0] ;
  wire \ahb_data_state_reg[0]_0 ;
  wire \ahb_data_state_reg[0]_1 ;
  wire \ahb_data_state_reg[0]_2 ;
  wire ahb_rd_en;
  wire [0:0]asel_dside_reg;
  wire asel_write_reg;
  wire [3:0]asel_write_reg_0;
  wire biu_ack_reg;
  wire core_hold;
  wire core_hold_i_2_n_0;
  wire core_hold_i_3_n_0;
  wire core_hold_i_5_n_0;
  wire core_start;
  wire dap_ext_asel;
  wire dap_ext_asel_reg_0;
  wire [1:0]dap_ext_asel_reg_1;
  wire dap_ext_asel_reg_2;
  wire dap_ext_dsel_i_1_n_0;
  wire dap_ext_dsel_reg_0;
  wire dap_ext_dsel_reg_1;
  wire [0:0]dap_ext_dsel_reg_2;
  wire dap_ext_dsel_reg_3;
  wire dap_ext_dsel_reg_4;
  wire dap_hold;
  wire dap_ppb_asel_reg_0;
  wire dap_ppb_asel_reg_1;
  wire dap_ppb_asel_reg_2;
  wire dap_ppb_dsel_i_1_n_0;
  wire dap_ppb_dsel_reg_0;
  wire dap_ppb_dsel_reg_1;
  wire dap_sys_flush;
  wire [9:0]\haddr_dap_reg_reg[11] ;
  wire \haddr_dap_reg_reg[1] ;
  wire [30:0]\haddr_dap_reg_reg[31] ;
  wire [31:0]haddrcore_reg;
  wire \haddrcore_reg_reg[12]_0 ;
  wire \haddrcore_reg_reg[13]_0 ;
  wire \haddrcore_reg_reg[14]_0 ;
  wire \haddrcore_reg_reg[15]_0 ;
  wire \haddrcore_reg_reg[16]_0 ;
  wire \haddrcore_reg_reg[17]_0 ;
  wire \haddrcore_reg_reg[18]_0 ;
  wire \haddrcore_reg_reg[19]_0 ;
  wire \haddrcore_reg_reg[20]_0 ;
  wire \haddrcore_reg_reg[21]_0 ;
  wire \haddrcore_reg_reg[22]_0 ;
  wire \haddrcore_reg_reg[23]_0 ;
  wire \haddrcore_reg_reg[24]_0 ;
  wire \haddrcore_reg_reg[25]_0 ;
  wire \haddrcore_reg_reg[26]_0 ;
  wire \haddrcore_reg_reg[27]_0 ;
  wire \haddrcore_reg_reg[28]_0 ;
  wire \haddrcore_reg_reg[29]_0 ;
  wire \haddrcore_reg_reg[30]_0 ;
  wire \haddrcore_reg_reg[31]_0 ;
  wire [31:0]\haddrcore_reg_reg[31]_1 ;
  wire [0:0]hprotcore_reg;
  wire \hsize_dap_reg_reg[1] ;
  wire [1:0]hsizecore_reg;
  wire [1:1]htranscoreext_reg;
  wire [1:1]htranscoreppb_reg;
  wire \htranscoreppb_reg_reg[1]_0 ;
  wire \htranscoreppb_reg_reg[1]_1 ;
  wire \htranscoreppb_reg_reg[1]_2 ;
  wire hwritecore_reg;
  wire [0:0]iWLAST_reg;
  wire \iWSTRB[2]_i_3_n_0 ;
  wire \iWSTRB[3]_i_3_n_0 ;
  wire i_ahb_wr_en_reg;
  wire i_ahb_wr_en_reg_0;
  wire i_ahb_wr_en_reg_1;
  wire i_ahb_wr_en_reg_2;
  wire i_dap_access_i_3_n_0;
  wire nxt_ahb_data_state;
  wire nxt_ahb_rd_en_2;
  wire nxt_ahb_wr_en_3;
  wire nxt_core_hold;

  LUT2 #(
    .INIT(4'h8)) 
    \ACACHE[0]_i_1 
       (.I0(dap_ext_asel),
        .I1(Q[1]),
        .O(dap_ext_asel_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ACACHE[1]_i_1 
       (.I0(dap_ext_asel),
        .I1(Q[2]),
        .O(dap_ext_asel_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[0]_i_1 
       (.I0(\ADDR_reg[31] [0]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[0]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [0]),
        .O(\haddr_dap_reg_reg[31] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[10]_i_1 
       (.I0(\ADDR_reg[31] [10]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[10]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [10]),
        .O(\haddr_dap_reg_reg[31] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[11]_i_1 
       (.I0(\ADDR_reg[31] [11]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[11]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [11]),
        .O(\haddr_dap_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[12]_i_1 
       (.I0(\ADDR_reg[31] [12]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[12]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [12]),
        .O(\haddr_dap_reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[13]_i_1 
       (.I0(\ADDR_reg[31] [13]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[13]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [13]),
        .O(\haddr_dap_reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[14]_i_1 
       (.I0(\ADDR_reg[31] [14]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[14]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [14]),
        .O(\haddr_dap_reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[15]_i_1 
       (.I0(\ADDR_reg[31] [15]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[15]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [15]),
        .O(\haddr_dap_reg_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[16]_i_1 
       (.I0(\ADDR_reg[31] [16]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[16]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [16]),
        .O(\haddr_dap_reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[17]_i_1 
       (.I0(\ADDR_reg[31] [17]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[17]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [17]),
        .O(\haddr_dap_reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[18]_i_1 
       (.I0(\ADDR_reg[31] [18]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[18]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [18]),
        .O(\haddr_dap_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[19]_i_1 
       (.I0(\ADDR_reg[31] [19]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[19]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [19]),
        .O(\haddr_dap_reg_reg[31] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[1]_i_1 
       (.I0(\ADDR_reg[31] [1]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[1]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [1]),
        .O(\haddr_dap_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[20]_i_1 
       (.I0(\ADDR_reg[31] [20]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[20]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [20]),
        .O(\haddr_dap_reg_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[21]_i_1 
       (.I0(\ADDR_reg[31] [21]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[21]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [21]),
        .O(\haddr_dap_reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[22]_i_1 
       (.I0(\ADDR_reg[31] [22]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[22]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [22]),
        .O(\haddr_dap_reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[23]_i_1 
       (.I0(\ADDR_reg[31] [23]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[23]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [23]),
        .O(\haddr_dap_reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[24]_i_1 
       (.I0(\ADDR_reg[31] [24]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[24]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [24]),
        .O(\haddr_dap_reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[25]_i_1 
       (.I0(\ADDR_reg[31] [25]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[25]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [25]),
        .O(\haddr_dap_reg_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[26]_i_1 
       (.I0(\ADDR_reg[31] [26]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[26]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [26]),
        .O(\haddr_dap_reg_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[27]_i_1 
       (.I0(\ADDR_reg[31] [27]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[27]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [27]),
        .O(\haddr_dap_reg_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[28]_i_1 
       (.I0(\ADDR_reg[31] [28]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[28]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [28]),
        .O(\haddr_dap_reg_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[29]_i_1 
       (.I0(\ADDR_reg[31] [29]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[29]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [29]),
        .O(\haddr_dap_reg_reg[31] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[2]_i_1 
       (.I0(\ADDR_reg[31] [2]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[2]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [2]),
        .O(\haddr_dap_reg_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[30]_i_1 
       (.I0(\ADDR_reg[31] [30]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[30]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [30]),
        .O(\haddr_dap_reg_reg[31] [29]));
  LUT2 #(
    .INIT(4'h8)) 
    \ADDR[31]_i_1 
       (.I0(HTRANS),
        .I1(HREADY),
        .O(NewAddr));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[31]_i_2 
       (.I0(\ADDR_reg[31] [31]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[31]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [31]),
        .O(\haddr_dap_reg_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[31]_i_4 
       (.I0(AWRITE_reg),
        .I1(dap_ext_asel),
        .I2(htranscoreext_reg),
        .I3(core_hold),
        .I4(HTRANScoreext),
        .O(HTRANS));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[3]_i_1 
       (.I0(\ADDR_reg[31] [3]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[3]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [3]),
        .O(\haddr_dap_reg_reg[31] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[4]_i_1 
       (.I0(\ADDR_reg[31] [4]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[4]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [4]),
        .O(\haddr_dap_reg_reg[31] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[5]_i_1 
       (.I0(\ADDR_reg[31] [5]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[5]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [5]),
        .O(\haddr_dap_reg_reg[31] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[6]_i_1 
       (.I0(\ADDR_reg[31] [6]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[6]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [6]),
        .O(\haddr_dap_reg_reg[31] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[7]_i_1 
       (.I0(\ADDR_reg[31] [7]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[7]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [7]),
        .O(\haddr_dap_reg_reg[31] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[8]_i_1 
       (.I0(\ADDR_reg[31] [8]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[8]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [8]),
        .O(\haddr_dap_reg_reg[31] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ADDR[9]_i_1 
       (.I0(\ADDR_reg[31] [9]),
        .I1(dap_ext_asel),
        .I2(haddrcore_reg[9]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [9]),
        .O(\haddr_dap_reg_reg[31] [8]));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \APROT[2]_i_1 
       (.I0(HPROTcore),
        .I1(core_hold),
        .I2(hprotcore_reg),
        .I3(dap_ext_asel),
        .I4(Q[0]),
        .O(asel_dside_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ASIZE[0]_i_1 
       (.I0(\ASIZE_reg[1] [0]),
        .I1(dap_ext_asel),
        .I2(hsizecore_reg[0]),
        .I3(core_hold),
        .I4(D[0]),
        .O(HSIZE));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ASIZE[1]_i_1 
       (.I0(\ASIZE_reg[1] [1]),
        .I1(dap_ext_asel),
        .I2(hsizecore_reg[1]),
        .I3(core_hold),
        .I4(D[1]),
        .O(\hsize_dap_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    AWRITE_i_1
       (.I0(HWRITEcore),
        .I1(core_hold),
        .I2(hwritecore_reg),
        .I3(dap_ext_asel),
        .I4(HWRITEdbgppb),
        .I5(NewAddr),
        .O(asel_write_reg));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HWDATA[31]_i_1 
       (.I0(dap_ext_dsel_reg_1),
        .I1(\ahb_data_state_reg[0]_1 ),
        .O(dap_ext_dsel_reg_2));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    ReadXfer_i_2
       (.I0(NewAddr),
        .I1(HWRITEcore),
        .I2(core_hold),
        .I3(hwritecore_reg),
        .I4(dap_ext_asel),
        .I5(HWRITEdbgppb),
        .O(ReadXfer0));
  LUT2 #(
    .INIT(4'h2)) 
    \ahb_addr_state_0x[1]_i_3 
       (.I0(dap_ext_dsel_reg_4),
        .I1(\ahb_data_state_reg[0]_2 ),
        .O(dap_ext_dsel_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    \ahb_data_state[0]_i_1 
       (.I0(dap_ext_dsel_reg_1),
        .I1(\ahb_data_state_reg[0]_1 ),
        .I2(\ahb_data_state_reg[0]_2 ),
        .I3(\ahb_data_state_reg[0] ),
        .O(nxt_ahb_data_state));
  LUT6 #(
    .INIT(64'h40EF40E040EF4FEF)) 
    \ahb_data_state[0]_i_2 
       (.I0(dap_ext_dsel_reg_0),
        .I1(HREADY),
        .I2(biu_ack_reg),
        .I3(core_hold),
        .I4(dap_ppb_dsel_reg_0),
        .I5(ahb_rd_en),
        .O(dap_ext_dsel_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    \ahb_data_state[0]_i_4 
       (.I0(dap_ext_dsel_reg_1),
        .I1(\ahb_data_state_reg[0]_0 ),
        .O(\ahb_data_state_reg[0] ));
  LUT6 #(
    .INIT(64'hDFDFDFD010101F10)) 
    asel_write_i_2
       (.I0(HREADY),
        .I1(dap_ext_dsel_reg_0),
        .I2(biu_ack_reg),
        .I3(ahb_rd_en),
        .I4(dap_ppb_dsel_reg_0),
        .I5(core_hold),
        .O(dap_ext_dsel_reg_4));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    core_hold_i_1
       (.I0(core_hold_i_2_n_0),
        .I1(HTRANScoreext),
        .I2(core_hold_i_3_n_0),
        .I3(\htranscoreppb_reg_reg[1]_0 ),
        .I4(dap_ppb_dsel_reg_0),
        .I5(ahb_rd_en),
        .O(nxt_core_hold));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    core_hold_i_2
       (.I0(HREADY),
        .I1(dap_ext_dsel_reg_0),
        .I2(core_hold_i_5_n_0),
        .I3(ahb_rd_en),
        .I4(dap_ppb_asel_reg_0),
        .I5(\htranscoreppb_reg_reg[1]_2 ),
        .O(core_hold_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    core_hold_i_3
       (.I0(dap_ext_asel),
        .I1(HREADY),
        .O(core_hold_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    core_hold_i_4
       (.I0(htranscoreppb_reg),
        .I1(core_hold),
        .I2(\htranscoreppb_reg_reg[1]_2 ),
        .O(\htranscoreppb_reg_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    core_hold_i_5
       (.I0(htranscoreext_reg),
        .I1(core_hold),
        .I2(HTRANScoreext),
        .O(core_hold_i_5_n_0));
  FDCE core_hold_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(nxt_core_hold),
        .Q(core_hold));
  FDCE dap_ext_asel_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(dap_ext_asel_reg_2),
        .Q(dap_ext_asel));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dap_ext_dsel_i_1
       (.I0(dap_ext_asel),
        .I1(HREADY),
        .I2(dap_ext_dsel_reg_0),
        .O(dap_ext_dsel_i_1_n_0));
  FDCE dap_ext_dsel_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(dap_ext_dsel_i_1_n_0),
        .Q(dap_ext_dsel_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hF8F8FFF8)) 
    dap_hold_i_2
       (.I0(dap_ext_asel),
        .I1(HREADY),
        .I2(dap_sys_flush),
        .I3(dap_ppb_asel_reg_0),
        .I4(ahb_rd_en),
        .O(dap_ext_asel_reg_0));
  FDCE dap_ppb_asel_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(dap_ppb_asel_reg_2),
        .Q(dap_ppb_asel_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    dap_ppb_dsel_i_1
       (.I0(dap_ppb_asel_reg_0),
        .I1(ahb_rd_en),
        .I2(dap_ppb_dsel_reg_0),
        .O(dap_ppb_dsel_i_1_n_0));
  FDCE dap_ppb_dsel_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(dap_ppb_dsel_i_1_n_0),
        .Q(dap_ppb_dsel_reg_0));
  FDCE \haddrcore_reg_reg[0] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [0]),
        .Q(haddrcore_reg[0]));
  FDCE \haddrcore_reg_reg[10] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [10]),
        .Q(haddrcore_reg[10]));
  FDCE \haddrcore_reg_reg[11] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [11]),
        .Q(haddrcore_reg[11]));
  FDCE \haddrcore_reg_reg[12] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [12]),
        .Q(haddrcore_reg[12]));
  FDCE \haddrcore_reg_reg[13] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [13]),
        .Q(haddrcore_reg[13]));
  FDCE \haddrcore_reg_reg[14] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [14]),
        .Q(haddrcore_reg[14]));
  FDCE \haddrcore_reg_reg[15] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [15]),
        .Q(haddrcore_reg[15]));
  FDCE \haddrcore_reg_reg[16] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [16]),
        .Q(haddrcore_reg[16]));
  FDCE \haddrcore_reg_reg[17] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [17]),
        .Q(haddrcore_reg[17]));
  FDCE \haddrcore_reg_reg[18] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [18]),
        .Q(haddrcore_reg[18]));
  FDCE \haddrcore_reg_reg[19] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [19]),
        .Q(haddrcore_reg[19]));
  FDCE \haddrcore_reg_reg[1] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [1]),
        .Q(haddrcore_reg[1]));
  FDCE \haddrcore_reg_reg[20] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [20]),
        .Q(haddrcore_reg[20]));
  FDCE \haddrcore_reg_reg[21] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [21]),
        .Q(haddrcore_reg[21]));
  FDCE \haddrcore_reg_reg[22] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [22]),
        .Q(haddrcore_reg[22]));
  FDCE \haddrcore_reg_reg[23] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [23]),
        .Q(haddrcore_reg[23]));
  FDCE \haddrcore_reg_reg[24] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [24]),
        .Q(haddrcore_reg[24]));
  FDCE \haddrcore_reg_reg[25] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [25]),
        .Q(haddrcore_reg[25]));
  FDCE \haddrcore_reg_reg[26] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [26]),
        .Q(haddrcore_reg[26]));
  FDCE \haddrcore_reg_reg[27] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [27]),
        .Q(haddrcore_reg[27]));
  FDCE \haddrcore_reg_reg[28] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [28]),
        .Q(haddrcore_reg[28]));
  FDCE \haddrcore_reg_reg[29] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [29]),
        .Q(haddrcore_reg[29]));
  FDCE \haddrcore_reg_reg[2] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [2]),
        .Q(haddrcore_reg[2]));
  FDCE \haddrcore_reg_reg[30] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [30]),
        .Q(haddrcore_reg[30]));
  FDCE \haddrcore_reg_reg[31] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [31]),
        .Q(haddrcore_reg[31]));
  FDCE \haddrcore_reg_reg[3] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [3]),
        .Q(haddrcore_reg[3]));
  FDCE \haddrcore_reg_reg[4] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [4]),
        .Q(haddrcore_reg[4]));
  FDCE \haddrcore_reg_reg[5] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [5]),
        .Q(haddrcore_reg[5]));
  FDCE \haddrcore_reg_reg[6] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [6]),
        .Q(haddrcore_reg[6]));
  FDCE \haddrcore_reg_reg[7] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [7]),
        .Q(haddrcore_reg[7]));
  FDCE \haddrcore_reg_reg[8] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [8]),
        .Q(haddrcore_reg[8]));
  FDCE \haddrcore_reg_reg[9] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\haddrcore_reg_reg[31]_1 [9]),
        .Q(haddrcore_reg[9]));
  FDCE \hprotcore_reg_reg[0] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(HPROTcore),
        .Q(hprotcore_reg));
  LUT6 #(
    .INIT(64'hF222F222FFFFF222)) 
    hsel_sysppb_reg_i_4
       (.I0(dap_ppb_dsel_reg_0),
        .I1(ahb_rd_en),
        .I2(HREADY),
        .I3(dap_ext_dsel_reg_0),
        .I4(dap_sys_flush),
        .I5(dap_hold),
        .O(dap_ppb_dsel_reg_1));
  FDCE \hsizecore_reg_reg[0] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(D[0]),
        .Q(hsizecore_reg[0]));
  FDCE \hsizecore_reg_reg[1] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(D[1]),
        .Q(hsizecore_reg[1]));
  LUT6 #(
    .INIT(64'hFFFF470047004700)) 
    \htranscoreext_reg[1]_i_1 
       (.I0(core_hold),
        .I1(dap_ppb_dsel_reg_0),
        .I2(ahb_rd_en),
        .I3(\htranscoreppb_reg_reg[1]_2 ),
        .I4(HREADYcoreext),
        .I5(HTRANScoreext),
        .O(core_start));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \htranscoreext_reg[1]_i_4 
       (.I0(core_hold),
        .I1(dap_ext_dsel_reg_0),
        .I2(HREADY),
        .O(HREADYcoreext));
  FDCE \htranscoreext_reg_reg[1] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(HTRANScoreext),
        .Q(htranscoreext_reg));
  FDCE \htranscoreppb_reg_reg[1] 
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(\htranscoreppb_reg_reg[1]_2 ),
        .Q(htranscoreppb_reg));
  FDCE hwritecore_reg_reg
       (.C(HCLK),
        .CE(core_start),
        .CLR(\htranscoreppb_reg_reg[1]_1 ),
        .D(HWRITEcore),
        .Q(hwritecore_reg));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \iWSTRB[0]_i_1 
       (.I0(asel_write_reg),
        .I1(\haddr_dap_reg_reg[1] ),
        .I2(\iWSTRB[2]_i_3_n_0 ),
        .I3(\hsize_dap_reg_reg[1] ),
        .O(asel_write_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    \iWSTRB[1]_i_1 
       (.I0(asel_write_reg),
        .I1(\haddr_dap_reg_reg[1] ),
        .I2(\iWSTRB[3]_i_3_n_0 ),
        .I3(\hsize_dap_reg_reg[1] ),
        .O(asel_write_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \iWSTRB[2]_i_1 
       (.I0(asel_write_reg),
        .I1(\haddr_dap_reg_reg[1] ),
        .I2(\iWSTRB[2]_i_3_n_0 ),
        .I3(\hsize_dap_reg_reg[1] ),
        .O(asel_write_reg_0[2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \iWSTRB[2]_i_3 
       (.I0(\haddrcore_reg_reg[31]_1 [0]),
        .I1(core_hold),
        .I2(haddrcore_reg[0]),
        .I3(dap_ext_asel),
        .I4(\ADDR_reg[31] [0]),
        .I5(HSIZE),
        .O(\iWSTRB[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \iWSTRB[3]_i_1 
       (.I0(asel_write_reg),
        .I1(WREADY),
        .I2(WLAST),
        .O(iWLAST_reg));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \iWSTRB[3]_i_2 
       (.I0(asel_write_reg),
        .I1(\haddr_dap_reg_reg[1] ),
        .I2(\iWSTRB[3]_i_3_n_0 ),
        .I3(\hsize_dap_reg_reg[1] ),
        .O(asel_write_reg_0[3]));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \iWSTRB[3]_i_3 
       (.I0(\haddrcore_reg_reg[31]_1 [0]),
        .I1(core_hold),
        .I2(haddrcore_reg[0]),
        .I3(dap_ext_asel),
        .I4(\ADDR_reg[31] [0]),
        .I5(HSIZE),
        .O(\iWSTRB[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    i_ahb_rd_en_i_1
       (.I0(HWRITEcore),
        .I1(core_hold),
        .I2(hwritecore_reg),
        .I3(dap_ppb_asel_reg_0),
        .I4(HWRITEdbgppb),
        .I5(i_dap_access_i_3_n_0),
        .O(nxt_ahb_rd_en_2));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    i_ahb_wr_en_i_1
       (.I0(HWRITEcore),
        .I1(core_hold),
        .I2(hwritecore_reg),
        .I3(dap_ppb_asel_reg_0),
        .I4(HWRITEdbgppb),
        .I5(i_dap_access_i_3_n_0),
        .O(nxt_ahb_wr_en_3));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i_dap_access_i_1
       (.I0(dap_ppb_asel_reg_0),
        .I1(i_dap_access_i_3_n_0),
        .O(dap_ppb_asel_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_10
       (.I0(haddrcore_reg[31]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [31]),
        .O(\haddrcore_reg_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_11
       (.I0(haddrcore_reg[30]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [30]),
        .O(\haddrcore_reg_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_13
       (.I0(haddrcore_reg[19]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [19]),
        .O(\haddrcore_reg_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_14
       (.I0(haddrcore_reg[18]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [18]),
        .O(\haddrcore_reg_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_16
       (.I0(haddrcore_reg[25]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [25]),
        .O(\haddrcore_reg_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_17
       (.I0(haddrcore_reg[24]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [24]),
        .O(\haddrcore_reg_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_18
       (.I0(haddrcore_reg[13]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [13]),
        .O(\haddrcore_reg_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_19
       (.I0(haddrcore_reg[12]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [12]),
        .O(\haddrcore_reg_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_20
       (.I0(haddrcore_reg[27]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [27]),
        .O(\haddrcore_reg_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_21
       (.I0(haddrcore_reg[26]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [26]),
        .O(\haddrcore_reg_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_23
       (.I0(haddrcore_reg[15]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [15]),
        .O(\haddrcore_reg_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_24
       (.I0(haddrcore_reg[14]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [14]),
        .O(\haddrcore_reg_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_26
       (.I0(haddrcore_reg[21]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [21]),
        .O(\haddrcore_reg_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_27
       (.I0(haddrcore_reg[20]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [20]),
        .O(\haddrcore_reg_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_29
       (.I0(haddrcore_reg[29]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [29]),
        .O(\haddrcore_reg_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    i_dap_access_i_3
       (.I0(HTRANSsysppb),
        .I1(ahb_rd_en),
        .I2(i_ahb_wr_en_reg),
        .I3(i_ahb_wr_en_reg_0),
        .I4(i_ahb_wr_en_reg_1),
        .I5(i_ahb_wr_en_reg_2),
        .O(i_dap_access_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_30
       (.I0(haddrcore_reg[28]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [28]),
        .O(\haddrcore_reg_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_31
       (.I0(haddrcore_reg[16]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [16]),
        .O(\haddrcore_reg_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_32
       (.I0(haddrcore_reg[17]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [17]),
        .O(\haddrcore_reg_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_33
       (.I0(haddrcore_reg[22]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [22]),
        .O(\haddrcore_reg_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i_dap_access_i_34
       (.I0(haddrcore_reg[23]),
        .I1(core_hold),
        .I2(\haddrcore_reg_reg[31]_1 [23]),
        .O(\haddrcore_reg_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[10]_i_1 
       (.I0(\ADDR_reg[31] [10]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[10]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [10]),
        .O(\haddr_dap_reg_reg[11] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[11]_i_1 
       (.I0(\ADDR_reg[31] [11]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[11]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [11]),
        .O(\haddr_dap_reg_reg[11] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[2]_i_1 
       (.I0(\ADDR_reg[31] [2]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[2]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [2]),
        .O(\haddr_dap_reg_reg[11] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[3]_i_1 
       (.I0(\ADDR_reg[31] [3]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[3]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [3]),
        .O(\haddr_dap_reg_reg[11] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[4]_i_1 
       (.I0(\ADDR_reg[31] [4]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[4]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [4]),
        .O(\haddr_dap_reg_reg[11] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[5]_i_1 
       (.I0(\ADDR_reg[31] [5]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[5]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [5]),
        .O(\haddr_dap_reg_reg[11] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[6]_i_1 
       (.I0(\ADDR_reg[31] [6]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[6]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [6]),
        .O(\haddr_dap_reg_reg[11] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[7]_i_1 
       (.I0(\ADDR_reg[31] [7]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[7]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [7]),
        .O(\haddr_dap_reg_reg[11] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[8]_i_1 
       (.I0(\ADDR_reg[31] [8]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[8]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [8]),
        .O(\haddr_dap_reg_reg[11] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_haddr_q[9]_i_1 
       (.I0(\ADDR_reg[31] [9]),
        .I1(dap_ppb_asel_reg_0),
        .I2(haddrcore_reg[9]),
        .I3(core_hold),
        .I4(\haddrcore_reg_reg[31]_1 [9]),
        .O(\haddr_dap_reg_reg[11] [7]));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_rom_tb" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_rom_tb
   (ahb_rd_en,
    nxt_ahb_rd_en_4,
    HCLK,
    ahb_rd_en_reg_0);
  output ahb_rd_en;
  input nxt_ahb_rd_en_4;
  input HCLK;
  input ahb_rd_en_reg_0;

  wire HCLK;
  wire ahb_rd_en;
  wire ahb_rd_en_reg_0;
  wire nxt_ahb_rd_en_4;

  FDCE ahb_rd_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(nxt_ahb_rd_en_4),
        .Q(ahb_rd_en));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_sys" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_sys
   (ahb_wr_en,
    RESET_INTERCONNECT,
    DBGRESTARTED,
    RESET_INTERCONNECT_0,
    c_halt,
    dbg_reg_write,
    RESET_INTERCONNECT_1,
    \haddr_q_reg[0] ,
    \haddr_q_reg[1] ,
    \haddr_q_reg[2] ,
    \haddr_q_reg[3] ,
    \haddr_q_reg[4] ,
    \haddr_q_reg[5] ,
    \haddr_q_reg[6] ,
    \haddr_q_reg[7] ,
    \haddr_q_reg[8] ,
    \haddr_q_reg[9] ,
    dbg_debugen,
    dbg_exception_ctrl,
    c_maskints,
    c_maskints_reg,
    c_maskints_reg_0,
    HREADYdbgppb,
    dbg_maskints,
    \dw_mask0_reg[0] ,
    \dw_comp0_reg[31] ,
    \dbg_reg_wdata_reg[31] ,
    \bu0_comp28to2_reg[26] ,
    \bu1_comp28to2_reg[26] ,
    \haddr_q_reg[1]_0 ,
    dbg_bp_match,
    DBGITCMBYTEWR,
    DBGDTCMBYTEWR,
    c_debugen_reg,
    nxt_dbg_halt_ack,
    \excpt_state_reg[0] ,
    \dbg_reg_addr_reg[3] ,
    \excpt_state_reg[0]_0 ,
    dbg_reg_req_reg,
    \dbg_reg_addr_reg[0] ,
    \dbg_reg_addr_reg[2] ,
    \dbg_reg_addr_reg[2]_0 ,
    \HRDATA_reg[31] ,
    \haddr_q_reg[15] ,
    nxt_ahb_wr_en,
    HCLK,
    EDBGRQ,
    nxt_dbg_restarted,
    s_retire_st_reg,
    ahb_rd_en_reg,
    D,
    nxt_ahb_rd_en,
    nxt_ahb_rd_en_0,
    nxt_ahb_wr_en_1,
    nxt_ahb_rd_en_2,
    nxt_ahb_wr_en_3,
    nxt_ahb_rd_en_4,
    nxt_ahb_rd_en_5,
    Q,
    S,
    bp_compare_return1_carry__1,
    dbg_bp_match_de_i_4,
    bp_compare0_return1_carry__0,
    bp_compare0_return1_carry__1,
    dbg_bp_match_de_i_3,
    DBGRESETn,
    i_dbg_halt_ack_reg,
    \pend_lvl_tree[1]_i_2 ,
    nxt_vcatch,
    dbg_exec,
    doutB,
    \HRDATA_reg[31]_0 ,
    dbg_reg_rdy,
    dbg_bp_hit,
    DBGRESTART,
    c_maskints_reg_1,
    c_maskints_reg_2,
    locked_up,
    external_reg,
    adv_de_to_ex,
    dbg_wp_pc_valid,
    \dw_pcsr_reg[31] ,
    dbg_bp_match_de_reg,
    \pre_msk_emit_wp_q_reg[0] ,
    u_fault_ex,
    biu_write,
    biu_rd_reg,
    emit_wp2_carry__1,
    emit_wp2_carry__1_i_1,
    emit_wp2_carry__1_i_2,
    emit_wp2_carry__1_i_2_0,
    emit_wp2_carry__0_i_1,
    emit_wp2_carry__0_i_1_0,
    emit_wp2_carry__0_i_2,
    emit_wp2_carry__0_i_2_0,
    emit_wp2_carry_i_1,
    emit_wp2_carry_i_1_0,
    emit_wp2_carry_i_3,
    emit_wp2_carry_i_3_0,
    i_dbg_instr_v_ex_reg,
    i_dbg_halt_ack_reg_0,
    \excpt_state[1]_i_3 ,
    E,
    \dbg_reg_wdata_reg[31]_0 ,
    s_reset_st_reg,
    \write_en_reg[3] );
  output ahb_wr_en;
  output RESET_INTERCONNECT;
  output DBGRESTARTED;
  output RESET_INTERCONNECT_0;
  output c_halt;
  output dbg_reg_write;
  output RESET_INTERCONNECT_1;
  output \haddr_q_reg[0] ;
  output \haddr_q_reg[1] ;
  output \haddr_q_reg[2] ;
  output \haddr_q_reg[3] ;
  output \haddr_q_reg[4] ;
  output \haddr_q_reg[5] ;
  output \haddr_q_reg[6] ;
  output \haddr_q_reg[7] ;
  output \haddr_q_reg[8] ;
  output \haddr_q_reg[9] ;
  output dbg_debugen;
  output [1:0]dbg_exception_ctrl;
  output c_maskints;
  output c_maskints_reg;
  output c_maskints_reg_0;
  output HREADYdbgppb;
  output dbg_maskints;
  output [0:0]\dw_mask0_reg[0] ;
  output [7:0]\dw_comp0_reg[31] ;
  output [31:0]\dbg_reg_wdata_reg[31] ;
  output [26:0]\bu0_comp28to2_reg[26] ;
  output [26:0]\bu1_comp28to2_reg[26] ;
  output \haddr_q_reg[1]_0 ;
  output dbg_bp_match;
  output [3:0]DBGITCMBYTEWR;
  output [3:0]DBGDTCMBYTEWR;
  output c_debugen_reg;
  output nxt_dbg_halt_ack;
  output \excpt_state_reg[0] ;
  output [3:0]\dbg_reg_addr_reg[3] ;
  output \excpt_state_reg[0]_0 ;
  output dbg_reg_req_reg;
  output \dbg_reg_addr_reg[0] ;
  output \dbg_reg_addr_reg[2] ;
  output \dbg_reg_addr_reg[2]_0 ;
  output [31:0]\HRDATA_reg[31] ;
  output [3:0]\haddr_q_reg[15] ;
  input nxt_ahb_wr_en;
  input HCLK;
  input EDBGRQ;
  input nxt_dbg_restarted;
  input s_retire_st_reg;
  input ahb_rd_en_reg;
  input [31:0]D;
  input nxt_ahb_rd_en;
  input nxt_ahb_rd_en_0;
  input nxt_ahb_wr_en_1;
  input nxt_ahb_rd_en_2;
  input nxt_ahb_wr_en_3;
  input nxt_ahb_rd_en_4;
  input nxt_ahb_rd_en_5;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]bp_compare_return1_carry__1;
  input [1:0]dbg_bp_match_de_i_4;
  input [3:0]bp_compare0_return1_carry__0;
  input [3:0]bp_compare0_return1_carry__1;
  input [1:0]dbg_bp_match_de_i_3;
  input DBGRESETn;
  input i_dbg_halt_ack_reg;
  input [1:0]\pend_lvl_tree[1]_i_2 ;
  input nxt_vcatch;
  input dbg_exec;
  input [31:0]doutB;
  input [31:0]\HRDATA_reg[31]_0 ;
  input dbg_reg_rdy;
  input dbg_bp_hit;
  input DBGRESTART;
  input c_maskints_reg_1;
  input c_maskints_reg_2;
  input locked_up;
  input external_reg;
  input adv_de_to_ex;
  input dbg_wp_pc_valid;
  input [30:0]\dw_pcsr_reg[31] ;
  input [0:0]dbg_bp_match_de_reg;
  input \pre_msk_emit_wp_q_reg[0] ;
  input u_fault_ex;
  input biu_write;
  input biu_rd_reg;
  input [29:0]emit_wp2_carry__1;
  input emit_wp2_carry__1_i_1;
  input emit_wp2_carry__1_i_2;
  input emit_wp2_carry__1_i_2_0;
  input emit_wp2_carry__0_i_1;
  input emit_wp2_carry__0_i_1_0;
  input emit_wp2_carry__0_i_2;
  input emit_wp2_carry__0_i_2_0;
  input emit_wp2_carry_i_1;
  input emit_wp2_carry_i_1_0;
  input emit_wp2_carry_i_3;
  input emit_wp2_carry_i_3_0;
  input i_dbg_instr_v_ex_reg;
  input i_dbg_halt_ack_reg_0;
  input [1:0]\excpt_state[1]_i_3 ;
  input [0:0]E;
  input [31:0]\dbg_reg_wdata_reg[31]_0 ;
  input s_reset_st_reg;
  input [3:0]\write_en_reg[3] ;

  wire [31:0]D;
  wire [3:0]DBGDTCMBYTEWR;
  wire [3:0]DBGITCMBYTEWR;
  wire DBGRESETn;
  wire DBGRESTART;
  wire DBGRESTARTED;
  wire [0:0]E;
  wire EDBGRQ;
  wire HCLK;
  wire [31:0]\HRDATA_reg[31] ;
  wire [31:0]\HRDATA_reg[31]_0 ;
  wire HREADYdbgppb;
  wire [14:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire RESET_INTERCONNECT_1;
  wire [3:0]S;
  wire adv_de_to_ex;
  wire ahb_rd_data;
  wire ahb_rd_en;
  wire ahb_rd_en_3;
  wire ahb_rd_en_4;
  wire ahb_rd_en_5;
  wire ahb_rd_en_reg;
  wire ahb_wr_en;
  wire ahb_wr_en_0;
  wire ahb_wr_en_1;
  wire biu_rd_reg;
  wire biu_write;
  wire bkpt;
  wire [3:0]bp_compare0_return1_carry__0;
  wire [3:0]bp_compare0_return1_carry__1;
  wire [3:0]bp_compare_return1_carry__1;
  wire bu0_comp0;
  wire [26:0]\bu0_comp28to2_reg[26] ;
  wire [1:0]bu0_comp31to30;
  wire bu1_comp0;
  wire [26:0]\bu1_comp28to2_reg[26] ;
  wire [1:0]bu1_comp31to30;
  wire bu_ctrl;
  wire c_debugen_reg;
  wire c_halt;
  wire c_maskints;
  wire c_maskints_reg;
  wire c_maskints_reg_0;
  wire c_maskints_reg_1;
  wire c_maskints_reg_2;
  wire dbg_bp_hit;
  wire dbg_bp_match;
  wire [1:0]dbg_bp_match_de_i_3;
  wire [1:0]dbg_bp_match_de_i_4;
  wire [0:0]dbg_bp_match_de_reg;
  wire dbg_ctl_n_124;
  wire dbg_ctl_n_129;
  wire dbg_ctl_n_52;
  wire dbg_ctl_n_88;
  wire dbg_ctl_n_89;
  wire dbg_ctl_n_90;
  wire dbg_ctl_n_91;
  wire dbg_debugen;
  wire dbg_dw_n_3;
  wire dbg_dwtena;
  wire [1:0]dbg_exception_ctrl;
  wire dbg_exec;
  wire [2:2]dbg_fault_status;
  wire dbg_maskints;
  wire \dbg_reg_addr_reg[0] ;
  wire \dbg_reg_addr_reg[2] ;
  wire \dbg_reg_addr_reg[2]_0 ;
  wire [3:0]\dbg_reg_addr_reg[3] ;
  wire dbg_reg_rdy;
  wire dbg_reg_req_reg;
  wire [31:0]\dbg_reg_wdata_reg[31] ;
  wire [31:0]\dbg_reg_wdata_reg[31]_0 ;
  wire dbg_reg_write;
  wire dbg_tcm_n_10;
  wire dbg_tcm_n_11;
  wire dbg_tcm_n_12;
  wire dbg_tcm_n_13;
  wire dbg_tcm_n_14;
  wire dbg_tcm_n_15;
  wire dbg_tcm_n_16;
  wire dbg_tcm_n_17;
  wire dbg_tcm_n_18;
  wire dbg_tcm_n_19;
  wire dbg_tcm_n_20;
  wire dbg_tcm_n_21;
  wire dbg_tcm_n_22;
  wire dbg_tcm_n_23;
  wire dbg_tcm_n_24;
  wire dbg_tcm_n_25;
  wire dbg_tcm_n_26;
  wire dbg_tcm_n_27;
  wire dbg_tcm_n_28;
  wire dbg_tcm_n_29;
  wire dbg_tcm_n_3;
  wire dbg_tcm_n_4;
  wire dbg_tcm_n_5;
  wire dbg_tcm_n_6;
  wire dbg_tcm_n_7;
  wire dbg_tcm_n_8;
  wire dbg_tcm_n_9;
  wire dbg_wp_pc_valid;
  wire [31:0]doutB;
  wire [30:2]dw_comp0;
  wire [7:0]\dw_comp0_reg[31] ;
  wire [3:0]dw_function0;
  wire [4:1]dw_mask0;
  wire [0:0]\dw_mask0_reg[0] ;
  wire dw_matched0;
  wire [31:0]dw_pcsr;
  wire [30:0]\dw_pcsr_reg[31] ;
  wire emit_wp2_carry__0_i_1;
  wire emit_wp2_carry__0_i_1_0;
  wire emit_wp2_carry__0_i_2;
  wire emit_wp2_carry__0_i_2_0;
  wire [29:0]emit_wp2_carry__1;
  wire emit_wp2_carry__1_i_1;
  wire emit_wp2_carry__1_i_2;
  wire emit_wp2_carry__1_i_2_0;
  wire emit_wp2_carry_i_1;
  wire emit_wp2_carry_i_1_0;
  wire emit_wp2_carry_i_3;
  wire emit_wp2_carry_i_3_0;
  wire [1:0]\excpt_state[1]_i_3 ;
  wire \excpt_state_reg[0] ;
  wire \excpt_state_reg[0]_0 ;
  wire external_reg;
  wire \haddr_q_reg[0] ;
  wire [3:0]\haddr_q_reg[15] ;
  wire \haddr_q_reg[1] ;
  wire \haddr_q_reg[1]_0 ;
  wire \haddr_q_reg[2] ;
  wire \haddr_q_reg[3] ;
  wire \haddr_q_reg[4] ;
  wire \haddr_q_reg[5] ;
  wire \haddr_q_reg[6] ;
  wire \haddr_q_reg[7] ;
  wire \haddr_q_reg[8] ;
  wire \haddr_q_reg[9] ;
  wire i_dbg_halt_ack_reg;
  wire i_dbg_halt_ack_reg_0;
  wire i_dbg_instr_v_ex_reg;
  wire itcm_en;
  wire locked_up;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_rd_en_0;
  wire nxt_ahb_rd_en_2;
  wire nxt_ahb_rd_en_4;
  wire nxt_ahb_rd_en_5;
  wire nxt_ahb_wr_en;
  wire nxt_ahb_wr_en_1;
  wire nxt_ahb_wr_en_3;
  wire nxt_dbg_halt_ack;
  wire nxt_dbg_restarted;
  wire [31:1]nxt_dw_pcsr;
  wire [31:0]nxt_hrdata;
  wire nxt_vcatch;
  wire [31:31]p_1_out;
  wire [1:0]\pend_lvl_tree[1]_i_2 ;
  wire \pre_msk_emit_wp_q_reg[0] ;
  wire s_reset_st_reg;
  wire s_retire_st_reg;
  wire u_fault_ex;
  wire write_comp;
  wire [1:0]write_comp_2;
  wire [3:0]\write_en_reg[3] ;
  wire write_func;
  wire write_mask;

  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_ahb_mux dbg_ahb_mux
       (.D(nxt_hrdata),
        .DBGRESETn(DBGRESETn),
        .HCLK(HCLK),
        .\HRDATA_reg[31]_0 (\HRDATA_reg[31] ),
        .RESET_INTERCONNECT(RESET_INTERCONNECT_1));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_bp dbg_bpu
       (.D({D[31:30],D[28:2],D[0]}),
        .DBGRESETn(DBGRESETn),
        .HCLK(HCLK),
        .Q(bu0_comp31to30),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_0),
        .S(S),
        .ahb_rd_en(ahb_rd_en),
        .ahb_rd_en_reg_0(ahb_rd_en_reg),
        .ahb_wr_en(ahb_wr_en_1),
        .bp_compare0_return1_carry__0_0(bp_compare0_return1_carry__0),
        .bp_compare0_return1_carry__1_0(bp_compare0_return1_carry__1),
        .bp_compare_return1_carry__1_0(bp_compare_return1_carry__1),
        .bu0_comp0(bu0_comp0),
        .\bu0_comp28to2_reg[26]_0 (\bu0_comp28to2_reg[26] ),
        .bu1_comp0(bu1_comp0),
        .\bu1_comp28to2_reg[26]_0 (\bu1_comp28to2_reg[26] ),
        .\bu1_comp31to30_reg[1]_0 (bu1_comp31to30),
        .bu_ctrl(bu_ctrl),
        .bu_ctrl_reg_0(dbg_ctl_n_129),
        .bu_ctrl_reg_1(\haddr_q_reg[3] ),
        .bu_ctrl_reg_2(dbg_ctl_n_90),
        .dbg_bp_match(dbg_bp_match),
        .dbg_bp_match_de_i_3_0(dbg_bp_match_de_i_3),
        .dbg_bp_match_de_i_4_0(dbg_bp_match_de_i_4),
        .dbg_bp_match_de_reg(dbg_bp_match_de_reg),
        .nxt_ahb_rd_en_0(nxt_ahb_rd_en_0),
        .nxt_ahb_wr_en_1(nxt_ahb_wr_en_1),
        .write_comp(write_comp_2));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_ctl dbg_ctl
       (.D({D[24],D[16],D[10],D[4:0]}),
        .DBGRESTART(DBGRESTART),
        .DBGRESTARTED(DBGRESTARTED),
        .E(write_mask),
        .EDBGRQ(EDBGRQ),
        .HCLK(HCLK),
        .\HRDATA_reg[11] (dbg_tcm_n_12),
        .\HRDATA_reg[12] (dbg_tcm_n_13),
        .\HRDATA_reg[13] (dbg_tcm_n_14),
        .\HRDATA_reg[14] (dbg_tcm_n_15),
        .\HRDATA_reg[15] (dbg_tcm_n_16),
        .\HRDATA_reg[16] (dbg_tcm_n_7),
        .\HRDATA_reg[17] (dbg_tcm_n_6),
        .\HRDATA_reg[18] (dbg_tcm_n_17),
        .\HRDATA_reg[19] (dbg_tcm_n_5),
        .\HRDATA_reg[1] (dbg_tcm_n_3),
        .\HRDATA_reg[20] (dbg_tcm_n_18),
        .\HRDATA_reg[21] (dbg_tcm_n_19),
        .\HRDATA_reg[22] (dbg_tcm_n_20),
        .\HRDATA_reg[23] (dbg_tcm_n_21),
        .\HRDATA_reg[24] (dbg_tcm_n_22),
        .\HRDATA_reg[26] (dbg_tcm_n_23),
        .\HRDATA_reg[27] (dbg_tcm_n_24),
        .\HRDATA_reg[28] ({\HRDATA_reg[31]_0 [28],\HRDATA_reg[31]_0 [25],\HRDATA_reg[31]_0 [10],\HRDATA_reg[31]_0 [7],\HRDATA_reg[31]_0 [4:3],\HRDATA_reg[31]_0 [0]}),
        .\HRDATA_reg[28]_0 (\bu0_comp28to2_reg[26] ),
        .\HRDATA_reg[28]_1 (\bu1_comp28to2_reg[26] ),
        .\HRDATA_reg[29] (dbg_tcm_n_25),
        .\HRDATA_reg[2] (dbg_tcm_n_4),
        .\HRDATA_reg[30] (dbg_tcm_n_26),
        .\HRDATA_reg[31] (dw_pcsr),
        .\HRDATA_reg[31]_0 ({\dw_comp0_reg[31] [7],dw_comp0[30:29],\dw_comp0_reg[31] [6],dw_comp0[27:26],\dw_comp0_reg[31] [5],dw_comp0[24:23],\dw_comp0_reg[31] [4],dw_comp0[21:14],\dw_comp0_reg[31] [3],dw_comp0[12:8],\dw_comp0_reg[31] [2],dw_comp0[6:2],\dw_comp0_reg[31] [1:0]}),
        .\HRDATA_reg[31]_1 (dbg_tcm_n_27),
        .\HRDATA_reg[31]_2 (bu0_comp31to30),
        .\HRDATA_reg[31]_3 (bu1_comp31to30),
        .\HRDATA_reg[3] (dw_function0),
        .\HRDATA_reg[4] ({dw_mask0,\dw_mask0_reg[0] }),
        .\HRDATA_reg[4]_0 (dbg_tcm_n_29),
        .\HRDATA_reg[5] (dbg_tcm_n_8),
        .\HRDATA_reg[6] (dbg_tcm_n_9),
        .\HRDATA_reg[7] (dbg_tcm_n_28),
        .\HRDATA_reg[8] (dbg_tcm_n_10),
        .\HRDATA_reg[9] (dbg_tcm_n_11),
        .Q(Q[9:0]),
        .adv_de_to_ex(adv_de_to_ex),
        .ahb_rd_data(ahb_rd_data),
        .ahb_rd_en(ahb_rd_en_3),
        .ahb_rd_en_0(ahb_rd_en_5),
        .ahb_rd_en_1(ahb_rd_en_4),
        .ahb_rd_en_2(ahb_rd_en),
        .ahb_rd_en_reg_0(dbg_ctl_n_89),
        .ahb_rd_en_reg_1(dbg_ctl_n_91),
        .ahb_rd_en_reg_2(dbg_ctl_n_124),
        .ahb_wr_en(ahb_wr_en_1),
        .ahb_wr_en_0(ahb_wr_en_0),
        .ahb_wr_en_reg_0(ahb_wr_en),
        .bkpt(bkpt),
        .bu0_comp0(bu0_comp0),
        .bu1_comp0(bu1_comp0),
        .bu_ctrl(bu_ctrl),
        .c_debugen_reg_0(dbg_debugen),
        .c_debugen_reg_1(c_debugen_reg),
        .c_halt_reg_0(c_halt),
        .c_maskints_reg_0(c_maskints),
        .c_maskints_reg_1(c_maskints_reg),
        .c_maskints_reg_2(c_maskints_reg_0),
        .c_maskints_reg_3(c_maskints_reg_1),
        .c_maskints_reg_4(c_maskints_reg_2),
        .dbg_bp_hit(dbg_bp_hit),
        .dbg_dwtena(dbg_dwtena),
        .dbg_exception_ctrl(dbg_exception_ctrl),
        .dbg_exec(dbg_exec),
        .dbg_maskints(dbg_maskints),
        .\dbg_reg_addr_reg[0]_0 (\dbg_reg_addr_reg[0] ),
        .\dbg_reg_addr_reg[2]_0 (\dbg_reg_addr_reg[2] ),
        .\dbg_reg_addr_reg[2]_1 (\dbg_reg_addr_reg[2]_0 ),
        .\dbg_reg_addr_reg[3]_0 (\dbg_reg_addr_reg[3] ),
        .\dbg_reg_addr_reg[4]_0 (RESET_INTERCONNECT),
        .dbg_reg_rdy(dbg_reg_rdy),
        .dbg_reg_req_reg_0(dbg_reg_req_reg),
        .\dbg_reg_wdata_reg[0]_0 (E),
        .\dbg_reg_wdata_reg[1]_0 (RESET_INTERCONNECT_1),
        .\dbg_reg_wdata_reg[31]_0 (\dbg_reg_wdata_reg[31] ),
        .\dbg_reg_wdata_reg[31]_1 (\dbg_reg_wdata_reg[31]_0 ),
        .dbg_reg_write_reg_0(dbg_reg_write),
        .dbg_reg_write_reg_1(RESET_INTERCONNECT_0),
        .dbg_wp_pc_valid(dbg_wp_pc_valid),
        .doutB({doutB[28],doutB[25],doutB[10],doutB[7],doutB[4:3],doutB[0]}),
        .dw_matched0(dw_matched0),
        .\dw_pcsr_reg[31] (nxt_hrdata),
        .\dw_pcsr_reg[31]_0 (\dw_pcsr_reg[31] ),
        .dwtrap_reg_0(dbg_fault_status),
        .dwtrap_reg_1(dbg_dw_n_3),
        .\excpt_state[1]_i_3 (\excpt_state[1]_i_3 ),
        .\excpt_state_reg[0] (\excpt_state_reg[0] ),
        .\excpt_state_reg[0]_0 (\excpt_state_reg[0]_0 ),
        .external_reg_0(external_reg),
        .\haddr_q_reg[0]_0 (\haddr_q_reg[0] ),
        .\haddr_q_reg[1]_0 (\haddr_q_reg[1] ),
        .\haddr_q_reg[1]_1 (dbg_ctl_n_88),
        .\haddr_q_reg[1]_2 (\haddr_q_reg[1]_0 ),
        .\haddr_q_reg[1]_3 (dbg_ctl_n_129),
        .\haddr_q_reg[2]_0 (\haddr_q_reg[2] ),
        .\haddr_q_reg[3]_0 (\haddr_q_reg[3] ),
        .\haddr_q_reg[3]_1 (write_func),
        .\haddr_q_reg[3]_2 (write_comp),
        .\haddr_q_reg[4]_0 (\haddr_q_reg[4] ),
        .\haddr_q_reg[5]_0 (\haddr_q_reg[5] ),
        .\haddr_q_reg[6]_0 (\haddr_q_reg[6] ),
        .\haddr_q_reg[7]_0 (\haddr_q_reg[7] ),
        .\haddr_q_reg[8]_0 (\haddr_q_reg[8] ),
        .\haddr_q_reg[8]_1 (dbg_ctl_n_90),
        .\haddr_q_reg[9]_0 (\haddr_q_reg[9] ),
        .i_dbg_halt_ack_reg({nxt_dw_pcsr,dbg_ctl_n_52}),
        .i_dbg_halt_ack_reg_0(p_1_out),
        .i_dbg_halt_ack_reg_1(i_dbg_halt_ack_reg),
        .i_dbg_halt_ack_reg_2(i_dbg_halt_ack_reg_0),
        .i_dbg_instr_v_ex_reg(i_dbg_instr_v_ex_reg),
        .itcm_en(itcm_en),
        .nxt_ahb_rd_en(nxt_ahb_rd_en),
        .nxt_ahb_wr_en(nxt_ahb_wr_en),
        .nxt_dbg_halt_ack(nxt_dbg_halt_ack),
        .nxt_dbg_restarted(nxt_dbg_restarted),
        .nxt_vcatch(nxt_vcatch),
        .\pend_lvl_tree[1]_i_2 (\pend_lvl_tree[1]_i_2 ),
        .s_reset_st_reg_0(s_reset_st_reg),
        .s_retire_st_reg_0(s_retire_st_reg),
        .vc_harderr_reg_0(ahb_rd_en_reg),
        .write_comp(write_comp_2));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_dw dbg_dw
       (.D(D),
        .E(write_comp),
        .HCLK(HCLK),
        .Q({\dw_comp0_reg[31] [7],dw_comp0[30:29],\dw_comp0_reg[31] [6],dw_comp0[27:26],\dw_comp0_reg[31] [5],dw_comp0[24:23],\dw_comp0_reg[31] [4],dw_comp0[21:14],\dw_comp0_reg[31] [3],dw_comp0[12:8],\dw_comp0_reg[31] [2],dw_comp0[6:2],\dw_comp0_reg[31] [1:0]}),
        .ahb_rd_en(ahb_rd_en_4),
        .ahb_wr_en_0(ahb_wr_en_0),
        .ahb_wr_en_reg_0(ahb_rd_en_reg),
        .biu_rd_reg(biu_rd_reg),
        .biu_write(biu_write),
        .dbg_debugen(dbg_debugen),
        .dbg_dwtena(dbg_dwtena),
        .dbg_exec(dbg_exec),
        .dbg_wp_pc_valid(dbg_wp_pc_valid),
        .\dw_comp0_reg[15]_0 (RESET_INTERCONNECT),
        .\dw_comp0_reg[16]_0 (RESET_INTERCONNECT_0),
        .\dw_function0_reg[3]_0 (dw_function0),
        .\dw_function0_reg[3]_1 (write_func),
        .\dw_mask0_reg[4]_0 ({dw_mask0,\dw_mask0_reg[0] }),
        .\dw_mask0_reg[4]_1 (write_mask),
        .dw_matched0(dw_matched0),
        .dw_matched0_reg_0(dbg_ctl_n_88),
        .\dw_pcsr_reg[1]_0 (RESET_INTERCONNECT_1),
        .\dw_pcsr_reg[31]_0 (dw_pcsr),
        .\dw_pcsr_reg[31]_1 (p_1_out),
        .\dw_pcsr_reg[31]_2 ({nxt_dw_pcsr,dbg_ctl_n_52}),
        .emit_wp2_carry__0_i_1_0(emit_wp2_carry__0_i_1),
        .emit_wp2_carry__0_i_1_1(emit_wp2_carry__0_i_1_0),
        .emit_wp2_carry__0_i_2_0(emit_wp2_carry__0_i_2),
        .emit_wp2_carry__0_i_2_1(emit_wp2_carry__0_i_2_0),
        .emit_wp2_carry__1_0(emit_wp2_carry__1),
        .emit_wp2_carry__1_i_1_0(emit_wp2_carry__1_i_1),
        .emit_wp2_carry__1_i_2_0(emit_wp2_carry__1_i_2),
        .emit_wp2_carry__1_i_2_1(emit_wp2_carry__1_i_2_0),
        .emit_wp2_carry__1_i_6_0(\dw_pcsr_reg[31] ),
        .emit_wp2_carry_i_1_0(emit_wp2_carry_i_1),
        .emit_wp2_carry_i_1_1(emit_wp2_carry_i_1_0),
        .emit_wp2_carry_i_3_0(emit_wp2_carry_i_3),
        .emit_wp2_carry_i_3_1(emit_wp2_carry_i_3_0),
        .nxt_ahb_rd_en_2(nxt_ahb_rd_en_2),
        .nxt_ahb_wr_en_3(nxt_ahb_wr_en_3),
        .\pre_msk_emit_wp_q_reg[0]_0 (dbg_dw_n_3),
        .\pre_msk_emit_wp_q_reg[0]_1 (\pre_msk_emit_wp_q_reg[0] ),
        .u_fault_ex(u_fault_ex));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_rom_tb dbg_rom_tb
       (.HCLK(HCLK),
        .ahb_rd_en(ahb_rd_en_5),
        .ahb_rd_en_reg_0(RESET_INTERCONNECT),
        .nxt_ahb_rd_en_4(nxt_ahb_rd_en_4));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_tcm dbg_tcm
       (.DBGDTCMBYTEWR(DBGDTCMBYTEWR),
        .DBGITCMBYTEWR(DBGITCMBYTEWR),
        .HCLK(HCLK),
        .\HRDATA[2]_i_4 (dbg_ctl_n_91),
        .\HRDATA[2]_i_4_0 (dbg_fault_status),
        .\HRDATA_reg[17] (external_reg),
        .\HRDATA_reg[19] (dbg_ctl_n_89),
        .\HRDATA_reg[31] ({\HRDATA_reg[31]_0 [31:29],\HRDATA_reg[31]_0 [27:26],\HRDATA_reg[31]_0 [24:11],\HRDATA_reg[31]_0 [9:8],\HRDATA_reg[31]_0 [6:5],\HRDATA_reg[31]_0 [2:1]}),
        .\HRDATA_reg[31]_0 ({\dbg_reg_wdata_reg[31] [31:29],\dbg_reg_wdata_reg[31] [27:26],\dbg_reg_wdata_reg[31] [24:20],\dbg_reg_wdata_reg[31] [18],\dbg_reg_wdata_reg[31] [15:11],\dbg_reg_wdata_reg[31] [9:8],\dbg_reg_wdata_reg[31] [6:5]}),
        .\HRDATA_reg[5] (dbg_ctl_n_124),
        .HREADYdbgppb(HREADYdbgppb),
        .Q(Q[14:10]),
        .ahb_rd_data(ahb_rd_data),
        .ahb_rd_data_reg_0(dbg_tcm_n_28),
        .ahb_rd_en(ahb_rd_en_5),
        .ahb_rd_en_0(ahb_rd_en_4),
        .ahb_rd_en_1(ahb_rd_en),
        .ahb_rd_en_2(ahb_rd_en_3),
        .ahb_rd_en_reg_0(ahb_rd_en_reg),
        .bkpt(bkpt),
        .dbg_reg_rdy(dbg_reg_rdy),
        .doutB({doutB[31:29],doutB[27:26],doutB[24:11],doutB[9:8],doutB[6:5],doutB[2:1]}),
        .\genblk3[1].ram_block_reg_2_0 (dbg_tcm_n_6),
        .\genblk3[1].ram_block_reg_2_0_0 (dbg_tcm_n_7),
        .\haddr_q_reg[12]_0 (RESET_INTERCONNECT),
        .\haddr_q_reg[15]_0 (\haddr_q_reg[15] ),
        .itcm_en(itcm_en),
        .itcm_en_reg_0(dbg_tcm_n_3),
        .itcm_en_reg_1(dbg_tcm_n_4),
        .itcm_en_reg_10(dbg_tcm_n_16),
        .itcm_en_reg_11(dbg_tcm_n_17),
        .itcm_en_reg_12(dbg_tcm_n_18),
        .itcm_en_reg_13(dbg_tcm_n_19),
        .itcm_en_reg_14(dbg_tcm_n_20),
        .itcm_en_reg_15(dbg_tcm_n_21),
        .itcm_en_reg_16(dbg_tcm_n_22),
        .itcm_en_reg_17(dbg_tcm_n_23),
        .itcm_en_reg_18(dbg_tcm_n_24),
        .itcm_en_reg_19(dbg_tcm_n_25),
        .itcm_en_reg_2(dbg_tcm_n_8),
        .itcm_en_reg_20(dbg_tcm_n_26),
        .itcm_en_reg_21(dbg_tcm_n_27),
        .itcm_en_reg_22(dbg_tcm_n_29),
        .itcm_en_reg_3(dbg_tcm_n_9),
        .itcm_en_reg_4(dbg_tcm_n_10),
        .itcm_en_reg_5(dbg_tcm_n_11),
        .itcm_en_reg_6(dbg_tcm_n_12),
        .itcm_en_reg_7(dbg_tcm_n_13),
        .itcm_en_reg_8(dbg_tcm_n_14),
        .itcm_en_reg_9(dbg_tcm_n_15),
        .locked_up(locked_up),
        .locked_up_reg(dbg_tcm_n_5),
        .nxt_ahb_rd_en_5(nxt_ahb_rd_en_5),
        .\write_en_reg[3]_0 (\write_en_reg[3] ));
endmodule

(* ORIG_REF_NAME = "cm1_dbg_tcm" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dbg_tcm
   (ahb_rd_data,
    itcm_en,
    HREADYdbgppb,
    itcm_en_reg_0,
    itcm_en_reg_1,
    locked_up_reg,
    \genblk3[1].ram_block_reg_2_0 ,
    \genblk3[1].ram_block_reg_2_0_0 ,
    itcm_en_reg_2,
    itcm_en_reg_3,
    itcm_en_reg_4,
    itcm_en_reg_5,
    itcm_en_reg_6,
    itcm_en_reg_7,
    itcm_en_reg_8,
    itcm_en_reg_9,
    itcm_en_reg_10,
    itcm_en_reg_11,
    itcm_en_reg_12,
    itcm_en_reg_13,
    itcm_en_reg_14,
    itcm_en_reg_15,
    itcm_en_reg_16,
    itcm_en_reg_17,
    itcm_en_reg_18,
    itcm_en_reg_19,
    itcm_en_reg_20,
    itcm_en_reg_21,
    ahb_rd_data_reg_0,
    itcm_en_reg_22,
    DBGITCMBYTEWR,
    DBGDTCMBYTEWR,
    \haddr_q_reg[15]_0 ,
    nxt_ahb_rd_en_5,
    HCLK,
    ahb_rd_en_reg_0,
    \haddr_q_reg[12]_0 ,
    ahb_rd_en,
    ahb_rd_en_0,
    ahb_rd_en_1,
    ahb_rd_en_2,
    doutB,
    \HRDATA_reg[31] ,
    bkpt,
    \HRDATA[2]_i_4 ,
    \HRDATA[2]_i_4_0 ,
    locked_up,
    \HRDATA_reg[19] ,
    \HRDATA_reg[17] ,
    dbg_reg_rdy,
    \HRDATA_reg[31]_0 ,
    \HRDATA_reg[5] ,
    Q,
    \write_en_reg[3]_0 );
  output ahb_rd_data;
  output itcm_en;
  output HREADYdbgppb;
  output itcm_en_reg_0;
  output itcm_en_reg_1;
  output locked_up_reg;
  output \genblk3[1].ram_block_reg_2_0 ;
  output \genblk3[1].ram_block_reg_2_0_0 ;
  output itcm_en_reg_2;
  output itcm_en_reg_3;
  output itcm_en_reg_4;
  output itcm_en_reg_5;
  output itcm_en_reg_6;
  output itcm_en_reg_7;
  output itcm_en_reg_8;
  output itcm_en_reg_9;
  output itcm_en_reg_10;
  output itcm_en_reg_11;
  output itcm_en_reg_12;
  output itcm_en_reg_13;
  output itcm_en_reg_14;
  output itcm_en_reg_15;
  output itcm_en_reg_16;
  output itcm_en_reg_17;
  output itcm_en_reg_18;
  output itcm_en_reg_19;
  output itcm_en_reg_20;
  output itcm_en_reg_21;
  output ahb_rd_data_reg_0;
  output itcm_en_reg_22;
  output [3:0]DBGITCMBYTEWR;
  output [3:0]DBGDTCMBYTEWR;
  output [3:0]\haddr_q_reg[15]_0 ;
  input nxt_ahb_rd_en_5;
  input HCLK;
  input ahb_rd_en_reg_0;
  input \haddr_q_reg[12]_0 ;
  input ahb_rd_en;
  input ahb_rd_en_0;
  input ahb_rd_en_1;
  input ahb_rd_en_2;
  input [24:0]doutB;
  input [24:0]\HRDATA_reg[31] ;
  input bkpt;
  input \HRDATA[2]_i_4 ;
  input [0:0]\HRDATA[2]_i_4_0 ;
  input locked_up;
  input \HRDATA_reg[19] ;
  input \HRDATA_reg[17] ;
  input dbg_reg_rdy;
  input [19:0]\HRDATA_reg[31]_0 ;
  input \HRDATA_reg[5] ;
  input [4:0]Q;
  input [3:0]\write_en_reg[3]_0 ;

  wire [3:0]DBGDTCMBYTEWR;
  wire [3:0]DBGITCMBYTEWR;
  wire HCLK;
  wire \HRDATA[2]_i_4 ;
  wire [0:0]\HRDATA[2]_i_4_0 ;
  wire \HRDATA_reg[17] ;
  wire \HRDATA_reg[19] ;
  wire [24:0]\HRDATA_reg[31] ;
  wire [19:0]\HRDATA_reg[31]_0 ;
  wire \HRDATA_reg[5] ;
  wire HREADYdbgppb;
  wire [4:0]Q;
  wire ahb_rd_data;
  wire ahb_rd_data_reg_0;
  wire ahb_rd_en;
  wire ahb_rd_en_0;
  wire ahb_rd_en_1;
  wire ahb_rd_en_2;
  wire ahb_rd_en_3;
  wire ahb_rd_en_reg_0;
  wire bkpt;
  wire dbg_reg_rdy;
  wire [24:0]doutB;
  wire dtcm_en;
  wire dtcm_en_i_1_n_0;
  wire \genblk3[1].ram_block_reg_2_0 ;
  wire \genblk3[1].ram_block_reg_2_0_0 ;
  wire \haddr_q_reg[12]_0 ;
  wire [3:0]\haddr_q_reg[15]_0 ;
  wire itcm_en;
  wire itcm_en_i_1_n_0;
  wire itcm_en_reg_0;
  wire itcm_en_reg_1;
  wire itcm_en_reg_10;
  wire itcm_en_reg_11;
  wire itcm_en_reg_12;
  wire itcm_en_reg_13;
  wire itcm_en_reg_14;
  wire itcm_en_reg_15;
  wire itcm_en_reg_16;
  wire itcm_en_reg_17;
  wire itcm_en_reg_18;
  wire itcm_en_reg_19;
  wire itcm_en_reg_2;
  wire itcm_en_reg_20;
  wire itcm_en_reg_21;
  wire itcm_en_reg_22;
  wire itcm_en_reg_3;
  wire itcm_en_reg_4;
  wire itcm_en_reg_5;
  wire itcm_en_reg_6;
  wire itcm_en_reg_7;
  wire itcm_en_reg_8;
  wire itcm_en_reg_9;
  wire locked_up;
  wire locked_up_reg;
  wire nxt_ahb_rd_en_5;
  wire [3:0]write_en;
  wire [3:0]\write_en_reg[3]_0 ;

  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[11]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[6]),
        .I3(\HRDATA_reg[31] [6]),
        .I4(\HRDATA_reg[31]_0 [4]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_6));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[12]_i_5 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[7]),
        .I3(\HRDATA_reg[31] [7]),
        .I4(\HRDATA_reg[31]_0 [5]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_7));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[13]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[8]),
        .I3(\HRDATA_reg[31] [8]),
        .I4(\HRDATA_reg[31]_0 [6]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_8));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[14]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[9]),
        .I3(\HRDATA_reg[31] [9]),
        .I4(\HRDATA_reg[31]_0 [7]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_9));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[15]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[10]),
        .I3(\HRDATA_reg[31] [10]),
        .I4(\HRDATA_reg[31]_0 [8]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_10));
  LUT6 #(
    .INIT(64'hFF22F2F222222222)) 
    \HRDATA[16]_i_3 
       (.I0(dbg_reg_rdy),
        .I1(\HRDATA_reg[19] ),
        .I2(doutB[11]),
        .I3(\HRDATA_reg[31] [11]),
        .I4(itcm_en),
        .I5(ahb_rd_data),
        .O(\genblk3[1].ram_block_reg_2_0_0 ));
  LUT6 #(
    .INIT(64'hFF11F1F111111111)) 
    \HRDATA[17]_i_3__0 
       (.I0(\HRDATA_reg[17] ),
        .I1(\HRDATA_reg[19] ),
        .I2(doutB[12]),
        .I3(\HRDATA_reg[31] [12]),
        .I4(itcm_en),
        .I5(ahb_rd_data),
        .O(\genblk3[1].ram_block_reg_2_0 ));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[18]_i_2 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[13]),
        .I3(\HRDATA_reg[31] [13]),
        .I4(\HRDATA_reg[31]_0 [9]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_11));
  LUT6 #(
    .INIT(64'hFF22F2F222222222)) 
    \HRDATA[19]_i_3__0 
       (.I0(locked_up),
        .I1(\HRDATA_reg[19] ),
        .I2(doutB[14]),
        .I3(\HRDATA_reg[31] [14]),
        .I4(itcm_en),
        .I5(ahb_rd_data),
        .O(locked_up_reg));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[1]_i_5 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[0]),
        .I3(\HRDATA_reg[31] [0]),
        .I4(bkpt),
        .I5(\HRDATA[2]_i_4 ),
        .O(itcm_en_reg_0));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[20]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[15]),
        .I3(\HRDATA_reg[31] [15]),
        .I4(\HRDATA_reg[31]_0 [10]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_12));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[21]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[16]),
        .I3(\HRDATA_reg[31] [16]),
        .I4(\HRDATA_reg[31]_0 [11]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_13));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[22]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[17]),
        .I3(\HRDATA_reg[31] [17]),
        .I4(\HRDATA_reg[31]_0 [12]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_14));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[23]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[18]),
        .I3(\HRDATA_reg[31] [18]),
        .I4(\HRDATA_reg[31]_0 [13]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_15));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[24]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[19]),
        .I3(\HRDATA_reg[31] [19]),
        .I4(\HRDATA_reg[31]_0 [14]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_16));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[26]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[20]),
        .I3(\HRDATA_reg[31] [20]),
        .I4(\HRDATA_reg[31]_0 [15]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_17));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[27]_i_2 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[21]),
        .I3(\HRDATA_reg[31] [21]),
        .I4(\HRDATA_reg[31]_0 [16]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \HRDATA[28]_i_5 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .O(itcm_en_reg_22));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[29]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[22]),
        .I3(\HRDATA_reg[31] [22]),
        .I4(\HRDATA_reg[31]_0 [17]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_19));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[2]_i_5 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[1]),
        .I3(\HRDATA_reg[31] [1]),
        .I4(\HRDATA[2]_i_4_0 ),
        .I5(\HRDATA[2]_i_4 ),
        .O(itcm_en_reg_1));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[30]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[23]),
        .I3(\HRDATA_reg[31] [23]),
        .I4(\HRDATA_reg[31]_0 [18]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_20));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[31]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[24]),
        .I3(\HRDATA_reg[31] [24]),
        .I4(\HRDATA_reg[31]_0 [19]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_21));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[5]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[2]),
        .I3(\HRDATA_reg[31] [2]),
        .I4(\HRDATA_reg[31]_0 [0]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_2));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[6]_i_4 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[3]),
        .I3(\HRDATA_reg[31] [3]),
        .I4(\HRDATA_reg[31]_0 [1]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \HRDATA[7]_i_3__0 
       (.I0(ahb_rd_data),
        .I1(itcm_en),
        .O(ahb_rd_data_reg_0));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[8]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[4]),
        .I3(\HRDATA_reg[31] [4]),
        .I4(\HRDATA_reg[31]_0 [2]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_4));
  LUT6 #(
    .INIT(64'hFFFFC840C840C840)) 
    \HRDATA[9]_i_2__0 
       (.I0(itcm_en),
        .I1(ahb_rd_data),
        .I2(doutB[5]),
        .I3(\HRDATA_reg[31] [5]),
        .I4(\HRDATA_reg[31]_0 [3]),
        .I5(\HRDATA_reg[5] ),
        .O(itcm_en_reg_5));
  FDCE ahb_rd_data_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\haddr_q_reg[12]_0 ),
        .D(ahb_rd_en_3),
        .Q(ahb_rd_data));
  FDCE ahb_rd_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(nxt_ahb_rd_en_5),
        .Q(ahb_rd_en_3));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    dtcm_en_i_1
       (.I0(Q[4]),
        .I1(ahb_rd_en_3),
        .I2(ahb_rd_data),
        .I3(dtcm_en),
        .O(dtcm_en_i_1_n_0));
  FDCE dtcm_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(dtcm_en_i_1_n_0),
        .Q(dtcm_en));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3[1].ram_block_reg_0_0_i_2 
       (.I0(itcm_en),
        .I1(write_en[0]),
        .O(DBGITCMBYTEWR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3[1].ram_block_reg_0_0_i_2__0 
       (.I0(dtcm_en),
        .I1(write_en[0]),
        .O(DBGDTCMBYTEWR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3[1].ram_block_reg_1_0_i_2 
       (.I0(itcm_en),
        .I1(write_en[1]),
        .O(DBGITCMBYTEWR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3[1].ram_block_reg_1_0_i_2__0 
       (.I0(dtcm_en),
        .I1(write_en[1]),
        .O(DBGDTCMBYTEWR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3[1].ram_block_reg_2_0_i_2 
       (.I0(itcm_en),
        .I1(write_en[2]),
        .O(DBGITCMBYTEWR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3[1].ram_block_reg_2_0_i_2__0 
       (.I0(dtcm_en),
        .I1(write_en[2]),
        .O(DBGDTCMBYTEWR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3[1].ram_block_reg_3_0_i_2 
       (.I0(itcm_en),
        .I1(write_en[3]),
        .O(DBGITCMBYTEWR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3[1].ram_block_reg_3_0_i_2__0 
       (.I0(dtcm_en),
        .I1(write_en[3]),
        .O(DBGDTCMBYTEWR[3]));
  FDCE \haddr_q_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\haddr_q_reg[12]_0 ),
        .D(Q[0]),
        .Q(\haddr_q_reg[15]_0 [0]));
  FDCE \haddr_q_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\haddr_q_reg[12]_0 ),
        .D(Q[1]),
        .Q(\haddr_q_reg[15]_0 [1]));
  FDCE \haddr_q_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\haddr_q_reg[12]_0 ),
        .D(Q[2]),
        .Q(\haddr_q_reg[15]_0 [2]));
  FDCE \haddr_q_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\haddr_q_reg[12]_0 ),
        .D(Q[3]),
        .Q(\haddr_q_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    hsel_sysppb_reg_i_6
       (.I0(ahb_rd_en),
        .I1(ahb_rd_en_0),
        .I2(ahb_rd_en_1),
        .I3(ahb_rd_en_2),
        .I4(ahb_rd_data),
        .I5(ahb_rd_en_3),
        .O(HREADYdbgppb));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hFD01)) 
    itcm_en_i_1
       (.I0(Q[4]),
        .I1(ahb_rd_en_3),
        .I2(ahb_rd_data),
        .I3(itcm_en),
        .O(itcm_en_i_1_n_0));
  FDCE itcm_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(itcm_en_i_1_n_0),
        .Q(itcm_en));
  FDCE \write_en_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(\write_en_reg[3]_0 [0]),
        .Q(write_en[0]));
  FDCE \write_en_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(\write_en_reg[3]_0 [1]),
        .Q(write_en[1]));
  FDCE \write_en_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(\write_en_reg[3]_0 [2]),
        .Q(write_en[2]));
  FDCE \write_en_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(ahb_rd_en_reg_0),
        .D(\write_en_reg[3]_0 [3]),
        .Q(write_en[3]));
endmodule

(* ORIG_REF_NAME = "cm1_decoder" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_decoder
   (RESET_INTERCONNECT,
    Q,
    \HWDATAM_reg[31] ,
    rf_wdata,
    any_dsb_ex0,
    load_de,
    first32_ex_reg,
    last_uncond_phase_ex_reg,
    first32_ex_reg_0,
    ldm_pop_de,
    D,
    last_uncond_phase_ex_reg_0,
    sbit_ex_reg,
    \instr_de_reg[14] ,
    two_phase_de,
    \instr_de_reg[7] ,
    micro_code_de_reg,
    nxt_write_sp,
    \wptr_ex_reg[3] ,
    last_uncond_phase_ex_reg_1,
    first32_ex_reg_1,
    last_uncond_phase_ex_reg_2,
    first32_ex_reg_2,
    \instr_de_reg[14]_0 ,
    b_use_pc,
    \imm_held_reg[6]_0 ,
    \imm_held_reg[6]_1 ,
    zero_a_ex0,
    \imm_held_reg[5]_0 ,
    \instr_de_reg[7]_0 ,
    \xpsr_m_ctl_ex_reg[2]_0 ,
    \xpsr_m_ctl_ex_reg[2]_1 ,
    \xpsr_m_ctl_ex_reg[2]_2 ,
    p_1_in2_in,
    pre_update_c_ex_reg,
    pre_update_v_ex_reg,
    SYSRESETn,
    au_b_use_pc_ex_reg,
    \dbg_reg_wdata_reg[28] ,
    \dbg_reg_wdata_reg[31] ,
    any_dsb_ex_reg,
    any_dsb_ex_reg_0,
    any_dsb_ex_reg_1,
    load_ex_reg,
    load_ex_reg_0,
    nxt_branching_ex,
    ifetch_reg,
    ifetch_reg_0,
    ifetch_reg_1,
    ldm_pop_ex_reg,
    \rf1_mux_ctl_ex_reg[0] ,
    \rf_mux_ctl_ex_reg[2] ,
    \rf_mux_ctl_ex_reg[2]_0 ,
    \rf_mux_ctl_ex_reg[2]_1 ,
    \rf_mux_ctl_ex_reg[2]_2 ,
    \rf_mux_ctl_ex_reg[2]_3 ,
    branch_ex_i_2,
    \wptr_decoded_reg[2] ,
    two_phase_ex_reg,
    \rf0_mux_ctl_ex_reg[1] ,
    ld_slow_de,
    micro_code_de,
    \wptr_ex_reg[2] ,
    biu_rdy,
    \wptr_ex_reg[3]_0 ,
    \wptr_decoded_reg[2]_0 ,
    \wptr_decoded_reg[2]_1 ,
    \wptr_decoded_reg[2]_2 ,
    br_lr_ex,
    \wptr_ex_reg[1] ,
    \wptr_ex_reg[1]_0 ,
    \wptr_ex_reg[1]_1 ,
    \wptr_decoded_reg[1] ,
    \wptr_decoded_reg[1]_0 ,
    \wptr_ex_reg[0] ,
    \wptr_decoded_reg[0] ,
    \wptr_decoded_reg[0]_0 ,
    \rptr_b_ex2_reg[3] ,
    \rptr_b_ex2_reg[3]_0 ,
    \rptr_b_ex_reg[3] ,
    \rptr_b_ex_reg[3]_0 ,
    \imm_ex_reg[12] ,
    \imm_ex_reg[12]_0 ,
    two_phase_ex_i_2_0,
    two_phase_ex_i_2_1,
    \rptr_b_ex2_reg[0] ,
    load_ex_reg_1,
    load_ex_reg_2,
    load_ex_reg_3,
    w_phase_ex_reg,
    int_fault_ex_i_3_0,
    int_fault_ex_i_3_1,
    \wptr_ex_reg[3]_1 ,
    \wptr_ex_reg[3]_2 ,
    au_b_use_pc_ex_reg_0,
    au_b_use_pc_ex_reg_1,
    \rptr_b_ex_reg[0] ,
    \rptr_b_ex_reg[0]_0 ,
    \rptr_b_ex_reg[0]_1 ,
    sbit_ex,
    \rf0_mux_ctl_ex_reg[1]_0 ,
    dbg_wdata_sel_de,
    zero_a_ex_reg,
    zero_a_ex_reg_0,
    excpt_zero_a_de,
    \rptr_b_ex2[1]_i_2 ,
    \rptr_b_ex_reg[2] ,
    \rptr_b_ex_reg[2]_0 ,
    \rptr_b_ex_reg[2]_1 ,
    \wdata_reg[28] ,
    \wdata_reg[28]_0 ,
    \reg_file_a_reg[0][31] ,
    \reg_file_a_reg[0][28] ,
    mult_out,
    \reg_file_a_reg[0][28]_0 ,
    \reg_file_a_reg[0][28]_1 ,
    \reg_file_a_reg[0][28]_2 ,
    \reg_file_a_reg[0][31]_0 ,
    \reg_file_a_reg[0][31]_1 ,
    \reg_file_a_reg[0][31]_2 ,
    v_flag,
    \wdata_reg[28]_1 ,
    \wdata_reg[31] ,
    dbg_wdata_sel_ex,
    \wdata_reg[31]_0 ,
    \wdata_reg[29] ,
    \reg_file_a_reg[0][29] ,
    \reg_file_a_reg[0][29]_0 ,
    \reg_file_a_reg[0][29]_1 ,
    c_flag,
    b_reg_0,
    \wdata_reg[30] ,
    \wdata_reg[30]_0 ,
    \wdata_reg[30]_1 ,
    \wdata_reg[30]_2 ,
    \reg_file_a_reg[0][30] ,
    \reg_file_a_reg[0][30]_0 ,
    \reg_file_a_reg[0][30]_1 ,
    z_flag,
    \wdata_reg[31]_1 ,
    \reg_file_a_reg[0][31]_3 ,
    \reg_file_a_reg[0][31]_4 ,
    \reg_file_a_reg[0][31]_5 ,
    n_flag,
    v_flag_wf_reg,
    c_flag_wf_reg,
    pre_update_c_ex,
    c_flag_wf,
    pre_update_v_ex,
    v_flag_wf,
    adv_de_to_ex,
    HCLK,
    \xpsr_m_ctl_ex_reg[0]_0 );
  output RESET_INTERCONNECT;
  output [0:0]Q;
  output [3:0]\HWDATAM_reg[31] ;
  output [3:0]rf_wdata;
  output any_dsb_ex0;
  output load_de;
  output first32_ex_reg;
  output last_uncond_phase_ex_reg;
  output first32_ex_reg_0;
  output ldm_pop_de;
  output [1:0]D;
  output last_uncond_phase_ex_reg_0;
  output sbit_ex_reg;
  output \instr_de_reg[14] ;
  output two_phase_de;
  output \instr_de_reg[7] ;
  output [3:0]micro_code_de_reg;
  output nxt_write_sp;
  output [2:0]\wptr_ex_reg[3] ;
  output last_uncond_phase_ex_reg_1;
  output [2:0]first32_ex_reg_1;
  output [2:0]last_uncond_phase_ex_reg_2;
  output [12:0]first32_ex_reg_2;
  output \instr_de_reg[14]_0 ;
  output b_use_pc;
  output \imm_held_reg[6]_0 ;
  output \imm_held_reg[6]_1 ;
  output zero_a_ex0;
  output \imm_held_reg[5]_0 ;
  output \instr_de_reg[7]_0 ;
  output \xpsr_m_ctl_ex_reg[2]_0 ;
  output [1:0]\xpsr_m_ctl_ex_reg[2]_1 ;
  output \xpsr_m_ctl_ex_reg[2]_2 ;
  output [3:0]p_1_in2_in;
  output pre_update_c_ex_reg;
  output pre_update_v_ex_reg;
  input SYSRESETn;
  input [15:0]au_b_use_pc_ex_reg;
  input \dbg_reg_wdata_reg[28] ;
  input [3:0]\dbg_reg_wdata_reg[31] ;
  input any_dsb_ex_reg;
  input any_dsb_ex_reg_0;
  input any_dsb_ex_reg_1;
  input load_ex_reg;
  input load_ex_reg_0;
  input nxt_branching_ex;
  input ifetch_reg;
  input ifetch_reg_0;
  input ifetch_reg_1;
  input ldm_pop_ex_reg;
  input \rf1_mux_ctl_ex_reg[0] ;
  input \rf_mux_ctl_ex_reg[2] ;
  input \rf_mux_ctl_ex_reg[2]_0 ;
  input \rf_mux_ctl_ex_reg[2]_1 ;
  input \rf_mux_ctl_ex_reg[2]_2 ;
  input \rf_mux_ctl_ex_reg[2]_3 ;
  input branch_ex_i_2;
  input \wptr_decoded_reg[2] ;
  input two_phase_ex_reg;
  input \rf0_mux_ctl_ex_reg[1] ;
  input ld_slow_de;
  input micro_code_de;
  input \wptr_ex_reg[2] ;
  input biu_rdy;
  input [2:0]\wptr_ex_reg[3]_0 ;
  input \wptr_decoded_reg[2]_0 ;
  input \wptr_decoded_reg[2]_1 ;
  input \wptr_decoded_reg[2]_2 ;
  input br_lr_ex;
  input [0:0]\wptr_ex_reg[1] ;
  input \wptr_ex_reg[1]_0 ;
  input [0:0]\wptr_ex_reg[1]_1 ;
  input \wptr_decoded_reg[1] ;
  input \wptr_decoded_reg[1]_0 ;
  input \wptr_ex_reg[0] ;
  input \wptr_decoded_reg[0] ;
  input \wptr_decoded_reg[0]_0 ;
  input \rptr_b_ex2_reg[3] ;
  input \rptr_b_ex2_reg[3]_0 ;
  input [2:0]\rptr_b_ex_reg[3] ;
  input \rptr_b_ex_reg[3]_0 ;
  input \imm_ex_reg[12] ;
  input \imm_ex_reg[12]_0 ;
  input two_phase_ex_i_2_0;
  input two_phase_ex_i_2_1;
  input \rptr_b_ex2_reg[0] ;
  input load_ex_reg_1;
  input load_ex_reg_2;
  input load_ex_reg_3;
  input w_phase_ex_reg;
  input int_fault_ex_i_3_0;
  input int_fault_ex_i_3_1;
  input \wptr_ex_reg[3]_1 ;
  input \wptr_ex_reg[3]_2 ;
  input au_b_use_pc_ex_reg_0;
  input au_b_use_pc_ex_reg_1;
  input \rptr_b_ex_reg[0] ;
  input \rptr_b_ex_reg[0]_0 ;
  input \rptr_b_ex_reg[0]_1 ;
  input sbit_ex;
  input \rf0_mux_ctl_ex_reg[1]_0 ;
  input dbg_wdata_sel_de;
  input zero_a_ex_reg;
  input zero_a_ex_reg_0;
  input excpt_zero_a_de;
  input \rptr_b_ex2[1]_i_2 ;
  input \rptr_b_ex_reg[2] ;
  input \rptr_b_ex_reg[2]_0 ;
  input \rptr_b_ex_reg[2]_1 ;
  input \wdata_reg[28] ;
  input [1:0]\wdata_reg[28]_0 ;
  input [3:0]\reg_file_a_reg[0][31] ;
  input [1:0]\reg_file_a_reg[0][28] ;
  input [3:0]mult_out;
  input \reg_file_a_reg[0][28]_0 ;
  input \reg_file_a_reg[0][28]_1 ;
  input \reg_file_a_reg[0][28]_2 ;
  input \reg_file_a_reg[0][31]_0 ;
  input \reg_file_a_reg[0][31]_1 ;
  input [3:0]\reg_file_a_reg[0][31]_2 ;
  input v_flag;
  input \wdata_reg[28]_1 ;
  input [3:0]\wdata_reg[31] ;
  input dbg_wdata_sel_ex;
  input [3:0]\wdata_reg[31]_0 ;
  input \wdata_reg[29] ;
  input \reg_file_a_reg[0][29] ;
  input \reg_file_a_reg[0][29]_0 ;
  input \reg_file_a_reg[0][29]_1 ;
  input c_flag;
  input [0:0]b_reg_0;
  input \wdata_reg[30] ;
  input \wdata_reg[30]_0 ;
  input \wdata_reg[30]_1 ;
  input \wdata_reg[30]_2 ;
  input \reg_file_a_reg[0][30] ;
  input \reg_file_a_reg[0][30]_0 ;
  input \reg_file_a_reg[0][30]_1 ;
  input z_flag;
  input \wdata_reg[31]_1 ;
  input \reg_file_a_reg[0][31]_3 ;
  input \reg_file_a_reg[0][31]_4 ;
  input \reg_file_a_reg[0][31]_5 ;
  input n_flag;
  input v_flag_wf_reg;
  input c_flag_wf_reg;
  input pre_update_c_ex;
  input c_flag_wf;
  input pre_update_v_ex;
  input v_flag_wf;
  input adv_de_to_ex;
  input HCLK;
  input \xpsr_m_ctl_ex_reg[0]_0 ;

  wire [1:0]D;
  wire HCLK;
  wire [3:0]\HWDATAM_reg[31] ;
  wire [0:0]Q;
  wire RESET_INTERCONNECT;
  wire SYSRESETn;
  wire adv_de_to_ex;
  wire any_dsb_ex0;
  wire any_dsb_ex_reg;
  wire any_dsb_ex_reg_0;
  wire any_dsb_ex_reg_1;
  wire [15:0]au_b_use_pc_ex_reg;
  wire au_b_use_pc_ex_reg_0;
  wire au_b_use_pc_ex_reg_1;
  wire [0:0]b_reg_0;
  wire b_use_pc;
  wire biu_rdy;
  wire br_lr_ex;
  wire branch_ex_i_2;
  wire c_flag;
  wire c_flag_wf;
  wire c_flag_wf_reg;
  wire \dbg_reg_wdata_reg[28] ;
  wire [3:0]\dbg_reg_wdata_reg[31] ;
  wire dbg_wdata_sel_de;
  wire dbg_wdata_sel_ex;
  wire excpt_zero_a_de;
  wire first32_ex_reg;
  wire first32_ex_reg_0;
  wire [2:0]first32_ex_reg_1;
  wire [12:0]first32_ex_reg_2;
  wire ifetch_reg;
  wire ifetch_reg_0;
  wire ifetch_reg_1;
  wire \imm_ex_reg[12] ;
  wire \imm_ex_reg[12]_0 ;
  wire \imm_held_reg[5]_0 ;
  wire \imm_held_reg[6]_0 ;
  wire \imm_held_reg[6]_1 ;
  wire \imm_held_reg_n_0_[0] ;
  wire \imm_held_reg_n_0_[1] ;
  wire \imm_held_reg_n_0_[2] ;
  wire \imm_held_reg_n_0_[3] ;
  wire \imm_held_reg_n_0_[4] ;
  wire \imm_held_reg_n_0_[6] ;
  wire \imm_held_reg_n_0_[7] ;
  wire \imm_held_reg_n_0_[8] ;
  wire \imm_held_reg_n_0_[9] ;
  wire \instr_de_reg[14] ;
  wire \instr_de_reg[14]_0 ;
  wire \instr_de_reg[7] ;
  wire \instr_de_reg[7]_0 ;
  wire int_fault_ex_i_14_n_0;
  wire int_fault_ex_i_15_n_0;
  wire int_fault_ex_i_16_n_0;
  wire int_fault_ex_i_19_n_0;
  wire int_fault_ex_i_3_0;
  wire int_fault_ex_i_3_1;
  wire int_fault_ex_i_8_n_0;
  wire last_uncond_phase_ex_i_9_n_0;
  wire last_uncond_phase_ex_reg;
  wire last_uncond_phase_ex_reg_0;
  wire last_uncond_phase_ex_reg_1;
  wire [2:0]last_uncond_phase_ex_reg_2;
  wire ld_slow_de;
  wire ldm_pop_de;
  wire ldm_pop_ex_reg;
  wire load_de;
  wire load_ex_reg;
  wire load_ex_reg_0;
  wire load_ex_reg_1;
  wire load_ex_reg_2;
  wire load_ex_reg_3;
  wire micro_code_de;
  wire [3:0]micro_code_de_reg;
  wire [3:0]mult_out;
  wire n_flag;
  wire nxt_branching_ex;
  wire nxt_write_sp;
  wire p_1_in;
  wire [3:0]p_1_in2_in;
  wire pre_update_c_ex;
  wire pre_update_c_ex_reg;
  wire pre_update_v_ex;
  wire pre_update_v_ex_reg;
  wire \reg_file_a[15][28]_i_2_n_0 ;
  wire \reg_file_a[15][29]_i_2_n_0 ;
  wire \reg_file_a[15][30]_i_2_n_0 ;
  wire \reg_file_a[15][31]_i_3_n_0 ;
  wire [1:0]\reg_file_a_reg[0][28] ;
  wire \reg_file_a_reg[0][28]_0 ;
  wire \reg_file_a_reg[0][28]_1 ;
  wire \reg_file_a_reg[0][28]_2 ;
  wire \reg_file_a_reg[0][29] ;
  wire \reg_file_a_reg[0][29]_0 ;
  wire \reg_file_a_reg[0][29]_1 ;
  wire \reg_file_a_reg[0][30] ;
  wire \reg_file_a_reg[0][30]_0 ;
  wire \reg_file_a_reg[0][30]_1 ;
  wire [3:0]\reg_file_a_reg[0][31] ;
  wire \reg_file_a_reg[0][31]_0 ;
  wire \reg_file_a_reg[0][31]_1 ;
  wire [3:0]\reg_file_a_reg[0][31]_2 ;
  wire \reg_file_a_reg[0][31]_3 ;
  wire \reg_file_a_reg[0][31]_4 ;
  wire \reg_file_a_reg[0][31]_5 ;
  wire \rf0_mux_ctl_ex_reg[1] ;
  wire \rf0_mux_ctl_ex_reg[1]_0 ;
  wire \rf1_mux_ctl_ex_reg[0] ;
  wire \rf_mux_ctl_ex[2]_i_2_n_0 ;
  wire \rf_mux_ctl_ex_reg[2] ;
  wire \rf_mux_ctl_ex_reg[2]_0 ;
  wire \rf_mux_ctl_ex_reg[2]_1 ;
  wire \rf_mux_ctl_ex_reg[2]_2 ;
  wire \rf_mux_ctl_ex_reg[2]_3 ;
  wire [3:0]rf_wdata;
  wire \rptr_b_ex2[0]_i_2_n_0 ;
  wire \rptr_b_ex2[1]_i_2 ;
  wire \rptr_b_ex2[2]_i_2_n_0 ;
  wire \rptr_b_ex2_reg[0] ;
  wire \rptr_b_ex2_reg[3] ;
  wire \rptr_b_ex2_reg[3]_0 ;
  wire \rptr_b_ex[3]_i_2_n_0 ;
  wire \rptr_b_ex_reg[0] ;
  wire \rptr_b_ex_reg[0]_0 ;
  wire \rptr_b_ex_reg[0]_1 ;
  wire \rptr_b_ex_reg[2] ;
  wire \rptr_b_ex_reg[2]_0 ;
  wire \rptr_b_ex_reg[2]_1 ;
  wire [2:0]\rptr_b_ex_reg[3] ;
  wire \rptr_b_ex_reg[3]_0 ;
  wire sbit_ex;
  wire sbit_ex_reg;
  wire two_phase_de;
  wire two_phase_ex_i_2_0;
  wire two_phase_ex_i_2_1;
  wire two_phase_ex_i_3_n_0;
  wire two_phase_ex_reg;
  wire v_flag;
  wire v_flag_wf;
  wire v_flag_wf_reg;
  wire w_phase_ex_reg;
  wire \wdata[28]_i_3_n_0 ;
  wire \wdata[29]_i_3_n_0 ;
  wire \wdata[30]_i_4_n_0 ;
  wire \wdata[31]_i_3_n_0 ;
  wire \wdata_reg[28] ;
  wire [1:0]\wdata_reg[28]_0 ;
  wire \wdata_reg[28]_1 ;
  wire \wdata_reg[29] ;
  wire \wdata_reg[30] ;
  wire \wdata_reg[30]_0 ;
  wire \wdata_reg[30]_1 ;
  wire \wdata_reg[30]_2 ;
  wire [3:0]\wdata_reg[31] ;
  wire [3:0]\wdata_reg[31]_0 ;
  wire \wdata_reg[31]_1 ;
  wire \wptr_decoded[0]_i_2_n_0 ;
  wire \wptr_decoded[3]_i_2_n_0 ;
  wire \wptr_decoded_reg[0] ;
  wire \wptr_decoded_reg[0]_0 ;
  wire \wptr_decoded_reg[1] ;
  wire \wptr_decoded_reg[1]_0 ;
  wire \wptr_decoded_reg[2] ;
  wire \wptr_decoded_reg[2]_0 ;
  wire \wptr_decoded_reg[2]_1 ;
  wire \wptr_decoded_reg[2]_2 ;
  wire \wptr_ex[0]_i_2_n_0 ;
  wire \wptr_ex_reg[0] ;
  wire [0:0]\wptr_ex_reg[1] ;
  wire \wptr_ex_reg[1]_0 ;
  wire [0:0]\wptr_ex_reg[1]_1 ;
  wire \wptr_ex_reg[2] ;
  wire [2:0]\wptr_ex_reg[3] ;
  wire [2:0]\wptr_ex_reg[3]_0 ;
  wire \wptr_ex_reg[3]_1 ;
  wire \wptr_ex_reg[3]_2 ;
  wire [1:1]xpsr_m_ctl_ex;
  wire \xpsr_m_ctl_ex_reg[0]_0 ;
  wire \xpsr_m_ctl_ex_reg[2]_0 ;
  wire [1:0]\xpsr_m_ctl_ex_reg[2]_1 ;
  wire \xpsr_m_ctl_ex_reg[2]_2 ;
  wire [2:0]xpsr_mask_ctl;
  wire z_flag;
  wire zero_a_ex0;
  wire zero_a_ex_reg;
  wire zero_a_ex_reg_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    any_dsb_ex_i_1
       (.I0(Q),
        .I1(\imm_held_reg_n_0_[6] ),
        .I2(any_dsb_ex_reg),
        .I3(au_b_use_pc_ex_reg[5]),
        .I4(any_dsb_ex_reg_0),
        .I5(any_dsb_ex_reg_1),
        .O(any_dsb_ex0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    au_b_use_pc_ex_i_1
       (.I0(\imm_held_reg[6]_0 ),
        .I1(au_b_use_pc_ex_reg[13]),
        .I2(au_b_use_pc_ex_reg[15]),
        .I3(au_b_use_pc_ex_reg[12]),
        .I4(au_b_use_pc_ex_reg_0),
        .I5(au_b_use_pc_ex_reg_1),
        .O(b_use_pc));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    c_flag_wf_i_1
       (.I0(rf_wdata[1]),
        .I1(v_flag_wf_reg),
        .I2(c_flag_wf_reg),
        .I3(pre_update_c_ex),
        .I4(c_flag_wf),
        .O(pre_update_c_ex_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[28]_i_1 
       (.I0(rf_wdata[0]),
        .I1(\dbg_reg_wdata_reg[28] ),
        .I2(\dbg_reg_wdata_reg[31] [0]),
        .O(\HWDATAM_reg[31] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[29]_i_1 
       (.I0(rf_wdata[1]),
        .I1(\dbg_reg_wdata_reg[28] ),
        .I2(\dbg_reg_wdata_reg[31] [1]),
        .O(\HWDATAM_reg[31] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[30]_i_1 
       (.I0(rf_wdata[2]),
        .I1(\dbg_reg_wdata_reg[28] ),
        .I2(\dbg_reg_wdata_reg[31] [2]),
        .O(\HWDATAM_reg[31] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[31]_i_2 
       (.I0(rf_wdata[3]),
        .I1(\dbg_reg_wdata_reg[28] ),
        .I2(\dbg_reg_wdata_reg[31] [3]),
        .O(\HWDATAM_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \en_itcm_core[1]_i_2 
       (.I0(\imm_held_reg_n_0_[6] ),
        .I1(Q),
        .I2(au_b_use_pc_ex_reg[5]),
        .I3(au_b_use_pc_ex_reg[14]),
        .I4(\wptr_decoded_reg[2] ),
        .O(\imm_held_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ifetch_i_3
       (.I0(first32_ex_reg),
        .I1(load_ex_reg),
        .I2(ifetch_reg_1),
        .O(first32_ex_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFBAAAA)) 
    ifetch_i_5
       (.I0(nxt_branching_ex),
        .I1(ifetch_reg),
        .I2(ifetch_reg_0),
        .I3(first32_ex_reg),
        .I4(load_ex_reg),
        .I5(ifetch_reg_1),
        .O(last_uncond_phase_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[12]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[0] ),
        .O(first32_ex_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[13]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[1] ),
        .O(first32_ex_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[14]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[2] ),
        .O(first32_ex_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[15]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[3] ),
        .O(first32_ex_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[16]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[4] ),
        .O(first32_ex_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[17]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(Q),
        .O(first32_ex_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[18]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[6] ),
        .O(first32_ex_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[19]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[7] ),
        .O(first32_ex_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[20]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[8] ),
        .O(first32_ex_reg_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \imm_ex[21]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\imm_held_reg_n_0_[9] ),
        .O(first32_ex_reg_2[9]));
  LUT5 #(
    .INIT(32'hA88A8888)) 
    \imm_ex[22]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(au_b_use_pc_ex_reg[11]),
        .I3(p_1_in),
        .I4(\wptr_decoded_reg[2] ),
        .O(first32_ex_reg_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hA88A8888)) 
    \imm_ex[23]_i_1 
       (.I0(\imm_ex_reg[12] ),
        .I1(\imm_ex_reg[12]_0 ),
        .I2(au_b_use_pc_ex_reg[13]),
        .I3(p_1_in),
        .I4(\wptr_decoded_reg[2] ),
        .O(first32_ex_reg_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \imm_ex[29]_i_2 
       (.I0(\imm_ex_reg[12] ),
        .I1(\wptr_decoded_reg[2] ),
        .I2(p_1_in),
        .I3(\imm_ex_reg[12]_0 ),
        .O(first32_ex_reg_2[12]));
  FDCE \imm_held_reg[0] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[0]),
        .Q(\imm_held_reg_n_0_[0] ));
  FDCE \imm_held_reg[10] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[10]),
        .Q(p_1_in));
  FDCE \imm_held_reg[1] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[1]),
        .Q(\imm_held_reg_n_0_[1] ));
  FDCE \imm_held_reg[2] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[2]),
        .Q(\imm_held_reg_n_0_[2] ));
  FDCE \imm_held_reg[3] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[3]),
        .Q(\imm_held_reg_n_0_[3] ));
  FDCE \imm_held_reg[4] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[4]),
        .Q(\imm_held_reg_n_0_[4] ));
  FDCE \imm_held_reg[5] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[5]),
        .Q(Q));
  FDCE \imm_held_reg[6] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[6]),
        .Q(\imm_held_reg_n_0_[6] ));
  FDCE \imm_held_reg[7] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[7]),
        .Q(\imm_held_reg_n_0_[7] ));
  FDCE \imm_held_reg[8] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[8]),
        .Q(\imm_held_reg_n_0_[8] ));
  FDCE \imm_held_reg[9] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(au_b_use_pc_ex_reg[9]),
        .Q(\imm_held_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_fault_ex_i_14
       (.I0(\imm_held_reg_n_0_[6] ),
        .I1(Q),
        .O(int_fault_ex_i_14_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    int_fault_ex_i_15
       (.I0(au_b_use_pc_ex_reg[15]),
        .I1(\imm_held_reg_n_0_[7] ),
        .I2(au_b_use_pc_ex_reg[14]),
        .I3(int_fault_ex_i_19_n_0),
        .O(int_fault_ex_i_15_n_0));
  LUT6 #(
    .INIT(64'h5555555555555455)) 
    int_fault_ex_i_16
       (.I0(Q),
        .I1(au_b_use_pc_ex_reg[8]),
        .I2(au_b_use_pc_ex_reg[9]),
        .I3(au_b_use_pc_ex_reg[11]),
        .I4(au_b_use_pc_ex_reg[10]),
        .I5(\imm_held_reg_n_0_[6] ),
        .O(int_fault_ex_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    int_fault_ex_i_19
       (.I0(\imm_held_reg_n_0_[8] ),
        .I1(au_b_use_pc_ex_reg[12]),
        .I2(\imm_held_reg_n_0_[9] ),
        .I3(p_1_in),
        .O(int_fault_ex_i_19_n_0));
  LUT6 #(
    .INIT(64'hEEAEAAAAFFFFFFFF)) 
    int_fault_ex_i_3
       (.I0(load_ex_reg_1),
        .I1(\wptr_decoded_reg[2] ),
        .I2(au_b_use_pc_ex_reg[14]),
        .I3(load_ex_reg_2),
        .I4(int_fault_ex_i_8_n_0),
        .I5(load_ex_reg_3),
        .O(first32_ex_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE0F)) 
    int_fault_ex_i_8
       (.I0(int_fault_ex_i_3_0),
        .I1(int_fault_ex_i_3_1),
        .I2(int_fault_ex_i_14_n_0),
        .I3(\imm_held_reg_n_0_[4] ),
        .I4(int_fault_ex_i_15_n_0),
        .I5(int_fault_ex_i_16_n_0),
        .O(int_fault_ex_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000200FFFF0200)) 
    last_uncond_phase_ex_i_5
       (.I0(au_b_use_pc_ex_reg[14]),
        .I1(au_b_use_pc_ex_reg[12]),
        .I2(au_b_use_pc_ex_reg[11]),
        .I3(branch_ex_i_2),
        .I4(\wptr_decoded_reg[2] ),
        .I5(last_uncond_phase_ex_i_9_n_0),
        .O(\instr_de_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    last_uncond_phase_ex_i_9
       (.I0(au_b_use_pc_ex_reg[12]),
        .I1(\imm_held_reg_n_0_[6] ),
        .I2(Q),
        .I3(au_b_use_pc_ex_reg[5]),
        .O(last_uncond_phase_ex_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ldm_pop_ex_i_1
       (.I0(first32_ex_reg),
        .I1(load_ex_reg),
        .I2(ldm_pop_ex_reg),
        .O(ldm_pop_de));
  LUT3 #(
    .INIT(8'h04)) 
    load_ex_i_1
       (.I0(first32_ex_reg),
        .I1(load_ex_reg),
        .I2(load_ex_reg_0),
        .O(load_de));
  LUT1 #(
    .INIT(2'h1)) 
    locked_up_i_3
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][28]_i_1 
       (.I0(\reg_file_a[15][28]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][31] [0]),
        .I2(\reg_file_a_reg[0][28] [0]),
        .I3(\reg_file_a_reg[0][28] [1]),
        .I4(mult_out[0]),
        .I5(\reg_file_a_reg[0][28]_0 ),
        .O(rf_wdata[0]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \reg_file_a[15][28]_i_2 
       (.I0(\reg_file_a_reg[0][28]_1 ),
        .I1(\reg_file_a_reg[0][28]_2 ),
        .I2(\reg_file_a_reg[0][31]_0 ),
        .I3(\reg_file_a_reg[0][31]_1 ),
        .I4(\wdata[28]_i_3_n_0 ),
        .I5(\reg_file_a_reg[0][31]_2 [0]),
        .O(\reg_file_a[15][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][29]_i_1 
       (.I0(\reg_file_a[15][29]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][31] [1]),
        .I2(\reg_file_a_reg[0][28] [0]),
        .I3(\reg_file_a_reg[0][28] [1]),
        .I4(mult_out[1]),
        .I5(\reg_file_a_reg[0][29] ),
        .O(rf_wdata[1]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \reg_file_a[15][29]_i_2 
       (.I0(\reg_file_a_reg[0][29]_0 ),
        .I1(\reg_file_a_reg[0][29]_1 ),
        .I2(\reg_file_a_reg[0][31]_0 ),
        .I3(\reg_file_a_reg[0][31]_1 ),
        .I4(\reg_file_a_reg[0][31]_2 [1]),
        .I5(\wdata[29]_i_3_n_0 ),
        .O(\reg_file_a[15][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][30]_i_1 
       (.I0(\reg_file_a[15][30]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][31] [2]),
        .I2(\reg_file_a_reg[0][28] [0]),
        .I3(\reg_file_a_reg[0][28] [1]),
        .I4(mult_out[2]),
        .I5(\reg_file_a_reg[0][30] ),
        .O(rf_wdata[2]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \reg_file_a[15][30]_i_2 
       (.I0(\reg_file_a_reg[0][30]_0 ),
        .I1(\reg_file_a_reg[0][30]_1 ),
        .I2(\reg_file_a_reg[0][31]_0 ),
        .I3(\reg_file_a_reg[0][31]_1 ),
        .I4(\wdata[30]_i_4_n_0 ),
        .I5(\reg_file_a_reg[0][31]_2 [2]),
        .O(\reg_file_a[15][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][31]_i_2 
       (.I0(\reg_file_a[15][31]_i_3_n_0 ),
        .I1(\reg_file_a_reg[0][31] [3]),
        .I2(\reg_file_a_reg[0][28] [0]),
        .I3(\reg_file_a_reg[0][28] [1]),
        .I4(mult_out[3]),
        .I5(\reg_file_a_reg[0][31]_3 ),
        .O(rf_wdata[3]));
  LUT6 #(
    .INIT(64'h003A0F3AF03AFF3A)) 
    \reg_file_a[15][31]_i_3 
       (.I0(\reg_file_a_reg[0][31]_4 ),
        .I1(\reg_file_a_reg[0][31]_5 ),
        .I2(\reg_file_a_reg[0][31]_0 ),
        .I3(\reg_file_a_reg[0][31]_1 ),
        .I4(\wdata[31]_i_3_n_0 ),
        .I5(\reg_file_a_reg[0][31]_2 [3]),
        .O(\reg_file_a[15][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE0)) 
    \rf0_mux_ctl_ex[1]_i_1 
       (.I0(\rf_mux_ctl_ex[2]_i_2_n_0 ),
        .I1(\rf0_mux_ctl_ex_reg[1] ),
        .I2(\rf_mux_ctl_ex_reg[2]_1 ),
        .I3(sbit_ex),
        .I4(\rf_mux_ctl_ex_reg[2]_3 ),
        .I5(\rf0_mux_ctl_ex_reg[1]_0 ),
        .O(sbit_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rf1_mux_ctl_ex[0]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(\rf1_mux_ctl_ex_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rf1_mux_ctl_ex[1]_i_1 
       (.I0(last_uncond_phase_ex_reg_0),
        .I1(sbit_ex_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFE00FEFE)) 
    \rf_mux_ctl_ex[2]_i_1 
       (.I0(\rf_mux_ctl_ex[2]_i_2_n_0 ),
        .I1(\rf_mux_ctl_ex_reg[2] ),
        .I2(\rf_mux_ctl_ex_reg[2]_0 ),
        .I3(\rf_mux_ctl_ex_reg[2]_1 ),
        .I4(\rf_mux_ctl_ex_reg[2]_2 ),
        .I5(\rf_mux_ctl_ex_reg[2]_3 ),
        .O(last_uncond_phase_ex_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2000FFFF)) 
    \rf_mux_ctl_ex[2]_i_2 
       (.I0(\imm_held_reg_n_0_[6] ),
        .I1(au_b_use_pc_ex_reg[14]),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\wptr_decoded_reg[1] ),
        .I4(\rf_mux_ctl_ex_reg[2]_3 ),
        .I5(dbg_wdata_sel_de),
        .O(\rf_mux_ctl_ex[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \rptr_b_ex2[0]_i_1 
       (.I0(\rptr_b_ex2[0]_i_2_n_0 ),
        .I1(au_b_use_pc_ex_reg[0]),
        .I2(\rptr_b_ex2_reg[0] ),
        .O(first32_ex_reg_1[0]));
  LUT6 #(
    .INIT(64'h0000000F0E0E0E0E)) 
    \rptr_b_ex2[0]_i_2 
       (.I0(\rptr_b_ex_reg[0]_0 ),
        .I1(au_b_use_pc_ex_reg[15]),
        .I2(\rptr_b_ex_reg[0]_1 ),
        .I3(Q),
        .I4(\imm_held_reg_n_0_[0] ),
        .I5(\wptr_decoded_reg[2] ),
        .O(\rptr_b_ex2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40E04040)) 
    \rptr_b_ex2[1]_i_5 
       (.I0(Q),
        .I1(\imm_held_reg_n_0_[1] ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\wptr_decoded_reg[1] ),
        .I4(au_b_use_pc_ex_reg[0]),
        .I5(\rptr_b_ex2[1]_i_2 ),
        .O(\imm_held_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \rptr_b_ex2[2]_i_1 
       (.I0(\rptr_b_ex2[2]_i_2_n_0 ),
        .I1(au_b_use_pc_ex_reg[2]),
        .I2(\rptr_b_ex2_reg[0] ),
        .O(first32_ex_reg_1[1]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \rptr_b_ex2[2]_i_2 
       (.I0(\rptr_b_ex_reg[2]_0 ),
        .I1(\rptr_b_ex_reg[2]_1 ),
        .I2(Q),
        .I3(\imm_held_reg_n_0_[2] ),
        .I4(\wptr_decoded_reg[2] ),
        .O(\rptr_b_ex2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF2F0F2F0F2F00200)) 
    \rptr_b_ex2[3]_i_1 
       (.I0(\rptr_b_ex2_reg[3] ),
        .I1(\rptr_b_ex2_reg[3]_0 ),
        .I2(\wptr_decoded_reg[2] ),
        .I3(au_b_use_pc_ex_reg[10]),
        .I4(Q),
        .I5(\imm_held_reg_n_0_[3] ),
        .O(first32_ex_reg_1[2]));
  LUT5 #(
    .INIT(32'hFFF044F0)) 
    \rptr_b_ex[0]_i_1 
       (.I0(\rptr_b_ex2[0]_i_2_n_0 ),
        .I1(\rf_mux_ctl_ex_reg[2]_3 ),
        .I2(\rptr_b_ex_reg[3] [0]),
        .I3(biu_rdy),
        .I4(\rptr_b_ex_reg[0] ),
        .O(last_uncond_phase_ex_reg_2[0]));
  LUT5 #(
    .INIT(32'hFFF044F0)) 
    \rptr_b_ex[2]_i_1 
       (.I0(\rptr_b_ex2[2]_i_2_n_0 ),
        .I1(\rf_mux_ctl_ex_reg[2]_3 ),
        .I2(\rptr_b_ex_reg[3] [1]),
        .I3(biu_rdy),
        .I4(\rptr_b_ex_reg[2] ),
        .O(last_uncond_phase_ex_reg_2[1]));
  LUT5 #(
    .INIT(32'hFFF044F0)) 
    \rptr_b_ex[3]_i_1 
       (.I0(\rptr_b_ex[3]_i_2_n_0 ),
        .I1(\rf_mux_ctl_ex_reg[2]_3 ),
        .I2(\rptr_b_ex_reg[3] [2]),
        .I3(biu_rdy),
        .I4(\rptr_b_ex_reg[3]_0 ),
        .O(last_uncond_phase_ex_reg_2[2]));
  LUT6 #(
    .INIT(64'h11FF110F11FF11FF)) 
    \rptr_b_ex[3]_i_2 
       (.I0(\imm_held_reg_n_0_[3] ),
        .I1(Q),
        .I2(au_b_use_pc_ex_reg[10]),
        .I3(\wptr_decoded_reg[2] ),
        .I4(\rptr_b_ex2_reg[3]_0 ),
        .I5(\rptr_b_ex2_reg[3] ),
        .O(\rptr_b_ex[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    two_phase_ex_i_1
       (.I0(\instr_de_reg[7] ),
        .O(two_phase_de));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    two_phase_ex_i_2
       (.I0(two_phase_ex_reg),
        .I1(two_phase_ex_i_3_n_0),
        .I2(\rf0_mux_ctl_ex_reg[1] ),
        .I3(ifetch_reg_0),
        .I4(ld_slow_de),
        .I5(load_ex_reg_0),
        .O(\instr_de_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFBAAAA)) 
    two_phase_ex_i_3
       (.I0(two_phase_ex_i_2_0),
        .I1(au_b_use_pc_ex_reg[5]),
        .I2(int_fault_ex_i_14_n_0),
        .I3(au_b_use_pc_ex_reg[12]),
        .I4(\wptr_decoded_reg[2] ),
        .I5(two_phase_ex_i_2_1),
        .O(two_phase_ex_i_3_n_0));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    v_flag_wf_i_1
       (.I0(rf_wdata[0]),
        .I1(v_flag_wf_reg),
        .I2(c_flag_wf_reg),
        .I3(pre_update_v_ex),
        .I4(v_flag_wf),
        .O(pre_update_v_ex_reg));
  LUT6 #(
    .INIT(64'h5501FFFF55010000)) 
    w_phase_ex_i_3
       (.I0(au_b_use_pc_ex_reg[14]),
        .I1(Q),
        .I2(\wptr_decoded_reg[1] ),
        .I3(\imm_held_reg_n_0_[6] ),
        .I4(\wptr_decoded_reg[2] ),
        .I5(w_phase_ex_reg),
        .O(\instr_de_reg[14]_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[28]_i_1 
       (.I0(\wdata_reg[28] ),
        .I1(\wdata_reg[28]_0 [0]),
        .I2(\wdata_reg[28]_0 [1]),
        .I3(\wdata[28]_i_3_n_0 ),
        .O(p_1_in2_in[0]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \wdata[28]_i_3 
       (.I0(v_flag),
        .I1(\xpsr_m_ctl_ex_reg[2]_0 ),
        .I2(\wdata_reg[28]_1 ),
        .I3(\wdata_reg[31] [0]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[31]_0 [0]),
        .O(\wdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[29]_i_1 
       (.I0(\wdata_reg[29] ),
        .I1(\wdata_reg[28]_0 [0]),
        .I2(\wdata_reg[28]_0 [1]),
        .I3(\wdata[29]_i_3_n_0 ),
        .O(p_1_in2_in[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \wdata[29]_i_3 
       (.I0(c_flag),
        .I1(\xpsr_m_ctl_ex_reg[2]_0 ),
        .I2(\wdata_reg[28]_1 ),
        .I3(\wdata_reg[31] [1]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[31]_0 [1]),
        .O(\wdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[30]_i_1 
       (.I0(b_reg_0),
        .I1(\wdata_reg[30] ),
        .I2(\wdata_reg[30]_0 ),
        .I3(\wdata_reg[30]_1 ),
        .I4(\wdata_reg[30]_2 ),
        .I5(\wdata[30]_i_4_n_0 ),
        .O(p_1_in2_in[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \wdata[30]_i_4 
       (.I0(z_flag),
        .I1(\xpsr_m_ctl_ex_reg[2]_0 ),
        .I2(\wdata_reg[28]_1 ),
        .I3(\wdata_reg[31] [2]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[31]_0 [2]),
        .O(\wdata[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[31]_i_1 
       (.I0(\wdata_reg[31]_1 ),
        .I1(\wdata_reg[28]_0 [0]),
        .I2(\wdata_reg[28]_0 [1]),
        .I3(\wdata[31]_i_3_n_0 ),
        .O(p_1_in2_in[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \wdata[31]_i_3 
       (.I0(n_flag),
        .I1(\xpsr_m_ctl_ex_reg[2]_0 ),
        .I2(\wdata_reg[28]_1 ),
        .I3(\wdata_reg[31] [3]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[31]_0 [3]),
        .O(\wdata[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wdata[31]_i_4 
       (.I0(\xpsr_m_ctl_ex_reg[2]_1 [1]),
        .I1(xpsr_m_ctl_ex),
        .O(\xpsr_m_ctl_ex_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wdata[5]_i_3 
       (.I0(\xpsr_m_ctl_ex_reg[2]_1 [1]),
        .I1(\xpsr_m_ctl_ex_reg[2]_1 [0]),
        .O(\xpsr_m_ctl_ex_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \wdata_mux_ctl_ex[1]_i_2 
       (.I0(\imm_held_reg_n_0_[6] ),
        .I1(au_b_use_pc_ex_reg[14]),
        .I2(\wptr_decoded_reg[2] ),
        .O(\imm_held_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wptr_decoded[0]_i_1 
       (.I0(\wptr_decoded[0]_i_2_n_0 ),
        .O(micro_code_de_reg[0]));
  LUT6 #(
    .INIT(64'hC0FFE0E0C0C0E0E0)) 
    \wptr_decoded[0]_i_2 
       (.I0(\wptr_decoded_reg[2]_1 ),
        .I1(\wptr_decoded_reg[0] ),
        .I2(\wptr_decoded_reg[0]_0 ),
        .I3(au_b_use_pc_ex_reg[8]),
        .I4(\wptr_decoded_reg[2] ),
        .I5(Q),
        .O(\wptr_decoded[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \wptr_decoded[1]_i_1 
       (.I0(au_b_use_pc_ex_reg[9]),
        .I1(Q),
        .I2(au_b_use_pc_ex_reg[0]),
        .I3(\wptr_decoded_reg[1] ),
        .I4(\wptr_decoded_reg[2] ),
        .I5(\wptr_decoded_reg[1]_0 ),
        .O(micro_code_de_reg[1]));
  LUT6 #(
    .INIT(64'hBFB0BFBFBFB0B0B0)) 
    \wptr_decoded[2]_i_1 
       (.I0(au_b_use_pc_ex_reg[10]),
        .I1(Q),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\wptr_decoded_reg[2]_0 ),
        .I4(\wptr_decoded_reg[2]_1 ),
        .I5(\wptr_decoded_reg[2]_2 ),
        .O(micro_code_de_reg[2]));
  LUT3 #(
    .INIT(8'hD1)) 
    \wptr_decoded[3]_i_1 
       (.I0(\wptr_decoded[3]_i_2_n_0 ),
        .I1(micro_code_de),
        .I2(micro_code_de_reg[2]),
        .O(micro_code_de_reg[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \wptr_decoded[3]_i_2 
       (.I0(Q),
        .I1(au_b_use_pc_ex_reg[11]),
        .I2(\wptr_decoded_reg[2] ),
        .I3(\wptr_ex_reg[3]_2 ),
        .O(\wptr_decoded[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wptr_ex[0]_i_1 
       (.I0(\wptr_ex[0]_i_2_n_0 ),
        .O(\wptr_ex_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h000FDD0F)) 
    \wptr_ex[0]_i_2 
       (.I0(\rf_mux_ctl_ex_reg[2]_3 ),
        .I1(\wptr_decoded[0]_i_2_n_0 ),
        .I2(\wptr_ex_reg[3]_0 [0]),
        .I3(biu_rdy),
        .I4(\wptr_ex_reg[0] ),
        .O(\wptr_ex[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \wptr_ex[1]_i_1 
       (.I0(micro_code_de_reg[1]),
        .I1(\rf_mux_ctl_ex_reg[2]_3 ),
        .I2(br_lr_ex),
        .I3(\wptr_ex_reg[1] ),
        .I4(\wptr_ex_reg[1]_0 ),
        .I5(\wptr_ex_reg[1]_1 ),
        .O(last_uncond_phase_ex_reg_1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wptr_ex[2]_i_1 
       (.I0(micro_code_de_reg[2]),
        .I1(\rf_mux_ctl_ex_reg[2]_3 ),
        .I2(\wptr_ex_reg[2] ),
        .I3(biu_rdy),
        .I4(\wptr_ex_reg[3]_0 [1]),
        .O(\wptr_ex_reg[3] [1]));
  LUT5 #(
    .INIT(32'h303FAAAA)) 
    \wptr_ex[3]_i_1 
       (.I0(\wptr_ex_reg[3]_0 [2]),
        .I1(\wptr_decoded[3]_i_2_n_0 ),
        .I2(\rf_mux_ctl_ex_reg[2]_3 ),
        .I3(\wptr_ex_reg[3]_1 ),
        .I4(biu_rdy),
        .O(\wptr_ex_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h08)) 
    write_sp_i_1
       (.I0(\wptr_ex_reg[3] [1]),
        .I1(\wptr_ex_reg[3] [2]),
        .I2(\wptr_ex[0]_i_2_n_0 ),
        .O(nxt_write_sp));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0F100000)) 
    \xpsr_m_ctl_ex[0]_i_1 
       (.I0(au_b_use_pc_ex_reg[2]),
        .I1(au_b_use_pc_ex_reg[1]),
        .I2(au_b_use_pc_ex_reg[4]),
        .I3(au_b_use_pc_ex_reg[0]),
        .I4(\instr_de_reg[7]_0 ),
        .O(xpsr_mask_ctl[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00440844)) 
    \xpsr_m_ctl_ex[1]_i_1 
       (.I0(au_b_use_pc_ex_reg[2]),
        .I1(\instr_de_reg[7]_0 ),
        .I2(au_b_use_pc_ex_reg[1]),
        .I3(au_b_use_pc_ex_reg[4]),
        .I4(au_b_use_pc_ex_reg[0]),
        .O(xpsr_mask_ctl[1]));
  LUT4 #(
    .INIT(16'h0020)) 
    \xpsr_m_ctl_ex[2]_i_1 
       (.I0(\instr_de_reg[7]_0 ),
        .I1(au_b_use_pc_ex_reg[1]),
        .I2(au_b_use_pc_ex_reg[4]),
        .I3(au_b_use_pc_ex_reg[0]),
        .O(xpsr_mask_ctl[2]));
  LUT4 #(
    .INIT(16'h0001)) 
    \xpsr_m_ctl_ex[2]_i_2 
       (.I0(au_b_use_pc_ex_reg[7]),
        .I1(au_b_use_pc_ex_reg[6]),
        .I2(au_b_use_pc_ex_reg[3]),
        .I3(au_b_use_pc_ex_reg[5]),
        .O(\instr_de_reg[7]_0 ));
  FDCE \xpsr_m_ctl_ex_reg[0] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\xpsr_m_ctl_ex_reg[0]_0 ),
        .D(xpsr_mask_ctl[0]),
        .Q(\xpsr_m_ctl_ex_reg[2]_1 [0]));
  FDCE \xpsr_m_ctl_ex_reg[1] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\xpsr_m_ctl_ex_reg[0]_0 ),
        .D(xpsr_mask_ctl[1]),
        .Q(xpsr_m_ctl_ex));
  FDCE \xpsr_m_ctl_ex_reg[2] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(\xpsr_m_ctl_ex_reg[0]_0 ),
        .D(xpsr_mask_ctl[2]),
        .Q(\xpsr_m_ctl_ex_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    zero_a_ex_i_1
       (.I0(zero_a_ex_reg),
        .I1(zero_a_ex_reg_0),
        .I2(any_dsb_ex_reg),
        .I3(au_b_use_pc_ex_reg[5]),
        .I4(\imm_held_reg_n_0_[4] ),
        .I5(excpt_zero_a_de),
        .O(zero_a_ex0));
endmodule

(* ORIG_REF_NAME = "cm1_dp" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_dp
   (RESET_INTERCONNECT,
    u_fault_ex,
    irack,
    RESET_INTERCONNECT_0,
    n_flag,
    dbg_wp_addr,
    RESET_INTERCONNECT_1,
    mult_out,
    sel_wf_c,
    c_flag_mux,
    c_flag_wf,
    sel_wf_v,
    v_flag_au,
    v_flag_wf,
    zero_a_ex_reg,
    zero_a_ex_reg_0,
    zero_a_ex_reg_1,
    \pc_reg[28]_0 ,
    zero_a_ex_reg_2,
    zero_a_ex_reg_3,
    zero_a_ex_reg_4,
    zero_a_ex_reg_5,
    zero_a_ex_reg_6,
    zero_a_ex_reg_7,
    zero_a_ex_reg_8,
    zero_a_ex_reg_9,
    zero_a_ex_reg_10,
    zero_a_ex_reg_11,
    zero_a_ex_reg_12,
    zero_a_ex_reg_13,
    zero_a_ex_reg_14,
    zero_a_ex_reg_15,
    zero_a_ex_reg_16,
    zero_a_ex_reg_17,
    zero_a_ex_reg_18,
    zero_a_ex_reg_19,
    invert_b_ex_reg,
    \pc_reg[31]_0 ,
    rd_mux_a_ex_reg,
    ze_half_wb_reg,
    ze_half_wb_reg_0,
    ze_half_wb_reg_1,
    ze_half_wb_reg_2,
    ze_half_wb_reg_3,
    ze_half_wb_reg_4,
    ze_half_wb_reg_5,
    ze_half_wb_reg_6,
    ze_half_wb_reg_7,
    ze_half_wb_reg_8,
    ze_half_wb_reg_9,
    ze_half_wb_reg_10,
    ze_half_wb_reg_11,
    ze_half_wb_reg_12,
    ze_half_wb_reg_13,
    ze_half_wb_reg_14,
    S,
    Q,
    \pc_reg[25]_0 ,
    \pc_reg[31]_1 ,
    \pc_reg[13]_0 ,
    \pc_reg[25]_1 ,
    \pc_reg[31]_2 ,
    \mem_held_addr_reg[7]_0 ,
    \mem_held_addr_reg[31]_0 ,
    \mem_held_addr_reg[13]_0 ,
    \mem_held_addr_reg[22]_0 ,
    \mem_held_addr_reg[25]_0 ,
    \mem_held_addr_reg[28]_0 ,
    load_xpsr_ex_reg,
    micro_code_fe_reg,
    \hold_reg1_reg[28]_0 ,
    \hold_reg1_reg[27]_0 ,
    \hold_reg1_reg[26]_0 ,
    \hold_reg1_reg[25]_0 ,
    \hold_reg1_reg[24]_0 ,
    w_u_fault_reg,
    \hold_reg1_reg[31]_0 ,
    \hold_reg1_reg[30]_0 ,
    \hold_reg1_reg[29]_0 ,
    m_ext_ex2_reg,
    \hold_reg1_reg[1]_0 ,
    \hold_reg1_reg[31]_1 ,
    \hold_reg1_reg[2]_0 ,
    \hold_reg1_reg[3]_0 ,
    \en_itcm_core_reg[1] ,
    \rptr_a_ex_reg[3] ,
    b_reg_0,
    rd_mux_a_ex_reg_0,
    rd_mux_a_ex_reg_1,
    rd_mux_a_ex_reg_2,
    rd_mux_a_ex_reg_3,
    rd_mux_a_ex_reg_4,
    z_flag_mux_i_26_0,
    \mem_held_addr_reg[31]_i_1 ,
    rd_mux_a_ex_reg_5,
    rd_mux_a_ex_reg_6,
    rd_mux_a_ex_reg_7,
    rd_mux_a_ex_reg_8,
    rd_mux_a_ex_reg_9,
    rd_mux_a_ex_reg_10,
    rd_mux_a_ex_reg_11,
    rd_mux_a_ex_reg_12,
    rd_mux_a_ex_reg_13,
    rd_mux_a_ex_reg_14,
    rd_mux_a_ex_reg_15,
    rd_mux_a_ex_reg_16,
    fptr_wdata,
    rd_mux_a_ex_reg_17,
    rd_mux_a_ex_reg_18,
    rd_mux_a_ex_reg_19,
    rd_mux_a_ex_reg_20,
    rd_mux_a_ex_reg_21,
    rd_mux_a_ex_reg_22,
    rd_mux_a_ex_reg_23,
    rd_mux_a_ex_reg_24,
    rd_mux_a_ex_reg_25,
    rd_mux_a_ex_reg_26,
    rd_mux_a_ex_reg_27,
    rd_mux_a_ex_reg_28,
    rd_mux_a_ex_reg_29,
    rd_mux_a_ex_reg_30,
    rd_mux_a_ex_reg_31,
    rd_mux_a_ex_reg_32,
    itcm_sel_i_6,
    ls_half_ex_reg,
    ls_half_ex_reg_0,
    ls_half_ex_reg_1,
    ls_half_ex_reg_2,
    ls_half_ex_reg_3,
    ls_half_ex_reg_4,
    DTCMBYTEWR,
    ITCMBYTEWR,
    \rf_mux_ctl_ex_reg[2] ,
    m_ext_ex2_reg_0,
    m_ext_ex2_reg_1,
    m_ext_ex2_reg_2,
    m_ext_ex2_reg_3,
    m_ext_ex2_reg_4,
    m_ext_ex2_reg_5,
    m_ext_ex2_reg_6,
    m_ext_ex2_reg_7,
    m_ext_ex2_reg_8,
    m_ext_ex2_reg_9,
    m_ext_ex2_reg_10,
    m_ext_ex2_reg_11,
    m_ext_ex2_reg_12,
    m_ext_ex2_reg_13,
    m_ext_ex2_reg_14,
    m_ext_ex2_reg_15,
    m_ext_ex2_reg_16,
    m_ext_ex2_reg_17,
    m_ext_ex2_reg_18,
    m_ext_ex2_reg_19,
    m_ext_ex2_reg_20,
    m_ext_ex2_reg_21,
    m_ext_ex2_reg_22,
    m_ext_ex2_reg_23,
    m_ext_ex2_reg_24,
    m_ext_ex2_reg_25,
    m_ext_ex2_reg_26,
    m_ext_ex2_reg_27,
    m_ext_ex2_reg_28,
    m_ext_ex2_reg_29,
    m_ext_ex2_reg_30,
    m_ext_ex2_reg_31,
    \i_mult_out_reg[15]__1 ,
    ls_byte_ex_reg,
    ls_byte_ex_reg_0,
    invert_b_ex_reg_0,
    \mem_held_addr_reg[31]_i_1_0 ,
    z_flag,
    c_flag,
    v_flag,
    fptr_align_reg,
    \hold_reg2_reg[31]_0 ,
    m_invert,
    HCLK,
    r_amt4_ex2_reg,
    m_ext,
    r_amt4_ex2_reg_0,
    biu_rdy,
    nxt_itcm_sel,
    nxt_dtcm_sel,
    u_fault,
    nxt_irack,
    nxt_drack,
    w_u_fault_reg_0,
    nxt_dwack,
    update_n_ex,
    rf_wdata,
    write_flags_ex,
    z_flag_mux_reg_0,
    nxt_z_flag_mux,
    O,
    sel_wf_c_reg_0,
    c_flag_mux_reg_0,
    c_flag_wf_reg_0,
    sel_wf_v_reg_0,
    v_flag_au_reg_0,
    v_flag_wf_reg_0,
    SYSRESETn,
    \mem_held_addr_reg[31]_1 ,
    \mem_held_addr_reg[31]_2 ,
    \mem_held_addr_reg[31]_3 ,
    \mem_held_addr_reg[27]_0 ,
    \mem_held_addr_reg[27]_1 ,
    \mem_held_addr_reg[23]_0 ,
    \mem_held_addr_reg[19]_0 ,
    \mem_held_addr_reg[15]_0 ,
    \mem_held_addr_reg[15]_1 ,
    \mem_held_addr_reg[11]_0 ,
    \mem_held_addr_reg[7]_1 ,
    nxt_mult_out0_carry__2,
    D,
    biu_addr_mux_ctl_ex,
    \pc_reg[4]_0 ,
    \hold_reg1_reg[15]_0 ,
    se_half_wb,
    \rot3_reg[24] ,
    \rot3_reg[24]_0 ,
    bp_compare_return1_carry__1,
    bp_compare0_return1_carry__1,
    emit_wp2_carry__1_i_7,
    load_xpsr_ex,
    biu_rfault,
    biu_drack,
    use_c_flag_ex,
    force_c_in_ex,
    micro_code_fe,
    mode,
    \mem_held_addr_reg[27]_2 ,
    biu_dreq,
    c_flag_mux_reg_1,
    c_flag_mux_reg_2,
    c_flag_mux_reg_3,
    \pc_reg[31]_3 ,
    en_itcm_core,
    zero_a_ex,
    au_a_use_pc_ex,
    \rot3_reg[24]_1 ,
    \rot3[30]_i_5 ,
    use_imm_ex,
    \hold_reg1_reg[6]_0 ,
    \hold_reg1_reg[6]_1 ,
    \hold_reg1_reg[16]_0 ,
    \hold_reg1_reg[16]_1 ,
    ze_half_wb,
    \hold_reg1_reg[30]_1 ,
    rd_mux_a_ex,
    nxt_mult_out0_carry__2_0,
    \hold_reg1[7]_i_7 ,
    doutA,
    \hold_reg1[7]_i_7_0 ,
    \mem_held_addr_reg[19]_1 ,
    ls_half_ex,
    ls_byte_ex,
    \wdata_reg[27] ,
    c_flag_mux_i_4,
    rf_mux_ctl_ex,
    rf0_mux_ctl_ex,
    CO,
    \mem_held_addr_reg[7]_2 ,
    \mem_held_addr_reg[11]_1 ,
    \mem_held_addr_reg[15]_2 ,
    \mem_held_addr_reg[19]_2 ,
    \mem_held_addr_reg[31]_4 ,
    fptr_align_reg_0,
    fptr_align,
    E,
    \reg_file_a_reg[14][0] ,
    \reg_file_a_reg[13][0] ,
    \reg_file_a_reg[12][0] ,
    \reg_file_a_reg[11][0] ,
    \reg_file_a_reg[10][0] ,
    \reg_file_a_reg[9][0] ,
    \reg_file_a_reg[8][0] ,
    \reg_file_a_reg[7][0] ,
    \reg_file_a_reg[6][0] ,
    \reg_file_a_reg[5][0] ,
    \reg_file_a_reg[4][0] ,
    \reg_file_a_reg[3][0] ,
    \reg_file_a_reg[2][0] ,
    \reg_file_a_reg[1][0] ,
    \reg_file_a_reg[0][0] ,
    \rptr_a_ex_reg[3]_0 ,
    \m_amt_ex2_reg[4] ,
    \hold_reg1_reg[31]_2 ,
    \pc_reg[31]_4 ,
    \hold_reg2_reg[31]_1 ,
    \hold_reg2_reg[31]_2 ,
    w_enable_ex,
    wptr_ex,
    nxt_rptr_b_ex);
  output RESET_INTERCONNECT;
  output u_fault_ex;
  output irack;
  output RESET_INTERCONNECT_0;
  output n_flag;
  output [1:0]dbg_wp_addr;
  output RESET_INTERCONNECT_1;
  output [15:0]mult_out;
  output sel_wf_c;
  output c_flag_mux;
  output c_flag_wf;
  output sel_wf_v;
  output v_flag_au;
  output v_flag_wf;
  output zero_a_ex_reg;
  output zero_a_ex_reg_0;
  output zero_a_ex_reg_1;
  output [4:0]\pc_reg[28]_0 ;
  output [2:0]zero_a_ex_reg_2;
  output zero_a_ex_reg_3;
  output zero_a_ex_reg_4;
  output zero_a_ex_reg_5;
  output zero_a_ex_reg_6;
  output zero_a_ex_reg_7;
  output zero_a_ex_reg_8;
  output zero_a_ex_reg_9;
  output zero_a_ex_reg_10;
  output zero_a_ex_reg_11;
  output zero_a_ex_reg_12;
  output zero_a_ex_reg_13;
  output zero_a_ex_reg_14;
  output zero_a_ex_reg_15;
  output zero_a_ex_reg_16;
  output zero_a_ex_reg_17;
  output [0:0]zero_a_ex_reg_18;
  output zero_a_ex_reg_19;
  output [23:0]invert_b_ex_reg;
  output [4:0]\pc_reg[31]_0 ;
  output rd_mux_a_ex_reg;
  output ze_half_wb_reg;
  output ze_half_wb_reg_0;
  output ze_half_wb_reg_1;
  output ze_half_wb_reg_2;
  output ze_half_wb_reg_3;
  output ze_half_wb_reg_4;
  output ze_half_wb_reg_5;
  output ze_half_wb_reg_6;
  output ze_half_wb_reg_7;
  output ze_half_wb_reg_8;
  output ze_half_wb_reg_9;
  output ze_half_wb_reg_10;
  output ze_half_wb_reg_11;
  output ze_half_wb_reg_12;
  output ze_half_wb_reg_13;
  output ze_half_wb_reg_14;
  output [3:0]S;
  output [30:0]Q;
  output [3:0]\pc_reg[25]_0 ;
  output [1:0]\pc_reg[31]_1 ;
  output [3:0]\pc_reg[13]_0 ;
  output [3:0]\pc_reg[25]_1 ;
  output [1:0]\pc_reg[31]_2 ;
  output \mem_held_addr_reg[7]_0 ;
  output [29:0]\mem_held_addr_reg[31]_0 ;
  output \mem_held_addr_reg[13]_0 ;
  output \mem_held_addr_reg[22]_0 ;
  output \mem_held_addr_reg[25]_0 ;
  output \mem_held_addr_reg[28]_0 ;
  output load_xpsr_ex_reg;
  output micro_code_fe_reg;
  output \hold_reg1_reg[28]_0 ;
  output \hold_reg1_reg[27]_0 ;
  output \hold_reg1_reg[26]_0 ;
  output \hold_reg1_reg[25]_0 ;
  output \hold_reg1_reg[24]_0 ;
  output w_u_fault_reg;
  output \hold_reg1_reg[31]_0 ;
  output \hold_reg1_reg[30]_0 ;
  output [20:0]\hold_reg1_reg[29]_0 ;
  output m_ext_ex2_reg;
  output \hold_reg1_reg[1]_0 ;
  output [31:0]\hold_reg1_reg[31]_1 ;
  output \hold_reg1_reg[2]_0 ;
  output \hold_reg1_reg[3]_0 ;
  output \en_itcm_core_reg[1] ;
  output [19:0]\rptr_a_ex_reg[3] ;
  output [31:0]b_reg_0;
  output [7:0]rd_mux_a_ex_reg_0;
  output rd_mux_a_ex_reg_1;
  output rd_mux_a_ex_reg_2;
  output rd_mux_a_ex_reg_3;
  output rd_mux_a_ex_reg_4;
  output z_flag_mux_i_26_0;
  output \mem_held_addr_reg[31]_i_1 ;
  output rd_mux_a_ex_reg_5;
  output rd_mux_a_ex_reg_6;
  output rd_mux_a_ex_reg_7;
  output rd_mux_a_ex_reg_8;
  output rd_mux_a_ex_reg_9;
  output rd_mux_a_ex_reg_10;
  output rd_mux_a_ex_reg_11;
  output rd_mux_a_ex_reg_12;
  output rd_mux_a_ex_reg_13;
  output rd_mux_a_ex_reg_14;
  output rd_mux_a_ex_reg_15;
  output rd_mux_a_ex_reg_16;
  output fptr_wdata;
  output rd_mux_a_ex_reg_17;
  output rd_mux_a_ex_reg_18;
  output rd_mux_a_ex_reg_19;
  output rd_mux_a_ex_reg_20;
  output rd_mux_a_ex_reg_21;
  output rd_mux_a_ex_reg_22;
  output rd_mux_a_ex_reg_23;
  output rd_mux_a_ex_reg_24;
  output rd_mux_a_ex_reg_25;
  output rd_mux_a_ex_reg_26;
  output rd_mux_a_ex_reg_27;
  output rd_mux_a_ex_reg_28;
  output rd_mux_a_ex_reg_29;
  output rd_mux_a_ex_reg_30;
  output rd_mux_a_ex_reg_31;
  output rd_mux_a_ex_reg_32;
  output itcm_sel_i_6;
  output ls_half_ex_reg;
  output ls_half_ex_reg_0;
  output ls_half_ex_reg_1;
  output ls_half_ex_reg_2;
  output ls_half_ex_reg_3;
  output ls_half_ex_reg_4;
  output [3:0]DTCMBYTEWR;
  output [3:0]ITCMBYTEWR;
  output \rf_mux_ctl_ex_reg[2] ;
  output m_ext_ex2_reg_0;
  output m_ext_ex2_reg_1;
  output m_ext_ex2_reg_2;
  output m_ext_ex2_reg_3;
  output m_ext_ex2_reg_4;
  output m_ext_ex2_reg_5;
  output m_ext_ex2_reg_6;
  output m_ext_ex2_reg_7;
  output m_ext_ex2_reg_8;
  output m_ext_ex2_reg_9;
  output m_ext_ex2_reg_10;
  output m_ext_ex2_reg_11;
  output m_ext_ex2_reg_12;
  output m_ext_ex2_reg_13;
  output m_ext_ex2_reg_14;
  output m_ext_ex2_reg_15;
  output m_ext_ex2_reg_16;
  output m_ext_ex2_reg_17;
  output m_ext_ex2_reg_18;
  output m_ext_ex2_reg_19;
  output m_ext_ex2_reg_20;
  output m_ext_ex2_reg_21;
  output m_ext_ex2_reg_22;
  output m_ext_ex2_reg_23;
  output m_ext_ex2_reg_24;
  output m_ext_ex2_reg_25;
  output m_ext_ex2_reg_26;
  output m_ext_ex2_reg_27;
  output m_ext_ex2_reg_28;
  output m_ext_ex2_reg_29;
  output m_ext_ex2_reg_30;
  output m_ext_ex2_reg_31;
  output [15:0]\i_mult_out_reg[15]__1 ;
  output ls_byte_ex_reg;
  output ls_byte_ex_reg_0;
  output [0:0]invert_b_ex_reg_0;
  output [0:0]\mem_held_addr_reg[31]_i_1_0 ;
  output z_flag;
  output c_flag;
  output v_flag;
  output fptr_align_reg;
  output [31:0]\hold_reg2_reg[31]_0 ;
  input m_invert;
  input HCLK;
  input r_amt4_ex2_reg;
  input m_ext;
  input r_amt4_ex2_reg_0;
  input biu_rdy;
  input nxt_itcm_sel;
  input nxt_dtcm_sel;
  input u_fault;
  input nxt_irack;
  input nxt_drack;
  input w_u_fault_reg_0;
  input nxt_dwack;
  input update_n_ex;
  input [31:0]rf_wdata;
  input write_flags_ex;
  input z_flag_mux_reg_0;
  input nxt_z_flag_mux;
  input [3:0]O;
  input sel_wf_c_reg_0;
  input c_flag_mux_reg_0;
  input c_flag_wf_reg_0;
  input sel_wf_v_reg_0;
  input v_flag_au_reg_0;
  input v_flag_wf_reg_0;
  input SYSRESETn;
  input [12:0]\mem_held_addr_reg[31]_1 ;
  input \mem_held_addr_reg[31]_2 ;
  input \mem_held_addr_reg[31]_3 ;
  input \mem_held_addr_reg[27]_0 ;
  input \mem_held_addr_reg[27]_1 ;
  input \mem_held_addr_reg[23]_0 ;
  input \mem_held_addr_reg[19]_0 ;
  input \mem_held_addr_reg[15]_0 ;
  input \mem_held_addr_reg[15]_1 ;
  input \mem_held_addr_reg[11]_0 ;
  input \mem_held_addr_reg[7]_1 ;
  input nxt_mult_out0_carry__2;
  input [4:0]D;
  input [2:0]biu_addr_mux_ctl_ex;
  input \pc_reg[4]_0 ;
  input [7:0]\hold_reg1_reg[15]_0 ;
  input se_half_wb;
  input \rot3_reg[24] ;
  input \rot3_reg[24]_0 ;
  input [26:0]bp_compare_return1_carry__1;
  input [26:0]bp_compare0_return1_carry__1;
  input [4:0]emit_wp2_carry__1_i_7;
  input load_xpsr_ex;
  input biu_rfault;
  input biu_drack;
  input use_c_flag_ex;
  input force_c_in_ex;
  input micro_code_fe;
  input mode;
  input [3:0]\mem_held_addr_reg[27]_2 ;
  input biu_dreq;
  input c_flag_mux_reg_1;
  input c_flag_mux_reg_2;
  input c_flag_mux_reg_3;
  input [30:0]\pc_reg[31]_3 ;
  input [1:0]en_itcm_core;
  input zero_a_ex;
  input au_a_use_pc_ex;
  input \rot3_reg[24]_1 ;
  input [0:0]\rot3[30]_i_5 ;
  input use_imm_ex;
  input \hold_reg1_reg[6]_0 ;
  input \hold_reg1_reg[6]_1 ;
  input \hold_reg1_reg[16]_0 ;
  input \hold_reg1_reg[16]_1 ;
  input ze_half_wb;
  input [1:0]\hold_reg1_reg[30]_1 ;
  input rd_mux_a_ex;
  input nxt_mult_out0_carry__2_0;
  input [31:0]\hold_reg1[7]_i_7 ;
  input [31:0]doutA;
  input [31:0]\hold_reg1[7]_i_7_0 ;
  input [4:0]\mem_held_addr_reg[19]_1 ;
  input ls_half_ex;
  input ls_byte_ex;
  input \wdata_reg[27] ;
  input c_flag_mux_i_4;
  input [0:0]rf_mux_ctl_ex;
  input [1:0]rf0_mux_ctl_ex;
  input [0:0]CO;
  input [0:0]\mem_held_addr_reg[7]_2 ;
  input [1:0]\mem_held_addr_reg[11]_1 ;
  input [0:0]\mem_held_addr_reg[15]_2 ;
  input [0:0]\mem_held_addr_reg[19]_2 ;
  input [0:0]\mem_held_addr_reg[31]_4 ;
  input fptr_align_reg_0;
  input fptr_align;
  input [0:0]E;
  input [0:0]\reg_file_a_reg[14][0] ;
  input [0:0]\reg_file_a_reg[13][0] ;
  input [0:0]\reg_file_a_reg[12][0] ;
  input [0:0]\reg_file_a_reg[11][0] ;
  input [0:0]\reg_file_a_reg[10][0] ;
  input [0:0]\reg_file_a_reg[9][0] ;
  input [0:0]\reg_file_a_reg[8][0] ;
  input [0:0]\reg_file_a_reg[7][0] ;
  input [0:0]\reg_file_a_reg[6][0] ;
  input [0:0]\reg_file_a_reg[5][0] ;
  input [0:0]\reg_file_a_reg[4][0] ;
  input [0:0]\reg_file_a_reg[3][0] ;
  input [0:0]\reg_file_a_reg[2][0] ;
  input [0:0]\reg_file_a_reg[1][0] ;
  input [0:0]\reg_file_a_reg[0][0] ;
  input [3:0]\rptr_a_ex_reg[3]_0 ;
  input [4:0]\m_amt_ex2_reg[4] ;
  input [0:0]\hold_reg1_reg[31]_2 ;
  input [0:0]\pc_reg[31]_4 ;
  input [0:0]\hold_reg2_reg[31]_1 ;
  input [31:0]\hold_reg2_reg[31]_2 ;
  input w_enable_ex;
  input [3:0]wptr_ex;
  input [3:0]nxt_rptr_b_ex;

  wire [0:0]CO;
  wire [4:0]D;
  wire [3:0]DTCMBYTEWR;
  wire [0:0]E;
  wire HCLK;
  wire [3:0]ITCMBYTEWR;
  wire [3:0]O;
  wire [30:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire RESET_INTERCONNECT_1;
  wire [3:0]S;
  wire SYSRESETn;
  wire [30:10]a_reg_0;
  wire au_a_use_pc_ex;
  wire [31:0]b_reg_0;
  wire [2:0]biu_addr_mux_ctl_ex;
  wire biu_commit_reg_i_11_n_0;
  wire biu_commit_reg_i_6_n_0;
  wire biu_commit_reg_i_7_n_0;
  wire biu_commit_reg_i_8_n_0;
  wire biu_drack;
  wire biu_dreq;
  wire biu_rdy;
  wire biu_rfault;
  wire [26:0]bp_compare0_return1_carry__1;
  wire [26:0]bp_compare_return1_carry__1;
  wire c_flag;
  wire c_flag_mux;
  wire c_flag_mux_i_4;
  wire c_flag_mux_reg_0;
  wire c_flag_mux_reg_1;
  wire c_flag_mux_reg_2;
  wire c_flag_mux_reg_3;
  wire c_flag_wf;
  wire c_flag_wf_reg_0;
  wire carry_in_ex;
  wire [1:0]dbg_wp_addr;
  wire [31:0]doutA;
  wire [4:0]emit_wp2_carry__1_i_7;
  wire [1:0]en_itcm_core;
  wire \en_itcm_core_reg[1] ;
  wire force_c_in_ex;
  wire fptr_align;
  wire fptr_align_reg;
  wire fptr_align_reg_0;
  wire fptr_wdata;
  wire hi_pre_fetch_addr_i_6_n_0;
  wire hi_pre_fetch_addr_reg_i_2_n_0;
  wire hi_pre_fetch_addr_reg_i_2_n_1;
  wire hi_pre_fetch_addr_reg_i_2_n_2;
  wire hi_pre_fetch_addr_reg_i_2_n_3;
  wire [31:0]\hold_reg1[7]_i_7 ;
  wire [31:0]\hold_reg1[7]_i_7_0 ;
  wire [7:0]\hold_reg1_reg[15]_0 ;
  wire \hold_reg1_reg[16]_0 ;
  wire \hold_reg1_reg[16]_1 ;
  wire \hold_reg1_reg[1]_0 ;
  wire \hold_reg1_reg[24]_0 ;
  wire \hold_reg1_reg[25]_0 ;
  wire \hold_reg1_reg[26]_0 ;
  wire \hold_reg1_reg[27]_0 ;
  wire \hold_reg1_reg[28]_0 ;
  wire [20:0]\hold_reg1_reg[29]_0 ;
  wire \hold_reg1_reg[2]_0 ;
  wire \hold_reg1_reg[30]_0 ;
  wire [1:0]\hold_reg1_reg[30]_1 ;
  wire \hold_reg1_reg[31]_0 ;
  wire [31:0]\hold_reg1_reg[31]_1 ;
  wire [0:0]\hold_reg1_reg[31]_2 ;
  wire \hold_reg1_reg[3]_0 ;
  wire \hold_reg1_reg[6]_0 ;
  wire \hold_reg1_reg[6]_1 ;
  wire [31:0]\hold_reg2_reg[31]_0 ;
  wire [0:0]\hold_reg2_reg[31]_1 ;
  wire [31:0]\hold_reg2_reg[31]_2 ;
  wire [15:0]\i_mult_out_reg[15]__1 ;
  wire [23:0]invert_b_ex_reg;
  wire [0:0]invert_b_ex_reg_0;
  wire irack;
  wire itcm_sel_i_6;
  wire load_xpsr_ex;
  wire load_xpsr_ex_reg;
  wire ls_byte_ex;
  wire ls_byte_ex_reg;
  wire ls_byte_ex_reg_0;
  wire ls_half_ex;
  wire ls_half_ex_reg;
  wire ls_half_ex_reg_0;
  wire ls_half_ex_reg_1;
  wire ls_half_ex_reg_2;
  wire ls_half_ex_reg_3;
  wire ls_half_ex_reg_4;
  wire [4:0]\m_amt_ex2_reg[4] ;
  wire m_ext;
  wire m_ext_ex2_reg;
  wire m_ext_ex2_reg_0;
  wire m_ext_ex2_reg_1;
  wire m_ext_ex2_reg_10;
  wire m_ext_ex2_reg_11;
  wire m_ext_ex2_reg_12;
  wire m_ext_ex2_reg_13;
  wire m_ext_ex2_reg_14;
  wire m_ext_ex2_reg_15;
  wire m_ext_ex2_reg_16;
  wire m_ext_ex2_reg_17;
  wire m_ext_ex2_reg_18;
  wire m_ext_ex2_reg_19;
  wire m_ext_ex2_reg_2;
  wire m_ext_ex2_reg_20;
  wire m_ext_ex2_reg_21;
  wire m_ext_ex2_reg_22;
  wire m_ext_ex2_reg_23;
  wire m_ext_ex2_reg_24;
  wire m_ext_ex2_reg_25;
  wire m_ext_ex2_reg_26;
  wire m_ext_ex2_reg_27;
  wire m_ext_ex2_reg_28;
  wire m_ext_ex2_reg_29;
  wire m_ext_ex2_reg_3;
  wire m_ext_ex2_reg_30;
  wire m_ext_ex2_reg_31;
  wire m_ext_ex2_reg_4;
  wire m_ext_ex2_reg_5;
  wire m_ext_ex2_reg_6;
  wire m_ext_ex2_reg_7;
  wire m_ext_ex2_reg_8;
  wire m_ext_ex2_reg_9;
  wire m_invert;
  wire \mem_held_addr_reg[11]_0 ;
  wire [1:0]\mem_held_addr_reg[11]_1 ;
  wire \mem_held_addr_reg[13]_0 ;
  wire \mem_held_addr_reg[15]_0 ;
  wire \mem_held_addr_reg[15]_1 ;
  wire [0:0]\mem_held_addr_reg[15]_2 ;
  wire \mem_held_addr_reg[19]_0 ;
  wire [4:0]\mem_held_addr_reg[19]_1 ;
  wire [0:0]\mem_held_addr_reg[19]_2 ;
  wire \mem_held_addr_reg[22]_0 ;
  wire \mem_held_addr_reg[23]_0 ;
  wire \mem_held_addr_reg[25]_0 ;
  wire \mem_held_addr_reg[27]_0 ;
  wire \mem_held_addr_reg[27]_1 ;
  wire [3:0]\mem_held_addr_reg[27]_2 ;
  wire \mem_held_addr_reg[28]_0 ;
  wire [29:0]\mem_held_addr_reg[31]_0 ;
  wire [12:0]\mem_held_addr_reg[31]_1 ;
  wire \mem_held_addr_reg[31]_2 ;
  wire \mem_held_addr_reg[31]_3 ;
  wire [0:0]\mem_held_addr_reg[31]_4 ;
  wire \mem_held_addr_reg[31]_i_1 ;
  wire [0:0]\mem_held_addr_reg[31]_i_1_0 ;
  wire \mem_held_addr_reg[7]_0 ;
  wire \mem_held_addr_reg[7]_1 ;
  wire [0:0]\mem_held_addr_reg[7]_2 ;
  wire [31:16]mem_r_data_s;
  wire micro_code_fe;
  wire micro_code_fe_reg;
  wire mode;
  wire [15:0]mult_out;
  wire n_flag;
  wire [31:0]n_rot3;
  wire nxt_drack;
  wire nxt_dtcm_sel;
  wire nxt_dwack;
  wire nxt_irack;
  wire nxt_itcm_sel;
  wire nxt_mult_out0_carry__2;
  wire nxt_mult_out0_carry__2_0;
  wire [3:0]nxt_rptr_b_ex;
  wire nxt_z_flag_mux;
  wire [29:4]p_0_in__0;
  wire \pc[10]_i_2_n_0 ;
  wire \pc[11]_i_2_n_0 ;
  wire \pc[12]_i_2_n_0 ;
  wire \pc[13]_i_2_n_0 ;
  wire \pc[14]_i_2_n_0 ;
  wire \pc[15]_i_2_n_0 ;
  wire \pc[16]_i_2_n_0 ;
  wire \pc[17]_i_2_n_0 ;
  wire \pc[18]_i_2_n_0 ;
  wire \pc[19]_i_3_n_0 ;
  wire \pc[20]_i_2_n_0 ;
  wire \pc[21]_i_2_n_0 ;
  wire \pc[22]_i_2_n_0 ;
  wire \pc[23]_i_3_n_0 ;
  wire \pc[29]_i_2_n_0 ;
  wire \pc[4]_i_2_n_0 ;
  wire \pc[5]_i_2_n_0 ;
  wire \pc[6]_i_2_n_0 ;
  wire \pc[7]_i_2_n_0 ;
  wire \pc[8]_i_2_n_0 ;
  wire \pc[9]_i_2_n_0 ;
  wire \pc_reg[11]_i_3_n_0 ;
  wire \pc_reg[11]_i_3_n_1 ;
  wire \pc_reg[11]_i_3_n_2 ;
  wire \pc_reg[11]_i_3_n_3 ;
  wire [3:0]\pc_reg[13]_0 ;
  wire \pc_reg[15]_i_3_n_0 ;
  wire \pc_reg[15]_i_3_n_1 ;
  wire \pc_reg[15]_i_3_n_2 ;
  wire \pc_reg[15]_i_3_n_3 ;
  wire \pc_reg[19]_i_2_n_0 ;
  wire \pc_reg[19]_i_2_n_1 ;
  wire \pc_reg[19]_i_2_n_2 ;
  wire \pc_reg[19]_i_2_n_3 ;
  wire \pc_reg[23]_i_2_n_0 ;
  wire \pc_reg[23]_i_2_n_1 ;
  wire \pc_reg[23]_i_2_n_2 ;
  wire \pc_reg[23]_i_2_n_3 ;
  wire [3:0]\pc_reg[25]_0 ;
  wire [3:0]\pc_reg[25]_1 ;
  wire \pc_reg[27]_i_2_n_0 ;
  wire \pc_reg[27]_i_2_n_1 ;
  wire \pc_reg[27]_i_2_n_2 ;
  wire \pc_reg[27]_i_2_n_3 ;
  wire [4:0]\pc_reg[28]_0 ;
  wire [4:0]\pc_reg[31]_0 ;
  wire [1:0]\pc_reg[31]_1 ;
  wire [1:0]\pc_reg[31]_2 ;
  wire [30:0]\pc_reg[31]_3 ;
  wire [0:0]\pc_reg[31]_4 ;
  wire \pc_reg[31]_i_5_n_1 ;
  wire \pc_reg[31]_i_5_n_2 ;
  wire \pc_reg[31]_i_5_n_3 ;
  wire \pc_reg[4]_0 ;
  wire \pc_reg[7]_i_3_n_0 ;
  wire \pc_reg[7]_i_3_n_1 ;
  wire \pc_reg[7]_i_3_n_2 ;
  wire \pc_reg[7]_i_3_n_3 ;
  wire r_amt4_ex2_reg;
  wire r_amt4_ex2_reg_0;
  wire rd_mux_a_ex;
  wire rd_mux_a_ex_reg;
  wire [7:0]rd_mux_a_ex_reg_0;
  wire rd_mux_a_ex_reg_1;
  wire rd_mux_a_ex_reg_10;
  wire rd_mux_a_ex_reg_11;
  wire rd_mux_a_ex_reg_12;
  wire rd_mux_a_ex_reg_13;
  wire rd_mux_a_ex_reg_14;
  wire rd_mux_a_ex_reg_15;
  wire rd_mux_a_ex_reg_16;
  wire rd_mux_a_ex_reg_17;
  wire rd_mux_a_ex_reg_18;
  wire rd_mux_a_ex_reg_19;
  wire rd_mux_a_ex_reg_2;
  wire rd_mux_a_ex_reg_20;
  wire rd_mux_a_ex_reg_21;
  wire rd_mux_a_ex_reg_22;
  wire rd_mux_a_ex_reg_23;
  wire rd_mux_a_ex_reg_24;
  wire rd_mux_a_ex_reg_25;
  wire rd_mux_a_ex_reg_26;
  wire rd_mux_a_ex_reg_27;
  wire rd_mux_a_ex_reg_28;
  wire rd_mux_a_ex_reg_29;
  wire rd_mux_a_ex_reg_3;
  wire rd_mux_a_ex_reg_30;
  wire rd_mux_a_ex_reg_31;
  wire rd_mux_a_ex_reg_32;
  wire rd_mux_a_ex_reg_4;
  wire rd_mux_a_ex_reg_5;
  wire rd_mux_a_ex_reg_6;
  wire rd_mux_a_ex_reg_7;
  wire rd_mux_a_ex_reg_8;
  wire rd_mux_a_ex_reg_9;
  wire [0:0]\reg_file_a_reg[0][0] ;
  wire [0:0]\reg_file_a_reg[10][0] ;
  wire [0:0]\reg_file_a_reg[11][0] ;
  wire [0:0]\reg_file_a_reg[12][0] ;
  wire [0:0]\reg_file_a_reg[13][0] ;
  wire [0:0]\reg_file_a_reg[14][0] ;
  wire [0:0]\reg_file_a_reg[1][0] ;
  wire [0:0]\reg_file_a_reg[2][0] ;
  wire [0:0]\reg_file_a_reg[3][0] ;
  wire [0:0]\reg_file_a_reg[4][0] ;
  wire [0:0]\reg_file_a_reg[5][0] ;
  wire [0:0]\reg_file_a_reg[6][0] ;
  wire [0:0]\reg_file_a_reg[7][0] ;
  wire [0:0]\reg_file_a_reg[8][0] ;
  wire [0:0]\reg_file_a_reg[9][0] ;
  wire [1:0]rf0_mux_ctl_ex;
  wire [0:0]rf_mux_ctl_ex;
  wire \rf_mux_ctl_ex_reg[2] ;
  wire [31:0]rf_wdata;
  wire [0:0]\rot3[30]_i_5 ;
  wire \rot3_reg[24] ;
  wire \rot3_reg[24]_0 ;
  wire \rot3_reg[24]_1 ;
  wire [19:0]\rptr_a_ex_reg[3] ;
  wire [3:0]\rptr_a_ex_reg[3]_0 ;
  wire se_half_wb;
  wire sel_wf_c;
  wire sel_wf_c_reg_0;
  wire sel_wf_v;
  wire sel_wf_v_reg_0;
  wire sel_wf_z;
  wire [29:4]seq_fetch_addr;
  wire u_alu_dec_n_0;
  wire u_fault;
  wire u_fault_ex;
  wire update_n_ex;
  wire use_c_flag_ex;
  wire use_imm_ex;
  wire v_flag;
  wire v_flag_au;
  wire v_flag_au_reg_0;
  wire v_flag_wf;
  wire v_flag_wf_reg_0;
  wire w_enable_ex;
  wire w_u_fault_reg;
  wire w_u_fault_reg_0;
  wire \wdata_reg[27] ;
  wire [3:0]wptr_ex;
  wire write_flags_ex;
  wire z_flag;
  wire z_flag_mux;
  wire z_flag_mux_i_25_n_0;
  wire z_flag_mux_i_26_0;
  wire z_flag_mux_i_26_n_0;
  wire z_flag_mux_i_32_n_0;
  wire z_flag_mux_i_33_n_0;
  wire z_flag_mux_reg_0;
  wire z_flag_wf;
  wire ze_half_wb;
  wire ze_half_wb_reg;
  wire ze_half_wb_reg_0;
  wire ze_half_wb_reg_1;
  wire ze_half_wb_reg_10;
  wire ze_half_wb_reg_11;
  wire ze_half_wb_reg_12;
  wire ze_half_wb_reg_13;
  wire ze_half_wb_reg_14;
  wire ze_half_wb_reg_2;
  wire ze_half_wb_reg_3;
  wire ze_half_wb_reg_4;
  wire ze_half_wb_reg_5;
  wire ze_half_wb_reg_6;
  wire ze_half_wb_reg_7;
  wire ze_half_wb_reg_8;
  wire ze_half_wb_reg_9;
  wire zero_a_ex;
  wire zero_a_ex_reg;
  wire zero_a_ex_reg_0;
  wire zero_a_ex_reg_1;
  wire zero_a_ex_reg_10;
  wire zero_a_ex_reg_11;
  wire zero_a_ex_reg_12;
  wire zero_a_ex_reg_13;
  wire zero_a_ex_reg_14;
  wire zero_a_ex_reg_15;
  wire zero_a_ex_reg_16;
  wire zero_a_ex_reg_17;
  wire [0:0]zero_a_ex_reg_18;
  wire zero_a_ex_reg_19;
  wire [2:0]zero_a_ex_reg_2;
  wire zero_a_ex_reg_3;
  wire zero_a_ex_reg_4;
  wire zero_a_ex_reg_5;
  wire zero_a_ex_reg_6;
  wire zero_a_ex_reg_7;
  wire zero_a_ex_reg_8;
  wire zero_a_ex_reg_9;
  wire [0:0]NLW_hi_pre_fetch_addr_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_pc_reg[31]_i_5_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \HADDR[29]_i_1 
       (.I0(invert_b_ex_reg[21]),
        .I1(\pc[29]_i_2_n_0 ),
        .I2(biu_addr_mux_ctl_ex[2]),
        .O(\hold_reg1_reg[29]_0 [20]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    biu_commit_reg_i_11
       (.I0(\hold_reg1_reg[27]_0 ),
        .I1(\hold_reg1_reg[24]_0 ),
        .I2(\pc[16]_i_2_n_0 ),
        .I3(\pc[21]_i_2_n_0 ),
        .O(biu_commit_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFEEFFFFFFEE)) 
    biu_commit_reg_i_3
       (.I0(biu_commit_reg_i_6_n_0),
        .I1(\hold_reg1_reg[28]_0 ),
        .I2(en_itcm_core[1]),
        .I3(biu_commit_reg_i_7_n_0),
        .I4(\pc[29]_i_2_n_0 ),
        .I5(biu_commit_reg_i_8_n_0),
        .O(\en_itcm_core_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    biu_commit_reg_i_6
       (.I0(\hold_reg1_reg[31]_0 ),
        .I1(\pc[22]_i_2_n_0 ),
        .I2(\hold_reg1_reg[30]_0 ),
        .I3(\hold_reg1_reg[26]_0 ),
        .I4(biu_commit_reg_i_11_n_0),
        .O(biu_commit_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    biu_commit_reg_i_7
       (.I0(\pc[19]_i_3_n_0 ),
        .I1(\pc[23]_i_3_n_0 ),
        .I2(\pc[20]_i_2_n_0 ),
        .I3(\hold_reg1_reg[25]_0 ),
        .I4(\pc[17]_i_2_n_0 ),
        .I5(\pc[18]_i_2_n_0 ),
        .O(biu_commit_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    biu_commit_reg_i_8
       (.I0(\pc[15]_i_2_n_0 ),
        .I1(\hold_reg1_reg[28]_0 ),
        .I2(en_itcm_core[0]),
        .O(biu_commit_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry__0_i_1
       (.I0(Q[24]),
        .I1(bp_compare0_return1_carry__1[23]),
        .I2(Q[23]),
        .I3(bp_compare0_return1_carry__1[22]),
        .I4(bp_compare0_return1_carry__1[21]),
        .I5(Q[22]),
        .O(\pc_reg[25]_1 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry__0_i_2
       (.I0(Q[21]),
        .I1(bp_compare0_return1_carry__1[20]),
        .I2(Q[20]),
        .I3(bp_compare0_return1_carry__1[19]),
        .I4(bp_compare0_return1_carry__1[18]),
        .I5(Q[19]),
        .O(\pc_reg[25]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry__0_i_3
       (.I0(Q[18]),
        .I1(bp_compare0_return1_carry__1[17]),
        .I2(Q[17]),
        .I3(bp_compare0_return1_carry__1[16]),
        .I4(bp_compare0_return1_carry__1[15]),
        .I5(Q[16]),
        .O(\pc_reg[25]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry__0_i_4
       (.I0(Q[15]),
        .I1(bp_compare0_return1_carry__1[14]),
        .I2(Q[14]),
        .I3(bp_compare0_return1_carry__1[13]),
        .I4(bp_compare0_return1_carry__1[12]),
        .I5(Q[13]),
        .O(\pc_reg[25]_1 [0]));
  LUT3 #(
    .INIT(8'h01)) 
    bp_compare0_return1_carry__1_i_1
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[28]),
        .O(\pc_reg[31]_2 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry__1_i_2
       (.I0(Q[27]),
        .I1(bp_compare0_return1_carry__1[26]),
        .I2(Q[26]),
        .I3(bp_compare0_return1_carry__1[25]),
        .I4(bp_compare0_return1_carry__1[24]),
        .I5(Q[25]),
        .O(\pc_reg[31]_2 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry_i_1
       (.I0(Q[12]),
        .I1(bp_compare0_return1_carry__1[11]),
        .I2(Q[11]),
        .I3(bp_compare0_return1_carry__1[10]),
        .I4(bp_compare0_return1_carry__1[9]),
        .I5(Q[10]),
        .O(\pc_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry_i_2
       (.I0(Q[9]),
        .I1(bp_compare0_return1_carry__1[8]),
        .I2(Q[8]),
        .I3(bp_compare0_return1_carry__1[7]),
        .I4(bp_compare0_return1_carry__1[6]),
        .I5(Q[7]),
        .O(\pc_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry_i_3
       (.I0(Q[6]),
        .I1(bp_compare0_return1_carry__1[5]),
        .I2(Q[5]),
        .I3(bp_compare0_return1_carry__1[4]),
        .I4(bp_compare0_return1_carry__1[3]),
        .I5(Q[4]),
        .O(\pc_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare0_return1_carry_i_4
       (.I0(Q[3]),
        .I1(bp_compare0_return1_carry__1[2]),
        .I2(Q[2]),
        .I3(bp_compare0_return1_carry__1[1]),
        .I4(bp_compare0_return1_carry__1[0]),
        .I5(Q[1]),
        .O(\pc_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry__0_i_1
       (.I0(Q[24]),
        .I1(bp_compare_return1_carry__1[23]),
        .I2(Q[23]),
        .I3(bp_compare_return1_carry__1[22]),
        .I4(bp_compare_return1_carry__1[21]),
        .I5(Q[22]),
        .O(\pc_reg[25]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry__0_i_2
       (.I0(Q[21]),
        .I1(bp_compare_return1_carry__1[20]),
        .I2(Q[20]),
        .I3(bp_compare_return1_carry__1[19]),
        .I4(bp_compare_return1_carry__1[18]),
        .I5(Q[19]),
        .O(\pc_reg[25]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry__0_i_3
       (.I0(Q[18]),
        .I1(bp_compare_return1_carry__1[17]),
        .I2(Q[17]),
        .I3(bp_compare_return1_carry__1[16]),
        .I4(bp_compare_return1_carry__1[15]),
        .I5(Q[16]),
        .O(\pc_reg[25]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry__0_i_4
       (.I0(Q[15]),
        .I1(bp_compare_return1_carry__1[14]),
        .I2(Q[14]),
        .I3(bp_compare_return1_carry__1[13]),
        .I4(bp_compare_return1_carry__1[12]),
        .I5(Q[13]),
        .O(\pc_reg[25]_0 [0]));
  LUT3 #(
    .INIT(8'h01)) 
    bp_compare_return1_carry__1_i_1
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[28]),
        .O(\pc_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry__1_i_2
       (.I0(Q[27]),
        .I1(bp_compare_return1_carry__1[26]),
        .I2(Q[26]),
        .I3(bp_compare_return1_carry__1[25]),
        .I4(bp_compare_return1_carry__1[24]),
        .I5(Q[25]),
        .O(\pc_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry_i_1
       (.I0(Q[12]),
        .I1(bp_compare_return1_carry__1[11]),
        .I2(Q[11]),
        .I3(bp_compare_return1_carry__1[10]),
        .I4(bp_compare_return1_carry__1[9]),
        .I5(Q[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry_i_2
       (.I0(Q[9]),
        .I1(bp_compare_return1_carry__1[8]),
        .I2(Q[8]),
        .I3(bp_compare_return1_carry__1[7]),
        .I4(bp_compare_return1_carry__1[6]),
        .I5(Q[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry_i_3
       (.I0(Q[6]),
        .I1(bp_compare_return1_carry__1[5]),
        .I2(Q[5]),
        .I3(bp_compare_return1_carry__1[4]),
        .I4(bp_compare_return1_carry__1[3]),
        .I5(Q[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bp_compare_return1_carry_i_4
       (.I0(Q[3]),
        .I1(bp_compare_return1_carry__1[2]),
        .I2(Q[2]),
        .I3(bp_compare_return1_carry__1[1]),
        .I4(bp_compare_return1_carry__1[0]),
        .I5(Q[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    c_flag_mux_i_7
       (.I0(c_flag_wf),
        .I1(sel_wf_c),
        .I2(c_flag_mux),
        .I3(use_c_flag_ex),
        .I4(force_c_in_ex),
        .O(carry_in_ex));
  FDCE c_flag_mux_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(c_flag_mux_reg_0),
        .Q(c_flag_mux));
  FDCE c_flag_wf_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(c_flag_wf_reg_0),
        .Q(c_flag_wf));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry__0_i_15
       (.I0(\mem_held_addr_reg[31]_0 [23]),
        .I1(emit_wp2_carry__1_i_7[3]),
        .O(\mem_held_addr_reg[25]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry__0_i_21
       (.I0(\mem_held_addr_reg[31]_0 [20]),
        .I1(emit_wp2_carry__1_i_7[2]),
        .O(\mem_held_addr_reg[22]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry__1_i_15
       (.I0(\mem_held_addr_reg[31]_0 [26]),
        .I1(emit_wp2_carry__1_i_7[4]),
        .O(\mem_held_addr_reg[28]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry_i_18
       (.I0(\mem_held_addr_reg[31]_0 [11]),
        .I1(emit_wp2_carry__1_i_7[1]),
        .O(\mem_held_addr_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    emit_wp2_carry_i_24
       (.I0(\mem_held_addr_reg[31]_0 [5]),
        .I1(emit_wp2_carry__1_i_7[0]),
        .O(\mem_held_addr_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    excpt_ret_de_i_2
       (.I0(micro_code_fe),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(mode),
        .I5(Q[29]),
        .O(micro_code_fe_reg));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    hi_pre_fetch_addr_i_4
       (.I0(\pc_reg[31]_0 [0]),
        .I1(\hold_reg1_reg[31]_1 [1]),
        .I2(dbg_wp_addr[1]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [0]),
        .O(\hold_reg1_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    hi_pre_fetch_addr_i_6
       (.I0(Q[0]),
        .O(hi_pre_fetch_addr_i_6_n_0));
  CARRY4 hi_pre_fetch_addr_reg_i_2
       (.CI(1'b0),
        .CO({hi_pre_fetch_addr_reg_i_2_n_0,hi_pre_fetch_addr_reg_i_2_n_1,hi_pre_fetch_addr_reg_i_2_n_2,hi_pre_fetch_addr_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[0],1'b0}),
        .O({\pc_reg[31]_0 [2:0],NLW_hi_pre_fetch_addr_reg_i_2_O_UNCONNECTED[0]}),
        .S({Q[2:1],hi_pre_fetch_addr_i_6_n_0,1'b0}));
  FDCE \hold_reg1_reg[0] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_ex_reg_0[0]),
        .Q(\hold_reg1_reg[31]_1 [0]));
  FDCE \hold_reg1_reg[10] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(\hold_reg1_reg[15]_0 [2]),
        .Q(\hold_reg1_reg[31]_1 [10]));
  FDCE \hold_reg1_reg[11] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(\hold_reg1_reg[15]_0 [3]),
        .Q(\hold_reg1_reg[31]_1 [11]));
  FDCE \hold_reg1_reg[12] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(\hold_reg1_reg[15]_0 [4]),
        .Q(\hold_reg1_reg[31]_1 [12]));
  FDCE \hold_reg1_reg[13] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(\hold_reg1_reg[15]_0 [5]),
        .Q(\hold_reg1_reg[31]_1 [13]));
  FDCE \hold_reg1_reg[14] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(\hold_reg1_reg[15]_0 [6]),
        .Q(\hold_reg1_reg[31]_1 [14]));
  FDCE \hold_reg1_reg[15] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(\hold_reg1_reg[15]_0 [7]),
        .Q(\hold_reg1_reg[31]_1 [15]));
  FDCE \hold_reg1_reg[16] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[16]),
        .Q(\hold_reg1_reg[31]_1 [16]));
  FDCE \hold_reg1_reg[17] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[17]),
        .Q(\hold_reg1_reg[31]_1 [17]));
  FDCE \hold_reg1_reg[18] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[18]),
        .Q(\hold_reg1_reg[31]_1 [18]));
  FDCE \hold_reg1_reg[19] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[19]),
        .Q(\hold_reg1_reg[31]_1 [19]));
  FDCE \hold_reg1_reg[1] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_ex_reg_0[1]),
        .Q(\hold_reg1_reg[31]_1 [1]));
  FDCE \hold_reg1_reg[20] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[20]),
        .Q(\hold_reg1_reg[31]_1 [20]));
  FDCE \hold_reg1_reg[21] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[21]),
        .Q(\hold_reg1_reg[31]_1 [21]));
  FDCE \hold_reg1_reg[22] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[22]),
        .Q(\hold_reg1_reg[31]_1 [22]));
  FDCE \hold_reg1_reg[23] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[23]),
        .Q(\hold_reg1_reg[31]_1 [23]));
  FDCE \hold_reg1_reg[24] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[24]),
        .Q(\hold_reg1_reg[31]_1 [24]));
  FDCE \hold_reg1_reg[25] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[25]),
        .Q(\hold_reg1_reg[31]_1 [25]));
  FDCE \hold_reg1_reg[26] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[26]),
        .Q(\hold_reg1_reg[31]_1 [26]));
  FDCE \hold_reg1_reg[27] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[27]),
        .Q(\hold_reg1_reg[31]_1 [27]));
  FDCE \hold_reg1_reg[28] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[28]),
        .Q(\hold_reg1_reg[31]_1 [28]));
  FDCE \hold_reg1_reg[29] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[29]),
        .Q(\hold_reg1_reg[31]_1 [29]));
  FDCE \hold_reg1_reg[2] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_ex_reg_0[2]),
        .Q(\hold_reg1_reg[31]_1 [2]));
  FDCE \hold_reg1_reg[30] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[30]),
        .Q(\hold_reg1_reg[31]_1 [30]));
  FDCE \hold_reg1_reg[31] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(mem_r_data_s[31]),
        .Q(\hold_reg1_reg[31]_1 [31]));
  FDCE \hold_reg1_reg[3] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_ex_reg_0[3]),
        .Q(\hold_reg1_reg[31]_1 [3]));
  FDCE \hold_reg1_reg[4] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_ex_reg_0[4]),
        .Q(\hold_reg1_reg[31]_1 [4]));
  FDCE \hold_reg1_reg[5] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_ex_reg_0[5]),
        .Q(\hold_reg1_reg[31]_1 [5]));
  FDCE \hold_reg1_reg[6] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_ex_reg_0[6]),
        .Q(\hold_reg1_reg[31]_1 [6]));
  FDCE \hold_reg1_reg[7] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(rd_mux_a_ex_reg_0[7]),
        .Q(\hold_reg1_reg[31]_1 [7]));
  FDCE \hold_reg1_reg[8] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(\hold_reg1_reg[15]_0 [0]),
        .Q(\hold_reg1_reg[31]_1 [8]));
  FDCE \hold_reg1_reg[9] 
       (.C(HCLK),
        .CE(\hold_reg1_reg[31]_2 ),
        .CLR(RESET_INTERCONNECT),
        .D(\hold_reg1_reg[15]_0 [1]),
        .Q(\hold_reg1_reg[31]_1 [9]));
  FDCE \hold_reg2_reg[0] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [0]),
        .Q(\hold_reg2_reg[31]_0 [0]));
  FDCE \hold_reg2_reg[10] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [10]),
        .Q(\hold_reg2_reg[31]_0 [10]));
  FDCE \hold_reg2_reg[11] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [11]),
        .Q(\hold_reg2_reg[31]_0 [11]));
  FDCE \hold_reg2_reg[12] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [12]),
        .Q(\hold_reg2_reg[31]_0 [12]));
  FDCE \hold_reg2_reg[13] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [13]),
        .Q(\hold_reg2_reg[31]_0 [13]));
  FDCE \hold_reg2_reg[14] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [14]),
        .Q(\hold_reg2_reg[31]_0 [14]));
  FDCE \hold_reg2_reg[15] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [15]),
        .Q(\hold_reg2_reg[31]_0 [15]));
  FDCE \hold_reg2_reg[16] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [16]),
        .Q(\hold_reg2_reg[31]_0 [16]));
  FDCE \hold_reg2_reg[17] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [17]),
        .Q(\hold_reg2_reg[31]_0 [17]));
  FDCE \hold_reg2_reg[18] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [18]),
        .Q(\hold_reg2_reg[31]_0 [18]));
  FDCE \hold_reg2_reg[19] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [19]),
        .Q(\hold_reg2_reg[31]_0 [19]));
  FDCE \hold_reg2_reg[1] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [1]),
        .Q(\hold_reg2_reg[31]_0 [1]));
  FDCE \hold_reg2_reg[20] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [20]),
        .Q(\hold_reg2_reg[31]_0 [20]));
  FDCE \hold_reg2_reg[21] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [21]),
        .Q(\hold_reg2_reg[31]_0 [21]));
  FDCE \hold_reg2_reg[22] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [22]),
        .Q(\hold_reg2_reg[31]_0 [22]));
  FDCE \hold_reg2_reg[23] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [23]),
        .Q(\hold_reg2_reg[31]_0 [23]));
  FDCE \hold_reg2_reg[24] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [24]),
        .Q(\hold_reg2_reg[31]_0 [24]));
  FDCE \hold_reg2_reg[25] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [25]),
        .Q(\hold_reg2_reg[31]_0 [25]));
  FDCE \hold_reg2_reg[26] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [26]),
        .Q(\hold_reg2_reg[31]_0 [26]));
  FDCE \hold_reg2_reg[27] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [27]),
        .Q(\hold_reg2_reg[31]_0 [27]));
  FDCE \hold_reg2_reg[28] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [28]),
        .Q(\hold_reg2_reg[31]_0 [28]));
  FDCE \hold_reg2_reg[29] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [29]),
        .Q(\hold_reg2_reg[31]_0 [29]));
  FDCE \hold_reg2_reg[2] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [2]),
        .Q(\hold_reg2_reg[31]_0 [2]));
  FDCE \hold_reg2_reg[30] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [30]),
        .Q(\hold_reg2_reg[31]_0 [30]));
  FDCE \hold_reg2_reg[31] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [31]),
        .Q(\hold_reg2_reg[31]_0 [31]));
  FDCE \hold_reg2_reg[3] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [3]),
        .Q(\hold_reg2_reg[31]_0 [3]));
  FDCE \hold_reg2_reg[4] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [4]),
        .Q(\hold_reg2_reg[31]_0 [4]));
  FDCE \hold_reg2_reg[5] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [5]),
        .Q(\hold_reg2_reg[31]_0 [5]));
  FDCE \hold_reg2_reg[6] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [6]),
        .Q(\hold_reg2_reg[31]_0 [6]));
  FDCE \hold_reg2_reg[7] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [7]),
        .Q(\hold_reg2_reg[31]_0 [7]));
  FDCE \hold_reg2_reg[8] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [8]),
        .Q(\hold_reg2_reg[31]_0 [8]));
  FDCE \hold_reg2_reg[9] 
       (.C(HCLK),
        .CE(\hold_reg2_reg[31]_1 ),
        .CLR(RESET_INTERCONNECT_1),
        .D(\hold_reg2_reg[31]_2 [9]),
        .Q(\hold_reg2_reg[31]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_pend_state[5]_i_2 
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT_1));
  FDCE \mem_held_addr_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT_1),
        .D(O[0]),
        .Q(dbg_wp_addr[0]));
  FDCE \mem_held_addr_reg[10] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[6]),
        .Q(\mem_held_addr_reg[31]_0 [8]));
  FDCE \mem_held_addr_reg[11] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[7]),
        .Q(\mem_held_addr_reg[31]_0 [9]));
  FDCE \mem_held_addr_reg[12] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[8]),
        .Q(\mem_held_addr_reg[31]_0 [10]));
  FDCE \mem_held_addr_reg[13] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[9]),
        .Q(\mem_held_addr_reg[31]_0 [11]));
  FDCE \mem_held_addr_reg[14] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[10]),
        .Q(\mem_held_addr_reg[31]_0 [12]));
  FDCE \mem_held_addr_reg[15] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[11]),
        .Q(\mem_held_addr_reg[31]_0 [13]));
  FDCE \mem_held_addr_reg[16] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[12]),
        .Q(\mem_held_addr_reg[31]_0 [14]));
  FDCE \mem_held_addr_reg[17] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[13]),
        .Q(\mem_held_addr_reg[31]_0 [15]));
  FDCE \mem_held_addr_reg[18] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[14]),
        .Q(\mem_held_addr_reg[31]_0 [16]));
  FDCE \mem_held_addr_reg[19] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[15]),
        .Q(\mem_held_addr_reg[31]_0 [17]));
  FDCE \mem_held_addr_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(O[1]),
        .Q(dbg_wp_addr[1]));
  FDCE \mem_held_addr_reg[20] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[16]),
        .Q(\mem_held_addr_reg[31]_0 [18]));
  FDCE \mem_held_addr_reg[21] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[17]),
        .Q(\mem_held_addr_reg[31]_0 [19]));
  FDCE \mem_held_addr_reg[22] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[18]),
        .Q(\mem_held_addr_reg[31]_0 [20]));
  FDCE \mem_held_addr_reg[23] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[19]),
        .Q(\mem_held_addr_reg[31]_0 [21]));
  FDCE \mem_held_addr_reg[24] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\mem_held_addr_reg[27]_2 [0]),
        .Q(\mem_held_addr_reg[31]_0 [22]));
  FDCE \mem_held_addr_reg[25] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\mem_held_addr_reg[27]_2 [1]),
        .Q(\mem_held_addr_reg[31]_0 [23]));
  FDCE \mem_held_addr_reg[26] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\mem_held_addr_reg[27]_2 [2]),
        .Q(\mem_held_addr_reg[31]_0 [24]));
  FDCE \mem_held_addr_reg[27] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(\mem_held_addr_reg[27]_2 [3]),
        .Q(\mem_held_addr_reg[31]_0 [25]));
  FDCE \mem_held_addr_reg[28] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[20]),
        .Q(\mem_held_addr_reg[31]_0 [26]));
  FDCE \mem_held_addr_reg[29] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[21]),
        .Q(\mem_held_addr_reg[31]_0 [27]));
  FDCE \mem_held_addr_reg[2] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(O[2]),
        .Q(\mem_held_addr_reg[31]_0 [0]));
  FDCE \mem_held_addr_reg[30] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[22]),
        .Q(\mem_held_addr_reg[31]_0 [28]));
  FDCE \mem_held_addr_reg[31] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[23]),
        .Q(\mem_held_addr_reg[31]_0 [29]));
  FDCE \mem_held_addr_reg[3] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(O[3]),
        .Q(\mem_held_addr_reg[31]_0 [1]));
  FDCE \mem_held_addr_reg[4] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[0]),
        .Q(\mem_held_addr_reg[31]_0 [2]));
  FDCE \mem_held_addr_reg[5] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[1]),
        .Q(\mem_held_addr_reg[31]_0 [3]));
  FDCE \mem_held_addr_reg[6] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[2]),
        .Q(\mem_held_addr_reg[31]_0 [4]));
  FDCE \mem_held_addr_reg[7] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[3]),
        .Q(\mem_held_addr_reg[31]_0 [5]));
  FDCE \mem_held_addr_reg[8] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[4]),
        .Q(\mem_held_addr_reg[31]_0 [6]));
  FDCE \mem_held_addr_reg[9] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT),
        .D(invert_b_ex_reg[5]),
        .Q(\mem_held_addr_reg[31]_0 [7]));
  FDCE n_flag_reg
       (.C(HCLK),
        .CE(update_n_ex),
        .CLR(RESET_INTERCONNECT),
        .D(rf_wdata[31]),
        .Q(n_flag));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[10]_i_2 
       (.I0(seq_fetch_addr[10]),
        .I1(\hold_reg1_reg[31]_1 [10]),
        .I2(\mem_held_addr_reg[31]_0 [8]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [9]),
        .O(\pc[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[11]_i_2 
       (.I0(seq_fetch_addr[11]),
        .I1(\hold_reg1_reg[31]_1 [11]),
        .I2(\mem_held_addr_reg[31]_0 [9]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [10]),
        .O(\pc[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[12]_i_2 
       (.I0(seq_fetch_addr[12]),
        .I1(\hold_reg1_reg[31]_1 [12]),
        .I2(\mem_held_addr_reg[31]_0 [10]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [11]),
        .O(\pc[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[13]_i_2 
       (.I0(seq_fetch_addr[13]),
        .I1(\hold_reg1_reg[31]_1 [13]),
        .I2(\mem_held_addr_reg[31]_0 [11]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [12]),
        .O(\pc[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[14]_i_2 
       (.I0(seq_fetch_addr[14]),
        .I1(\hold_reg1_reg[31]_1 [14]),
        .I2(\pc_reg[31]_3 [13]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [12]),
        .O(\pc[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \pc[15]_i_2 
       (.I0(seq_fetch_addr[15]),
        .I1(\hold_reg1_reg[31]_1 [15]),
        .I2(\pc_reg[31]_3 [14]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [13]),
        .O(\pc[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[16]_i_2 
       (.I0(seq_fetch_addr[16]),
        .I1(\hold_reg1_reg[31]_1 [16]),
        .I2(\mem_held_addr_reg[31]_0 [14]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [15]),
        .O(\pc[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[17]_i_2 
       (.I0(seq_fetch_addr[17]),
        .I1(\hold_reg1_reg[31]_1 [17]),
        .I2(\mem_held_addr_reg[31]_0 [15]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [16]),
        .O(\pc[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[18]_i_2 
       (.I0(seq_fetch_addr[18]),
        .I1(\hold_reg1_reg[31]_1 [18]),
        .I2(\pc_reg[31]_3 [17]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [16]),
        .O(\pc[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[19]_i_3 
       (.I0(seq_fetch_addr[19]),
        .I1(\hold_reg1_reg[31]_1 [19]),
        .I2(\pc_reg[31]_3 [18]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [17]),
        .O(\pc[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[20]_i_2 
       (.I0(seq_fetch_addr[20]),
        .I1(\hold_reg1_reg[31]_1 [20]),
        .I2(\mem_held_addr_reg[31]_0 [18]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [19]),
        .O(\pc[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \pc[21]_i_2 
       (.I0(\hold_reg1_reg[31]_1 [21]),
        .I1(\pc_reg[31]_3 [20]),
        .I2(seq_fetch_addr[21]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [19]),
        .O(\pc[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \pc[22]_i_2 
       (.I0(\hold_reg1_reg[31]_1 [22]),
        .I1(\mem_held_addr_reg[31]_0 [20]),
        .I2(seq_fetch_addr[22]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\pc_reg[31]_3 [21]),
        .O(\pc[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[23]_i_3 
       (.I0(seq_fetch_addr[23]),
        .I1(\hold_reg1_reg[31]_1 [23]),
        .I2(\mem_held_addr_reg[31]_0 [21]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [22]),
        .O(\pc[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[24]_i_1 
       (.I0(seq_fetch_addr[24]),
        .I1(\pc_reg[4]_0 ),
        .I2(\mem_held_addr_reg[27]_2 [0]),
        .I3(biu_addr_mux_ctl_ex[2]),
        .I4(\hold_reg1_reg[24]_0 ),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \pc[24]_i_2 
       (.I0(\hold_reg1_reg[31]_1 [24]),
        .I1(\mem_held_addr_reg[31]_0 [22]),
        .I2(seq_fetch_addr[24]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\pc_reg[31]_3 [23]),
        .O(\hold_reg1_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[25]_i_1 
       (.I0(seq_fetch_addr[25]),
        .I1(\pc_reg[4]_0 ),
        .I2(\mem_held_addr_reg[27]_2 [1]),
        .I3(biu_addr_mux_ctl_ex[2]),
        .I4(\hold_reg1_reg[25]_0 ),
        .O(p_0_in__0[25]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[25]_i_2 
       (.I0(seq_fetch_addr[25]),
        .I1(\hold_reg1_reg[31]_1 [25]),
        .I2(\mem_held_addr_reg[31]_0 [23]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [24]),
        .O(\hold_reg1_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[26]_i_1 
       (.I0(seq_fetch_addr[26]),
        .I1(\pc_reg[4]_0 ),
        .I2(\mem_held_addr_reg[27]_2 [2]),
        .I3(biu_addr_mux_ctl_ex[2]),
        .I4(\hold_reg1_reg[26]_0 ),
        .O(p_0_in__0[26]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[26]_i_2 
       (.I0(seq_fetch_addr[26]),
        .I1(\hold_reg1_reg[31]_1 [26]),
        .I2(\pc_reg[31]_3 [25]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [24]),
        .O(\hold_reg1_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[27]_i_1 
       (.I0(seq_fetch_addr[27]),
        .I1(\pc_reg[4]_0 ),
        .I2(\mem_held_addr_reg[27]_2 [3]),
        .I3(biu_addr_mux_ctl_ex[2]),
        .I4(\hold_reg1_reg[27]_0 ),
        .O(p_0_in__0[27]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[27]_i_3 
       (.I0(seq_fetch_addr[27]),
        .I1(\hold_reg1_reg[31]_1 [27]),
        .I2(\pc_reg[31]_3 [26]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [25]),
        .O(\hold_reg1_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[28]_i_1 
       (.I0(seq_fetch_addr[28]),
        .I1(\pc_reg[4]_0 ),
        .I2(invert_b_ex_reg[20]),
        .I3(biu_addr_mux_ctl_ex[2]),
        .I4(\hold_reg1_reg[28]_0 ),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[28]_i_2 
       (.I0(seq_fetch_addr[28]),
        .I1(\hold_reg1_reg[31]_1 [28]),
        .I2(\pc_reg[31]_3 [27]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [26]),
        .O(\hold_reg1_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hB8B888BB)) 
    \pc[29]_i_1 
       (.I0(seq_fetch_addr[29]),
        .I1(\pc_reg[4]_0 ),
        .I2(invert_b_ex_reg[21]),
        .I3(\pc[29]_i_2_n_0 ),
        .I4(biu_addr_mux_ctl_ex[2]),
        .O(p_0_in__0[29]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \pc[29]_i_2 
       (.I0(\hold_reg1_reg[31]_1 [29]),
        .I1(\pc_reg[31]_3 [28]),
        .I2(seq_fetch_addr[29]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [27]),
        .O(\pc[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[2]_i_2 
       (.I0(\pc_reg[31]_0 [1]),
        .I1(\hold_reg1_reg[31]_1 [2]),
        .I2(\pc_reg[31]_3 [1]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [0]),
        .O(\hold_reg1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[30]_i_2 
       (.I0(\pc_reg[31]_0 [3]),
        .I1(\hold_reg1_reg[31]_1 [30]),
        .I2(\pc_reg[31]_3 [29]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [28]),
        .O(\hold_reg1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \pc[31]_i_4 
       (.I0(\pc_reg[31]_0 [4]),
        .I1(\hold_reg1_reg[31]_1 [31]),
        .I2(\pc_reg[31]_3 [30]),
        .I3(biu_addr_mux_ctl_ex[0]),
        .I4(biu_addr_mux_ctl_ex[1]),
        .I5(\mem_held_addr_reg[31]_0 [29]),
        .O(\hold_reg1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[3]_i_2 
       (.I0(\pc_reg[31]_0 [2]),
        .I1(\hold_reg1_reg[31]_1 [3]),
        .I2(\mem_held_addr_reg[31]_0 [1]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [2]),
        .O(\hold_reg1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[4]_i_2 
       (.I0(seq_fetch_addr[4]),
        .I1(\hold_reg1_reg[31]_1 [4]),
        .I2(\mem_held_addr_reg[31]_0 [2]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [3]),
        .O(\pc[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[5]_i_2 
       (.I0(seq_fetch_addr[5]),
        .I1(\hold_reg1_reg[31]_1 [5]),
        .I2(\mem_held_addr_reg[31]_0 [3]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [4]),
        .O(\pc[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[6]_i_2 
       (.I0(seq_fetch_addr[6]),
        .I1(\hold_reg1_reg[31]_1 [6]),
        .I2(\mem_held_addr_reg[31]_0 [4]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [5]),
        .O(\pc[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[7]_i_2 
       (.I0(seq_fetch_addr[7]),
        .I1(\hold_reg1_reg[31]_1 [7]),
        .I2(\mem_held_addr_reg[31]_0 [5]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [6]),
        .O(\pc[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[8]_i_2 
       (.I0(seq_fetch_addr[8]),
        .I1(\hold_reg1_reg[31]_1 [8]),
        .I2(\mem_held_addr_reg[31]_0 [6]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [7]),
        .O(\pc[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \pc[9]_i_2 
       (.I0(seq_fetch_addr[9]),
        .I1(\hold_reg1_reg[31]_1 [9]),
        .I2(\mem_held_addr_reg[31]_0 [7]),
        .I3(biu_addr_mux_ctl_ex[1]),
        .I4(biu_addr_mux_ctl_ex[0]),
        .I5(\pc_reg[31]_3 [8]),
        .O(\pc[9]_i_2_n_0 ));
  FDPE \pc_reg[10] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[10]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[9]));
  FDPE \pc_reg[11] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[11]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[10]));
  CARRY4 \pc_reg[11]_i_3 
       (.CI(\pc_reg[7]_i_3_n_0 ),
        .CO({\pc_reg[11]_i_3_n_0 ,\pc_reg[11]_i_3_n_1 ,\pc_reg[11]_i_3_n_2 ,\pc_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[11:8]),
        .S(Q[10:7]));
  FDPE \pc_reg[12] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[12]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[11]));
  FDPE \pc_reg[13] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[13]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[12]));
  FDPE \pc_reg[14] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[14]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[13]));
  FDPE \pc_reg[15] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[15]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[14]));
  CARRY4 \pc_reg[15]_i_3 
       (.CI(\pc_reg[11]_i_3_n_0 ),
        .CO({\pc_reg[15]_i_3_n_0 ,\pc_reg[15]_i_3_n_1 ,\pc_reg[15]_i_3_n_2 ,\pc_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[15:12]),
        .S(Q[14:11]));
  FDPE \pc_reg[16] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[16]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[15]));
  FDPE \pc_reg[17] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[17]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[16]));
  FDPE \pc_reg[18] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[18]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[17]));
  FDPE \pc_reg[19] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[19]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[18]));
  CARRY4 \pc_reg[19]_i_2 
       (.CI(\pc_reg[15]_i_3_n_0 ),
        .CO({\pc_reg[19]_i_2_n_0 ,\pc_reg[19]_i_2_n_1 ,\pc_reg[19]_i_2_n_2 ,\pc_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[19:16]),
        .S(Q[18:15]));
  FDPE \pc_reg[1] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(D[0]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[0]));
  FDPE \pc_reg[20] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[20]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[19]));
  FDPE \pc_reg[21] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[21]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[20]));
  FDPE \pc_reg[22] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[22]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[21]));
  FDPE \pc_reg[23] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[23]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[22]));
  CARRY4 \pc_reg[23]_i_2 
       (.CI(\pc_reg[19]_i_2_n_0 ),
        .CO({\pc_reg[23]_i_2_n_0 ,\pc_reg[23]_i_2_n_1 ,\pc_reg[23]_i_2_n_2 ,\pc_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[23:20]),
        .S(Q[22:19]));
  FDPE \pc_reg[24] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[24]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[23]));
  FDPE \pc_reg[25] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[25]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[24]));
  FDPE \pc_reg[26] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[26]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[25]));
  FDPE \pc_reg[27] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[27]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[26]));
  CARRY4 \pc_reg[27]_i_2 
       (.CI(\pc_reg[23]_i_2_n_0 ),
        .CO({\pc_reg[27]_i_2_n_0 ,\pc_reg[27]_i_2_n_1 ,\pc_reg[27]_i_2_n_2 ,\pc_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[27:24]),
        .S(Q[26:23]));
  FDPE \pc_reg[28] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[28]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[27]));
  FDPE \pc_reg[29] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[29]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[28]));
  FDPE \pc_reg[2] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(D[1]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[1]));
  FDPE \pc_reg[30] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(D[3]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[29]));
  FDPE \pc_reg[31] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(D[4]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[30]));
  CARRY4 \pc_reg[31]_i_5 
       (.CI(\pc_reg[27]_i_2_n_0 ),
        .CO({\NLW_pc_reg[31]_i_5_CO_UNCONNECTED [3],\pc_reg[31]_i_5_n_1 ,\pc_reg[31]_i_5_n_2 ,\pc_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pc_reg[31]_0 [4:3],seq_fetch_addr[29:28]}),
        .S(Q[30:27]));
  FDPE \pc_reg[3] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(D[2]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[2]));
  FDPE \pc_reg[4] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[4]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[3]));
  FDPE \pc_reg[5] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[5]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[4]));
  FDPE \pc_reg[6] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[6]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[5]));
  FDPE \pc_reg[7] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[7]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[6]));
  CARRY4 \pc_reg[7]_i_3 
       (.CI(hi_pre_fetch_addr_reg_i_2_n_0),
        .CO({\pc_reg[7]_i_3_n_0 ,\pc_reg[7]_i_3_n_1 ,\pc_reg[7]_i_3_n_2 ,\pc_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(seq_fetch_addr[7:4]),
        .S(Q[6:3]));
  FDPE \pc_reg[8] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[8]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[7]));
  FDPE \pc_reg[9] 
       (.C(HCLK),
        .CE(\pc_reg[31]_4 ),
        .D(p_0_in__0[9]),
        .PRE(RESET_INTERCONNECT_1),
        .Q(Q[8]));
  FDCE sel_wf_c_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(sel_wf_c_reg_0),
        .Q(sel_wf_c));
  FDCE sel_wf_v_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(sel_wf_v_reg_0),
        .Q(sel_wf_v));
  FDCE sel_wf_z_reg
       (.C(HCLK),
        .CE(update_n_ex),
        .CLR(z_flag_mux_reg_0),
        .D(write_flags_ex),
        .Q(sel_wf_z));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_alu_dec u_alu_dec
       (.S(u_alu_dec_n_0),
        .\mem_held_addr_reg[19] (\pc_reg[28]_0 [3]),
        .\mem_held_addr_reg[19]_0 (\mem_held_addr_reg[31]_1 [6]));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_mem_ctl u_mem_ctl
       (.D({mem_r_data_s,rd_mux_a_ex_reg_0}),
        .DTCMBYTEWR(DTCMBYTEWR),
        .HCLK(HCLK),
        .ITCMBYTEWR(ITCMBYTEWR),
        .O(invert_b_ex_reg[23:21]),
        .biu_addr_mux_ctl_ex(biu_addr_mux_ctl_ex[2]),
        .biu_commit_reg_reg(\hold_reg1_reg[31]_0 ),
        .biu_commit_reg_reg_0(\pc[29]_i_2_n_0 ),
        .biu_commit_reg_reg_1(\hold_reg1_reg[30]_0 ),
        .biu_drack(biu_drack),
        .biu_dreq(biu_dreq),
        .biu_rdy(biu_rdy),
        .biu_rfault(biu_rfault),
        .doutA(doutA),
        .dtcm_sel_reg_0({\mem_held_addr_reg[27]_2 ,invert_b_ex_reg[19:16]}),
        .dwack_reg_0(RESET_INTERCONNECT),
        .fptr_align(fptr_align),
        .fptr_align_reg(fptr_align_reg),
        .fptr_align_reg_0(fptr_align_reg_0),
        .\genblk3[1].ram_block_reg_3_1 (dbg_wp_addr[1]),
        .\genblk3[1].ram_block_reg_3_1_0 (dbg_wp_addr[0]),
        .\hold_reg1[7]_i_7_0 (\hold_reg1[7]_i_7 ),
        .\hold_reg1[7]_i_7_1 (\hold_reg1[7]_i_7_0 ),
        .\hold_reg1_reg[16] (ze_half_wb_reg_14),
        .\hold_reg1_reg[16]_0 (\hold_reg1_reg[16]_0 ),
        .\hold_reg1_reg[16]_1 (\hold_reg1_reg[16]_1 ),
        .\hold_reg1_reg[17] (ze_half_wb_reg_13),
        .\hold_reg1_reg[18] (ze_half_wb_reg_12),
        .\hold_reg1_reg[19] (ze_half_wb_reg_11),
        .\hold_reg1_reg[20] (ze_half_wb_reg_10),
        .\hold_reg1_reg[21] (ze_half_wb_reg_9),
        .\hold_reg1_reg[22] (ze_half_wb_reg_8),
        .\hold_reg1_reg[23] (ze_half_wb_reg_7),
        .\hold_reg1_reg[24] (ze_half_wb_reg_6),
        .\hold_reg1_reg[25] (ze_half_wb_reg_5),
        .\hold_reg1_reg[26] (ze_half_wb_reg_4),
        .\hold_reg1_reg[27] (ze_half_wb_reg_3),
        .\hold_reg1_reg[28] (ze_half_wb_reg_2),
        .\hold_reg1_reg[29] (ze_half_wb_reg_1),
        .\hold_reg1_reg[30] (ze_half_wb_reg_0),
        .\hold_reg1_reg[31] (ze_half_wb_reg),
        .\hold_reg1_reg[6] (\hold_reg1_reg[6]_0 ),
        .\hold_reg1_reg[6]_0 (\hold_reg1_reg[6]_1 ),
        .\hold_reg1_reg[7] ({\rptr_a_ex_reg[3] [19],a_reg_0[30:26],\rptr_a_ex_reg[3] [18],a_reg_0[24],\rptr_a_ex_reg[3] [17:10],a_reg_0[15:13],\rptr_a_ex_reg[3] [9],a_reg_0[11:10],\rptr_a_ex_reg[3] [8:2],fptr_wdata,\rptr_a_ex_reg[3] [1:0]}),
        .irack(irack),
        .itcm_sel_i_6_0(itcm_sel_i_6),
        .load_xpsr_ex(load_xpsr_ex),
        .load_xpsr_ex_reg(load_xpsr_ex_reg),
        .ls_byte_ex(ls_byte_ex),
        .ls_half_ex(ls_half_ex),
        .\mem_held_addr_reg[31]_i_1 (\mem_held_addr_reg[31]_i_1 ),
        .nxt_drack(nxt_drack),
        .nxt_dtcm_sel(nxt_dtcm_sel),
        .nxt_dwack(nxt_dwack),
        .nxt_irack(nxt_irack),
        .nxt_itcm_sel(nxt_itcm_sel),
        .rd_mux_a_ex(rd_mux_a_ex),
        .rd_mux_a_ex_reg(rd_mux_a_ex_reg),
        .rd_mux_a_ex_reg_0(rd_mux_a_ex_reg_1),
        .rd_mux_a_ex_reg_1(rd_mux_a_ex_reg_2),
        .rd_mux_a_ex_reg_10(rd_mux_a_ex_reg_11),
        .rd_mux_a_ex_reg_11(rd_mux_a_ex_reg_12),
        .rd_mux_a_ex_reg_12(rd_mux_a_ex_reg_13),
        .rd_mux_a_ex_reg_13(rd_mux_a_ex_reg_14),
        .rd_mux_a_ex_reg_14(rd_mux_a_ex_reg_15),
        .rd_mux_a_ex_reg_15(rd_mux_a_ex_reg_16),
        .rd_mux_a_ex_reg_16(rd_mux_a_ex_reg_17),
        .rd_mux_a_ex_reg_17(rd_mux_a_ex_reg_18),
        .rd_mux_a_ex_reg_18(rd_mux_a_ex_reg_19),
        .rd_mux_a_ex_reg_19(rd_mux_a_ex_reg_20),
        .rd_mux_a_ex_reg_2(rd_mux_a_ex_reg_3),
        .rd_mux_a_ex_reg_20(rd_mux_a_ex_reg_21),
        .rd_mux_a_ex_reg_21(rd_mux_a_ex_reg_22),
        .rd_mux_a_ex_reg_22(rd_mux_a_ex_reg_23),
        .rd_mux_a_ex_reg_23(rd_mux_a_ex_reg_24),
        .rd_mux_a_ex_reg_24(rd_mux_a_ex_reg_25),
        .rd_mux_a_ex_reg_25(rd_mux_a_ex_reg_26),
        .rd_mux_a_ex_reg_26(rd_mux_a_ex_reg_27),
        .rd_mux_a_ex_reg_27(rd_mux_a_ex_reg_28),
        .rd_mux_a_ex_reg_28(rd_mux_a_ex_reg_29),
        .rd_mux_a_ex_reg_29(rd_mux_a_ex_reg_30),
        .rd_mux_a_ex_reg_3(rd_mux_a_ex_reg_4),
        .rd_mux_a_ex_reg_30(rd_mux_a_ex_reg_31),
        .rd_mux_a_ex_reg_31(rd_mux_a_ex_reg_32),
        .rd_mux_a_ex_reg_4(rd_mux_a_ex_reg_5),
        .rd_mux_a_ex_reg_5(rd_mux_a_ex_reg_6),
        .rd_mux_a_ex_reg_6(rd_mux_a_ex_reg_7),
        .rd_mux_a_ex_reg_7(rd_mux_a_ex_reg_8),
        .rd_mux_a_ex_reg_8(rd_mux_a_ex_reg_9),
        .rd_mux_a_ex_reg_9(rd_mux_a_ex_reg_10),
        .se_half_wb(se_half_wb),
        .u_fault(u_fault),
        .u_fault_ex(u_fault_ex),
        .w_u_fault_reg_0(w_u_fault_reg),
        .w_u_fault_reg_1(w_u_fault_reg_0),
        .w_u_fault_reg_2(RESET_INTERCONNECT_0));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_multiply_shift u_mul_shft
       (.D(n_rot3),
        .HCLK(HCLK),
        .RESET_INTERCONNECT(RESET_INTERCONNECT_0),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT),
        .SYSRESETn(SYSRESETn),
        .\a_term_reg[31] ({\rptr_a_ex_reg[3] [19],a_reg_0[30:26],\rptr_a_ex_reg[3] [18],a_reg_0[24],\rptr_a_ex_reg[3] [17:10],a_reg_0[15:13],\rptr_a_ex_reg[3] [9],a_reg_0[11:10],\rptr_a_ex_reg[3] [8:2],fptr_wdata,\rptr_a_ex_reg[3] [1:0]}),
        .b_reg_0(b_reg_0),
        .c_flag_mux_i_4(c_flag_mux_i_4),
        .c_flag_mux_reg(c_flag_mux_reg_1),
        .c_flag_mux_reg_0(c_flag_mux_reg_2),
        .c_flag_mux_reg_1(c_flag_mux_reg_3),
        .carry_in_ex(carry_in_ex),
        .\i_mult_out_reg[15]__1 (\i_mult_out_reg[15]__1 ),
        .\m_amt_ex2_reg[4] (\m_amt_ex2_reg[4] ),
        .m_ext(m_ext),
        .m_ext_ex2_reg(m_ext_ex2_reg),
        .m_ext_ex2_reg_0(m_ext_ex2_reg_0),
        .m_ext_ex2_reg_1(m_ext_ex2_reg_1),
        .m_ext_ex2_reg_10(m_ext_ex2_reg_10),
        .m_ext_ex2_reg_11(m_ext_ex2_reg_11),
        .m_ext_ex2_reg_12(m_ext_ex2_reg_12),
        .m_ext_ex2_reg_13(m_ext_ex2_reg_13),
        .m_ext_ex2_reg_14(m_ext_ex2_reg_14),
        .m_ext_ex2_reg_15(m_ext_ex2_reg_15),
        .m_ext_ex2_reg_16(m_ext_ex2_reg_16),
        .m_ext_ex2_reg_17(m_ext_ex2_reg_17),
        .m_ext_ex2_reg_18(m_ext_ex2_reg_18),
        .m_ext_ex2_reg_19(m_ext_ex2_reg_19),
        .m_ext_ex2_reg_2(m_ext_ex2_reg_2),
        .m_ext_ex2_reg_20(m_ext_ex2_reg_20),
        .m_ext_ex2_reg_21(m_ext_ex2_reg_21),
        .m_ext_ex2_reg_22(m_ext_ex2_reg_22),
        .m_ext_ex2_reg_23(m_ext_ex2_reg_23),
        .m_ext_ex2_reg_24(m_ext_ex2_reg_24),
        .m_ext_ex2_reg_25(m_ext_ex2_reg_25),
        .m_ext_ex2_reg_26(m_ext_ex2_reg_26),
        .m_ext_ex2_reg_27(m_ext_ex2_reg_27),
        .m_ext_ex2_reg_28(m_ext_ex2_reg_28),
        .m_ext_ex2_reg_29(m_ext_ex2_reg_29),
        .m_ext_ex2_reg_3(m_ext_ex2_reg_3),
        .m_ext_ex2_reg_30(m_ext_ex2_reg_30),
        .m_ext_ex2_reg_31(m_ext_ex2_reg_31),
        .m_ext_ex2_reg_4(m_ext_ex2_reg_4),
        .m_ext_ex2_reg_5(m_ext_ex2_reg_5),
        .m_ext_ex2_reg_6(m_ext_ex2_reg_6),
        .m_ext_ex2_reg_7(m_ext_ex2_reg_7),
        .m_ext_ex2_reg_8(m_ext_ex2_reg_8),
        .m_ext_ex2_reg_9(m_ext_ex2_reg_9),
        .m_invert(m_invert),
        .mult_out(mult_out),
        .nxt_mult_out0_carry__2(nxt_mult_out0_carry__2),
        .nxt_mult_out0_carry__2_0(nxt_mult_out0_carry__2_0),
        .r_amt4_ex2_reg(r_amt4_ex2_reg),
        .r_amt4_ex2_reg_0(r_amt4_ex2_reg_0),
        .rf0_mux_ctl_ex(rf0_mux_ctl_ex),
        .rf_mux_ctl_ex(rf_mux_ctl_ex),
        .\rf_mux_ctl_ex_reg[2] (\rf_mux_ctl_ex_reg[2] ));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_reg_bank u_r_bank
       (.CO(CO),
        .D(p_0_in__0[23:4]),
        .E(E),
        .\HADDR_reg[10] (\pc[10]_i_2_n_0 ),
        .\HADDR_reg[11] (\pc[11]_i_2_n_0 ),
        .\HADDR_reg[12] (\pc[12]_i_2_n_0 ),
        .\HADDR_reg[13] (\pc[13]_i_2_n_0 ),
        .\HADDR_reg[14] (\pc[14]_i_2_n_0 ),
        .\HADDR_reg[15] (\pc[15]_i_2_n_0 ),
        .\HADDR_reg[4] (\pc[4]_i_2_n_0 ),
        .\HADDR_reg[5] (\pc[5]_i_2_n_0 ),
        .\HADDR_reg[6] (\pc[6]_i_2_n_0 ),
        .\HADDR_reg[7] (\pc[7]_i_2_n_0 ),
        .\HADDR_reg[8] (\pc[8]_i_2_n_0 ),
        .\HADDR_reg[9] (\pc[9]_i_2_n_0 ),
        .HCLK(HCLK),
        .O(invert_b_ex_reg[11:8]),
        .Q({Q[30:25],Q[23:17],Q[15:12],Q[10:9],Q[6:4],Q[2]}),
        .S({u_alu_dec_n_0,\mem_held_addr_reg[19]_2 }),
        .au_a_use_pc_ex(au_a_use_pc_ex),
        .b_reg_0(b_reg_0),
        .biu_addr_mux_ctl_ex(biu_addr_mux_ctl_ex[2]),
        .branch_ex_reg(\hold_reg1_reg[29]_0 [19:0]),
        .c_flag(c_flag),
        .c_flag_mux(c_flag_mux),
        .c_flag_wf(c_flag_wf),
        .\hold_reg1_reg[16] (rd_mux_a_ex_reg_8),
        .\hold_reg1_reg[17] (rd_mux_a_ex_reg_10),
        .\hold_reg1_reg[18] (rd_mux_a_ex_reg_14),
        .\hold_reg1_reg[19] (rd_mux_a_ex_reg_18),
        .\hold_reg1_reg[20] (rd_mux_a_ex_reg_22),
        .\hold_reg1_reg[21] (rd_mux_a_ex_reg_26),
        .\hold_reg1_reg[22] (rd_mux_a_ex_reg_30),
        .\hold_reg1_reg[23] (rd_mux_a_ex_reg_2),
        .\hold_reg1_reg[24] (rd_mux_a_ex_reg_7),
        .\hold_reg1_reg[25] (rd_mux_a_ex_reg_12),
        .\hold_reg1_reg[26] (rd_mux_a_ex_reg_16),
        .\hold_reg1_reg[27] (rd_mux_a_ex_reg_20),
        .\hold_reg1_reg[28] (rd_mux_a_ex_reg_24),
        .\hold_reg1_reg[29] (rd_mux_a_ex_reg_28),
        .\hold_reg1_reg[30] (\hold_reg1_reg[30]_1 ),
        .\hold_reg1_reg[30]_0 (rd_mux_a_ex_reg_32),
        .\hold_reg1_reg[31] (rd_mux_a_ex_reg_4),
        .invert_b_ex_reg({invert_b_ex_reg[23:12],invert_b_ex_reg[7:0]}),
        .invert_b_ex_reg_0(invert_b_ex_reg_0),
        .ls_byte_ex(ls_byte_ex),
        .ls_byte_ex_reg(ls_byte_ex_reg),
        .ls_byte_ex_reg_0(ls_byte_ex_reg_0),
        .ls_half_ex(ls_half_ex),
        .ls_half_ex_reg(ls_half_ex_reg),
        .ls_half_ex_reg_0(ls_half_ex_reg_0),
        .ls_half_ex_reg_1(ls_half_ex_reg_1),
        .ls_half_ex_reg_2(ls_half_ex_reg_2),
        .ls_half_ex_reg_3(ls_half_ex_reg_3),
        .ls_half_ex_reg_4(ls_half_ex_reg_4),
        .\mem_held_addr_reg[11] (\mem_held_addr_reg[11]_0 ),
        .\mem_held_addr_reg[11]_0 (\mem_held_addr_reg[11]_1 ),
        .\mem_held_addr_reg[15] (\mem_held_addr_reg[15]_0 ),
        .\mem_held_addr_reg[15]_0 (\mem_held_addr_reg[15]_1 ),
        .\mem_held_addr_reg[15]_1 (\mem_held_addr_reg[15]_2 ),
        .\mem_held_addr_reg[19] (\mem_held_addr_reg[19]_0 ),
        .\mem_held_addr_reg[19]_0 (\mem_held_addr_reg[19]_1 ),
        .\mem_held_addr_reg[23] (\mem_held_addr_reg[23]_0 ),
        .\mem_held_addr_reg[27] (\mem_held_addr_reg[27]_0 ),
        .\mem_held_addr_reg[27]_0 (\mem_held_addr_reg[27]_1 ),
        .\mem_held_addr_reg[31] ({\mem_held_addr_reg[31]_1 [12:7],\mem_held_addr_reg[31]_1 [5:0]}),
        .\mem_held_addr_reg[31]_0 (\mem_held_addr_reg[31]_2 ),
        .\mem_held_addr_reg[31]_1 (\mem_held_addr_reg[31]_3 ),
        .\mem_held_addr_reg[31]_2 (\mem_held_addr_reg[31]_4 ),
        .\mem_held_addr_reg[31]_i_1_0 (\mem_held_addr_reg[31]_i_1_0 ),
        .\mem_held_addr_reg[7] (\mem_held_addr_reg[7]_1 ),
        .\mem_held_addr_reg[7]_0 (\mem_held_addr_reg[7]_2 ),
        .nxt_rptr_b_ex(nxt_rptr_b_ex),
        .\pc_reg[16] (\pc[16]_i_2_n_0 ),
        .\pc_reg[17] (\pc[17]_i_2_n_0 ),
        .\pc_reg[18] (\pc[18]_i_2_n_0 ),
        .\pc_reg[19] (\pc[19]_i_3_n_0 ),
        .\pc_reg[20] (\pc[20]_i_2_n_0 ),
        .\pc_reg[21] (\pc[21]_i_2_n_0 ),
        .\pc_reg[22] (\pc[22]_i_2_n_0 ),
        .\pc_reg[23] (\pc[23]_i_3_n_0 ),
        .\pc_reg[28] (\pc_reg[28]_0 ),
        .\pc_reg[4] (\pc_reg[4]_0 ),
        .\reg_file_a_reg[0][0]_0 (\reg_file_a_reg[0][0] ),
        .\reg_file_a_reg[10][0]_0 (\reg_file_a_reg[10][0] ),
        .\reg_file_a_reg[11][0]_0 (\reg_file_a_reg[11][0] ),
        .\reg_file_a_reg[12][0]_0 (\reg_file_a_reg[12][0] ),
        .\reg_file_a_reg[13][0]_0 (\reg_file_a_reg[13][0] ),
        .\reg_file_a_reg[14][0]_0 (\reg_file_a_reg[14][0] ),
        .\reg_file_a_reg[1][0]_0 (\reg_file_a_reg[1][0] ),
        .\reg_file_a_reg[2][0]_0 (\reg_file_a_reg[2][0] ),
        .\reg_file_a_reg[3][0]_0 (\reg_file_a_reg[3][0] ),
        .\reg_file_a_reg[4][0]_0 (\reg_file_a_reg[4][0] ),
        .\reg_file_a_reg[5][0]_0 (\reg_file_a_reg[5][0] ),
        .\reg_file_a_reg[6][0]_0 (\reg_file_a_reg[6][0] ),
        .\reg_file_a_reg[7][0]_0 (\reg_file_a_reg[7][0] ),
        .\reg_file_a_reg[8][0]_0 (\reg_file_a_reg[8][0] ),
        .\reg_file_a_reg[9][0]_0 (\reg_file_a_reg[9][0] ),
        .rf_wdata(rf_wdata),
        .\rot3[30]_i_5_0 (\rot3[30]_i_5 ),
        .\rot3_reg[24] (\rot3_reg[24] ),
        .\rot3_reg[24]_0 (\rot3_reg[24]_0 ),
        .\rot3_reg[24]_1 (\rot3_reg[24]_1 ),
        .\rptr_a_ex_reg[3]_0 ({\rptr_a_ex_reg[3] [19],a_reg_0[30:26],\rptr_a_ex_reg[3] [18],a_reg_0[24],\rptr_a_ex_reg[3] [17:10],a_reg_0[15:13],\rptr_a_ex_reg[3] [9],a_reg_0[11:10],\rptr_a_ex_reg[3] [8:2],fptr_wdata,\rptr_a_ex_reg[3] [1:0]}),
        .\rptr_a_ex_reg[3]_1 (\rptr_a_ex_reg[3]_0 ),
        .sel_wf_c(sel_wf_c),
        .sel_wf_v(sel_wf_v),
        .sel_wf_z(sel_wf_z),
        .seq_fetch_addr(seq_fetch_addr[23:4]),
        .use_imm_ex(use_imm_ex),
        .use_imm_ex_reg(n_rot3),
        .v_flag(v_flag),
        .v_flag_au(v_flag_au),
        .v_flag_wf(v_flag_wf),
        .w_enable_ex(w_enable_ex),
        .\wdata_reg[27] (\wdata_reg[27] ),
        .wptr_ex(wptr_ex),
        .z_flag(z_flag),
        .z_flag_mux(z_flag_mux),
        .z_flag_wf(z_flag_wf),
        .ze_half_wb(ze_half_wb),
        .ze_half_wb_reg(ze_half_wb_reg),
        .ze_half_wb_reg_0(ze_half_wb_reg_7),
        .ze_half_wb_reg_1(ze_half_wb_reg_14),
        .ze_half_wb_reg_10(ze_half_wb_reg_4),
        .ze_half_wb_reg_11(ze_half_wb_reg_3),
        .ze_half_wb_reg_12(ze_half_wb_reg_2),
        .ze_half_wb_reg_13(ze_half_wb_reg_1),
        .ze_half_wb_reg_14(ze_half_wb_reg_0),
        .ze_half_wb_reg_2(ze_half_wb_reg_13),
        .ze_half_wb_reg_3(ze_half_wb_reg_12),
        .ze_half_wb_reg_4(ze_half_wb_reg_11),
        .ze_half_wb_reg_5(ze_half_wb_reg_10),
        .ze_half_wb_reg_6(ze_half_wb_reg_9),
        .ze_half_wb_reg_7(ze_half_wb_reg_8),
        .ze_half_wb_reg_8(ze_half_wb_reg_6),
        .ze_half_wb_reg_9(ze_half_wb_reg_5),
        .zero_a_ex(zero_a_ex),
        .zero_a_ex_reg(zero_a_ex_reg),
        .zero_a_ex_reg_0(zero_a_ex_reg_0),
        .zero_a_ex_reg_1(zero_a_ex_reg_1),
        .zero_a_ex_reg_10(zero_a_ex_reg_10),
        .zero_a_ex_reg_11(zero_a_ex_reg_11),
        .zero_a_ex_reg_12(zero_a_ex_reg_12),
        .zero_a_ex_reg_13(zero_a_ex_reg_13),
        .zero_a_ex_reg_14(zero_a_ex_reg_14),
        .zero_a_ex_reg_15(zero_a_ex_reg_15),
        .zero_a_ex_reg_16(zero_a_ex_reg_16),
        .zero_a_ex_reg_17(zero_a_ex_reg_17),
        .zero_a_ex_reg_18(zero_a_ex_reg_18),
        .zero_a_ex_reg_19(zero_a_ex_reg_19),
        .zero_a_ex_reg_2(zero_a_ex_reg_2),
        .zero_a_ex_reg_3(zero_a_ex_reg_3),
        .zero_a_ex_reg_4(zero_a_ex_reg_4),
        .zero_a_ex_reg_5(zero_a_ex_reg_5),
        .zero_a_ex_reg_6(zero_a_ex_reg_6),
        .zero_a_ex_reg_7(zero_a_ex_reg_7),
        .zero_a_ex_reg_8(zero_a_ex_reg_8),
        .zero_a_ex_reg_9(zero_a_ex_reg_9));
  FDCE v_flag_au_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(v_flag_au_reg_0),
        .Q(v_flag_au));
  FDCE v_flag_wf_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(v_flag_wf_reg_0),
        .Q(v_flag_wf));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_11
       (.I0(invert_b_ex_reg[6]),
        .I1(invert_b_ex_reg[8]),
        .I2(O[2]),
        .I3(z_flag_mux_i_25_n_0),
        .I4(\mem_held_addr_reg[31]_i_1 ),
        .I5(z_flag_mux_i_26_n_0),
        .O(z_flag_mux_i_26_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_25
       (.I0(invert_b_ex_reg[9]),
        .I1(invert_b_ex_reg[2]),
        .I2(invert_b_ex_reg[10]),
        .I3(invert_b_ex_reg[4]),
        .O(z_flag_mux_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_26
       (.I0(z_flag_mux_i_32_n_0),
        .I1(z_flag_mux_i_33_n_0),
        .I2(invert_b_ex_reg[7]),
        .I3(invert_b_ex_reg[3]),
        .I4(invert_b_ex_reg[1]),
        .I5(O[3]),
        .O(z_flag_mux_i_26_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_32
       (.I0(invert_b_ex_reg[11]),
        .I1(invert_b_ex_reg[14]),
        .I2(invert_b_ex_reg[13]),
        .I3(invert_b_ex_reg[15]),
        .I4(invert_b_ex_reg[12]),
        .O(z_flag_mux_i_32_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_33
       (.I0(O[1]),
        .I1(O[0]),
        .I2(invert_b_ex_reg[5]),
        .I3(invert_b_ex_reg[0]),
        .O(z_flag_mux_i_33_n_0));
  FDCE z_flag_mux_reg
       (.C(HCLK),
        .CE(update_n_ex),
        .CLR(z_flag_mux_reg_0),
        .D(nxt_z_flag_mux),
        .Q(z_flag_mux));
  FDCE z_flag_wf_reg
       (.C(HCLK),
        .CE(update_n_ex),
        .CLR(z_flag_mux_reg_0),
        .D(rf_wdata[30]),
        .Q(z_flag_wf));
endmodule

(* ORIG_REF_NAME = "cm1_excpt" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_excpt
   (E,
    RESET_INTERCONNECT,
    load_xpsr_ex_reg_0,
    locked_up_reg_0,
    i_dbg_halt_ack_reg_0,
    micro_code_fe_reg_0,
    micro_code_de,
    nvic_excpt_taken_reg_0,
    RESET_INTERCONNECT_0,
    instr_faulted_reg_0,
    int_fault_ex,
    nvic_excpt_svc_valid,
    excpt_zero_a_de,
    excpt_isb_de,
    rst_fptr_align_ex,
    dbg_bp_hit,
    biu_rd_reg,
    dbg_wp_pc_valid,
    dbg_wdata_sel_de,
    dbg_wdata_sel_ex,
    fptr_align,
    first32_ex_reg,
    \excpt_state_reg[0]_0 ,
    first32_ex_reg_0,
    D,
    last_uncond_phase_ex_reg,
    instr_faulted_reg_1,
    \dp_ipsr_7to2_reg[6]_0 ,
    force_hf_reg_0,
    force_hf_reg_1,
    \dp_ipsr_7to2_reg[4]_0 ,
    \dp_ipsr_7to2_reg[7]_0 ,
    \dp_ipsr_7to2_reg[5]_0 ,
    \instr_de_reg[15] ,
    \excpt_state_reg[1]_0 ,
    branch_ex_reg,
    mode_reg_0,
    nvic_primask,
    last_uncond_phase_ex_reg_0,
    branch_ex_reg_0,
    bcc_first_ex_reg,
    branching_ex_reg,
    \write_addr_reg[0] ,
    branching_ex_reg_0,
    branch_ex_reg_1,
    O,
    biu_write_reg,
    load_xpsr_ex_reg_1,
    hdf_actv,
    nmi_actv,
    \dp_ipsr_7to2_reg[7]_1 ,
    \dp_ipsr_7to2_reg[4]_1 ,
    \dp_ipsr_7to2_reg[4]_2 ,
    int_actv,
    \HWDATAM_reg[27] ,
    rf_wdata,
    dbg_reg_write_reg,
    dbg_reg_rdy,
    nxt_vcatch,
    i_dbg_halt_ack_reg_1,
    nxt_dbg_restarted,
    \mem_held_addr_reg[1] ,
    nxt_fetch_internal,
    nxt_int_rack,
    \excpt_state_reg[0]_1 ,
    first32_de,
    micro_code_de_reg_0,
    i_dbg_wdata_sel_de_reg_0,
    update_n,
    branch_ex0,
    cps_de,
    tbit_de,
    store_de,
    update_c,
    update_v,
    msr_de,
    nxt_w_phase_ex,
    nxt_dreq_rd_ex,
    sbit_de,
    shift_de,
    br_lr_de,
    nxt_ifetch,
    p_8_in,
    nxt_first_pop_pc_ex,
    nxt_dreq_wr_ex,
    nxt_last_uncond_phase_ex,
    mul_de,
    pop_pc_de,
    stm_push_de,
    \instr_de_reg[14] ,
    dbg_bp_match_de_reg_0,
    dbg_exec,
    \i_mcode_dec_reg[1]_0 ,
    micro_code_fe_reg_1,
    nxt_invert_b_ex,
    nxt_invert_b_ex2,
    \instr_de_reg[1] ,
    last_uncond_phase_ex_reg_1,
    last_uncond_phase_ex_reg_2,
    \instr_de_reg[10] ,
    \instr_de_reg[12] ,
    \instr_de_reg[1]_0 ,
    \instr_de_reg[11] ,
    first32_ex_reg_1,
    \instr_de_reg[13] ,
    \instr_de_reg[5] ,
    dp_tbit_reg_reg_0,
    reset_code_reg_0,
    \excpt_state_reg[4]_0 ,
    \instr_de_reg[10]_0 ,
    last_uncond_phase_ex_reg_3,
    nvic_excpt_ret_taken,
    \instr_de_reg[7] ,
    micro_code_de_reg_1,
    excpt_ret_fe,
    \write_addr_reg[0]_0 ,
    nxt_pf_fault_de,
    locked_up_reg_1,
    micro_code_de_reg_2,
    first_ex_phase_reg,
    biu_addr_mux_ctl_ex,
    p_1_in2_in,
    \pc_reg[31] ,
    biu_commit,
    first_ex_phase_reg_0,
    nxt_irack,
    nxt_z_flag_mux,
    CO,
    \wptr_ex_reg[1] ,
    \wptr_ex_reg[1]_0 ,
    \wptr_ex_reg[2] ,
    \wptr_ex_reg[1]_1 ,
    \wptr_ex_reg[3] ,
    \wptr_ex_reg[1]_2 ,
    \wptr_ex_reg[3]_0 ,
    \wptr_ex_reg[1]_3 ,
    \wptr_ex_reg[1]_4 ,
    \wptr_ex_reg[2]_0 ,
    \wptr_ex_reg[3]_1 ,
    \wptr_ex_reg[1]_5 ,
    \wptr_ex_reg[2]_1 ,
    \wptr_ex_reg[1]_6 ,
    \wptr_ex_reg[0] ,
    \wptr_ex_reg[1]_7 ,
    dbg_bp_match,
    HCLK,
    i_nvic_excpt_svc_valid_reg_0,
    i_dbg_wdata_sel_de_reg_1,
    biu_rdy,
    instr_faulted_reg_2,
    adv_de_to_ex,
    nxt_dbg_halt_ack,
    excpt_up_ipsr_ex_reg_0,
    nxt_instr_faulted,
    mask_sp_ex_reg_0,
    excpt_isb_de_reg_0,
    dreq_rd_ex,
    fptr_align_reg_0,
    SYSRESETn,
    push_ex_reg,
    second32_ex_reg,
    \pre_pc_mux_ctl_ex_reg[1] ,
    \pre_pc_mux_ctl_ex_reg[1]_0 ,
    Q,
    \wdata_mux_ctl_ex_reg[1] ,
    w_phase_ex_reg,
    bcc_first_ex_reg_0,
    biu_wfault,
    \i_pend_state_reg[1] ,
    i_dbg_instr_v_ex_reg_0,
    last_uncond_phase_ex_reg_4,
    ld_slow_de,
    last_uncond_phase_ex_reg_5,
    \rptr_a_ex2_reg[1] ,
    \excpt_state_reg[0]_2 ,
    \instr_de_reg[7]_0 ,
    use_primask_ex,
    msr_ex,
    cps_ex,
    first_ex_phase,
    \wdata_reg[23] ,
    \HADDR_reg[0] ,
    \HADDR_reg[1] ,
    \wdata[1]_i_2_0 ,
    br_first_ex,
    fetch_internal_reg,
    fetch_phase,
    au_in_b,
    \dp_ipsr_7to2[2]_i_2_0 ,
    \rptr_a_ex_reg[3] ,
    rptr_a_ex,
    branch_ex,
    \write_addr_reg[1] ,
    branching_ex,
    \write_addr_reg[1]_0 ,
    \read_addr_reg[1] ,
    \biu_addr_31_29_reg_reg[31] ,
    \pc_reg[31]_0 ,
    seq_fetch_addr,
    inter_tbit_reg_reg_0,
    \pc_reg[30] ,
    \pc_reg[3] ,
    \pc_reg[2] ,
    HWDATAsysppb,
    \i_pend_state_reg[36] ,
    IRQ,
    \i_pend_state_reg[36]_0 ,
    \i_pend_state_reg[36]_1 ,
    nvic_excpt_clr_actv,
    \i_pend_state_reg[1]_0 ,
    \i_pend_state_reg[36]_2 ,
    \i_pend_state_reg[2] ,
    \r_int_actv_lvl_reg[0] ,
    \r_int_actv_lvl_reg[0]_0 ,
    svc_lvl_0,
    \r_int_actv_lvl_reg[1] ,
    \r_int_actv_lvl_reg[1]_0 ,
    \r_int_actv_lvl_reg[1]_1 ,
    \r_int_actv_lvl_reg[1]_2 ,
    \dbg_reg_wdata_reg[0] ,
    \dbg_reg_wdata_reg[27] ,
    dbg_reg_write,
    dbg_exception_ctrl,
    dbg_debugen,
    c_halt,
    DBGRESTARTED,
    DBGRESTART,
    dbg_wp_addr,
    \pre_msk_emit_wp_q[0]_i_2 ,
    \biu_size_reg_reg[1]_0 ,
    \pre_msk_emit_wp_q[0]_i_5_0 ,
    use_dp_tbit_reg_0,
    nvic_lockup,
    int_fault_ex_reg_0,
    first32_ex_reg_2,
    first32_ex_reg_3,
    \wdata_mux_ctl_ex_reg[1]_0 ,
    second_ex_phase,
    pre_update_n_ex_reg,
    pre_update_n_ex_reg_0,
    pre_update_n_ex_reg_1,
    cps_ex_reg,
    tbit_ex_reg,
    store_ex_reg,
    msr_ex_reg,
    w_phase_ex_reg_0,
    w_phase_ex_reg_1,
    w_phase_ex_reg_2,
    w_phase_ex_reg_3,
    dreq_rd_ex_reg,
    dreq_rd_ex_reg_0,
    dreq_rd_ex_reg_1,
    sbit_ex_reg,
    \wdata_mux_ctl_ex_reg[0] ,
    ifetch_reg,
    ifetch_reg_0,
    ifetch_reg_1,
    dreq_wr_ex_reg,
    lsm_last_a_phase_ex,
    stm_push_ex,
    mul_ex_reg,
    pop_pc_ex_reg,
    nvic_excpt_pend,
    \i_mcode_dec_reg[0]_0 ,
    \excpt_state_reg[4]_1 ,
    \instr_de_reg[15]_0 ,
    \instr_de_reg[15]_1 ,
    \instr_de_reg[15]_2 ,
    invert_b_ex2,
    invert_b_ex2_reg,
    invert_b_ex2_reg_0,
    invert_b_ex2_reg_1,
    \wptr_decoded_reg[1] ,
    \wptr_decoded_reg[1]_0 ,
    \wptr_decoded_reg[1]_1 ,
    \rptr_a_ex2_reg[3] ,
    \rptr_b_ex2_reg[1] ,
    \wptr_decoded[3]_i_2 ,
    pre_update_n_ex_reg_2,
    \instr_de_reg[0] ,
    \instr_de_reg[1]_1 ,
    \excpt_state[2]_i_2_0 ,
    pf_fault_de,
    \wdata[24]_i_3_0 ,
    \excpt_state_reg[1]_1 ,
    \rf0_mux_ctl_ex_reg[0] ,
    \rf0_mux_ctl_ex_reg[0]_0 ,
    \rptr_b_ex_reg[1] ,
    \rptr_b_ex_reg[1]_0 ,
    \rptr_b_ex_reg[1]_1 ,
    \rptr_b_ex_reg[1]_2 ,
    tbit_ex,
    ireq_ldpc,
    use_dp_tbit_reg_1,
    \instr_de_reg[3] ,
    use_control_ex,
    \reg_file_a_reg[0][24] ,
    \reg_file_a_reg[0][25] ,
    ldm_pop_ex,
    lsm_last_d_phase_ex,
    pop_pc_ex,
    \hold_reg2_reg[0] ,
    \hold_reg2_reg[31] ,
    bcc_first_ex,
    \imm_held[10]_i_2_0 ,
    z_flag,
    c_flag,
    n_flag,
    v_flag,
    \reg_sel_reg[3] ,
    p_1_in16_in,
    p_0_in18_in,
    \reg_sel_reg[3]_0 ,
    last_uncond_phase_ex_reg_6,
    three_phase_ex,
    two_phase_ex,
    last_uncond_phase_ex_i_3_0,
    nxt_ldm_base,
    ldm_base_loaded,
    br_lr_ex,
    excpt_ret_de_reg,
    excpt_ret_de_reg_0,
    held_fault1_reg,
    held_fault1,
    held_fault0,
    pf_fault_fe,
    \read_addr_reg[0] ,
    second32_ex,
    \dp_ipsr_7to2_reg[7]_2 ,
    ldm_base,
    w_phase_ex,
    \wdata_reg[24] ,
    \wdata_reg[24]_0 ,
    \reg_file_a_reg[0][27] ,
    mult_out,
    \reg_file_a_reg[0][24]_0 ,
    \reg_file_a_reg[0][24]_1 ,
    \reg_file_a_reg[0][24]_2 ,
    \dp_ipsr_7to2_reg[6]_1 ,
    \dp_ipsr_7to2_reg[6]_2 ,
    \reg_file_a_reg[0][27]_0 ,
    \wdata_reg[27] ,
    \wdata_reg[27]_0 ,
    b_reg_0,
    \wdata_reg[25] ,
    \wdata_reg[23]_0 ,
    \reg_file_a_reg[0][25]_0 ,
    \reg_file_a_reg[0][25]_1 ,
    \hold_reg2_reg[0]_0 ,
    \hold_reg2_reg[31]_0 ,
    \hold_reg2_reg[31]_1 ,
    \hold_reg2_reg[1] ,
    \hold_reg2_reg[31]_2 ,
    \hold_reg2_reg[2] ,
    \hold_reg2_reg[3] ,
    \hold_reg2_reg[4] ,
    \hold_reg2_reg[5] ,
    \hold_reg2_reg[6] ,
    \hold_reg2_reg[7] ,
    \hold_reg2_reg[8] ,
    \hold_reg2_reg[9] ,
    \hold_reg2_reg[10] ,
    \hold_reg2_reg[11] ,
    \hold_reg2_reg[12] ,
    \hold_reg2_reg[13] ,
    \hold_reg2_reg[14] ,
    \hold_reg2_reg[15] ,
    \hold_reg2_reg[16] ,
    \hold_reg2_reg[17] ,
    \hold_reg2_reg[18] ,
    \hold_reg2_reg[19] ,
    \hold_reg2_reg[20] ,
    \hold_reg2_reg[21] ,
    \hold_reg2_reg[22] ,
    \hold_reg2_reg[23] ,
    \hold_reg2_reg[24] ,
    \hold_reg2_reg[25] ,
    \hold_reg2_reg[26] ,
    \hold_reg2_reg[27] ,
    \hold_reg2_reg[28] ,
    \hold_reg2_reg[29] ,
    \hold_reg2_reg[30] ,
    \hold_reg2_reg[31]_3 ,
    hi_pre_fetch_addr_reg,
    biu_commit_reg_reg,
    biu_commit_reg_reg_0,
    biu_commit_reg_reg_1,
    biu_commit_reg_reg_2,
    biu_commit_reg_reg_3,
    \HADDR_reg[28] ,
    \HADDR_reg[27] ,
    \HADDR_reg[26] ,
    \HADDR_reg[25] ,
    \HADDR_reg[24] ,
    ldm_base_load,
    \reg_file_a_reg[0][15] ,
    \dp_ipsr_7to2_reg[5]_1 ,
    \dp_ipsr_7to2_reg[5]_2 ,
    \wdata_reg[5] ,
    \wdata_reg[5]_0 ,
    \dp_ipsr_7to2_reg[4]_3 ,
    \dp_ipsr_7to2_reg[4]_4 ,
    \dp_ipsr_7to2_reg[3]_0 ,
    \dp_ipsr_7to2_reg[3]_1 ,
    \dp_ipsr_7to2_reg[2]_0 ,
    write_sp,
    \dp_ipsr_1to0_reg[1]_0 ,
    \dp_ipsr_1to0_reg[1]_1 ,
    z_flag_mux_i_6_0,
    \dbg_reg_wdata[0]_i_2_0 ,
    \reg_file_a_reg[0][9] ,
    \reg_file_a_reg[0][9]_0 ,
    \reg_file_a_reg[0][9]_1 ,
    z_flag_mux_reg,
    z_flag_mux_reg_0,
    z_flag_mux_reg_1,
    z_flag_mux_reg_2,
    z_flag_mux_reg_3,
    z_flag_mux_reg_4,
    z_flag_mux_reg_5,
    \reg_file_a_reg[0][15]_0 ,
    \reg_file_a_reg[0][23] ,
    \reg_file_a_reg[0][8] ,
    \reg_file_a_reg[0][10] ,
    \reg_file_a_reg[0][11] ,
    \reg_file_a_reg[0][12] ,
    \reg_file_a_reg[0][13] ,
    \reg_file_a_reg[0][14] ,
    \reg_file_a_reg[0][16] ,
    \reg_file_a_reg[0][17] ,
    \reg_file_a_reg[0][18] ,
    \reg_file_a_reg[0][19] ,
    \reg_file_a_reg[0][20] ,
    \reg_file_a_reg[0][21] ,
    \reg_file_a_reg[0][22] ,
    \reg_file_a_reg[0][26] ,
    \reg_file_a_reg[0][27]_1 ,
    \reg_file_a_reg[0][27]_2 ,
    \reg_file_a_reg[0][27]_3 ,
    \reg_file_a_reg[0][26]_0 ,
    \reg_file_a_reg[0][26]_1 ,
    \reg_file_a_reg[0][23]_0 ,
    \reg_file_a_reg[0][23]_1 ,
    \reg_file_a_reg[0][22]_0 ,
    \reg_file_a_reg[0][22]_1 ,
    \reg_file_a_reg[0][21]_0 ,
    \reg_file_a_reg[0][21]_1 ,
    \reg_file_a_reg[0][20]_0 ,
    \reg_file_a_reg[0][20]_1 ,
    \reg_file_a_reg[0][19]_0 ,
    \reg_file_a_reg[0][19]_1 ,
    \reg_file_a_reg[0][18]_0 ,
    \reg_file_a_reg[0][18]_1 ,
    \reg_file_a_reg[0][17]_0 ,
    \reg_file_a_reg[0][17]_1 ,
    \reg_file_a_reg[0][16]_0 ,
    \reg_file_a_reg[0][16]_1 ,
    \reg_file_a_reg[0][15]_1 ,
    \reg_file_a_reg[0][15]_2 ,
    \reg_file_a_reg[0][14]_0 ,
    \reg_file_a_reg[0][14]_1 ,
    \reg_file_a_reg[0][13]_0 ,
    \reg_file_a_reg[0][13]_1 ,
    \reg_file_a_reg[0][12]_0 ,
    \reg_file_a_reg[0][12]_1 ,
    \reg_file_a_reg[0][11]_0 ,
    \reg_file_a_reg[0][11]_1 ,
    \reg_file_a_reg[0][10]_0 ,
    \reg_file_a_reg[0][10]_1 ,
    \reg_file_a_reg[0][8]_0 ,
    \reg_file_a_reg[0][8]_1 ,
    \dp_ipsr_7to2_reg[7]_3 ,
    \dp_ipsr_7to2_reg[6]_3 ,
    DI,
    \mem_held_addr[3]_i_8_0 ,
    \mem_held_addr[3]_i_8_1 ,
    fptr_wdata,
    \wdata_reg[26] ,
    \wdata_reg[27]_1 ,
    S,
    cps_data_ex,
    \latched_excpt_num_reg[5]_0 ,
    \reg_file_a_reg[0][0] ,
    \reg_file_a_reg[0][0]_0 );
  output [0:0]E;
  output RESET_INTERCONNECT;
  output load_xpsr_ex_reg_0;
  output locked_up_reg_0;
  output i_dbg_halt_ack_reg_0;
  output micro_code_fe_reg_0;
  output micro_code_de;
  output nvic_excpt_taken_reg_0;
  output RESET_INTERCONNECT_0;
  output instr_faulted_reg_0;
  output int_fault_ex;
  output nvic_excpt_svc_valid;
  output excpt_zero_a_de;
  output excpt_isb_de;
  output rst_fptr_align_ex;
  output dbg_bp_hit;
  output biu_rd_reg;
  output dbg_wp_pc_valid;
  output dbg_wdata_sel_de;
  output dbg_wdata_sel_ex;
  output fptr_align;
  output first32_ex_reg;
  output \excpt_state_reg[0]_0 ;
  output first32_ex_reg_0;
  output [0:0]D;
  output last_uncond_phase_ex_reg;
  output instr_faulted_reg_1;
  output \dp_ipsr_7to2_reg[6]_0 ;
  output force_hf_reg_0;
  output force_hf_reg_1;
  output \dp_ipsr_7to2_reg[4]_0 ;
  output \dp_ipsr_7to2_reg[7]_0 ;
  output \dp_ipsr_7to2_reg[5]_0 ;
  output [1:0]\instr_de_reg[15] ;
  output [1:0]\excpt_state_reg[1]_0 ;
  output [10:0]branch_ex_reg;
  output mode_reg_0;
  output nvic_primask;
  output [1:0]last_uncond_phase_ex_reg_0;
  output branch_ex_reg_0;
  output bcc_first_ex_reg;
  output [1:0]branching_ex_reg;
  output [0:0]\write_addr_reg[0] ;
  output [1:0]branching_ex_reg_0;
  output [4:0]branch_ex_reg_1;
  output [3:0]O;
  output biu_write_reg;
  output [33:0]load_xpsr_ex_reg_1;
  output hdf_actv;
  output nmi_actv;
  output [1:0]\dp_ipsr_7to2_reg[7]_1 ;
  output \dp_ipsr_7to2_reg[4]_1 ;
  output \dp_ipsr_7to2_reg[4]_2 ;
  output int_actv;
  output [27:0]\HWDATAM_reg[27] ;
  output [27:0]rf_wdata;
  output [0:0]dbg_reg_write_reg;
  output dbg_reg_rdy;
  output nxt_vcatch;
  output i_dbg_halt_ack_reg_1;
  output nxt_dbg_restarted;
  output \mem_held_addr_reg[1] ;
  output nxt_fetch_internal;
  output nxt_int_rack;
  output \excpt_state_reg[0]_1 ;
  output first32_de;
  output micro_code_de_reg_0;
  output [1:0]i_dbg_wdata_sel_de_reg_0;
  output update_n;
  output branch_ex0;
  output cps_de;
  output tbit_de;
  output store_de;
  output update_c;
  output update_v;
  output msr_de;
  output nxt_w_phase_ex;
  output nxt_dreq_rd_ex;
  output sbit_de;
  output shift_de;
  output br_lr_de;
  output nxt_ifetch;
  output p_8_in;
  output nxt_first_pop_pc_ex;
  output nxt_dreq_wr_ex;
  output nxt_last_uncond_phase_ex;
  output mul_de;
  output pop_pc_de;
  output stm_push_de;
  output \instr_de_reg[14] ;
  output dbg_bp_match_de_reg_0;
  output dbg_exec;
  output [0:0]\i_mcode_dec_reg[1]_0 ;
  output [15:0]micro_code_fe_reg_1;
  output nxt_invert_b_ex;
  output nxt_invert_b_ex2;
  output \instr_de_reg[1] ;
  output last_uncond_phase_ex_reg_1;
  output last_uncond_phase_ex_reg_2;
  output \instr_de_reg[10] ;
  output \instr_de_reg[12] ;
  output [0:0]\instr_de_reg[1]_0 ;
  output \instr_de_reg[11] ;
  output first32_ex_reg_1;
  output \instr_de_reg[13] ;
  output \instr_de_reg[5] ;
  output [0:0]dp_tbit_reg_reg_0;
  output reset_code_reg_0;
  output \excpt_state_reg[4]_0 ;
  output \instr_de_reg[10]_0 ;
  output [0:0]last_uncond_phase_ex_reg_3;
  output nvic_excpt_ret_taken;
  output \instr_de_reg[7] ;
  output [0:0]micro_code_de_reg_1;
  output excpt_ret_fe;
  output [0:0]\write_addr_reg[0]_0 ;
  output nxt_pf_fault_de;
  output [0:0]locked_up_reg_1;
  output micro_code_de_reg_2;
  output first_ex_phase_reg;
  output [1:0]biu_addr_mux_ctl_ex;
  output [27:0]p_1_in2_in;
  output [31:0]\pc_reg[31] ;
  output biu_commit;
  output [0:0]first_ex_phase_reg_0;
  output nxt_irack;
  output nxt_z_flag_mux;
  output [0:0]CO;
  output [0:0]\wptr_ex_reg[1] ;
  output [0:0]\wptr_ex_reg[1]_0 ;
  output [0:0]\wptr_ex_reg[2] ;
  output [0:0]\wptr_ex_reg[1]_1 ;
  output [0:0]\wptr_ex_reg[3] ;
  output [0:0]\wptr_ex_reg[1]_2 ;
  output [0:0]\wptr_ex_reg[3]_0 ;
  output [0:0]\wptr_ex_reg[1]_3 ;
  output [0:0]\wptr_ex_reg[1]_4 ;
  output [0:0]\wptr_ex_reg[2]_0 ;
  output [0:0]\wptr_ex_reg[3]_1 ;
  output [0:0]\wptr_ex_reg[1]_5 ;
  output [0:0]\wptr_ex_reg[2]_1 ;
  output [0:0]\wptr_ex_reg[1]_6 ;
  output [0:0]\wptr_ex_reg[0] ;
  output [0:0]\wptr_ex_reg[1]_7 ;
  input dbg_bp_match;
  input HCLK;
  input i_nvic_excpt_svc_valid_reg_0;
  input i_dbg_wdata_sel_de_reg_1;
  input biu_rdy;
  input instr_faulted_reg_2;
  input adv_de_to_ex;
  input nxt_dbg_halt_ack;
  input excpt_up_ipsr_ex_reg_0;
  input nxt_instr_faulted;
  input mask_sp_ex_reg_0;
  input excpt_isb_de_reg_0;
  input dreq_rd_ex;
  input fptr_align_reg_0;
  input SYSRESETn;
  input push_ex_reg;
  input second32_ex_reg;
  input \pre_pc_mux_ctl_ex_reg[1] ;
  input \pre_pc_mux_ctl_ex_reg[1]_0 ;
  input [15:0]Q;
  input \wdata_mux_ctl_ex_reg[1] ;
  input w_phase_ex_reg;
  input bcc_first_ex_reg_0;
  input biu_wfault;
  input \i_pend_state_reg[1] ;
  input i_dbg_instr_v_ex_reg_0;
  input last_uncond_phase_ex_reg_4;
  input ld_slow_de;
  input last_uncond_phase_ex_reg_5;
  input \rptr_a_ex2_reg[1] ;
  input \excpt_state_reg[0]_2 ;
  input [3:0]\instr_de_reg[7]_0 ;
  input use_primask_ex;
  input msr_ex;
  input cps_ex;
  input first_ex_phase;
  input \wdata_reg[23] ;
  input \HADDR_reg[0] ;
  input \HADDR_reg[1] ;
  input [1:0]\wdata[1]_i_2_0 ;
  input br_first_ex;
  input fetch_internal_reg;
  input fetch_phase;
  input [1:0]au_in_b;
  input [1:0]\dp_ipsr_7to2[2]_i_2_0 ;
  input [1:0]\rptr_a_ex_reg[3] ;
  input [1:0]rptr_a_ex;
  input branch_ex;
  input \write_addr_reg[1] ;
  input branching_ex;
  input [1:0]\write_addr_reg[1]_0 ;
  input [1:0]\read_addr_reg[1] ;
  input [23:0]\biu_addr_31_29_reg_reg[31] ;
  input \pc_reg[31]_0 ;
  input [4:0]seq_fetch_addr;
  input inter_tbit_reg_reg_0;
  input \pc_reg[30] ;
  input \pc_reg[3] ;
  input \pc_reg[2] ;
  input [31:0]HWDATAsysppb;
  input \i_pend_state_reg[36] ;
  input [31:0]IRQ;
  input \i_pend_state_reg[36]_0 ;
  input [31:0]\i_pend_state_reg[36]_1 ;
  input nvic_excpt_clr_actv;
  input \i_pend_state_reg[1]_0 ;
  input [33:0]\i_pend_state_reg[36]_2 ;
  input \i_pend_state_reg[2] ;
  input \r_int_actv_lvl_reg[0] ;
  input \r_int_actv_lvl_reg[0]_0 ;
  input [1:0]svc_lvl_0;
  input [1:0]\r_int_actv_lvl_reg[1] ;
  input [1:0]\r_int_actv_lvl_reg[1]_0 ;
  input \r_int_actv_lvl_reg[1]_1 ;
  input \r_int_actv_lvl_reg[1]_2 ;
  input \dbg_reg_wdata_reg[0] ;
  input [27:0]\dbg_reg_wdata_reg[27] ;
  input dbg_reg_write;
  input [1:0]dbg_exception_ctrl;
  input dbg_debugen;
  input c_halt;
  input DBGRESTARTED;
  input DBGRESTART;
  input [1:0]dbg_wp_addr;
  input [1:0]\pre_msk_emit_wp_q[0]_i_2 ;
  input [1:0]\biu_size_reg_reg[1]_0 ;
  input [0:0]\pre_msk_emit_wp_q[0]_i_5_0 ;
  input use_dp_tbit_reg_0;
  input nvic_lockup;
  input int_fault_ex_reg_0;
  input first32_ex_reg_2;
  input first32_ex_reg_3;
  input \wdata_mux_ctl_ex_reg[1]_0 ;
  input second_ex_phase;
  input pre_update_n_ex_reg;
  input pre_update_n_ex_reg_0;
  input pre_update_n_ex_reg_1;
  input cps_ex_reg;
  input tbit_ex_reg;
  input store_ex_reg;
  input [0:0]msr_ex_reg;
  input w_phase_ex_reg_0;
  input w_phase_ex_reg_1;
  input w_phase_ex_reg_2;
  input w_phase_ex_reg_3;
  input dreq_rd_ex_reg;
  input dreq_rd_ex_reg_0;
  input dreq_rd_ex_reg_1;
  input sbit_ex_reg;
  input \wdata_mux_ctl_ex_reg[0] ;
  input ifetch_reg;
  input ifetch_reg_0;
  input ifetch_reg_1;
  input dreq_wr_ex_reg;
  input lsm_last_a_phase_ex;
  input stm_push_ex;
  input mul_ex_reg;
  input pop_pc_ex_reg;
  input nvic_excpt_pend;
  input [0:0]\i_mcode_dec_reg[0]_0 ;
  input \excpt_state_reg[4]_1 ;
  input [15:0]\instr_de_reg[15]_0 ;
  input [15:0]\instr_de_reg[15]_1 ;
  input [15:0]\instr_de_reg[15]_2 ;
  input invert_b_ex2;
  input invert_b_ex2_reg;
  input invert_b_ex2_reg_0;
  input invert_b_ex2_reg_1;
  input \wptr_decoded_reg[1] ;
  input \wptr_decoded_reg[1]_0 ;
  input \wptr_decoded_reg[1]_1 ;
  input \rptr_a_ex2_reg[3] ;
  input \rptr_b_ex2_reg[1] ;
  input \wptr_decoded[3]_i_2 ;
  input pre_update_n_ex_reg_2;
  input \instr_de_reg[0] ;
  input \instr_de_reg[1]_1 ;
  input \excpt_state[2]_i_2_0 ;
  input pf_fault_de;
  input \wdata[24]_i_3_0 ;
  input \excpt_state_reg[1]_1 ;
  input \rf0_mux_ctl_ex_reg[0] ;
  input \rf0_mux_ctl_ex_reg[0]_0 ;
  input [0:0]\rptr_b_ex_reg[1] ;
  input \rptr_b_ex_reg[1]_0 ;
  input \rptr_b_ex_reg[1]_1 ;
  input \rptr_b_ex_reg[1]_2 ;
  input tbit_ex;
  input ireq_ldpc;
  input use_dp_tbit_reg_1;
  input \instr_de_reg[3] ;
  input use_control_ex;
  input [1:0]\reg_file_a_reg[0][24] ;
  input \reg_file_a_reg[0][25] ;
  input ldm_pop_ex;
  input lsm_last_d_phase_ex;
  input pop_pc_ex;
  input [0:0]\hold_reg2_reg[0] ;
  input [0:0]\hold_reg2_reg[31] ;
  input bcc_first_ex;
  input [3:0]\imm_held[10]_i_2_0 ;
  input z_flag;
  input c_flag;
  input n_flag;
  input v_flag;
  input [0:0]\reg_sel_reg[3] ;
  input p_1_in16_in;
  input p_0_in18_in;
  input \reg_sel_reg[3]_0 ;
  input last_uncond_phase_ex_reg_6;
  input three_phase_ex;
  input two_phase_ex;
  input [1:0]last_uncond_phase_ex_i_3_0;
  input nxt_ldm_base;
  input ldm_base_loaded;
  input br_lr_ex;
  input excpt_ret_de_reg;
  input excpt_ret_de_reg_0;
  input held_fault1_reg;
  input held_fault1;
  input held_fault0;
  input pf_fault_fe;
  input \read_addr_reg[0] ;
  input second32_ex;
  input [7:0]\dp_ipsr_7to2_reg[7]_2 ;
  input ldm_base;
  input w_phase_ex;
  input \wdata_reg[24] ;
  input [1:0]\wdata_reg[24]_0 ;
  input [3:0]\reg_file_a_reg[0][27] ;
  input [11:0]mult_out;
  input \reg_file_a_reg[0][24]_0 ;
  input \reg_file_a_reg[0][24]_1 ;
  input \reg_file_a_reg[0][24]_2 ;
  input \dp_ipsr_7to2_reg[6]_1 ;
  input \dp_ipsr_7to2_reg[6]_2 ;
  input [27:0]\reg_file_a_reg[0][27]_0 ;
  input [27:0]\wdata_reg[27] ;
  input [27:0]\wdata_reg[27]_0 ;
  input [24:0]b_reg_0;
  input \wdata_reg[25] ;
  input \wdata_reg[23]_0 ;
  input \reg_file_a_reg[0][25]_0 ;
  input \reg_file_a_reg[0][25]_1 ;
  input \hold_reg2_reg[0]_0 ;
  input [31:0]\hold_reg2_reg[31]_0 ;
  input [31:0]\hold_reg2_reg[31]_1 ;
  input \hold_reg2_reg[1] ;
  input [30:0]\hold_reg2_reg[31]_2 ;
  input \hold_reg2_reg[2] ;
  input \hold_reg2_reg[3] ;
  input \hold_reg2_reg[4] ;
  input \hold_reg2_reg[5] ;
  input \hold_reg2_reg[6] ;
  input \hold_reg2_reg[7] ;
  input \hold_reg2_reg[8] ;
  input \hold_reg2_reg[9] ;
  input \hold_reg2_reg[10] ;
  input \hold_reg2_reg[11] ;
  input \hold_reg2_reg[12] ;
  input \hold_reg2_reg[13] ;
  input \hold_reg2_reg[14] ;
  input \hold_reg2_reg[15] ;
  input \hold_reg2_reg[16] ;
  input \hold_reg2_reg[17] ;
  input \hold_reg2_reg[18] ;
  input \hold_reg2_reg[19] ;
  input \hold_reg2_reg[20] ;
  input \hold_reg2_reg[21] ;
  input \hold_reg2_reg[22] ;
  input \hold_reg2_reg[23] ;
  input \hold_reg2_reg[24] ;
  input \hold_reg2_reg[25] ;
  input \hold_reg2_reg[26] ;
  input \hold_reg2_reg[27] ;
  input \hold_reg2_reg[28] ;
  input \hold_reg2_reg[29] ;
  input \hold_reg2_reg[30] ;
  input \hold_reg2_reg[31]_3 ;
  input hi_pre_fetch_addr_reg;
  input biu_commit_reg_reg;
  input biu_commit_reg_reg_0;
  input biu_commit_reg_reg_1;
  input biu_commit_reg_reg_2;
  input biu_commit_reg_reg_3;
  input \HADDR_reg[28] ;
  input \HADDR_reg[27] ;
  input \HADDR_reg[26] ;
  input \HADDR_reg[25] ;
  input \HADDR_reg[24] ;
  input ldm_base_load;
  input [15:0]\reg_file_a_reg[0][15] ;
  input \dp_ipsr_7to2_reg[5]_1 ;
  input \dp_ipsr_7to2_reg[5]_2 ;
  input \wdata_reg[5] ;
  input \wdata_reg[5]_0 ;
  input \dp_ipsr_7to2_reg[4]_3 ;
  input \dp_ipsr_7to2_reg[4]_4 ;
  input \dp_ipsr_7to2_reg[3]_0 ;
  input \dp_ipsr_7to2_reg[3]_1 ;
  input \dp_ipsr_7to2_reg[2]_0 ;
  input write_sp;
  input \dp_ipsr_1to0_reg[1]_0 ;
  input \dp_ipsr_1to0_reg[1]_1 ;
  input z_flag_mux_i_6_0;
  input \dbg_reg_wdata[0]_i_2_0 ;
  input \reg_file_a_reg[0][9] ;
  input \reg_file_a_reg[0][9]_0 ;
  input \reg_file_a_reg[0][9]_1 ;
  input z_flag_mux_reg;
  input z_flag_mux_reg_0;
  input z_flag_mux_reg_1;
  input z_flag_mux_reg_2;
  input z_flag_mux_reg_3;
  input z_flag_mux_reg_4;
  input z_flag_mux_reg_5;
  input \reg_file_a_reg[0][15]_0 ;
  input \reg_file_a_reg[0][23] ;
  input \reg_file_a_reg[0][8] ;
  input \reg_file_a_reg[0][10] ;
  input \reg_file_a_reg[0][11] ;
  input \reg_file_a_reg[0][12] ;
  input \reg_file_a_reg[0][13] ;
  input \reg_file_a_reg[0][14] ;
  input \reg_file_a_reg[0][16] ;
  input \reg_file_a_reg[0][17] ;
  input \reg_file_a_reg[0][18] ;
  input \reg_file_a_reg[0][19] ;
  input \reg_file_a_reg[0][20] ;
  input \reg_file_a_reg[0][21] ;
  input \reg_file_a_reg[0][22] ;
  input \reg_file_a_reg[0][26] ;
  input \reg_file_a_reg[0][27]_1 ;
  input \reg_file_a_reg[0][27]_2 ;
  input \reg_file_a_reg[0][27]_3 ;
  input \reg_file_a_reg[0][26]_0 ;
  input \reg_file_a_reg[0][26]_1 ;
  input \reg_file_a_reg[0][23]_0 ;
  input \reg_file_a_reg[0][23]_1 ;
  input \reg_file_a_reg[0][22]_0 ;
  input \reg_file_a_reg[0][22]_1 ;
  input \reg_file_a_reg[0][21]_0 ;
  input \reg_file_a_reg[0][21]_1 ;
  input \reg_file_a_reg[0][20]_0 ;
  input \reg_file_a_reg[0][20]_1 ;
  input \reg_file_a_reg[0][19]_0 ;
  input \reg_file_a_reg[0][19]_1 ;
  input \reg_file_a_reg[0][18]_0 ;
  input \reg_file_a_reg[0][18]_1 ;
  input \reg_file_a_reg[0][17]_0 ;
  input \reg_file_a_reg[0][17]_1 ;
  input \reg_file_a_reg[0][16]_0 ;
  input \reg_file_a_reg[0][16]_1 ;
  input \reg_file_a_reg[0][15]_1 ;
  input \reg_file_a_reg[0][15]_2 ;
  input \reg_file_a_reg[0][14]_0 ;
  input \reg_file_a_reg[0][14]_1 ;
  input \reg_file_a_reg[0][13]_0 ;
  input \reg_file_a_reg[0][13]_1 ;
  input \reg_file_a_reg[0][12]_0 ;
  input \reg_file_a_reg[0][12]_1 ;
  input \reg_file_a_reg[0][11]_0 ;
  input \reg_file_a_reg[0][11]_1 ;
  input \reg_file_a_reg[0][10]_0 ;
  input \reg_file_a_reg[0][10]_1 ;
  input \reg_file_a_reg[0][8]_0 ;
  input \reg_file_a_reg[0][8]_1 ;
  input \dp_ipsr_7to2_reg[7]_3 ;
  input \dp_ipsr_7to2_reg[6]_3 ;
  input [2:0]DI;
  input \mem_held_addr[3]_i_8_0 ;
  input \mem_held_addr[3]_i_8_1 ;
  input fptr_wdata;
  input \wdata_reg[26] ;
  input \wdata_reg[27]_1 ;
  input [2:0]S;
  input cps_data_ex;
  input [5:0]\latched_excpt_num_reg[5]_0 ;
  input \reg_file_a_reg[0][0] ;
  input [2:0]\reg_file_a_reg[0][0]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire DBGRESTART;
  wire DBGRESTARTED;
  wire [2:0]DI;
  wire [0:0]E;
  wire \HADDR[1]_i_2_n_0 ;
  wire \HADDR_reg[0] ;
  wire \HADDR_reg[1] ;
  wire \HADDR_reg[24] ;
  wire \HADDR_reg[25] ;
  wire \HADDR_reg[26] ;
  wire \HADDR_reg[27] ;
  wire \HADDR_reg[28] ;
  wire HCLK;
  wire [27:0]\HWDATAM_reg[27] ;
  wire [31:0]HWDATAsysppb;
  wire [31:0]IRQ;
  wire [3:0]O;
  wire [15:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire [2:0]S;
  wire SYSRESETn;
  wire active_sp;
  wire adv_de_to_ex;
  wire [1:0]au_in_b;
  wire [24:0]b_reg_0;
  wire bcc_first_ex;
  wire bcc_first_ex_reg;
  wire bcc_first_ex_reg_0;
  wire [23:0]\biu_addr_31_29_reg_reg[31] ;
  wire [1:0]biu_addr_mux_ctl_ex;
  wire biu_commit;
  wire biu_commit_reg_i_10_n_0;
  wire biu_commit_reg_i_5_n_0;
  wire biu_commit_reg_reg;
  wire biu_commit_reg_reg_0;
  wire biu_commit_reg_reg_1;
  wire biu_commit_reg_reg_2;
  wire biu_commit_reg_reg_3;
  wire biu_rd_reg;
  wire biu_rdy;
  wire [1:0]biu_size_reg;
  wire [1:0]\biu_size_reg_reg[1]_0 ;
  wire biu_wfault;
  wire biu_write_reg;
  wire br_first_ex;
  wire br_lr_de;
  wire br_lr_ex;
  wire branch_ex;
  wire branch_ex0;
  wire branch_ex_i_2_n_0;
  wire [10:0]branch_ex_reg;
  wire branch_ex_reg_0;
  wire [4:0]branch_ex_reg_1;
  wire branching_ex;
  wire [1:0]branching_ex_reg;
  wire [1:0]branching_ex_reg_0;
  wire c_flag;
  wire c_halt;
  wire c_halt_i_10_n_0;
  wire c_halt_i_9_n_0;
  wire cps_data_ex;
  wire cps_de;
  wire cps_ex;
  wire cps_ex_reg;
  wire dbg_bp_hit;
  wire dbg_bp_hit_i_3_n_0;
  wire dbg_bp_hit_i_4_n_0;
  wire dbg_bp_hit_i_5_n_0;
  wire dbg_bp_hit_i_6_n_0;
  wire dbg_bp_hit_i_7_n_0;
  wire dbg_bp_match;
  wire dbg_bp_match_de;
  wire dbg_bp_match_de_reg_0;
  wire dbg_debugen;
  wire [1:0]dbg_exception_ctrl;
  wire dbg_exec;
  wire dbg_halt_req_de;
  wire dbg_instr_v_de;
  wire [1:0]dbg_reg_rdata;
  wire dbg_reg_rdy;
  wire \dbg_reg_wdata[0]_i_2_0 ;
  wire \dbg_reg_wdata[0]_i_2_n_0 ;
  wire \dbg_reg_wdata[0]_i_3_n_0 ;
  wire \dbg_reg_wdata[31]_i_3_n_0 ;
  wire \dbg_reg_wdata_reg[0] ;
  wire [27:0]\dbg_reg_wdata_reg[27] ;
  wire dbg_reg_write;
  wire [0:0]dbg_reg_write_reg;
  wire dbg_wdata_sel;
  wire dbg_wdata_sel_de;
  wire dbg_wdata_sel_ex;
  wire [1:0]dbg_wp_addr;
  wire dbg_wp_pc_valid;
  wire [1:0]dp_ipsr_1to0;
  wire \dp_ipsr_1to0[1]_i_4_n_0 ;
  wire \dp_ipsr_1to0_reg[1]_0 ;
  wire \dp_ipsr_1to0_reg[1]_1 ;
  wire [7:2]dp_ipsr_7to2;
  wire [1:0]\dp_ipsr_7to2[2]_i_2_0 ;
  wire \dp_ipsr_7to2[2]_i_2_n_0 ;
  wire \dp_ipsr_7to2[2]_i_3_n_0 ;
  wire \dp_ipsr_7to2[2]_i_4_n_0 ;
  wire \dp_ipsr_7to2[3]_i_2_n_0 ;
  wire \dp_ipsr_7to2[4]_i_2_n_0 ;
  wire \dp_ipsr_7to2[5]_i_2_n_0 ;
  wire \dp_ipsr_7to2[6]_i_2_n_0 ;
  wire \dp_ipsr_7to2[6]_i_5_n_0 ;
  wire \dp_ipsr_7to2[7]_i_2_n_0 ;
  wire \dp_ipsr_7to2[7]_i_4_n_0 ;
  wire \dp_ipsr_7to2_reg[2]_0 ;
  wire \dp_ipsr_7to2_reg[3]_0 ;
  wire \dp_ipsr_7to2_reg[3]_1 ;
  wire \dp_ipsr_7to2_reg[4]_0 ;
  wire \dp_ipsr_7to2_reg[4]_1 ;
  wire \dp_ipsr_7to2_reg[4]_2 ;
  wire \dp_ipsr_7to2_reg[4]_3 ;
  wire \dp_ipsr_7to2_reg[4]_4 ;
  wire \dp_ipsr_7to2_reg[5]_0 ;
  wire \dp_ipsr_7to2_reg[5]_1 ;
  wire \dp_ipsr_7to2_reg[5]_2 ;
  wire \dp_ipsr_7to2_reg[6]_0 ;
  wire \dp_ipsr_7to2_reg[6]_1 ;
  wire \dp_ipsr_7to2_reg[6]_2 ;
  wire \dp_ipsr_7to2_reg[6]_3 ;
  wire \dp_ipsr_7to2_reg[7]_0 ;
  wire [1:0]\dp_ipsr_7to2_reg[7]_1 ;
  wire [7:0]\dp_ipsr_7to2_reg[7]_2 ;
  wire \dp_ipsr_7to2_reg[7]_3 ;
  wire dp_tbit_reg;
  wire dp_tbit_reg_i_1_n_0;
  wire [0:0]dp_tbit_reg_reg_0;
  wire dreq_rd_ex;
  wire dreq_rd_ex_reg;
  wire dreq_rd_ex_reg_0;
  wire dreq_rd_ex_reg_1;
  wire dreq_wr_ex_reg;
  wire \exc_ret_reg_n_0_[2] ;
  wire excpt_inv_imm;
  wire excpt_inv_imm_de;
  wire excpt_isb;
  wire excpt_isb_de;
  wire excpt_isb_de_reg_0;
  wire excpt_ld_pc;
  wire excpt_ld_pc_de;
  wire excpt_ld_pc_ex;
  wire excpt_mask_sp;
  wire excpt_mask_sp_de;
  wire excpt_mask_write_de;
  wire excpt_mask_write_ex;
  wire excpt_ret_de_reg;
  wire excpt_ret_de_reg_0;
  wire excpt_ret_fe;
  wire excpt_ret_ld_pc_de;
  wire excpt_ret_ld_pc_de_i_1_n_0;
  wire excpt_ret_ld_pc_ex;
  wire [4:2]excpt_state;
  wire \excpt_state[0]_i_2_n_0 ;
  wire \excpt_state[0]_i_3_n_0 ;
  wire \excpt_state[0]_i_4_n_0 ;
  wire \excpt_state[0]_i_5_n_0 ;
  wire \excpt_state[0]_i_7_n_0 ;
  wire \excpt_state[1]_i_2_n_0 ;
  wire \excpt_state[1]_i_3_n_0 ;
  wire \excpt_state[2]_i_2_0 ;
  wire \excpt_state[2]_i_2_n_0 ;
  wire \excpt_state[2]_i_3_n_0 ;
  wire \excpt_state[2]_i_4_n_0 ;
  wire \excpt_state[2]_i_5_n_0 ;
  wire \excpt_state[2]_i_7_n_0 ;
  wire \excpt_state[3]_i_2_n_0 ;
  wire \excpt_state[3]_i_3_n_0 ;
  wire \excpt_state[3]_i_4_n_0 ;
  wire \excpt_state[3]_i_5_n_0 ;
  wire \excpt_state_reg[0]_0 ;
  wire \excpt_state_reg[0]_1 ;
  wire \excpt_state_reg[0]_2 ;
  wire [1:0]\excpt_state_reg[1]_0 ;
  wire \excpt_state_reg[1]_1 ;
  wire \excpt_state_reg[4]_0 ;
  wire \excpt_state_reg[4]_1 ;
  wire excpt_up_ipsr;
  wire excpt_up_ipsr_de;
  wire excpt_up_ipsr_ex;
  wire excpt_up_ipsr_ex_reg_0;
  wire excpt_zero_a;
  wire excpt_zero_a_de;
  wire fetch_internal_reg;
  wire fetch_phase;
  wire first32_de;
  wire first32_ex_reg;
  wire first32_ex_reg_0;
  wire first32_ex_reg_1;
  wire first32_ex_reg_2;
  wire first32_ex_reg_3;
  wire first_ex_phase;
  wire first_ex_phase_reg;
  wire [0:0]first_ex_phase_reg_0;
  wire first_pop_pc_ex_i_2_n_0;
  wire force_hf;
  wire force_hf_reg_0;
  wire force_hf_reg_1;
  wire force_ipsr;
  wire fptr_align;
  wire fptr_align_reg_0;
  wire fptr_wdata;
  wire g0_b0_n_0;
  wire halt_hold1_de;
  wire hdf_actv;
  wire held_fault0;
  wire held_fault1;
  wire held_fault1_reg;
  wire \held_instr0[15]_i_3_n_0 ;
  wire hi_pre_fetch_addr_reg;
  wire [0:0]\hold_reg2_reg[0] ;
  wire \hold_reg2_reg[0]_0 ;
  wire \hold_reg2_reg[10] ;
  wire \hold_reg2_reg[11] ;
  wire \hold_reg2_reg[12] ;
  wire \hold_reg2_reg[13] ;
  wire \hold_reg2_reg[14] ;
  wire \hold_reg2_reg[15] ;
  wire \hold_reg2_reg[16] ;
  wire \hold_reg2_reg[17] ;
  wire \hold_reg2_reg[18] ;
  wire \hold_reg2_reg[19] ;
  wire \hold_reg2_reg[1] ;
  wire \hold_reg2_reg[20] ;
  wire \hold_reg2_reg[21] ;
  wire \hold_reg2_reg[22] ;
  wire \hold_reg2_reg[23] ;
  wire \hold_reg2_reg[24] ;
  wire \hold_reg2_reg[25] ;
  wire \hold_reg2_reg[26] ;
  wire \hold_reg2_reg[27] ;
  wire \hold_reg2_reg[28] ;
  wire \hold_reg2_reg[29] ;
  wire \hold_reg2_reg[2] ;
  wire \hold_reg2_reg[30] ;
  wire [0:0]\hold_reg2_reg[31] ;
  wire [31:0]\hold_reg2_reg[31]_0 ;
  wire [31:0]\hold_reg2_reg[31]_1 ;
  wire [30:0]\hold_reg2_reg[31]_2 ;
  wire \hold_reg2_reg[31]_3 ;
  wire \hold_reg2_reg[3] ;
  wire \hold_reg2_reg[4] ;
  wire \hold_reg2_reg[5] ;
  wire \hold_reg2_reg[6] ;
  wire \hold_reg2_reg[7] ;
  wire \hold_reg2_reg[8] ;
  wire \hold_reg2_reg[9] ;
  wire i_active_sp0;
  wire i_active_sp_i_10_n_0;
  wire i_active_sp_i_11_n_0;
  wire i_active_sp_i_1_n_0;
  wire i_active_sp_i_2_n_0;
  wire i_active_sp_i_3_n_0;
  wire i_active_sp_i_4_n_0;
  wire i_active_sp_i_6_n_0;
  wire i_active_sp_i_7_n_0;
  wire i_active_sp_i_8_n_0;
  wire i_active_sp_i_9_n_0;
  wire i_dbg_halt_ack_reg_0;
  wire i_dbg_halt_ack_reg_1;
  wire i_dbg_halt_req_ex;
  wire i_dbg_halt_req_ex_i_3_n_0;
  wire i_dbg_halt_req_ex_i_4_n_0;
  wire i_dbg_halt_req_ex_i_5_n_0;
  wire i_dbg_instr_v_ex_i_2_n_0;
  wire i_dbg_instr_v_ex_reg_0;
  wire [1:0]i_dbg_wdata_sel_de_reg_0;
  wire i_dbg_wdata_sel_de_reg_1;
  wire [0:0]i_mcode_dec;
  wire i_mcode_dec0;
  wire \i_mcode_dec[1]_i_2_n_0 ;
  wire [0:0]\i_mcode_dec_reg[0]_0 ;
  wire [0:0]\i_mcode_dec_reg[1]_0 ;
  wire i_nvic_excpt_svc_valid_reg_0;
  wire \i_pend_state[10]_i_2_n_0 ;
  wire \i_pend_state[10]_i_3_n_0 ;
  wire \i_pend_state[11]_i_2_n_0 ;
  wire \i_pend_state[11]_i_3_n_0 ;
  wire \i_pend_state[12]_i_2_n_0 ;
  wire \i_pend_state[12]_i_3_n_0 ;
  wire \i_pend_state[12]_i_4_n_0 ;
  wire \i_pend_state[13]_i_2_n_0 ;
  wire \i_pend_state[13]_i_3_n_0 ;
  wire \i_pend_state[14]_i_2_n_0 ;
  wire \i_pend_state[14]_i_3_n_0 ;
  wire \i_pend_state[15]_i_2_n_0 ;
  wire \i_pend_state[15]_i_3_n_0 ;
  wire \i_pend_state[16]_i_2_n_0 ;
  wire \i_pend_state[16]_i_3_n_0 ;
  wire \i_pend_state[17]_i_2_n_0 ;
  wire \i_pend_state[17]_i_3_n_0 ;
  wire \i_pend_state[18]_i_2_n_0 ;
  wire \i_pend_state[18]_i_3_n_0 ;
  wire \i_pend_state[19]_i_2_n_0 ;
  wire \i_pend_state[19]_i_3_n_0 ;
  wire \i_pend_state[20]_i_2_n_0 ;
  wire \i_pend_state[20]_i_3_n_0 ;
  wire \i_pend_state[20]_i_4_n_0 ;
  wire \i_pend_state[21]_i_2_n_0 ;
  wire \i_pend_state[21]_i_3_n_0 ;
  wire \i_pend_state[22]_i_2_n_0 ;
  wire \i_pend_state[22]_i_3_n_0 ;
  wire \i_pend_state[23]_i_2_n_0 ;
  wire \i_pend_state[23]_i_3_n_0 ;
  wire \i_pend_state[24]_i_2_n_0 ;
  wire \i_pend_state[24]_i_3_n_0 ;
  wire \i_pend_state[25]_i_2_n_0 ;
  wire \i_pend_state[25]_i_3_n_0 ;
  wire \i_pend_state[26]_i_2_n_0 ;
  wire \i_pend_state[26]_i_3_n_0 ;
  wire \i_pend_state[27]_i_2_n_0 ;
  wire \i_pend_state[27]_i_3_n_0 ;
  wire \i_pend_state[28]_i_2_n_0 ;
  wire \i_pend_state[28]_i_3_n_0 ;
  wire \i_pend_state[28]_i_4_n_0 ;
  wire \i_pend_state[29]_i_2_n_0 ;
  wire \i_pend_state[29]_i_4_n_0 ;
  wire \i_pend_state[29]_i_5_n_0 ;
  wire \i_pend_state[2]_i_2_n_0 ;
  wire \i_pend_state[2]_i_4_n_0 ;
  wire \i_pend_state[30]_i_2_n_0 ;
  wire \i_pend_state[30]_i_4_n_0 ;
  wire \i_pend_state[30]_i_5_n_0 ;
  wire \i_pend_state[31]_i_2_n_0 ;
  wire \i_pend_state[31]_i_4_n_0 ;
  wire \i_pend_state[31]_i_5_n_0 ;
  wire \i_pend_state[32]_i_2_n_0 ;
  wire \i_pend_state[32]_i_4_n_0 ;
  wire \i_pend_state[32]_i_5_n_0 ;
  wire \i_pend_state[33]_i_2_n_0 ;
  wire \i_pend_state[33]_i_4_n_0 ;
  wire \i_pend_state[33]_i_5_n_0 ;
  wire \i_pend_state[34]_i_2_n_0 ;
  wire \i_pend_state[34]_i_4_n_0 ;
  wire \i_pend_state[34]_i_5_n_0 ;
  wire \i_pend_state[35]_i_2_n_0 ;
  wire \i_pend_state[35]_i_3_n_0 ;
  wire \i_pend_state[35]_i_4_n_0 ;
  wire \i_pend_state[36]_i_2_n_0 ;
  wire \i_pend_state[36]_i_4_n_0 ;
  wire \i_pend_state[36]_i_6_n_0 ;
  wire \i_pend_state[36]_i_7_n_0 ;
  wire \i_pend_state[5]_i_3_n_0 ;
  wire \i_pend_state[5]_i_4_n_0 ;
  wire \i_pend_state[6]_i_2_n_0 ;
  wire \i_pend_state[6]_i_3_n_0 ;
  wire \i_pend_state[7]_i_2_n_0 ;
  wire \i_pend_state[7]_i_3_n_0 ;
  wire \i_pend_state[8]_i_2_n_0 ;
  wire \i_pend_state[8]_i_3_n_0 ;
  wire \i_pend_state[9]_i_2_n_0 ;
  wire \i_pend_state[9]_i_3_n_0 ;
  wire \i_pend_state_reg[1] ;
  wire \i_pend_state_reg[1]_0 ;
  wire \i_pend_state_reg[2] ;
  wire \i_pend_state_reg[36] ;
  wire \i_pend_state_reg[36]_0 ;
  wire [31:0]\i_pend_state_reg[36]_1 ;
  wire [33:0]\i_pend_state_reg[36]_2 ;
  wire ifetch_i_4_n_0;
  wire ifetch_reg;
  wire ifetch_reg_0;
  wire ifetch_reg_1;
  wire [3:0]\imm_held[10]_i_2_0 ;
  wire \imm_held[10]_i_3_n_0 ;
  wire \imm_held[10]_i_4_n_0 ;
  wire \instr_de[0]_i_2_n_0 ;
  wire \instr_de[0]_i_3_n_0 ;
  wire \instr_de[0]_i_5_n_0 ;
  wire \instr_de[0]_i_6_n_0 ;
  wire \instr_de[0]_i_7_n_0 ;
  wire \instr_de[10]_i_2_n_0 ;
  wire \instr_de[10]_i_3_n_0 ;
  wire \instr_de[11]_i_2_n_0 ;
  wire \instr_de[11]_i_3_n_0 ;
  wire \instr_de[12]_i_2_n_0 ;
  wire \instr_de[12]_i_3_n_0 ;
  wire \instr_de[13]_i_2_n_0 ;
  wire \instr_de[13]_i_3_n_0 ;
  wire \instr_de[14]_i_2_n_0 ;
  wire \instr_de[14]_i_3_n_0 ;
  wire \instr_de[15]_i_2_n_0 ;
  wire \instr_de[15]_i_3_n_0 ;
  wire \instr_de[1]_i_2_n_0 ;
  wire \instr_de[1]_i_3_n_0 ;
  wire \instr_de[1]_i_4_n_0 ;
  wire \instr_de[1]_i_5_n_0 ;
  wire \instr_de[1]_i_7_n_0 ;
  wire \instr_de[1]_i_8_n_0 ;
  wire \instr_de[2]_i_2_n_0 ;
  wire \instr_de[2]_i_3_n_0 ;
  wire \instr_de[2]_i_4_n_0 ;
  wire \instr_de[2]_i_5_n_0 ;
  wire \instr_de[3]_i_10_n_0 ;
  wire \instr_de[3]_i_2_n_0 ;
  wire \instr_de[3]_i_3_n_0 ;
  wire \instr_de[3]_i_4_n_0 ;
  wire \instr_de[3]_i_5_n_0 ;
  wire \instr_de[3]_i_6_n_0 ;
  wire \instr_de[3]_i_8_n_0 ;
  wire \instr_de[3]_i_9_n_0 ;
  wire \instr_de[4]_i_2_n_0 ;
  wire \instr_de[4]_i_3_n_0 ;
  wire \instr_de[4]_i_4_n_0 ;
  wire \instr_de[4]_i_5_n_0 ;
  wire \instr_de[5]_i_2_n_0 ;
  wire \instr_de[5]_i_3_n_0 ;
  wire \instr_de[5]_i_4_n_0 ;
  wire \instr_de[5]_i_5_n_0 ;
  wire \instr_de[6]_i_2_n_0 ;
  wire \instr_de[6]_i_3_n_0 ;
  wire \instr_de[6]_i_4_n_0 ;
  wire \instr_de[7]_i_2_n_0 ;
  wire \instr_de[7]_i_3_n_0 ;
  wire \instr_de[8]_i_2_n_0 ;
  wire \instr_de[8]_i_3_n_0 ;
  wire \instr_de[9]_i_2_n_0 ;
  wire \instr_de[9]_i_3_n_0 ;
  wire \instr_de_reg[0] ;
  wire \instr_de_reg[10] ;
  wire \instr_de_reg[10]_0 ;
  wire \instr_de_reg[11] ;
  wire \instr_de_reg[12] ;
  wire \instr_de_reg[13] ;
  wire \instr_de_reg[14] ;
  wire [1:0]\instr_de_reg[15] ;
  wire [15:0]\instr_de_reg[15]_0 ;
  wire [15:0]\instr_de_reg[15]_1 ;
  wire [15:0]\instr_de_reg[15]_2 ;
  wire \instr_de_reg[1] ;
  wire [0:0]\instr_de_reg[1]_0 ;
  wire \instr_de_reg[1]_1 ;
  wire \instr_de_reg[3] ;
  wire \instr_de_reg[5] ;
  wire \instr_de_reg[7] ;
  wire [3:0]\instr_de_reg[7]_0 ;
  wire instr_faulted_reg_0;
  wire instr_faulted_reg_1;
  wire instr_faulted_reg_2;
  wire int_actv;
  wire int_fault_ex;
  wire int_fault_ex_i_10_n_0;
  wire int_fault_ex_i_11_n_0;
  wire int_fault_ex_i_12_n_0;
  wire int_fault_ex_i_17_n_0;
  wire int_fault_ex_i_18_n_0;
  wire int_fault_ex_i_4_n_0;
  wire int_fault_ex_i_5_n_0;
  wire int_fault_ex_i_9_n_0;
  wire int_fault_ex_reg_0;
  wire inter_tbit_reg;
  wire inter_tbit_reg_i_1_n_0;
  wire inter_tbit_reg_i_2_n_0;
  wire inter_tbit_reg_reg_0;
  wire invert_b_ex2;
  wire invert_b_ex2_i_2_n_0;
  wire invert_b_ex2_reg;
  wire invert_b_ex2_reg_0;
  wire invert_b_ex2_reg_1;
  wire ireq_ldpc;
  wire last_instr_faulted;
  wire last_uncond_phase_ex_i_2_n_0;
  wire [1:0]last_uncond_phase_ex_i_3_0;
  wire last_uncond_phase_ex_i_3_n_0;
  wire last_uncond_phase_ex_i_6_n_0;
  wire last_uncond_phase_ex_i_7_n_0;
  wire last_uncond_phase_ex_reg;
  wire [1:0]last_uncond_phase_ex_reg_0;
  wire last_uncond_phase_ex_reg_1;
  wire last_uncond_phase_ex_reg_2;
  wire [0:0]last_uncond_phase_ex_reg_3;
  wire last_uncond_phase_ex_reg_4;
  wire last_uncond_phase_ex_reg_5;
  wire last_uncond_phase_ex_reg_6;
  wire [5:0]\latched_excpt_num_reg[5]_0 ;
  wire \latched_excpt_num_reg_n_0_[0] ;
  wire \latched_excpt_num_reg_n_0_[1] ;
  wire \latched_excpt_num_reg_n_0_[2] ;
  wire \latched_excpt_num_reg_n_0_[3] ;
  wire \latched_excpt_num_reg_n_0_[4] ;
  wire \latched_excpt_num_reg_n_0_[5] ;
  wire ld_slow_de;
  wire ldm_base;
  wire ldm_base_load;
  wire ldm_base_loaded;
  wire ldm_pop_ex;
  wire load_xpsr;
  wire load_xpsr_de;
  wire load_xpsr_ex_reg_0;
  wire [33:0]load_xpsr_ex_reg_1;
  wire locked_up_reg_0;
  wire [0:0]locked_up_reg_1;
  wire lockup_br_de;
  wire lockup_br_de_i_1_n_0;
  wire lockup_br_ex;
  wire lsm_last_a_phase_ex;
  wire lsm_last_d_phase_ex;
  wire mask_sp_ex;
  wire mask_sp_ex_reg_0;
  wire \mem_held_addr[3]_i_12_n_0 ;
  wire \mem_held_addr[3]_i_8_0 ;
  wire \mem_held_addr[3]_i_8_1 ;
  wire \mem_held_addr[3]_i_8_n_0 ;
  wire \mem_held_addr_reg[1] ;
  wire \mem_held_addr_reg[3]_i_1_n_1 ;
  wire \mem_held_addr_reg[3]_i_1_n_2 ;
  wire \mem_held_addr_reg[3]_i_1_n_3 ;
  wire micro_code_de;
  wire micro_code_de_reg_0;
  wire [0:0]micro_code_de_reg_1;
  wire micro_code_de_reg_2;
  wire micro_code_fe_i_1_n_0;
  wire micro_code_fe_reg_0;
  wire [15:0]micro_code_fe_reg_1;
  wire mode_i_1_n_0;
  wire mode_i_2_n_0;
  wire mode_i_3_n_0;
  wire mode_reg_0;
  wire msr_de;
  wire msr_ex;
  wire [0:0]msr_ex_reg;
  wire mul_de;
  wire mul_ex_reg;
  wire [11:0]mult_out;
  wire n_flag;
  wire nmi_actv;
  wire nvic_excpt_clr_actv;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken_reg_0;
  wire nvic_lockup;
  wire nvic_primask;
  wire nxt_dbg_bp_hit;
  wire nxt_dbg_halt_ack;
  wire nxt_dbg_restarted;
  wire nxt_dreq_rd_ex;
  wire nxt_dreq_wr_ex;
  wire [4:0]nxt_excpt_state;
  wire nxt_fetch_internal;
  wire nxt_first_pop_pc_ex;
  wire nxt_force_hf;
  wire nxt_ifetch;
  wire nxt_instr_faulted;
  wire nxt_int_fault_ex;
  wire nxt_int_rack;
  wire nxt_invert_b_ex;
  wire nxt_invert_b_ex2;
  wire nxt_irack;
  wire nxt_last_uncond_phase_ex;
  wire nxt_ldm_base;
  wire nxt_locked_up;
  wire nxt_mask_sp_ex;
  wire nxt_nvic_svc_valid;
  wire nxt_pf_fault_de;
  wire nxt_reset_code;
  wire nxt_use_dp_ipsr;
  wire nxt_vcatch;
  wire nxt_w_phase_ex;
  wire nxt_z_flag_mux;
  wire p_0_in18_in;
  wire p_0_in7_in;
  wire p_1_in16_in;
  wire [27:0]p_1_in2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_8_in;
  wire \pc[31]_i_3_n_0 ;
  wire [0:0]pc_mux_ctl_ex;
  wire \pc_reg[2] ;
  wire \pc_reg[30] ;
  wire [31:0]\pc_reg[31] ;
  wire \pc_reg[31]_0 ;
  wire \pc_reg[3] ;
  wire pf_fault_de;
  wire pf_fault_fe;
  wire pop_pc_de;
  wire pop_pc_ex;
  wire pop_pc_ex_reg;
  wire [1:0]\pre_msk_emit_wp_q[0]_i_2 ;
  wire [0:0]\pre_msk_emit_wp_q[0]_i_5_0 ;
  wire \pre_msk_emit_wp_q[0]_i_8_n_0 ;
  wire \pre_msk_emit_wp_q[0]_i_9_n_0 ;
  wire \pre_pc_mux_ctl_ex_reg[1] ;
  wire \pre_pc_mux_ctl_ex_reg[1]_0 ;
  wire pre_update_n_ex_i_4_n_0;
  wire pre_update_n_ex_reg;
  wire pre_update_n_ex_reg_0;
  wire pre_update_n_ex_reg_1;
  wire pre_update_n_ex_reg_2;
  wire primask_i_1_n_0;
  wire primask_i_2_n_0;
  wire primask_i_3_n_0;
  wire push_ex_reg;
  wire push_xpsr_ex;
  wire \r_int_actv_lvl[0]_i_4_n_0 ;
  wire \r_int_actv_lvl[1]_i_4_n_0 ;
  wire \r_int_actv_lvl_reg[0] ;
  wire \r_int_actv_lvl_reg[0]_0 ;
  wire [1:0]\r_int_actv_lvl_reg[1] ;
  wire [1:0]\r_int_actv_lvl_reg[1]_0 ;
  wire \r_int_actv_lvl_reg[1]_1 ;
  wire \r_int_actv_lvl_reg[1]_2 ;
  wire \read_addr[1]_i_3_n_0 ;
  wire \read_addr_reg[0] ;
  wire [1:0]\read_addr_reg[1] ;
  wire \reg_file_a[15][10]_i_2_n_0 ;
  wire \reg_file_a[15][11]_i_2_n_0 ;
  wire \reg_file_a[15][12]_i_2_n_0 ;
  wire \reg_file_a[15][13]_i_2_n_0 ;
  wire \reg_file_a[15][14]_i_2_n_0 ;
  wire \reg_file_a[15][15]_i_2_n_0 ;
  wire \reg_file_a[15][16]_i_2_n_0 ;
  wire \reg_file_a[15][17]_i_2_n_0 ;
  wire \reg_file_a[15][18]_i_2_n_0 ;
  wire \reg_file_a[15][19]_i_2_n_0 ;
  wire \reg_file_a[15][20]_i_2_n_0 ;
  wire \reg_file_a[15][21]_i_2_n_0 ;
  wire \reg_file_a[15][22]_i_2_n_0 ;
  wire \reg_file_a[15][23]_i_2_n_0 ;
  wire \reg_file_a[15][24]_i_2_n_0 ;
  wire \reg_file_a[15][25]_i_2_n_0 ;
  wire \reg_file_a[15][26]_i_2_n_0 ;
  wire \reg_file_a[15][26]_i_5_n_0 ;
  wire \reg_file_a[15][27]_i_2_n_0 ;
  wire \reg_file_a[15][27]_i_6_n_0 ;
  wire \reg_file_a[15][8]_i_2_n_0 ;
  wire \reg_file_a[15][9]_i_2_n_0 ;
  wire \reg_file_a_reg[0][0] ;
  wire [2:0]\reg_file_a_reg[0][0]_0 ;
  wire \reg_file_a_reg[0][10] ;
  wire \reg_file_a_reg[0][10]_0 ;
  wire \reg_file_a_reg[0][10]_1 ;
  wire \reg_file_a_reg[0][11] ;
  wire \reg_file_a_reg[0][11]_0 ;
  wire \reg_file_a_reg[0][11]_1 ;
  wire \reg_file_a_reg[0][12] ;
  wire \reg_file_a_reg[0][12]_0 ;
  wire \reg_file_a_reg[0][12]_1 ;
  wire \reg_file_a_reg[0][13] ;
  wire \reg_file_a_reg[0][13]_0 ;
  wire \reg_file_a_reg[0][13]_1 ;
  wire \reg_file_a_reg[0][14] ;
  wire \reg_file_a_reg[0][14]_0 ;
  wire \reg_file_a_reg[0][14]_1 ;
  wire [15:0]\reg_file_a_reg[0][15] ;
  wire \reg_file_a_reg[0][15]_0 ;
  wire \reg_file_a_reg[0][15]_1 ;
  wire \reg_file_a_reg[0][15]_2 ;
  wire \reg_file_a_reg[0][16] ;
  wire \reg_file_a_reg[0][16]_0 ;
  wire \reg_file_a_reg[0][16]_1 ;
  wire \reg_file_a_reg[0][17] ;
  wire \reg_file_a_reg[0][17]_0 ;
  wire \reg_file_a_reg[0][17]_1 ;
  wire \reg_file_a_reg[0][18] ;
  wire \reg_file_a_reg[0][18]_0 ;
  wire \reg_file_a_reg[0][18]_1 ;
  wire \reg_file_a_reg[0][19] ;
  wire \reg_file_a_reg[0][19]_0 ;
  wire \reg_file_a_reg[0][19]_1 ;
  wire \reg_file_a_reg[0][20] ;
  wire \reg_file_a_reg[0][20]_0 ;
  wire \reg_file_a_reg[0][20]_1 ;
  wire \reg_file_a_reg[0][21] ;
  wire \reg_file_a_reg[0][21]_0 ;
  wire \reg_file_a_reg[0][21]_1 ;
  wire \reg_file_a_reg[0][22] ;
  wire \reg_file_a_reg[0][22]_0 ;
  wire \reg_file_a_reg[0][22]_1 ;
  wire \reg_file_a_reg[0][23] ;
  wire \reg_file_a_reg[0][23]_0 ;
  wire \reg_file_a_reg[0][23]_1 ;
  wire [1:0]\reg_file_a_reg[0][24] ;
  wire \reg_file_a_reg[0][24]_0 ;
  wire \reg_file_a_reg[0][24]_1 ;
  wire \reg_file_a_reg[0][24]_2 ;
  wire \reg_file_a_reg[0][25] ;
  wire \reg_file_a_reg[0][25]_0 ;
  wire \reg_file_a_reg[0][25]_1 ;
  wire \reg_file_a_reg[0][26] ;
  wire \reg_file_a_reg[0][26]_0 ;
  wire \reg_file_a_reg[0][26]_1 ;
  wire [3:0]\reg_file_a_reg[0][27] ;
  wire [27:0]\reg_file_a_reg[0][27]_0 ;
  wire \reg_file_a_reg[0][27]_1 ;
  wire \reg_file_a_reg[0][27]_2 ;
  wire \reg_file_a_reg[0][27]_3 ;
  wire \reg_file_a_reg[0][8] ;
  wire \reg_file_a_reg[0][8]_0 ;
  wire \reg_file_a_reg[0][8]_1 ;
  wire \reg_file_a_reg[0][9] ;
  wire \reg_file_a_reg[0][9]_0 ;
  wire \reg_file_a_reg[0][9]_1 ;
  wire [0:0]\reg_sel_reg[3] ;
  wire \reg_sel_reg[3]_0 ;
  wire reset_code;
  wire reset_code_reg_0;
  wire \rf0_mux_ctl_ex[0]_i_3_n_0 ;
  wire \rf0_mux_ctl_ex_reg[0] ;
  wire \rf0_mux_ctl_ex_reg[0]_0 ;
  wire [27:0]rf_wdata;
  wire [1:0]rptr_a_ex;
  wire \rptr_a_ex2[1]_i_2_n_0 ;
  wire \rptr_a_ex2[1]_i_4_n_0 ;
  wire \rptr_a_ex2[1]_i_5_n_0 ;
  wire \rptr_a_ex2[3]_i_2_n_0 ;
  wire \rptr_a_ex2_reg[1] ;
  wire \rptr_a_ex2_reg[3] ;
  wire [1:0]\rptr_a_ex_reg[3] ;
  wire \rptr_b_ex2[1]_i_2_n_0 ;
  wire \rptr_b_ex2[1]_i_3_n_0 ;
  wire \rptr_b_ex2[1]_i_6_n_0 ;
  wire \rptr_b_ex2_reg[1] ;
  wire [0:0]\rptr_b_ex_reg[1] ;
  wire \rptr_b_ex_reg[1]_0 ;
  wire \rptr_b_ex_reg[1]_1 ;
  wire \rptr_b_ex_reg[1]_2 ;
  wire rst_fptr_align;
  wire rst_fptr_align_ex;
  wire sbit_de;
  wire sbit_ex_reg;
  wire second32_ex;
  wire second32_ex_reg;
  wire second_ex_phase;
  wire [4:0]seq_fetch_addr;
  wire shift_de;
  wire stm_push_de;
  wire stm_push_ex;
  wire store_de;
  wire store_ex_reg;
  wire [1:0]svc_lvl_0;
  wire tbit_de;
  wire tbit_ex;
  wire tbit_ex_reg;
  wire three_phase_ex;
  wire two_phase_ex;
  wire [2:2]\u_dp/au_in_a ;
  wire update_c;
  wire update_ipsr;
  wire update_ipsr0;
  wire update_n;
  wire update_tbit;
  wire update_v;
  wire use_control_ex;
  wire use_dp_ipsr;
  wire use_dp_ipsr_i_2_n_0;
  wire use_dp_tbit;
  wire use_dp_tbit_i_1_n_0;
  wire use_dp_tbit_reg_0;
  wire use_dp_tbit_reg_1;
  wire use_primask_ex;
  wire v_flag;
  wire w_phase_ex;
  wire w_phase_ex_reg;
  wire w_phase_ex_reg_0;
  wire w_phase_ex_reg_1;
  wire w_phase_ex_reg_2;
  wire w_phase_ex_reg_3;
  wire \wdata[0]_i_2_n_0 ;
  wire \wdata[0]_i_3_n_0 ;
  wire \wdata[10]_i_2_n_0 ;
  wire \wdata[11]_i_2_n_0 ;
  wire \wdata[12]_i_2_n_0 ;
  wire \wdata[13]_i_2_n_0 ;
  wire \wdata[14]_i_2_n_0 ;
  wire \wdata[15]_i_2_n_0 ;
  wire \wdata[16]_i_2_n_0 ;
  wire \wdata[17]_i_2_n_0 ;
  wire \wdata[18]_i_2_n_0 ;
  wire \wdata[19]_i_2_n_0 ;
  wire [1:0]\wdata[1]_i_2_0 ;
  wire \wdata[1]_i_2_n_0 ;
  wire \wdata[20]_i_2_n_0 ;
  wire \wdata[21]_i_2_n_0 ;
  wire \wdata[22]_i_2_n_0 ;
  wire \wdata[23]_i_2_n_0 ;
  wire \wdata[24]_i_3_0 ;
  wire \wdata[24]_i_3_n_0 ;
  wire \wdata[25]_i_3_n_0 ;
  wire \wdata[2]_i_2_n_0 ;
  wire \wdata[3]_i_2_n_0 ;
  wire \wdata[4]_i_2_n_0 ;
  wire \wdata[5]_i_2_n_0 ;
  wire \wdata[8]_i_2_n_0 ;
  wire \wdata[9]_i_2_n_0 ;
  wire \wdata_mux_ctl_ex[0]_i_3_n_0 ;
  wire \wdata_mux_ctl_ex_reg[0] ;
  wire \wdata_mux_ctl_ex_reg[1] ;
  wire \wdata_mux_ctl_ex_reg[1]_0 ;
  wire \wdata_reg[23] ;
  wire \wdata_reg[23]_0 ;
  wire \wdata_reg[24] ;
  wire [1:0]\wdata_reg[24]_0 ;
  wire \wdata_reg[25] ;
  wire \wdata_reg[26] ;
  wire [27:0]\wdata_reg[27] ;
  wire [27:0]\wdata_reg[27]_0 ;
  wire \wdata_reg[27]_1 ;
  wire \wdata_reg[5] ;
  wire \wdata_reg[5]_0 ;
  wire \wptr_decoded[1]_i_7_n_0 ;
  wire \wptr_decoded[3]_i_2 ;
  wire \wptr_decoded_reg[1] ;
  wire \wptr_decoded_reg[1]_0 ;
  wire \wptr_decoded_reg[1]_1 ;
  wire [0:0]\wptr_ex_reg[0] ;
  wire [0:0]\wptr_ex_reg[1] ;
  wire [0:0]\wptr_ex_reg[1]_0 ;
  wire [0:0]\wptr_ex_reg[1]_1 ;
  wire [0:0]\wptr_ex_reg[1]_2 ;
  wire [0:0]\wptr_ex_reg[1]_3 ;
  wire [0:0]\wptr_ex_reg[1]_4 ;
  wire [0:0]\wptr_ex_reg[1]_5 ;
  wire [0:0]\wptr_ex_reg[1]_6 ;
  wire [0:0]\wptr_ex_reg[1]_7 ;
  wire [0:0]\wptr_ex_reg[2] ;
  wire [0:0]\wptr_ex_reg[2]_0 ;
  wire [0:0]\wptr_ex_reg[2]_1 ;
  wire [0:0]\wptr_ex_reg[3] ;
  wire [0:0]\wptr_ex_reg[3]_0 ;
  wire [0:0]\wptr_ex_reg[3]_1 ;
  wire [0:0]\write_addr_reg[0] ;
  wire [0:0]\write_addr_reg[0]_0 ;
  wire \write_addr_reg[1] ;
  wire [1:0]\write_addr_reg[1]_0 ;
  wire write_sp;
  wire [25:1]xpsr_ex;
  wire z_flag;
  wire z_flag_mux_i_13_n_0;
  wire z_flag_mux_i_6_0;
  wire z_flag_mux_i_6_n_0;
  wire z_flag_mux_reg;
  wire z_flag_mux_reg_0;
  wire z_flag_mux_reg_1;
  wire z_flag_mux_reg_2;
  wire z_flag_mux_reg_3;
  wire z_flag_mux_reg_4;
  wire z_flag_mux_reg_5;

  LUT6 #(
    .INIT(64'hB800B800B8000000)) 
    \HADDR[0]_i_1 
       (.I0(O[0]),
        .I1(branch_ex_reg_0),
        .I2(inter_tbit_reg_i_2_n_0),
        .I3(\HADDR_reg[0] ),
        .I4(dreq_rd_ex),
        .I5(\HADDR_reg[1] ),
        .O(branch_ex_reg[0]));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    \HADDR[1]_i_1 
       (.I0(\HADDR[1]_i_2_n_0 ),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(dreq_rd_ex),
        .I4(\HADDR_reg[1] ),
        .O(branch_ex_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \HADDR[1]_i_2 
       (.I0(hi_pre_fetch_addr_reg),
        .I1(O[1]),
        .I2(branch_ex_reg_0),
        .O(\HADDR[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[24]_i_1 
       (.I0(\reg_file_a_reg[0][27] [0]),
        .I1(branch_ex_reg_0),
        .I2(\HADDR_reg[24] ),
        .O(branch_ex_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[25]_i_1 
       (.I0(\reg_file_a_reg[0][27] [1]),
        .I1(branch_ex_reg_0),
        .I2(\HADDR_reg[25] ),
        .O(branch_ex_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[26]_i_1 
       (.I0(\reg_file_a_reg[0][27] [2]),
        .I1(branch_ex_reg_0),
        .I2(\HADDR_reg[26] ),
        .O(branch_ex_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[27]_i_1 
       (.I0(\reg_file_a_reg[0][27] [3]),
        .I1(branch_ex_reg_0),
        .I2(\HADDR_reg[27] ),
        .O(branch_ex_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[28]_i_1 
       (.I0(\biu_addr_31_29_reg_reg[31] [20]),
        .I1(branch_ex_reg_0),
        .I2(\HADDR_reg[28] ),
        .O(branch_ex_reg[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[2]_i_1 
       (.I0(O[2]),
        .I1(branch_ex_reg_0),
        .I2(\pc_reg[2] ),
        .O(branch_ex_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[30]_i_1 
       (.I0(\biu_addr_31_29_reg_reg[31] [22]),
        .I1(branch_ex_reg_0),
        .I2(\pc_reg[30] ),
        .O(branch_ex_reg[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[3]_i_1 
       (.I0(O[3]),
        .I1(branch_ex_reg_0),
        .I2(\pc_reg[3] ),
        .O(branch_ex_reg[3]));
  LUT6 #(
    .INIT(64'h00000000000000D0)) 
    any_dsb_ex_i_2
       (.I0(reset_code),
        .I1(excpt_state[2]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(excpt_state[3]),
        .I5(excpt_state[4]),
        .O(reset_code_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    au_b_use_pc_ex_i_4
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\instr_de_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h40)) 
    bcc_first_ex_i_1
       (.I0(w_phase_ex_reg),
        .I1(\excpt_state_reg[0]_0 ),
        .I2(bcc_first_ex_reg_0),
        .O(last_uncond_phase_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_addr_31_29_reg[31]_i_1 
       (.I0(\biu_addr_31_29_reg_reg[31] [23]),
        .I1(branch_ex_reg_0),
        .I2(\pc_reg[31]_0 ),
        .O(branch_ex_reg[10]));
  LUT6 #(
    .INIT(64'h444444444F4F444F)) 
    biu_commit_reg_i_1
       (.I0(biu_commit_reg_reg),
        .I1(biu_commit_reg_reg_0),
        .I2(biu_commit_reg_reg_1),
        .I3(biu_commit_reg_reg_2),
        .I4(biu_commit_reg_reg_3),
        .I5(biu_commit_reg_i_5_n_0),
        .O(biu_commit));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    biu_commit_reg_i_10
       (.I0(micro_code_de),
        .I1(br_first_ex),
        .I2(fetch_internal_reg),
        .I3(fetch_phase),
        .O(biu_commit_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'hDFD55555)) 
    biu_commit_reg_i_5
       (.I0(branch_ex_reg_0),
        .I1(\biu_addr_31_29_reg_reg[31] [23]),
        .I2(\biu_addr_31_29_reg_reg[31] [21]),
        .I3(\biu_addr_31_29_reg_reg[31] [22]),
        .I4(biu_commit_reg_i_10_n_0),
        .O(biu_commit_reg_i_5_n_0));
  FDCE biu_rd_reg_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT_0),
        .D(dreq_rd_ex),
        .Q(biu_rd_reg));
  FDCE \biu_size_reg_reg[0] 
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(RESET_INTERCONNECT_0),
        .D(\biu_size_reg_reg[1]_0 [0]),
        .Q(biu_size_reg[0]));
  FDPE \biu_size_reg_reg[1] 
       (.C(HCLK),
        .CE(biu_rdy),
        .D(\biu_size_reg_reg[1]_0 [1]),
        .PRE(RESET_INTERCONNECT_0),
        .Q(biu_size_reg[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFEAAAA)) 
    br_first_ex_i_1
       (.I0(nxt_first_pop_pc_ex),
        .I1(bcc_first_ex_reg_0),
        .I2(branch_ex_i_2_n_0),
        .I3(int_fault_ex_reg_0),
        .I4(\excpt_state_reg[0]_1 ),
        .I5(w_phase_ex_reg),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h8088808080808080)) 
    br_lr_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(Q[14]),
        .I2(second32_ex_reg),
        .I3(\pre_pc_mux_ctl_ex_reg[1]_0 ),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(br_lr_de));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    branch_ex_i_1
       (.I0(branch_ex_i_2_n_0),
        .I1(\excpt_state_reg[0]_0 ),
        .I2(lockup_br_de),
        .O(branch_ex0));
  LUT2 #(
    .INIT(4'hE)) 
    branch_ex_i_2
       (.I0(lockup_br_de),
        .I1(last_uncond_phase_ex_reg_4),
        .O(branch_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    c_halt_i_10
       (.I0(i_dbg_wdata_sel_de_reg_1),
        .I1(excpt_state[4]),
        .I2(excpt_state[3]),
        .I3(excpt_state[2]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .I5(\excpt_state_reg[1]_0 [1]),
        .O(c_halt_i_10_n_0));
  LUT6 #(
    .INIT(64'hCC40404000000000)) 
    c_halt_i_6
       (.I0(c_halt_i_9_n_0),
        .I1(c_halt_i_10_n_0),
        .I2(dbg_exception_ctrl[1]),
        .I3(reset_code),
        .I4(dbg_exception_ctrl[0]),
        .I5(dbg_debugen),
        .O(nxt_vcatch));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    c_halt_i_9
       (.I0(\latched_excpt_num_reg_n_0_[1] ),
        .I1(\latched_excpt_num_reg_n_0_[2] ),
        .I2(\latched_excpt_num_reg_n_0_[3] ),
        .I3(\latched_excpt_num_reg_n_0_[4] ),
        .I4(\latched_excpt_num_reg_n_0_[5] ),
        .I5(\latched_excpt_num_reg_n_0_[0] ),
        .O(c_halt_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    cps_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(cps_ex_reg),
        .O(cps_de));
  LUT3 #(
    .INIT(8'h08)) 
    dbg_bp_hit_i_1
       (.I0(dbg_bp_match_de_reg_0),
        .I1(adv_de_to_ex),
        .I2(dbg_bp_hit_i_3_n_0),
        .O(nxt_dbg_bp_hit));
  LUT6 #(
    .INIT(64'h00000000FF020000)) 
    dbg_bp_hit_i_2
       (.I0(micro_code_de_reg_0),
        .I1(dbg_bp_hit_i_4_n_0),
        .I2(dbg_bp_hit_i_5_n_0),
        .I3(dbg_bp_match_de),
        .I4(dbg_debugen),
        .I5(c_halt),
        .O(dbg_bp_match_de_reg_0));
  LUT6 #(
    .INIT(64'hFF55FF55FF55FF54)) 
    dbg_bp_hit_i_3
       (.I0(dbg_bp_hit_i_6_n_0),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(dbg_bp_hit_i_7_n_0),
        .I3(micro_code_de),
        .I4(nvic_excpt_pend),
        .I5(nvic_lockup),
        .O(dbg_bp_hit_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    dbg_bp_hit_i_4
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(dbg_bp_hit_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    dbg_bp_hit_i_5
       (.I0(micro_code_de),
        .I1(locked_up_reg_0),
        .I2(Q[14]),
        .I3(Q[11]),
        .I4(second32_ex_reg),
        .O(dbg_bp_hit_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    dbg_bp_hit_i_6
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .I3(excpt_state[2]),
        .O(dbg_bp_hit_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dbg_bp_hit_i_7
       (.I0(\i_mcode_dec_reg[0]_0 ),
        .I1(i_dbg_halt_req_ex),
        .O(dbg_bp_hit_i_7_n_0));
  FDCE dbg_bp_hit_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_dbg_bp_hit),
        .Q(dbg_bp_hit));
  LUT3 #(
    .INIT(8'hA8)) 
    dbg_bp_match_de_i_1
       (.I0(biu_rdy),
        .I1(\wdata_mux_ctl_ex_reg[1] ),
        .I2(branching_ex),
        .O(E));
  FDPE dbg_bp_match_de_reg
       (.C(HCLK),
        .CE(E),
        .D(dbg_bp_match),
        .PRE(i_nvic_excpt_svc_valid_reg_0),
        .Q(dbg_bp_match_de));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    dbg_reg_req_i_3
       (.I0(excpt_state[4]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(excpt_state[3]),
        .I3(excpt_state[2]),
        .I4(i_dbg_halt_ack_reg_0),
        .I5(\excpt_state_reg[1]_0 [0]),
        .O(dbg_reg_rdy));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \dbg_reg_wdata[0]_i_1 
       (.I0(\dbg_reg_wdata[0]_i_2_n_0 ),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [0]),
        .O(\HWDATAM_reg[27] [0]));
  LUT6 #(
    .INIT(64'hA030A03FAF30AF3F)) 
    \dbg_reg_wdata[0]_i_2 
       (.I0(\dbg_reg_wdata[0]_i_3_n_0 ),
        .I1(\reg_file_a_reg[0][15] [0]),
        .I2(\reg_file_a_reg[0][24] [1]),
        .I3(\reg_file_a_reg[0][24] [0]),
        .I4(O[0]),
        .I5(\dp_ipsr_7to2_reg[7]_2 [0]),
        .O(\dbg_reg_wdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \dbg_reg_wdata[0]_i_3 
       (.I0(z_flag_mux_i_6_0),
        .I1(\wdata[0]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [0]),
        .I5(\dbg_reg_wdata[0]_i_2_0 ),
        .O(\dbg_reg_wdata[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[10]_i_1 
       (.I0(rf_wdata[10]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [10]),
        .O(\HWDATAM_reg[27] [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[11]_i_1 
       (.I0(rf_wdata[11]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [11]),
        .O(\HWDATAM_reg[27] [11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[12]_i_1 
       (.I0(rf_wdata[12]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [12]),
        .O(\HWDATAM_reg[27] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[13]_i_1 
       (.I0(rf_wdata[13]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [13]),
        .O(\HWDATAM_reg[27] [13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[14]_i_1 
       (.I0(rf_wdata[14]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [14]),
        .O(\HWDATAM_reg[27] [14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[15]_i_1 
       (.I0(rf_wdata[15]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [15]),
        .O(\HWDATAM_reg[27] [15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[16]_i_1 
       (.I0(rf_wdata[16]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [16]),
        .O(\HWDATAM_reg[27] [16]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[17]_i_1 
       (.I0(rf_wdata[17]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [17]),
        .O(\HWDATAM_reg[27] [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[18]_i_1 
       (.I0(rf_wdata[18]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [18]),
        .O(\HWDATAM_reg[27] [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[19]_i_1 
       (.I0(rf_wdata[19]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [19]),
        .O(\HWDATAM_reg[27] [19]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[1]_i_1 
       (.I0(dbg_reg_rdata[1]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [1]),
        .O(\HWDATAM_reg[27] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[20]_i_1 
       (.I0(rf_wdata[20]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [20]),
        .O(\HWDATAM_reg[27] [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[21]_i_1 
       (.I0(rf_wdata[21]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [21]),
        .O(\HWDATAM_reg[27] [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[22]_i_1 
       (.I0(rf_wdata[22]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [22]),
        .O(\HWDATAM_reg[27] [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[23]_i_1 
       (.I0(rf_wdata[23]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [23]),
        .O(\HWDATAM_reg[27] [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[24]_i_1 
       (.I0(rf_wdata[24]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [24]),
        .O(\HWDATAM_reg[27] [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[25]_i_1 
       (.I0(rf_wdata[25]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [25]),
        .O(\HWDATAM_reg[27] [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[26]_i_1 
       (.I0(rf_wdata[26]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [26]),
        .O(\HWDATAM_reg[27] [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[27]_i_1 
       (.I0(rf_wdata[27]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [27]),
        .O(\HWDATAM_reg[27] [27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[2]_i_1 
       (.I0(rf_wdata[2]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [2]),
        .O(\HWDATAM_reg[27] [2]));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \dbg_reg_wdata[31]_i_1 
       (.I0(dbg_reg_write),
        .I1(first_ex_phase),
        .I2(i_dbg_halt_ack_reg_0),
        .I3(\dbg_reg_wdata[31]_i_3_n_0 ),
        .I4(dbg_reg_rdy),
        .I5(\dbg_reg_wdata_reg[0] ),
        .O(dbg_reg_write_reg));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dbg_reg_wdata[31]_i_3 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[3]),
        .I2(excpt_state[4]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .O(\dbg_reg_wdata[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[3]_i_1 
       (.I0(rf_wdata[3]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [3]),
        .O(\HWDATAM_reg[27] [3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[4]_i_1 
       (.I0(rf_wdata[4]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [4]),
        .O(\HWDATAM_reg[27] [4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[5]_i_1 
       (.I0(rf_wdata[5]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [5]),
        .O(\HWDATAM_reg[27] [5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[6]_i_1 
       (.I0(rf_wdata[6]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [6]),
        .O(\HWDATAM_reg[27] [6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[7]_i_1 
       (.I0(rf_wdata[7]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [7]),
        .O(\HWDATAM_reg[27] [7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[8]_i_1 
       (.I0(rf_wdata[8]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [8]),
        .O(\HWDATAM_reg[27] [8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbg_reg_wdata[9]_i_1 
       (.I0(rf_wdata[9]),
        .I1(\dbg_reg_wdata_reg[0] ),
        .I2(\dbg_reg_wdata_reg[27] [9]),
        .O(\HWDATAM_reg[27] [9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    dbg_restarted_i_1
       (.I0(i_dbg_halt_ack_reg_0),
        .I1(DBGRESTARTED),
        .I2(DBGRESTART),
        .O(nxt_dbg_restarted));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dp_ipsr_1to0[0]_i_1 
       (.I0(\dbg_reg_wdata[0]_i_2_n_0 ),
        .O(dbg_reg_rdata[0]));
  LUT5 #(
    .INIT(32'hFFEEFEEE)) 
    \dp_ipsr_1to0[1]_i_1 
       (.I0(use_dp_tbit_reg_0),
        .I1(nvic_excpt_clr_actv),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(excpt_up_ipsr_ex),
        .O(update_ipsr));
  LUT6 #(
    .INIT(64'h00F0CCAAFFF0CCAA)) 
    \dp_ipsr_1to0[1]_i_2 
       (.I0(O[1]),
        .I1(\reg_file_a_reg[0][15] [1]),
        .I2(\dp_ipsr_7to2_reg[7]_2 [1]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][24] [0]),
        .I5(\dp_ipsr_1to0[1]_i_4_n_0 ),
        .O(dbg_reg_rdata[1]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \dp_ipsr_1to0[1]_i_4 
       (.I0(\dp_ipsr_1to0_reg[1]_0 ),
        .I1(\dp_ipsr_1to0_reg[1]_1 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\wdata[1]_i_2_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [1]),
        .O(\dp_ipsr_1to0[1]_i_4_n_0 ));
  FDPE \dp_ipsr_1to0_reg[0] 
       (.C(HCLK),
        .CE(update_ipsr),
        .D(dbg_reg_rdata[0]),
        .PRE(RESET_INTERCONNECT),
        .Q(dp_ipsr_1to0[0]));
  FDPE \dp_ipsr_1to0_reg[1] 
       (.C(HCLK),
        .CE(update_ipsr),
        .D(dbg_reg_rdata[1]),
        .PRE(RESET_INTERCONNECT),
        .Q(dp_ipsr_1to0[1]));
  LUT5 #(
    .INIT(32'hDDCCFCCC)) 
    \dp_ipsr_7to2[2]_i_1 
       (.I0(\dp_ipsr_7to2[2]_i_2_n_0 ),
        .I1(\dp_ipsr_7to2[2]_i_3_n_0 ),
        .I2(\dp_ipsr_7to2_reg[7]_2 [2]),
        .I3(\reg_file_a_reg[0][24] [0]),
        .I4(\reg_file_a_reg[0][24] [1]),
        .O(rf_wdata[2]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \dp_ipsr_7to2[2]_i_2 
       (.I0(\dp_ipsr_7to2[2]_i_4_n_0 ),
        .I1(\dp_ipsr_7to2_reg[2]_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\wdata[2]_i_2_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [2]),
        .O(\dp_ipsr_7to2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00F8000000F8)) 
    \dp_ipsr_7to2[2]_i_3 
       (.I0(rst_fptr_align_ex),
        .I1(fptr_align),
        .I2(O[2]),
        .I3(\reg_file_a_reg[0][24] [0]),
        .I4(\reg_file_a_reg[0][24] [1]),
        .I5(\reg_file_a_reg[0][15] [2]),
        .O(\dp_ipsr_7to2[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB9B2)) 
    \dp_ipsr_7to2[2]_i_4 
       (.I0(au_in_b[1]),
        .I1(\mem_held_addr[3]_i_12_n_0 ),
        .I2(\dp_ipsr_7to2[2]_i_2_0 [0]),
        .I3(\dp_ipsr_7to2[2]_i_2_0 [1]),
        .O(\dp_ipsr_7to2[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \dp_ipsr_7to2[3]_i_1 
       (.I0(\dp_ipsr_7to2[3]_i_2_n_0 ),
        .I1(O[3]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [3]),
        .I5(\dp_ipsr_7to2_reg[7]_2 [3]),
        .O(rf_wdata[3]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \dp_ipsr_7to2[3]_i_2 
       (.I0(\dp_ipsr_7to2_reg[3]_0 ),
        .I1(\wdata[3]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [3]),
        .I5(\dp_ipsr_7to2_reg[3]_1 ),
        .O(\dp_ipsr_7to2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \dp_ipsr_7to2[4]_i_1 
       (.I0(\dp_ipsr_7to2[4]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [0]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [4]),
        .I5(\dp_ipsr_7to2_reg[7]_2 [4]),
        .O(rf_wdata[4]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \dp_ipsr_7to2[4]_i_2 
       (.I0(\dp_ipsr_7to2_reg[4]_3 ),
        .I1(\dp_ipsr_7to2_reg[4]_4 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [4]),
        .I5(\wdata[4]_i_2_n_0 ),
        .O(\dp_ipsr_7to2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \dp_ipsr_7to2[5]_i_1 
       (.I0(\dp_ipsr_7to2[5]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [1]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [5]),
        .I5(\dp_ipsr_7to2_reg[7]_2 [5]),
        .O(rf_wdata[5]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \dp_ipsr_7to2[5]_i_2 
       (.I0(\dp_ipsr_7to2_reg[5]_1 ),
        .I1(\dp_ipsr_7to2_reg[5]_2 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [5]),
        .I5(\wdata[5]_i_2_n_0 ),
        .O(\dp_ipsr_7to2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \dp_ipsr_7to2[6]_i_1 
       (.I0(\dp_ipsr_7to2[6]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [2]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [6]),
        .I5(\dp_ipsr_7to2_reg[7]_2 [6]),
        .O(rf_wdata[6]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \dp_ipsr_7to2[6]_i_2 
       (.I0(z_flag_mux_reg_5),
        .I1(\dp_ipsr_7to2_reg[6]_3 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\dp_ipsr_7to2[6]_i_5_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [6]),
        .O(\dp_ipsr_7to2[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \dp_ipsr_7to2[6]_i_5 
       (.I0(\wdata_reg[27]_0 [6]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [6]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\dp_ipsr_7to2[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \dp_ipsr_7to2[7]_i_1 
       (.I0(\dp_ipsr_7to2[7]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [3]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [7]),
        .I5(\dp_ipsr_7to2_reg[7]_2 [7]),
        .O(rf_wdata[7]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \dp_ipsr_7to2[7]_i_2 
       (.I0(z_flag_mux_reg_4),
        .I1(\dp_ipsr_7to2[7]_i_4_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [7]),
        .I5(\dp_ipsr_7to2_reg[7]_3 ),
        .O(\dp_ipsr_7to2[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \dp_ipsr_7to2[7]_i_4 
       (.I0(\wdata_reg[27]_0 [7]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [7]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\dp_ipsr_7to2[7]_i_4_n_0 ));
  FDCE \dp_ipsr_7to2_reg[2] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(RESET_INTERCONNECT),
        .D(rf_wdata[2]),
        .Q(dp_ipsr_7to2[2]));
  FDCE \dp_ipsr_7to2_reg[3] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(RESET_INTERCONNECT),
        .D(rf_wdata[3]),
        .Q(dp_ipsr_7to2[3]));
  FDCE \dp_ipsr_7to2_reg[4] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(RESET_INTERCONNECT),
        .D(rf_wdata[4]),
        .Q(dp_ipsr_7to2[4]));
  FDCE \dp_ipsr_7to2_reg[5] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(RESET_INTERCONNECT),
        .D(rf_wdata[5]),
        .Q(dp_ipsr_7to2[5]));
  FDCE \dp_ipsr_7to2_reg[6] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(RESET_INTERCONNECT),
        .D(rf_wdata[6]),
        .Q(dp_ipsr_7to2[6]));
  FDCE \dp_ipsr_7to2_reg[7] 
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(RESET_INTERCONNECT),
        .D(rf_wdata[7]),
        .Q(dp_ipsr_7to2[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    dp_tbit_reg_i_1
       (.I0(rf_wdata[24]),
        .I1(update_tbit),
        .I2(dp_tbit_reg),
        .O(dp_tbit_reg_i_1_n_0));
  FDCE dp_tbit_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(dp_tbit_reg_i_1_n_0),
        .Q(dp_tbit_reg));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    dreq_rd_ex_i_1
       (.I0(dreq_rd_ex_reg),
        .I1(w_phase_ex_reg),
        .I2(dreq_rd_ex_reg_0),
        .I3(dreq_rd_ex_reg_1),
        .I4(\excpt_state_reg[0]_0 ),
        .O(nxt_dreq_rd_ex));
  LUT6 #(
    .INIT(64'h00FF0000D0D0D0D0)) 
    dreq_wr_ex_i_1
       (.I0(dreq_wr_ex_reg),
        .I1(store_ex_reg),
        .I2(\excpt_state_reg[0]_0 ),
        .I3(lsm_last_a_phase_ex),
        .I4(stm_push_ex),
        .I5(w_phase_ex_reg),
        .O(nxt_dreq_wr_ex));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \en_itcm_core[1]_i_3 
       (.I0(\excpt_state_reg[0]_1 ),
        .I1(int_fault_ex_reg_0),
        .O(\excpt_state_reg[0]_0 ));
  FDPE \exc_ret_reg[2] 
       (.C(HCLK),
        .CE(i_mcode_dec0),
        .D(\hold_reg2_reg[31]_1 [2]),
        .PRE(RESET_INTERCONNECT_0),
        .Q(\exc_ret_reg_n_0_[2] ));
  FDPE \exc_ret_reg[3] 
       (.C(HCLK),
        .CE(i_mcode_dec0),
        .D(\hold_reg2_reg[31]_1 [3]),
        .PRE(RESET_INTERCONNECT_0),
        .Q(p_0_in7_in));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    excpt_inv_imm_de_i_1
       (.I0(excpt_state[3]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(excpt_state[4]),
        .I3(excpt_state[2]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .O(excpt_inv_imm));
  FDCE excpt_inv_imm_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(excpt_inv_imm),
        .Q(excpt_inv_imm_de));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hE0000041)) 
    excpt_isb_de_i_1
       (.I0(\excpt_state_reg[1]_0 [1]),
        .I1(excpt_state[2]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[4]),
        .I4(excpt_state[3]),
        .O(excpt_isb));
  FDCE excpt_isb_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(excpt_isb_de_reg_0),
        .D(excpt_isb),
        .Q(excpt_isb_de));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    excpt_ld_pc_de_i_1
       (.I0(\excpt_state_reg[1]_0 [1]),
        .I1(excpt_state[4]),
        .I2(excpt_state[2]),
        .I3(excpt_state[3]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .O(excpt_ld_pc));
  FDCE excpt_ld_pc_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(excpt_ld_pc),
        .Q(excpt_ld_pc_de));
  FDCE excpt_ld_pc_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(excpt_ld_pc_de),
        .Q(excpt_ld_pc_ex));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    excpt_mask_sp_de_i_1
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .I3(excpt_state[2]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .O(excpt_mask_sp));
  FDCE excpt_mask_sp_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(excpt_mask_sp),
        .Q(excpt_mask_sp_de));
  FDCE excpt_mask_write_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(g0_b0_n_0),
        .Q(excpt_mask_write_de));
  FDCE excpt_mask_write_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(instr_faulted_reg_2),
        .D(excpt_mask_write_de),
        .Q(excpt_mask_write_ex));
  LUT6 #(
    .INIT(64'h20AA202000000000)) 
    excpt_ret_de_i_1
       (.I0(excpt_ret_de_reg),
        .I1(instr_faulted_reg_0),
        .I2(pop_pc_ex),
        .I3(br_lr_ex),
        .I4(tbit_ex),
        .I5(excpt_ret_de_reg_0),
        .O(excpt_ret_fe));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    excpt_ret_ld_pc_de_i_1
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(excpt_state[3]),
        .I3(excpt_state[2]),
        .O(excpt_ret_ld_pc_de_i_1_n_0));
  FDCE excpt_ret_ld_pc_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(excpt_ret_ld_pc_de_i_1_n_0),
        .Q(excpt_ret_ld_pc_de));
  FDCE excpt_ret_ld_pc_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(instr_faulted_reg_2),
        .D(excpt_ret_ld_pc_de),
        .Q(excpt_ret_ld_pc_ex));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \excpt_state[0]_i_1 
       (.I0(\excpt_state[0]_i_2_n_0 ),
        .I1(\i_mcode_dec[1]_i_2_n_0 ),
        .I2(\excpt_state[0]_i_3_n_0 ),
        .I3(\excpt_state[3]_i_3_n_0 ),
        .I4(\excpt_state[0]_i_4_n_0 ),
        .I5(\excpt_state[0]_i_5_n_0 ),
        .O(nxt_excpt_state[0]));
  LUT6 #(
    .INIT(64'hFFFF04AEFFFFFFFF)) 
    \excpt_state[0]_i_2 
       (.I0(excpt_state[2]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(\excpt_state_reg[0]_2 ),
        .I3(\excpt_state_reg[1]_0 [0]),
        .I4(excpt_state[3]),
        .I5(excpt_state[4]),
        .O(\excpt_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00002222AFAAAAAA)) 
    \excpt_state[0]_i_3 
       (.I0(excpt_state[4]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(\excpt_state[0]_i_7_n_0 ),
        .I3(excpt_state[2]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .I5(excpt_state[3]),
        .O(\excpt_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \excpt_state[0]_i_4 
       (.I0(excpt_state[3]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .O(\excpt_state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \excpt_state[0]_i_5 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[2]),
        .O(\excpt_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \excpt_state[0]_i_7 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(nvic_lockup),
        .I2(i_mcode_dec),
        .O(\excpt_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF60066000)) 
    \excpt_state[1]_i_1 
       (.I0(\excpt_state_reg[1]_0 [1]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(excpt_state[4]),
        .I3(excpt_state[3]),
        .I4(\excpt_state[1]_i_2_n_0 ),
        .I5(\excpt_state[1]_i_3_n_0 ),
        .O(nxt_excpt_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h11F1FFFF)) 
    \excpt_state[1]_i_2 
       (.I0(\i_mcode_dec_reg[1]_0 ),
        .I1(nvic_lockup),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(excpt_state[2]),
        .O(\excpt_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00002028330C0000)) 
    \excpt_state[1]_i_3 
       (.I0(\excpt_state_reg[1]_1 ),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[2]),
        .I4(excpt_state[3]),
        .I5(excpt_state[4]),
        .O(\excpt_state[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \excpt_state[2]_i_1 
       (.I0(\excpt_state[2]_i_2_n_0 ),
        .O(nxt_excpt_state[2]));
  LUT6 #(
    .INIT(64'h0501550155555555)) 
    \excpt_state[2]_i_2 
       (.I0(\excpt_state[2]_i_3_n_0 ),
        .I1(excpt_state[2]),
        .I2(\excpt_state[2]_i_4_n_0 ),
        .I3(excpt_state[4]),
        .I4(excpt_state[3]),
        .I5(\excpt_state[2]_i_5_n_0 ),
        .O(\excpt_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080C080008000C)) 
    \excpt_state[2]_i_3 
       (.I0(\excpt_state[2]_i_2_0 ),
        .I1(excpt_state[4]),
        .I2(excpt_state[3]),
        .I3(excpt_state[2]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .I5(\excpt_state_reg[1]_0 [0]),
        .O(\excpt_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excpt_state[2]_i_4 
       (.I0(\excpt_state_reg[1]_0 [1]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .O(\excpt_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBF)) 
    \excpt_state[2]_i_5 
       (.I0(excpt_state[3]),
        .I1(\excpt_state[2]_i_7_n_0 ),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(nvic_lockup),
        .I4(i_mcode_dec),
        .I5(\i_mcode_dec_reg[1]_0 ),
        .O(\excpt_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excpt_state[2]_i_7 
       (.I0(\excpt_state_reg[1]_0 [1]),
        .I1(excpt_state[2]),
        .O(\excpt_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F5F575FF)) 
    \excpt_state[3]_i_1 
       (.I0(\excpt_state[3]_i_2_n_0 ),
        .I1(i_dbg_halt_ack_reg_0),
        .I2(\excpt_state_reg[1]_0 [1]),
        .I3(\excpt_state[3]_i_3_n_0 ),
        .I4(\excpt_state_reg[1]_0 [0]),
        .I5(\excpt_state[3]_i_4_n_0 ),
        .O(nxt_excpt_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \excpt_state[3]_i_2 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .O(\excpt_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \excpt_state[3]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[2]),
        .O(\excpt_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F80F040F)) 
    \excpt_state[3]_i_4 
       (.I0(excpt_state[2]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(excpt_state[4]),
        .I3(excpt_state[3]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .I5(\excpt_state[3]_i_5_n_0 ),
        .O(\excpt_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4040404000004000)) 
    \excpt_state[3]_i_5 
       (.I0(excpt_state[3]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(excpt_state[2]),
        .I3(i_mcode_dec),
        .I4(nvic_lockup),
        .I5(\excpt_state_reg[1]_0 [0]),
        .O(\excpt_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h22AAABAA22AAAA88)) 
    \excpt_state[4]_i_1 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(\excpt_state_reg[4]_1 ),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .I5(excpt_state[2]),
        .O(nxt_excpt_state[4]));
  FDCE \excpt_state_reg[0] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_excpt_state[0]),
        .Q(\excpt_state_reg[1]_0 [0]));
  FDCE \excpt_state_reg[1] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_excpt_state[1]),
        .Q(\excpt_state_reg[1]_0 [1]));
  FDCE \excpt_state_reg[2] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_excpt_state[2]),
        .Q(excpt_state[2]));
  FDCE \excpt_state_reg[3] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_excpt_state[3]),
        .Q(excpt_state[3]));
  FDCE \excpt_state_reg[4] 
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_excpt_state[4]),
        .Q(excpt_state[4]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    excpt_up_ipsr_de_i_1
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[2]),
        .I2(excpt_state[3]),
        .I3(excpt_state[4]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .I5(reset_code),
        .O(excpt_up_ipsr));
  FDCE excpt_up_ipsr_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(excpt_up_ipsr_ex_reg_0),
        .D(excpt_up_ipsr),
        .Q(excpt_up_ipsr_de));
  FDCE excpt_up_ipsr_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(excpt_up_ipsr_ex_reg_0),
        .D(excpt_up_ipsr_de),
        .Q(excpt_up_ipsr_ex));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00010101)) 
    excpt_zero_a_de_i_1
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[3]),
        .I2(excpt_state[2]),
        .I3(excpt_state[4]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .O(excpt_zero_a));
  FDCE excpt_zero_a_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(instr_faulted_reg_2),
        .D(excpt_zero_a),
        .Q(excpt_zero_a_de));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    external_i_2
       (.I0(i_dbg_halt_ack_reg_0),
        .I1(c_halt),
        .O(i_dbg_halt_ack_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h10FF1110)) 
    fetch_internal_i_1
       (.I0(branch_ex_reg_1[0]),
        .I1(micro_code_de),
        .I2(br_first_ex),
        .I3(fetch_phase),
        .I4(fetch_internal_reg),
        .O(nxt_fetch_internal));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    first32_ex_i_1
       (.I0(\excpt_state_reg[0]_1 ),
        .I1(first32_ex_reg_2),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(first32_ex_reg_3),
        .I5(micro_code_de_reg_0),
        .O(first32_de));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    first32_ex_i_4
       (.I0(micro_code_de),
        .I1(pf_fault_de),
        .I2(dp_tbit_reg),
        .I3(use_dp_tbit),
        .I4(inter_tbit_reg),
        .O(micro_code_de_reg_0));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    first_pop_pc_ex_i_1
       (.I0(ldm_pop_ex),
        .I1(lsm_last_d_phase_ex),
        .I2(instr_faulted_reg_0),
        .I3(pop_pc_ex),
        .I4(w_phase_ex_reg),
        .I5(first_pop_pc_ex_i_2_n_0),
        .O(nxt_first_pop_pc_ex));
  LUT4 #(
    .INIT(16'h4F44)) 
    first_pop_pc_ex_i_2
       (.I0(instr_faulted_reg_0),
        .I1(excpt_ld_pc_de),
        .I2(last_instr_faulted),
        .I3(excpt_ret_ld_pc_de),
        .O(first_pop_pc_ex_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    force_hf_i_1
       (.I0(load_xpsr_ex_reg_0),
        .I1(first_ex_phase),
        .I2(active_sp),
        .O(nxt_force_hf));
  FDCE force_hf_reg
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_force_hf),
        .Q(force_hf));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    force_ipsr_i_1
       (.I0(nvic_excpt_clr_actv),
        .I1(load_xpsr_ex_reg_0),
        .I2(first_ex_phase),
        .O(p_4_in));
  FDCE force_ipsr_reg
       (.C(HCLK),
        .CE(update_ipsr),
        .CLR(RESET_INTERCONNECT),
        .D(p_4_in),
        .Q(force_ipsr));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fptr_align_i_3
       (.I0(first_ex_phase),
        .I1(push_xpsr_ex),
        .O(first_ex_phase_reg));
  FDCE fptr_align_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(instr_faulted_reg_2),
        .D(fptr_align_reg_0),
        .Q(fptr_align));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0049C80C)) 
    g0_b0
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(excpt_state[2]),
        .I3(excpt_state[3]),
        .I4(excpt_state[4]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \held_instr0[15]_i_1 
       (.I0(\write_addr_reg[1]_0 [0]),
        .I1(\held_instr0[15]_i_3_n_0 ),
        .O(\write_addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    \held_instr0[15]_i_3 
       (.I0(\read_addr[1]_i_3_n_0 ),
        .I1(branching_ex),
        .I2(\wdata_mux_ctl_ex_reg[1] ),
        .I3(biu_rdy),
        .I4(held_fault1_reg),
        .O(\held_instr0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2222222202020222)) 
    \held_instr1[15]_i_1 
       (.I0(\write_addr_reg[1]_0 [0]),
        .I1(held_fault1_reg),
        .I2(biu_rdy),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(branching_ex),
        .I5(\read_addr[1]_i_3_n_0 ),
        .O(\write_addr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hBB888B8B)) 
    hi_pre_fetch_addr_i_1
       (.I0(seq_fetch_addr[0]),
        .I1(inter_tbit_reg_reg_0),
        .I2(hi_pre_fetch_addr_reg),
        .I3(O[1]),
        .I4(branch_ex_reg_0),
        .O(branch_ex_reg_1[0]));
  LUT6 #(
    .INIT(64'h00000000EAEAFFEA)) 
    hi_pre_fetch_addr_i_5
       (.I0(bcc_first_ex_reg),
        .I1(branch_ex),
        .I2(first_ex_phase),
        .I3(dreq_rd_ex),
        .I4(\HADDR_reg[1] ),
        .I5(dbg_wdata_sel_ex),
        .O(branch_ex_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    hi_pre_fetch_addr_i_7
       (.I0(\HADDR_reg[1] ),
        .I1(dbg_wdata_sel_ex),
        .O(biu_addr_mux_ctl_ex[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    hi_pre_fetch_addr_i_8
       (.I0(ireq_ldpc),
        .I1(dbg_wdata_sel_ex),
        .O(biu_addr_mux_ctl_ex[0]));
  LUT6 #(
    .INIT(64'h00000000DC1CD010)) 
    \hold_reg2[0]_i_1 
       (.I0(\hold_reg2_reg[0]_0 ),
        .I1(\hold_reg2_reg[0] ),
        .I2(pc_mux_ctl_ex),
        .I3(\hold_reg2_reg[31]_0 [0]),
        .I4(\hold_reg2_reg[31]_1 [0]),
        .I5(\wdata_mux_ctl_ex_reg[1] ),
        .O(\pc_reg[31] [0]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[10]_i_1 
       (.I0(\hold_reg2_reg[10] ),
        .I1(\hold_reg2_reg[31]_2 [9]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [10]),
        .I5(\hold_reg2_reg[31]_1 [10]),
        .O(\pc_reg[31] [10]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[11]_i_1 
       (.I0(\hold_reg2_reg[11] ),
        .I1(\hold_reg2_reg[31]_2 [10]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [11]),
        .I5(\hold_reg2_reg[31]_1 [11]),
        .O(\pc_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFF5CF05C0F5C005C)) 
    \hold_reg2[12]_i_1 
       (.I0(\hold_reg2_reg[12] ),
        .I1(\hold_reg2_reg[31]_2 [11]),
        .I2(pc_mux_ctl_ex),
        .I3(\hold_reg2_reg[0] ),
        .I4(\hold_reg2_reg[31]_1 [12]),
        .I5(\hold_reg2_reg[31]_0 [12]),
        .O(\pc_reg[31] [12]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[13]_i_1 
       (.I0(\hold_reg2_reg[13] ),
        .I1(\hold_reg2_reg[31]_2 [12]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [13]),
        .I5(\hold_reg2_reg[31]_1 [13]),
        .O(\pc_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \hold_reg2[14]_i_1 
       (.I0(\hold_reg2_reg[14] ),
        .I1(\hold_reg2_reg[31]_2 [13]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [14]),
        .I5(\hold_reg2_reg[31]_1 [14]),
        .O(\pc_reg[31] [14]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[15]_i_1 
       (.I0(\hold_reg2_reg[15] ),
        .I1(\hold_reg2_reg[31]_2 [14]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [15]),
        .I5(\hold_reg2_reg[31]_1 [15]),
        .O(\pc_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFF5CF05C0F5C005C)) 
    \hold_reg2[16]_i_1 
       (.I0(\hold_reg2_reg[16] ),
        .I1(\hold_reg2_reg[31]_2 [15]),
        .I2(pc_mux_ctl_ex),
        .I3(\hold_reg2_reg[0] ),
        .I4(\hold_reg2_reg[31]_1 [16]),
        .I5(\hold_reg2_reg[31]_0 [16]),
        .O(\pc_reg[31] [16]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[17]_i_1 
       (.I0(\hold_reg2_reg[17] ),
        .I1(\hold_reg2_reg[31]_2 [16]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [17]),
        .I5(\hold_reg2_reg[31]_1 [17]),
        .O(\pc_reg[31] [17]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[18]_i_1 
       (.I0(\hold_reg2_reg[18] ),
        .I1(\hold_reg2_reg[31]_2 [17]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [18]),
        .I5(\hold_reg2_reg[31]_1 [18]),
        .O(\pc_reg[31] [18]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[19]_i_1 
       (.I0(\hold_reg2_reg[19] ),
        .I1(\hold_reg2_reg[31]_2 [18]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [19]),
        .I5(\hold_reg2_reg[31]_1 [19]),
        .O(\pc_reg[31] [19]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[1]_i_1 
       (.I0(\hold_reg2_reg[1] ),
        .I1(\hold_reg2_reg[31]_2 [0]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [1]),
        .I5(\hold_reg2_reg[31]_1 [1]),
        .O(\pc_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFF5CF05C0F5C005C)) 
    \hold_reg2[20]_i_1 
       (.I0(\hold_reg2_reg[20] ),
        .I1(\hold_reg2_reg[31]_2 [19]),
        .I2(pc_mux_ctl_ex),
        .I3(\hold_reg2_reg[0] ),
        .I4(\hold_reg2_reg[31]_1 [20]),
        .I5(\hold_reg2_reg[31]_0 [20]),
        .O(\pc_reg[31] [20]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[21]_i_1 
       (.I0(\hold_reg2_reg[21] ),
        .I1(\hold_reg2_reg[31]_2 [20]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [21]),
        .I5(\hold_reg2_reg[31]_1 [21]),
        .O(\pc_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFF5CF05C0F5C005C)) 
    \hold_reg2[22]_i_1 
       (.I0(\hold_reg2_reg[22] ),
        .I1(\hold_reg2_reg[31]_2 [21]),
        .I2(pc_mux_ctl_ex),
        .I3(\hold_reg2_reg[0] ),
        .I4(\hold_reg2_reg[31]_1 [22]),
        .I5(\hold_reg2_reg[31]_0 [22]),
        .O(\pc_reg[31] [22]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[23]_i_1 
       (.I0(\hold_reg2_reg[23] ),
        .I1(\hold_reg2_reg[31]_2 [22]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [23]),
        .I5(\hold_reg2_reg[31]_1 [23]),
        .O(\pc_reg[31] [23]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[24]_i_1 
       (.I0(\hold_reg2_reg[24] ),
        .I1(\hold_reg2_reg[31]_2 [23]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [24]),
        .I5(\hold_reg2_reg[31]_1 [24]),
        .O(\pc_reg[31] [24]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[25]_i_1 
       (.I0(\hold_reg2_reg[25] ),
        .I1(\hold_reg2_reg[31]_2 [24]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [25]),
        .I5(\hold_reg2_reg[31]_1 [25]),
        .O(\pc_reg[31] [25]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[26]_i_1 
       (.I0(\hold_reg2_reg[26] ),
        .I1(\hold_reg2_reg[31]_2 [25]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [26]),
        .I5(\hold_reg2_reg[31]_1 [26]),
        .O(\pc_reg[31] [26]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[27]_i_1 
       (.I0(\hold_reg2_reg[27] ),
        .I1(\hold_reg2_reg[31]_2 [26]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [27]),
        .I5(\hold_reg2_reg[31]_1 [27]),
        .O(\pc_reg[31] [27]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[28]_i_1 
       (.I0(\hold_reg2_reg[28] ),
        .I1(\hold_reg2_reg[31]_2 [27]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [28]),
        .I5(\hold_reg2_reg[31]_1 [28]),
        .O(\pc_reg[31] [28]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[29]_i_1 
       (.I0(\hold_reg2_reg[29] ),
        .I1(\hold_reg2_reg[31]_2 [28]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [29]),
        .I5(\hold_reg2_reg[31]_1 [29]),
        .O(\pc_reg[31] [29]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[2]_i_1 
       (.I0(\hold_reg2_reg[2] ),
        .I1(\hold_reg2_reg[31]_2 [1]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [2]),
        .I5(\hold_reg2_reg[31]_1 [2]),
        .O(\pc_reg[31] [2]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[30]_i_1 
       (.I0(\hold_reg2_reg[30] ),
        .I1(\hold_reg2_reg[31]_2 [29]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [30]),
        .I5(\hold_reg2_reg[31]_1 [30]),
        .O(\pc_reg[31] [30]));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAA80)) 
    \hold_reg2[31]_i_1 
       (.I0(biu_rdy),
        .I1(first_ex_phase),
        .I2(br_lr_ex),
        .I3(ldm_base_load),
        .I4(\wdata_mux_ctl_ex_reg[1] ),
        .I5(micro_code_fe_reg_0),
        .O(first_ex_phase_reg_0));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[31]_i_2 
       (.I0(\hold_reg2_reg[31]_3 ),
        .I1(\hold_reg2_reg[31]_2 [30]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [31]),
        .I5(\hold_reg2_reg[31]_1 [31]),
        .O(\pc_reg[31] [31]));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \hold_reg2[31]_i_4 
       (.I0(\hold_reg2_reg[31] ),
        .I1(w_phase_ex_reg),
        .I2(second32_ex_reg),
        .I3(int_fault_ex),
        .I4(instr_faulted_reg_0),
        .O(pc_mux_ctl_ex));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[3]_i_1 
       (.I0(\hold_reg2_reg[3] ),
        .I1(\hold_reg2_reg[31]_2 [2]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [3]),
        .I5(\hold_reg2_reg[31]_1 [3]),
        .O(\pc_reg[31] [3]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[4]_i_1 
       (.I0(\hold_reg2_reg[4] ),
        .I1(\hold_reg2_reg[31]_2 [3]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [4]),
        .I5(\hold_reg2_reg[31]_1 [4]),
        .O(\pc_reg[31] [4]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[5]_i_1 
       (.I0(\hold_reg2_reg[5] ),
        .I1(\hold_reg2_reg[31]_2 [4]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [5]),
        .I5(\hold_reg2_reg[31]_1 [5]),
        .O(\pc_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFF5CF05C0F5C005C)) 
    \hold_reg2[6]_i_1 
       (.I0(\hold_reg2_reg[6] ),
        .I1(\hold_reg2_reg[31]_2 [5]),
        .I2(pc_mux_ctl_ex),
        .I3(\hold_reg2_reg[0] ),
        .I4(\hold_reg2_reg[31]_1 [6]),
        .I5(\hold_reg2_reg[31]_0 [6]),
        .O(\pc_reg[31] [6]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[7]_i_1 
       (.I0(\hold_reg2_reg[7] ),
        .I1(\hold_reg2_reg[31]_2 [6]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [7]),
        .I5(\hold_reg2_reg[31]_1 [7]),
        .O(\pc_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFACF0AC0FAC00AC)) 
    \hold_reg2[8]_i_1 
       (.I0(\hold_reg2_reg[8] ),
        .I1(\hold_reg2_reg[31]_2 [7]),
        .I2(pc_mux_ctl_ex),
        .I3(\hold_reg2_reg[0] ),
        .I4(\hold_reg2_reg[31]_1 [8]),
        .I5(\hold_reg2_reg[31]_0 [8]),
        .O(\pc_reg[31] [8]));
  LUT6 #(
    .INIT(64'hF5FC05FCF50C050C)) 
    \hold_reg2[9]_i_1 
       (.I0(\hold_reg2_reg[9] ),
        .I1(\hold_reg2_reg[31]_2 [8]),
        .I2(\hold_reg2_reg[0] ),
        .I3(pc_mux_ctl_ex),
        .I4(\hold_reg2_reg[31]_0 [9]),
        .I5(\hold_reg2_reg[31]_1 [9]),
        .O(\pc_reg[31] [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \iWSTRB[2]_i_2 
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT_0));
  LUT6 #(
    .INIT(64'hFBAAFFFFFBAA0000)) 
    i_active_sp_i_1
       (.I0(i_active_sp_i_2_n_0),
        .I1(i_active_sp_i_3_n_0),
        .I2(i_active_sp_i_4_n_0),
        .I3(mode_reg_0),
        .I4(i_active_sp0),
        .I5(active_sp),
        .O(i_active_sp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hF8000000)) 
    i_active_sp_i_10
       (.I0(use_primask_ex),
        .I1(msr_ex),
        .I2(cps_ex),
        .I3(first_ex_phase),
        .I4(\dbg_reg_wdata[31]_i_3_n_0 ),
        .O(i_active_sp_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFF9FFFF)) 
    i_active_sp_i_11
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[3]),
        .I2(excpt_state[2]),
        .I3(excpt_state[4]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .O(i_active_sp_i_11_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    i_active_sp_i_2
       (.I0(i_active_sp_i_6_n_0),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(p_0_in7_in),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(excpt_state[3]),
        .I5(\exc_ret_reg_n_0_[2] ),
        .O(i_active_sp_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000B3BFFFFFFFFF)) 
    i_active_sp_i_3
       (.I0(\dp_ipsr_1to0[1]_i_4_n_0 ),
        .I1(\reg_file_a_reg[0][24] [0]),
        .I2(\reg_file_a_reg[0][24] [1]),
        .I3(\dp_ipsr_7to2_reg[7]_2 [1]),
        .I4(i_active_sp_i_7_n_0),
        .I5(i_active_sp_i_8_n_0),
        .O(i_active_sp_i_3_n_0));
  LUT6 #(
    .INIT(64'hFF40FFC800000000)) 
    i_active_sp_i_4
       (.I0(\reg_file_a_reg[0][24] [1]),
        .I1(\reg_file_a_reg[0][24] [0]),
        .I2(\reg_file_a_reg[0][25] ),
        .I3(i_active_sp_i_9_n_0),
        .I4(\reg_file_a[15][25]_i_2_n_0 ),
        .I5(i_active_sp_i_10_n_0),
        .O(i_active_sp_i_4_n_0));
  LUT6 #(
    .INIT(64'hA8888888AAAAAAAA)) 
    i_active_sp_i_5
       (.I0(biu_rdy),
        .I1(i_active_sp_i_10_n_0),
        .I2(first_ex_phase),
        .I3(msr_ex),
        .I4(use_control_ex),
        .I5(i_active_sp_i_11_n_0),
        .O(i_active_sp0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h1)) 
    i_active_sp_i_6
       (.I0(excpt_state[4]),
        .I1(excpt_state[2]),
        .O(i_active_sp_i_6_n_0));
  LUT4 #(
    .INIT(16'h3202)) 
    i_active_sp_i_7
       (.I0(O[1]),
        .I1(\reg_file_a_reg[0][24] [0]),
        .I2(\reg_file_a_reg[0][24] [1]),
        .I3(\reg_file_a_reg[0][15] [1]),
        .O(i_active_sp_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h80)) 
    i_active_sp_i_8
       (.I0(use_control_ex),
        .I1(msr_ex),
        .I2(first_ex_phase),
        .O(i_active_sp_i_8_n_0));
  LUT4 #(
    .INIT(16'h3202)) 
    i_active_sp_i_9
       (.I0(\reg_file_a_reg[0][27] [1]),
        .I1(\reg_file_a_reg[0][24] [0]),
        .I2(\reg_file_a_reg[0][24] [1]),
        .I3(mult_out[9]),
        .O(i_active_sp_i_9_n_0));
  FDCE i_active_sp_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(i_active_sp_i_1_n_0),
        .Q(active_sp));
  LUT1 #(
    .INIT(2'h1)) 
    i_dbg_halt_ack_i_2
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT));
  FDCE i_dbg_halt_ack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_dbg_halt_ack),
        .Q(i_dbg_halt_ack_reg_0));
  LUT6 #(
    .INIT(64'h0000000001555555)) 
    i_dbg_halt_req_ex_i_1
       (.I0(i_dbg_instr_v_ex_reg_0),
        .I1(i_dbg_halt_req_ex_i_3_n_0),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(i_dbg_halt_req_ex_i_4_n_0),
        .I4(i_dbg_halt_req_ex_i_5_n_0),
        .I5(micro_code_de),
        .O(dbg_halt_req_de));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0E)) 
    i_dbg_halt_req_ex_i_3
       (.I0(nvic_lockup),
        .I1(nvic_excpt_pend),
        .I2(micro_code_de),
        .I3(i_dbg_halt_req_ex),
        .I4(\i_mcode_dec_reg[0]_0 ),
        .O(i_dbg_halt_req_ex_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i_dbg_halt_req_ex_i_4
       (.I0(excpt_state[2]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .O(i_dbg_halt_req_ex_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h1)) 
    i_dbg_halt_req_ex_i_5
       (.I0(excpt_state[3]),
        .I1(excpt_state[4]),
        .O(i_dbg_halt_req_ex_i_5_n_0));
  FDCE i_dbg_halt_req_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(dbg_halt_req_de),
        .Q(i_dbg_halt_req_ex));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h0000AA20)) 
    i_dbg_instr_v_ex_i_1
       (.I0(i_dbg_instr_v_ex_reg_0),
        .I1(micro_code_de),
        .I2(locked_up_reg_0),
        .I3(i_dbg_instr_v_ex_i_2_n_0),
        .I4(dbg_bp_hit_i_3_n_0),
        .O(dbg_instr_v_de));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    i_dbg_instr_v_ex_i_2
       (.I0(micro_code_de_reg_0),
        .I1(first32_ex_reg_3),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[11]),
        .I5(second32_ex_reg),
        .O(i_dbg_instr_v_ex_i_2_n_0));
  FDCE i_dbg_instr_v_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(i_nvic_excpt_svc_valid_reg_0),
        .D(dbg_instr_v_de),
        .Q(dbg_wp_pc_valid));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h02020200)) 
    i_dbg_wdata_sel_de_i_1
       (.I0(excpt_state[4]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[2]),
        .I4(excpt_state[3]),
        .O(dbg_wdata_sel));
  FDCE i_dbg_wdata_sel_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(dbg_wdata_sel),
        .Q(dbg_wdata_sel_de));
  FDCE i_dbg_wdata_sel_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(instr_faulted_reg_2),
        .D(dbg_wdata_sel_de),
        .Q(dbg_wdata_sel_ex));
  LUT3 #(
    .INIT(8'h08)) 
    \i_mcode_dec[1]_i_1 
       (.I0(\i_mcode_dec[1]_i_2_n_0 ),
        .I1(biu_rdy),
        .I2(excpt_state[4]),
        .O(i_mcode_dec0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \i_mcode_dec[1]_i_2 
       (.I0(i_dbg_halt_req_ex_i_3_n_0),
        .I1(excpt_state[2]),
        .I2(excpt_state[3]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .O(\i_mcode_dec[1]_i_2_n_0 ));
  FDCE \i_mcode_dec_reg[0] 
       (.C(HCLK),
        .CE(i_mcode_dec0),
        .CLR(i_nvic_excpt_svc_valid_reg_0),
        .D(\i_mcode_dec_reg[0]_0 ),
        .Q(i_mcode_dec));
  FDCE \i_mcode_dec_reg[1] 
       (.C(HCLK),
        .CE(i_mcode_dec0),
        .CLR(RESET_INTERCONNECT),
        .D(i_dbg_halt_req_ex),
        .Q(\i_mcode_dec_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h80)) 
    i_nvic_excpt_svc_valid_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(adv_de_to_ex),
        .I2(\instr_de_reg[14] ),
        .O(nxt_nvic_svc_valid));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    i_nvic_excpt_svc_valid_i_2
       (.I0(Q[14]),
        .I1(\instr_de_reg[10] ),
        .I2(second32_ex_reg),
        .I3(\instr_de_reg[12] ),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\instr_de_reg[14] ));
  FDCE i_nvic_excpt_svc_valid_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_nvic_excpt_svc_valid_reg_0),
        .D(nxt_nvic_svc_valid),
        .Q(nvic_excpt_svc_valid));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_pend_state[0]_i_2 
       (.I0(first_ex_phase),
        .I1(load_xpsr_ex_reg_0),
        .O(nvic_excpt_ret_taken));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[10]_i_1 
       (.I0(\i_pend_state[10]_i_2_n_0 ),
        .I1(HWDATAsysppb[5]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[10]_i_3_n_0 ),
        .I4(IRQ[5]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[7]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[10]_i_2 
       (.I0(\i_pend_state[12]_i_4_n_0 ),
        .I1(\i_pend_state[34]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [5]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \i_pend_state[10]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [7]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[12]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[11]_i_1 
       (.I0(\i_pend_state[11]_i_2_n_0 ),
        .I1(HWDATAsysppb[6]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[11]_i_3_n_0 ),
        .I4(IRQ[6]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[8]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[11]_i_2 
       (.I0(\i_pend_state[12]_i_4_n_0 ),
        .I1(\i_pend_state[35]_i_4_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [6]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \i_pend_state[11]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [8]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_0),
        .I3(force_hf_reg_1),
        .I4(\i_pend_state[12]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[12]_i_1 
       (.I0(\i_pend_state[12]_i_2_n_0 ),
        .I1(HWDATAsysppb[7]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[12]_i_3_n_0 ),
        .I4(IRQ[7]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[9]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[12]_i_2 
       (.I0(\i_pend_state[12]_i_4_n_0 ),
        .I1(\i_pend_state[36]_i_7_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [7]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \i_pend_state[12]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [9]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[12]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h33333333FFFBF3FB)) 
    \i_pend_state[12]_i_4 
       (.I0(dp_ipsr_7to2[7]),
        .I1(\dp_ipsr_7to2_reg[6]_0 ),
        .I2(dp_ipsr_7to2[5]),
        .I3(use_dp_ipsr),
        .I4(dp_ipsr_7to2[3]),
        .I5(force_ipsr),
        .O(\i_pend_state[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[13]_i_1 
       (.I0(\i_pend_state[13]_i_2_n_0 ),
        .I1(HWDATAsysppb[8]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[13]_i_3_n_0 ),
        .I4(IRQ[8]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[10]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[13]_i_2 
       (.I0(\i_pend_state[20]_i_4_n_0 ),
        .I1(\i_pend_state[29]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [8]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \i_pend_state[13]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [10]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[20]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[14]_i_1 
       (.I0(\i_pend_state[14]_i_2_n_0 ),
        .I1(HWDATAsysppb[9]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[14]_i_3_n_0 ),
        .I4(IRQ[9]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[11]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[14]_i_2 
       (.I0(\i_pend_state[20]_i_4_n_0 ),
        .I1(\i_pend_state[30]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [9]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \i_pend_state[14]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [11]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[20]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[15]_i_1 
       (.I0(\i_pend_state[15]_i_2_n_0 ),
        .I1(HWDATAsysppb[10]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[15]_i_3_n_0 ),
        .I4(IRQ[10]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[12]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[15]_i_2 
       (.I0(\i_pend_state[20]_i_4_n_0 ),
        .I1(\i_pend_state[31]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [10]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \i_pend_state[15]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [12]),
        .I1(force_hf_reg_0),
        .I2(force_hf_reg_1),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[20]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[16]_i_1 
       (.I0(\i_pend_state[16]_i_2_n_0 ),
        .I1(HWDATAsysppb[11]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[16]_i_3_n_0 ),
        .I4(IRQ[11]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[13]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[16]_i_2 
       (.I0(\i_pend_state[20]_i_4_n_0 ),
        .I1(\i_pend_state[32]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [11]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \i_pend_state[16]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [13]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[20]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[17]_i_1 
       (.I0(\i_pend_state[17]_i_2_n_0 ),
        .I1(HWDATAsysppb[12]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[17]_i_3_n_0 ),
        .I4(IRQ[12]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[14]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[17]_i_2 
       (.I0(\i_pend_state[20]_i_4_n_0 ),
        .I1(\i_pend_state[33]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [12]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \i_pend_state[17]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [14]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[20]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[18]_i_1 
       (.I0(\i_pend_state[18]_i_2_n_0 ),
        .I1(HWDATAsysppb[13]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[18]_i_3_n_0 ),
        .I4(IRQ[13]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[15]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[18]_i_2 
       (.I0(\i_pend_state[20]_i_4_n_0 ),
        .I1(\i_pend_state[34]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [13]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \i_pend_state[18]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [15]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[20]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[19]_i_1 
       (.I0(\i_pend_state[19]_i_2_n_0 ),
        .I1(HWDATAsysppb[14]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[19]_i_3_n_0 ),
        .I4(IRQ[14]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[16]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[19]_i_2 
       (.I0(\i_pend_state[20]_i_4_n_0 ),
        .I1(\i_pend_state[35]_i_4_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [14]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \i_pend_state[19]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [16]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_0),
        .I3(force_hf_reg_1),
        .I4(\i_pend_state[20]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h11111F111F111F11)) 
    \i_pend_state[1]_i_1 
       (.I0(instr_faulted_reg_1),
        .I1(\i_pend_state_reg[1]_0 ),
        .I2(nvic_excpt_clr_actv),
        .I3(\i_pend_state_reg[36]_2 [0]),
        .I4(nvic_excpt_taken_reg_0),
        .I5(hdf_actv),
        .O(load_xpsr_ex_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00010101)) 
    \i_pend_state[1]_i_2 
       (.I0(instr_faulted_reg_0),
        .I1(int_fault_ex),
        .I2(biu_wfault),
        .I3(\i_pend_state_reg[1] ),
        .I4(nvic_excpt_svc_valid),
        .O(instr_faulted_reg_1));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[20]_i_1 
       (.I0(\i_pend_state[20]_i_2_n_0 ),
        .I1(HWDATAsysppb[15]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[20]_i_3_n_0 ),
        .I4(IRQ[15]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[17]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[20]_i_2 
       (.I0(\i_pend_state[20]_i_4_n_0 ),
        .I1(\i_pend_state[36]_i_7_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [15]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \i_pend_state[20]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [17]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[20]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDF5FFFFFF)) 
    \i_pend_state[20]_i_4 
       (.I0(\dp_ipsr_7to2_reg[6]_0 ),
        .I1(dp_ipsr_7to2[7]),
        .I2(force_ipsr),
        .I3(dp_ipsr_7to2[3]),
        .I4(use_dp_ipsr),
        .I5(dp_ipsr_7to2[5]),
        .O(\i_pend_state[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[21]_i_1 
       (.I0(\i_pend_state[21]_i_2_n_0 ),
        .I1(HWDATAsysppb[16]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[21]_i_3_n_0 ),
        .I4(IRQ[16]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[18]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[21]_i_2 
       (.I0(\i_pend_state[28]_i_4_n_0 ),
        .I1(\i_pend_state[29]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [16]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \i_pend_state[21]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [18]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[28]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[22]_i_1 
       (.I0(\i_pend_state[22]_i_2_n_0 ),
        .I1(HWDATAsysppb[17]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[22]_i_3_n_0 ),
        .I4(IRQ[17]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[19]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[22]_i_2 
       (.I0(\i_pend_state[28]_i_4_n_0 ),
        .I1(\i_pend_state[30]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [17]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \i_pend_state[22]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [19]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[28]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[23]_i_1 
       (.I0(\i_pend_state[23]_i_2_n_0 ),
        .I1(HWDATAsysppb[18]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[23]_i_3_n_0 ),
        .I4(IRQ[18]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[20]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[23]_i_2 
       (.I0(\i_pend_state[28]_i_4_n_0 ),
        .I1(\i_pend_state[31]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [18]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \i_pend_state[23]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [20]),
        .I1(force_hf_reg_0),
        .I2(force_hf_reg_1),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[28]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[24]_i_1 
       (.I0(\i_pend_state[24]_i_2_n_0 ),
        .I1(HWDATAsysppb[19]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[24]_i_3_n_0 ),
        .I4(IRQ[19]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[21]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[24]_i_2 
       (.I0(\i_pend_state[28]_i_4_n_0 ),
        .I1(\i_pend_state[32]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [19]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \i_pend_state[24]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [21]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[28]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[25]_i_1 
       (.I0(\i_pend_state[25]_i_2_n_0 ),
        .I1(HWDATAsysppb[20]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[25]_i_3_n_0 ),
        .I4(IRQ[20]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[22]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[25]_i_2 
       (.I0(\i_pend_state[28]_i_4_n_0 ),
        .I1(\i_pend_state[33]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [20]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \i_pend_state[25]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [22]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[28]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[26]_i_1 
       (.I0(\i_pend_state[26]_i_2_n_0 ),
        .I1(HWDATAsysppb[21]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[26]_i_3_n_0 ),
        .I4(IRQ[21]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[23]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[26]_i_2 
       (.I0(\i_pend_state[28]_i_4_n_0 ),
        .I1(\i_pend_state[34]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [21]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \i_pend_state[26]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [23]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[28]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[27]_i_1 
       (.I0(\i_pend_state[27]_i_2_n_0 ),
        .I1(HWDATAsysppb[22]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[27]_i_3_n_0 ),
        .I4(IRQ[22]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[24]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[27]_i_2 
       (.I0(\i_pend_state[28]_i_4_n_0 ),
        .I1(\i_pend_state[35]_i_4_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [22]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \i_pend_state[27]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [24]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_0),
        .I3(force_hf_reg_1),
        .I4(\i_pend_state[28]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[28]_i_1 
       (.I0(\i_pend_state[28]_i_2_n_0 ),
        .I1(HWDATAsysppb[23]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[28]_i_3_n_0 ),
        .I4(IRQ[23]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[25]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[28]_i_2 
       (.I0(\i_pend_state[28]_i_4_n_0 ),
        .I1(\i_pend_state[36]_i_7_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [23]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \i_pend_state[28]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [25]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[28]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFAFEFFFFFF)) 
    \i_pend_state[28]_i_4 
       (.I0(\dp_ipsr_7to2_reg[6]_0 ),
        .I1(dp_ipsr_7to2[3]),
        .I2(force_ipsr),
        .I3(dp_ipsr_7to2[5]),
        .I4(use_dp_ipsr),
        .I5(dp_ipsr_7to2[7]),
        .O(\i_pend_state[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[29]_i_1 
       (.I0(\i_pend_state[29]_i_2_n_0 ),
        .I1(HWDATAsysppb[24]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[29]_i_4_n_0 ),
        .I4(IRQ[24]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[26]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[29]_i_2 
       (.I0(\i_pend_state[29]_i_5_n_0 ),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [24]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \i_pend_state[29]_i_4 
       (.I0(\i_pend_state_reg[36]_2 [26]),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\dp_ipsr_7to2_reg[4]_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \i_pend_state[29]_i_5 
       (.I0(force_ipsr),
        .I1(dp_ipsr_7to2[2]),
        .I2(use_dp_ipsr),
        .I3(dp_ipsr_7to2[4]),
        .I4(force_hf_reg_0),
        .I5(force_hf_reg_1),
        .O(\i_pend_state[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFECECECEFECEFEC)) 
    \i_pend_state[2]_i_1 
       (.I0(HWDATAsysppb[15]),
        .I1(\i_pend_state[2]_i_2_n_0 ),
        .I2(\i_pend_state_reg[2] ),
        .I3(\i_pend_state_reg[36]_2 [1]),
        .I4(\i_pend_state[2]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(load_xpsr_ex_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_pend_state[2]_i_2 
       (.I0(nvic_excpt_svc_valid),
        .I1(\i_pend_state_reg[1] ),
        .O(\i_pend_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \i_pend_state[2]_i_4 
       (.I0(\dp_ipsr_7to2_reg[4]_0 ),
        .I1(\dp_ipsr_7to2_reg[7]_0 ),
        .I2(\dp_ipsr_7to2_reg[5]_0 ),
        .I3(\dp_ipsr_7to2_reg[6]_0 ),
        .I4(force_hf_reg_1),
        .I5(force_hf_reg_0),
        .O(\i_pend_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[30]_i_1 
       (.I0(\i_pend_state[30]_i_2_n_0 ),
        .I1(HWDATAsysppb[25]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[30]_i_4_n_0 ),
        .I4(IRQ[25]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[27]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[30]_i_2 
       (.I0(\i_pend_state[30]_i_5_n_0 ),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [25]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \i_pend_state[30]_i_4 
       (.I0(\i_pend_state_reg[36]_2 [27]),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\dp_ipsr_7to2_reg[4]_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4540FFFF)) 
    \i_pend_state[30]_i_5 
       (.I0(force_ipsr),
        .I1(dp_ipsr_7to2[2]),
        .I2(use_dp_ipsr),
        .I3(dp_ipsr_7to2[4]),
        .I4(force_hf_reg_0),
        .I5(force_hf_reg_1),
        .O(\i_pend_state[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[31]_i_1 
       (.I0(\i_pend_state[31]_i_2_n_0 ),
        .I1(HWDATAsysppb[26]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[31]_i_4_n_0 ),
        .I4(IRQ[26]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[28]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[31]_i_2 
       (.I0(\i_pend_state[36]_i_6_n_0 ),
        .I1(\i_pend_state[31]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [26]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \i_pend_state[31]_i_4 
       (.I0(\i_pend_state_reg[36]_2 [28]),
        .I1(force_hf_reg_0),
        .I2(force_hf_reg_1),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[36]_i_6_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4540FFFF)) 
    \i_pend_state[31]_i_5 
       (.I0(force_ipsr),
        .I1(dp_ipsr_7to2[2]),
        .I2(use_dp_ipsr),
        .I3(dp_ipsr_7to2[4]),
        .I4(force_hf_reg_1),
        .I5(force_hf_reg_0),
        .O(\i_pend_state[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[32]_i_1 
       (.I0(\i_pend_state[32]_i_2_n_0 ),
        .I1(HWDATAsysppb[27]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[32]_i_4_n_0 ),
        .I4(IRQ[27]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[29]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[32]_i_2 
       (.I0(\i_pend_state[36]_i_6_n_0 ),
        .I1(\i_pend_state[32]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [27]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \i_pend_state[32]_i_4 
       (.I0(\i_pend_state_reg[36]_2 [29]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[36]_i_6_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFFFFFFFFFF)) 
    \i_pend_state[32]_i_5 
       (.I0(force_ipsr),
        .I1(dp_ipsr_7to2[2]),
        .I2(use_dp_ipsr),
        .I3(dp_ipsr_7to2[4]),
        .I4(force_hf_reg_0),
        .I5(force_hf_reg_1),
        .O(\i_pend_state[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[33]_i_1 
       (.I0(\i_pend_state[33]_i_2_n_0 ),
        .I1(HWDATAsysppb[28]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[33]_i_4_n_0 ),
        .I4(IRQ[28]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[30]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[33]_i_2 
       (.I0(\i_pend_state[33]_i_5_n_0 ),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [28]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \i_pend_state[33]_i_4 
       (.I0(\i_pend_state_reg[36]_2 [30]),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(\dp_ipsr_7to2_reg[4]_0 ),
        .I3(force_hf_reg_1),
        .I4(force_hf_reg_0),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[33]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFFFF)) 
    \i_pend_state[33]_i_5 
       (.I0(force_hf_reg_0),
        .I1(force_hf_reg_1),
        .I2(force_ipsr),
        .I3(dp_ipsr_7to2[2]),
        .I4(use_dp_ipsr),
        .I5(dp_ipsr_7to2[4]),
        .O(\i_pend_state[33]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[34]_i_1 
       (.I0(\i_pend_state[34]_i_2_n_0 ),
        .I1(HWDATAsysppb[29]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[34]_i_4_n_0 ),
        .I4(IRQ[29]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[31]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[34]_i_2 
       (.I0(\i_pend_state[34]_i_5_n_0 ),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [29]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \i_pend_state[34]_i_4 
       (.I0(\i_pend_state_reg[36]_2 [31]),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(\dp_ipsr_7to2_reg[4]_0 ),
        .I3(force_hf_reg_1),
        .I4(force_hf_reg_0),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDFDFDFFFFFF)) 
    \i_pend_state[34]_i_5 
       (.I0(force_hf_reg_0),
        .I1(force_hf_reg_1),
        .I2(force_ipsr),
        .I3(dp_ipsr_7to2[2]),
        .I4(use_dp_ipsr),
        .I5(dp_ipsr_7to2[4]),
        .O(\i_pend_state[34]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[35]_i_1 
       (.I0(\i_pend_state[35]_i_2_n_0 ),
        .I1(HWDATAsysppb[30]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[35]_i_3_n_0 ),
        .I4(IRQ[30]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[32]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[35]_i_2 
       (.I0(\i_pend_state[35]_i_4_n_0 ),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [30]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    \i_pend_state[35]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [32]),
        .I1(\i_pend_state[36]_i_6_n_0 ),
        .I2(\dp_ipsr_7to2_reg[4]_0 ),
        .I3(force_hf_reg_0),
        .I4(force_hf_reg_1),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDFDFDFFFFFF)) 
    \i_pend_state[35]_i_4 
       (.I0(force_hf_reg_1),
        .I1(force_hf_reg_0),
        .I2(force_ipsr),
        .I3(dp_ipsr_7to2[2]),
        .I4(use_dp_ipsr),
        .I5(dp_ipsr_7to2[4]),
        .O(\i_pend_state[35]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[36]_i_1 
       (.I0(\i_pend_state[36]_i_2_n_0 ),
        .I1(HWDATAsysppb[31]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[36]_i_4_n_0 ),
        .I4(IRQ[31]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[33]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[36]_i_2 
       (.I0(\i_pend_state[36]_i_6_n_0 ),
        .I1(\i_pend_state[36]_i_7_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [31]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \i_pend_state[36]_i_4 
       (.I0(\i_pend_state_reg[36]_2 [33]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[36]_i_6_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[36]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFDFDFFFFFFFF)) 
    \i_pend_state[36]_i_6 
       (.I0(dp_ipsr_7to2[7]),
        .I1(\dp_ipsr_7to2_reg[6]_0 ),
        .I2(force_ipsr),
        .I3(dp_ipsr_7to2[3]),
        .I4(use_dp_ipsr),
        .I5(dp_ipsr_7to2[5]),
        .O(\i_pend_state[36]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7F7F7FFFFFF)) 
    \i_pend_state[36]_i_7 
       (.I0(force_hf_reg_0),
        .I1(force_hf_reg_1),
        .I2(force_ipsr),
        .I3(dp_ipsr_7to2[2]),
        .I4(use_dp_ipsr),
        .I5(dp_ipsr_7to2[4]),
        .O(\i_pend_state[36]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \i_pend_state[3]_i_2 
       (.I0(\dp_ipsr_7to2_reg[4]_0 ),
        .I1(force_hf_reg_0),
        .I2(force_hf_reg_1),
        .I3(\dp_ipsr_7to2_reg[6]_0 ),
        .I4(\dp_ipsr_7to2_reg[5]_0 ),
        .I5(\dp_ipsr_7to2_reg[7]_0 ),
        .O(\dp_ipsr_7to2_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    \i_pend_state[4]_i_4 
       (.I0(\dp_ipsr_7to2_reg[4]_0 ),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[6]_0 ),
        .I4(\dp_ipsr_7to2_reg[5]_0 ),
        .I5(\dp_ipsr_7to2_reg[7]_0 ),
        .O(\dp_ipsr_7to2_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[5]_i_1 
       (.I0(\i_pend_state[5]_i_3_n_0 ),
        .I1(HWDATAsysppb[0]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[5]_i_4_n_0 ),
        .I4(IRQ[0]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[2]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[5]_i_3 
       (.I0(\i_pend_state[12]_i_4_n_0 ),
        .I1(\i_pend_state[29]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [0]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \i_pend_state[5]_i_4 
       (.I0(\i_pend_state_reg[36]_2 [2]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[12]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[6]_i_1 
       (.I0(\i_pend_state[6]_i_2_n_0 ),
        .I1(HWDATAsysppb[1]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[6]_i_3_n_0 ),
        .I4(IRQ[1]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[3]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[6]_i_2 
       (.I0(\i_pend_state[12]_i_4_n_0 ),
        .I1(\i_pend_state[30]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [1]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \i_pend_state[6]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [3]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[12]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[7]_i_1 
       (.I0(\i_pend_state[7]_i_2_n_0 ),
        .I1(HWDATAsysppb[2]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[7]_i_3_n_0 ),
        .I4(IRQ[2]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[4]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[7]_i_2 
       (.I0(\i_pend_state[12]_i_4_n_0 ),
        .I1(\i_pend_state[31]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [2]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \i_pend_state[7]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [4]),
        .I1(force_hf_reg_0),
        .I2(force_hf_reg_1),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[12]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[8]_i_1 
       (.I0(\i_pend_state[8]_i_2_n_0 ),
        .I1(HWDATAsysppb[3]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[8]_i_3_n_0 ),
        .I4(IRQ[3]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[5]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[8]_i_2 
       (.I0(\i_pend_state[12]_i_4_n_0 ),
        .I1(\i_pend_state[32]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [3]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \i_pend_state[8]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [5]),
        .I1(force_hf_reg_1),
        .I2(force_hf_reg_0),
        .I3(\dp_ipsr_7to2_reg[4]_0 ),
        .I4(\i_pend_state[12]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D3F0CFF5DFF0C)) 
    \i_pend_state[9]_i_1 
       (.I0(\i_pend_state[9]_i_2_n_0 ),
        .I1(HWDATAsysppb[4]),
        .I2(\i_pend_state_reg[36] ),
        .I3(\i_pend_state[9]_i_3_n_0 ),
        .I4(IRQ[4]),
        .I5(\i_pend_state_reg[36]_0 ),
        .O(load_xpsr_ex_reg_1[6]));
  LUT6 #(
    .INIT(64'h00000000EFFF0000)) 
    \i_pend_state[9]_i_2 
       (.I0(\i_pend_state[12]_i_4_n_0 ),
        .I1(\i_pend_state[33]_i_5_n_0 ),
        .I2(load_xpsr_ex_reg_0),
        .I3(first_ex_phase),
        .I4(\i_pend_state_reg[36]_1 [4]),
        .I5(nvic_excpt_clr_actv),
        .O(\i_pend_state[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \i_pend_state[9]_i_3 
       (.I0(\i_pend_state_reg[36]_2 [6]),
        .I1(\dp_ipsr_7to2_reg[4]_0 ),
        .I2(force_hf_reg_1),
        .I3(force_hf_reg_0),
        .I4(\i_pend_state[12]_i_4_n_0 ),
        .I5(nvic_excpt_taken_reg_0),
        .O(\i_pend_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0015)) 
    ifetch_i_1
       (.I0(ifetch_reg),
        .I1(last_uncond_phase_ex_i_2_n_0),
        .I2(ifetch_reg_0),
        .I3(ifetch_i_4_n_0),
        .I4(ifetch_reg_1),
        .I5(p_8_in),
        .O(nxt_ifetch));
  LUT4 #(
    .INIT(16'h0222)) 
    ifetch_i_4
       (.I0(w_phase_ex_reg),
        .I1(last_uncond_phase_ex_i_3_n_0),
        .I2(lsm_last_a_phase_ex),
        .I3(stm_push_ex),
        .O(ifetch_i_4_n_0));
  LUT4 #(
    .INIT(16'h8A20)) 
    \imm_held[10]_i_2 
       (.I0(bcc_first_ex),
        .I1(\imm_held[10]_i_3_n_0 ),
        .I2(\imm_held[10]_i_4_n_0 ),
        .I3(\imm_held[10]_i_2_0 [0]),
        .O(bcc_first_ex_reg));
  LUT5 #(
    .INIT(32'h66603500)) 
    \imm_held[10]_i_3 
       (.I0(n_flag),
        .I1(v_flag),
        .I2(\imm_held[10]_i_2_0 [1]),
        .I3(\imm_held[10]_i_2_0 [2]),
        .I4(\imm_held[10]_i_2_0 [3]),
        .O(\imm_held[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF54FCFA)) 
    \imm_held[10]_i_4 
       (.I0(z_flag),
        .I1(c_flag),
        .I2(\imm_held[10]_i_2_0 [2]),
        .I3(\imm_held[10]_i_2_0 [1]),
        .I4(\imm_held[10]_i_2_0 [3]),
        .O(\imm_held[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[0]_i_2 
       (.I0(\instr_de_reg[15]_0 [0]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [0]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [0]),
        .O(\instr_de[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B02000)) 
    \instr_de[0]_i_3 
       (.I0(\instr_de_reg[0] ),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(excpt_state[4]),
        .I3(excpt_state[3]),
        .I4(\instr_de[0]_i_5_n_0 ),
        .I5(\instr_de[0]_i_6_n_0 ),
        .O(\instr_de[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \instr_de[0]_i_5 
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .I2(\instr_de_reg[7]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .O(\instr_de[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0028002900500051)) 
    \instr_de[0]_i_6 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[2]),
        .I2(excpt_state[3]),
        .I3(excpt_state[4]),
        .I4(\instr_de[0]_i_7_n_0 ),
        .I5(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instr_de[0]_i_7 
       (.I0(\latched_excpt_num_reg_n_0_[0] ),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(reset_code),
        .O(\instr_de[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[10]_i_2 
       (.I0(\instr_de_reg[15]_0 [10]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [10]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [10]),
        .O(\instr_de[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h653F97DA)) 
    \instr_de[10]_i_3 
       (.I0(excpt_state[4]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(excpt_state[3]),
        .I3(excpt_state[2]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .O(\instr_de[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[11]_i_2 
       (.I0(\instr_de_reg[15]_0 [11]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [11]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [11]),
        .O(\instr_de[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F0F3FCFFC338F)) 
    \instr_de[11]_i_3 
       (.I0(locked_up_reg_0),
        .I1(excpt_state[4]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[2]),
        .I4(excpt_state[3]),
        .I5(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[12]_i_2 
       (.I0(\instr_de_reg[15]_0 [12]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [12]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [12]),
        .O(\instr_de[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h78FF3DEE78FF2DEE)) 
    \instr_de[12]_i_3 
       (.I0(excpt_state[3]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[4]),
        .I4(excpt_state[2]),
        .I5(locked_up_reg_0),
        .O(\instr_de[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[13]_i_2 
       (.I0(\instr_de_reg[15]_0 [13]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [13]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [13]),
        .O(\instr_de[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEBF5D6F5)) 
    \instr_de[13]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[2]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(excpt_state[3]),
        .O(\instr_de[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[14]_i_2 
       (.I0(\instr_de_reg[15]_0 [14]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [14]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [14]),
        .O(\instr_de[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA022A001A022A021)) 
    \instr_de[14]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(excpt_state[2]),
        .I5(locked_up_reg_0),
        .O(\instr_de[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[15]_i_2 
       (.I0(\instr_de_reg[15]_0 [15]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [15]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [15]),
        .O(\instr_de[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFDFAFFFC)) 
    \instr_de[15]_i_3 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[2]),
        .I2(excpt_state[3]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(excpt_state[4]),
        .O(\instr_de[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \instr_de[1]_i_1 
       (.I0(\instr_de[1]_i_2_n_0 ),
        .I1(micro_code_fe_reg_0),
        .I2(excpt_mask_sp),
        .I3(\instr_de[1]_i_3_n_0 ),
        .I4(\instr_de[1]_i_4_n_0 ),
        .O(micro_code_fe_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hA0E000A0)) 
    \instr_de[1]_i_2 
       (.I0(\instr_de[1]_i_5_n_0 ),
        .I1(excpt_state[3]),
        .I2(excpt_state[4]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(\instr_de_reg[1]_1 ),
        .O(\instr_de[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A2FFFF00A20000)) 
    \instr_de[1]_i_3 
       (.I0(i_dbg_halt_req_ex_i_5_n_0),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(\latched_excpt_num_reg_n_0_[1] ),
        .I3(reset_code),
        .I4(\instr_de[1]_i_7_n_0 ),
        .I5(\instr_de[1]_i_8_n_0 ),
        .O(\instr_de[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111DDD1D)) 
    \instr_de[1]_i_4 
       (.I0(\instr_de_reg[15]_2 [1]),
        .I1(\read_addr[1]_i_3_n_0 ),
        .I2(\instr_de_reg[15]_1 [1]),
        .I3(\read_addr_reg[1] [0]),
        .I4(\instr_de_reg[15]_0 [1]),
        .I5(micro_code_fe_reg_0),
        .O(\instr_de[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \instr_de[1]_i_5 
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .I2(\instr_de_reg[7]_0 [1]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .O(\instr_de[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \instr_de[1]_i_7 
       (.I0(excpt_state[2]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \instr_de[1]_i_8 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[2]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[2]_i_1 
       (.I0(\instr_de[2]_i_2_n_0 ),
        .I1(excpt_state[4]),
        .I2(\instr_de[2]_i_3_n_0 ),
        .I3(micro_code_fe_reg_0),
        .I4(\instr_de[2]_i_4_n_0 ),
        .O(micro_code_fe_reg_1[2]));
  LUT6 #(
    .INIT(64'h0044005400400050)) 
    \instr_de[2]_i_2 
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(locked_up_reg_0),
        .I5(\instr_de_reg[7]_0 [2]),
        .O(\instr_de[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F10100F001FF)) 
    \instr_de[2]_i_3 
       (.I0(\instr_de[2]_i_5_n_0 ),
        .I1(reset_code),
        .I2(excpt_state[3]),
        .I3(\excpt_state_reg[1]_0 [0]),
        .I4(excpt_state[2]),
        .I5(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[2]_i_4 
       (.I0(\instr_de_reg[15]_0 [2]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [2]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [2]),
        .O(\instr_de[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hF088FF88)) 
    \instr_de[2]_i_5 
       (.I0(active_sp),
        .I1(mode_reg_0),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(\latched_excpt_num_reg_n_0_[2] ),
        .O(\instr_de[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \instr_de[3]_i_10 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[2]),
        .O(\instr_de[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[3]_i_2 
       (.I0(\instr_de_reg[15]_0 [3]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [3]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [3]),
        .O(\instr_de[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCDFFCDFFFDFFFD)) 
    \instr_de[3]_i_3 
       (.I0(\instr_de[3]_i_4_n_0 ),
        .I1(\instr_de[3]_i_5_n_0 ),
        .I2(excpt_state[4]),
        .I3(\instr_de[3]_i_6_n_0 ),
        .I4(\instr_de_reg[3] ),
        .I5(\instr_de[3]_i_8_n_0 ),
        .O(\instr_de[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFB55FFFFFFFF)) 
    \instr_de[3]_i_4 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(\latched_excpt_num_reg_n_0_[3] ),
        .I2(reset_code),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(mode_reg_0),
        .I5(\instr_de[3]_i_9_n_0 ),
        .O(\instr_de[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888AAA888888888)) 
    \instr_de[3]_i_5 
       (.I0(\excpt_state[3]_i_2_n_0 ),
        .I1(\instr_de[3]_i_10_n_0 ),
        .I2(\instr_de_reg[7]_0 [1]),
        .I3(\instr_de_reg[7]_0 [0]),
        .I4(\instr_de_reg[7]_0 [2]),
        .I5(\excpt_state[2]_i_7_n_0 ),
        .O(\instr_de[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instr_de[3]_i_6 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(excpt_state[3]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5FDD)) 
    \instr_de[3]_i_8 
       (.I0(\excpt_state_reg[1]_0 [0]),
        .I1(locked_up_reg_0),
        .I2(\instr_de_reg[7]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(excpt_state[3]),
        .I5(excpt_state[2]),
        .O(\instr_de[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \instr_de[3]_i_9 
       (.I0(excpt_state[3]),
        .I1(excpt_state[2]),
        .O(\instr_de[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEFEE)) 
    \instr_de[4]_i_1 
       (.I0(\instr_de[4]_i_2_n_0 ),
        .I1(\instr_de[4]_i_3_n_0 ),
        .I2(excpt_state[3]),
        .I3(excpt_state[4]),
        .I4(\instr_de[4]_i_4_n_0 ),
        .I5(\instr_de[4]_i_5_n_0 ),
        .O(micro_code_fe_reg_1[4]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \instr_de[4]_i_2 
       (.I0(\excpt_state_reg[1]_0 [1]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(excpt_state[2]),
        .I3(\latched_excpt_num_reg_n_0_[4] ),
        .I4(reset_code),
        .I5(i_dbg_halt_req_ex_i_5_n_0),
        .O(\instr_de[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000D00FFFFFFFF)) 
    \instr_de[4]_i_3 
       (.I0(excpt_state[4]),
        .I1(\instr_de_reg[7]_0 [2]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[3]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .I5(micro_code_fe_reg_0),
        .O(\instr_de[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5F3FFFFF5F30FF)) 
    \instr_de[4]_i_4 
       (.I0(\instr_de_reg[7]_0 [2]),
        .I1(\instr_de_reg[7]_0 [1]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .I3(\excpt_state_reg[1]_0 [0]),
        .I4(excpt_state[2]),
        .I5(locked_up_reg_0),
        .O(\instr_de[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000474700FF)) 
    \instr_de[4]_i_5 
       (.I0(\instr_de_reg[15]_0 [4]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [4]),
        .I3(\instr_de_reg[15]_2 [4]),
        .I4(\read_addr[1]_i_3_n_0 ),
        .I5(micro_code_fe_reg_0),
        .O(\instr_de[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[5]_i_2 
       (.I0(\instr_de_reg[15]_0 [5]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [5]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [5]),
        .O(\instr_de[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0407040404040404)) 
    \instr_de[5]_i_3 
       (.I0(\instr_de[5]_i_4_n_0 ),
        .I1(excpt_state[4]),
        .I2(excpt_state[3]),
        .I3(reset_code),
        .I4(\latched_excpt_num_reg_n_0_[5] ),
        .I5(\instr_de[5]_i_5_n_0 ),
        .O(\instr_de[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF5FF0CFF)) 
    \instr_de[5]_i_4 
       (.I0(\instr_de_reg[7]_0 [2]),
        .I1(locked_up_reg_0),
        .I2(excpt_state[2]),
        .I3(\excpt_state_reg[1]_0 [0]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \instr_de[5]_i_5 
       (.I0(excpt_state[2]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[6]_i_2 
       (.I0(\instr_de_reg[15]_0 [6]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [6]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [6]),
        .O(\instr_de[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0050005003500050)) 
    \instr_de[6]_i_3 
       (.I0(\instr_de[6]_i_4_n_0 ),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(excpt_state[4]),
        .I3(excpt_state[3]),
        .I4(excpt_state[2]),
        .I5(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hC7C4CCCC)) 
    \instr_de[6]_i_4 
       (.I0(\instr_de_reg[7]_0 [3]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(excpt_state[2]),
        .I3(locked_up_reg_0),
        .I4(\excpt_state_reg[1]_0 [0]),
        .O(\instr_de[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[7]_i_2 
       (.I0(\instr_de_reg[15]_0 [7]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [7]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [7]),
        .O(\instr_de[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888A8008888A888)) 
    \instr_de[7]_i_3 
       (.I0(\excpt_state[3]_i_2_n_0 ),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(\instr_de_reg[7]_0 [3]),
        .I3(excpt_state[2]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .I5(locked_up_reg_0),
        .O(\instr_de[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[8]_i_2 
       (.I0(\instr_de_reg[15]_0 [8]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [8]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [8]),
        .O(\instr_de[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h619EBE14)) 
    \instr_de[8]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[2]),
        .I3(\excpt_state_reg[1]_0 [0]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .O(\instr_de[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_de[9]_i_2 
       (.I0(\instr_de_reg[15]_0 [9]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\instr_de_reg[15]_1 [9]),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\instr_de_reg[15]_2 [9]),
        .O(\instr_de[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6B3F93E2)) 
    \instr_de[9]_i_3 
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .I3(excpt_state[2]),
        .I4(\excpt_state_reg[1]_0 [0]),
        .O(\instr_de[9]_i_3_n_0 ));
  MUXF7 \instr_de_reg[0]_i_1 
       (.I0(\instr_de[0]_i_2_n_0 ),
        .I1(\instr_de[0]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[0]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[10]_i_1 
       (.I0(\instr_de[10]_i_2_n_0 ),
        .I1(\instr_de[10]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[10]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[11]_i_1 
       (.I0(\instr_de[11]_i_2_n_0 ),
        .I1(\instr_de[11]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[11]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[12]_i_1 
       (.I0(\instr_de[12]_i_2_n_0 ),
        .I1(\instr_de[12]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[12]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[13]_i_1 
       (.I0(\instr_de[13]_i_2_n_0 ),
        .I1(\instr_de[13]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[13]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[14]_i_1 
       (.I0(\instr_de[14]_i_2_n_0 ),
        .I1(\instr_de[14]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[14]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[15]_i_1 
       (.I0(\instr_de[15]_i_2_n_0 ),
        .I1(\instr_de[15]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[15]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[3]_i_1 
       (.I0(\instr_de[3]_i_2_n_0 ),
        .I1(\instr_de[3]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[3]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[5]_i_1 
       (.I0(\instr_de[5]_i_2_n_0 ),
        .I1(\instr_de[5]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[5]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[6]_i_1 
       (.I0(\instr_de[6]_i_2_n_0 ),
        .I1(\instr_de[6]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[6]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[7]_i_1 
       (.I0(\instr_de[7]_i_2_n_0 ),
        .I1(\instr_de[7]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[7]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[8]_i_1 
       (.I0(\instr_de[8]_i_2_n_0 ),
        .I1(\instr_de[8]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[8]),
        .S(micro_code_fe_reg_0));
  MUXF7 \instr_de_reg[9]_i_1 
       (.I0(\instr_de[9]_i_2_n_0 ),
        .I1(\instr_de[9]_i_3_n_0 ),
        .O(micro_code_fe_reg_1[9]),
        .S(micro_code_fe_reg_0));
  FDCE instr_faulted_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(instr_faulted_reg_2),
        .D(nxt_instr_faulted),
        .Q(instr_faulted_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_fault_ex_i_1
       (.I0(\excpt_state_reg[0]_1 ),
        .I1(int_fault_ex_reg_0),
        .O(nxt_int_fault_ex));
  LUT6 #(
    .INIT(64'hFFFFAAFFFFAEAAFF)) 
    int_fault_ex_i_10
       (.I0(Q[14]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(int_fault_ex_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_fault_ex_i_11
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[14]),
        .I5(Q[8]),
        .O(int_fault_ex_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0303FF7F)) 
    int_fault_ex_i_12
       (.I0(int_fault_ex_i_18_n_0),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(Q[13]),
        .I5(first32_ex_reg_1),
        .O(int_fault_ex_i_12_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    int_fault_ex_i_13
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\instr_de_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFFFF1B)) 
    int_fault_ex_i_17
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[14]),
        .O(int_fault_ex_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    int_fault_ex_i_18
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[10]),
        .O(int_fault_ex_i_18_n_0));
  LUT6 #(
    .INIT(64'h0001111111111111)) 
    int_fault_ex_i_2
       (.I0(int_fault_ex_i_4_n_0),
        .I1(int_fault_ex_i_5_n_0),
        .I2(i_dbg_halt_req_ex_i_3_n_0),
        .I3(\excpt_state_reg[1]_0 [0]),
        .I4(i_dbg_halt_req_ex_i_4_n_0),
        .I5(i_dbg_halt_req_ex_i_5_n_0),
        .O(\excpt_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_fault_ex_i_4
       (.I0(micro_code_de),
        .I1(i_dbg_instr_v_ex_reg_0),
        .O(int_fault_ex_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_fault_ex_i_5
       (.I0(locked_up_reg_0),
        .I1(micro_code_de),
        .O(int_fault_ex_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000AAEAEAEA)) 
    int_fault_ex_i_6
       (.I0(int_fault_ex_i_9_n_0),
        .I1(int_fault_ex_i_10_n_0),
        .I2(Q[11]),
        .I3(int_fault_ex_i_11_n_0),
        .I4(Q[10]),
        .I5(int_fault_ex_i_12_n_0),
        .O(\instr_de_reg[11] ));
  LUT2 #(
    .INIT(4'h7)) 
    int_fault_ex_i_7
       (.I0(Q[12]),
        .I1(Q[15]),
        .O(\instr_de_reg[12] ));
  LUT6 #(
    .INIT(64'h55555515FFFFFFFF)) 
    int_fault_ex_i_9
       (.I0(int_fault_ex_i_17_n_0),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[13]),
        .O(int_fault_ex_i_9_n_0));
  FDCE int_fault_ex_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_int_fault_ex),
        .Q(int_fault_ex));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    int_rack_i_1
       (.I0(biu_rdy),
        .I1(micro_code_de),
        .I2(br_first_ex),
        .I3(fetch_phase),
        .I4(fetch_internal_reg),
        .O(nxt_int_rack));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    inter_tbit_reg_i_1
       (.I0(O[0]),
        .I1(branch_ex_reg_0),
        .I2(inter_tbit_reg_i_2_n_0),
        .I3(inter_tbit_reg_reg_0),
        .I4(update_tbit),
        .I5(inter_tbit_reg),
        .O(inter_tbit_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFAFFC0000A00C0)) 
    inter_tbit_reg_i_2
       (.I0(\reg_file_a_reg[0][27]_0 [0]),
        .I1(dbg_wp_addr[0]),
        .I2(\HADDR_reg[1] ),
        .I3(dbg_wdata_sel_ex),
        .I4(ireq_ldpc),
        .I5(\wdata_reg[27] [0]),
        .O(inter_tbit_reg_i_2_n_0));
  FDCE inter_tbit_reg_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(inter_tbit_reg_i_1_n_0),
        .Q(inter_tbit_reg));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invert_b_ex2_i_1
       (.I0(invert_b_ex2_i_2_n_0),
        .O(nxt_invert_b_ex2));
  LUT6 #(
    .INIT(64'h5555555500005455)) 
    invert_b_ex2_i_2
       (.I0(excpt_inv_imm_de),
        .I1(Q[11]),
        .I2(invert_b_ex2_reg),
        .I3(invert_b_ex2_reg_0),
        .I4(invert_b_ex2_reg_1),
        .I5(second32_ex_reg),
        .O(invert_b_ex2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    invert_b_ex_i_1
       (.I0(push_ex_reg),
        .I1(invert_b_ex2_i_2_n_0),
        .I2(\wdata_mux_ctl_ex_reg[1] ),
        .I3(invert_b_ex2),
        .O(nxt_invert_b_ex));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00F20000)) 
    irack_i_1
       (.I0(fetch_phase),
        .I1(fetch_internal_reg),
        .I2(br_first_ex),
        .I3(micro_code_de),
        .I4(biu_rdy),
        .O(nxt_irack));
  FDCE last_instr_faulted_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(i_nvic_excpt_svc_valid_reg_0),
        .D(instr_faulted_reg_0),
        .Q(last_instr_faulted));
  LUT6 #(
    .INIT(64'hFFFFF00077777777)) 
    last_uncond_phase_ex_i_1
       (.I0(last_uncond_phase_ex_i_2_n_0),
        .I1(\excpt_state_reg[0]_0 ),
        .I2(stm_push_ex),
        .I3(lsm_last_a_phase_ex),
        .I4(last_uncond_phase_ex_i_3_n_0),
        .I5(w_phase_ex_reg),
        .O(nxt_last_uncond_phase_ex));
  LUT6 #(
    .INIT(64'h5555551055555555)) 
    last_uncond_phase_ex_i_2
       (.I0(bcc_first_ex_reg_0),
        .I1(micro_code_fe_reg_0),
        .I2(last_uncond_phase_ex_reg_4),
        .I3(last_uncond_phase_ex_i_6_n_0),
        .I4(ld_slow_de),
        .I5(last_uncond_phase_ex_reg_5),
        .O(last_uncond_phase_ex_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    last_uncond_phase_ex_i_3
       (.I0(last_uncond_phase_ex_reg_6),
        .I1(three_phase_ex),
        .I2(second_ex_phase),
        .I3(first_ex_phase),
        .I4(two_phase_ex),
        .I5(last_uncond_phase_ex_i_7_n_0),
        .O(last_uncond_phase_ex_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    last_uncond_phase_ex_i_6
       (.I0(dreq_rd_ex_reg_0),
        .I1(second32_ex_reg),
        .I2(lockup_br_de),
        .I3(first_pop_pc_ex_i_2_n_0),
        .I4(dreq_wr_ex_reg),
        .I5(mul_ex_reg),
        .O(last_uncond_phase_ex_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    last_uncond_phase_ex_i_7
       (.I0(last_uncond_phase_ex_i_3_0[1]),
        .I1(last_uncond_phase_ex_i_3_0[0]),
        .I2(branching_ex),
        .I3(pop_pc_ex),
        .I4(instr_faulted_reg_0),
        .I5(nxt_ldm_base),
        .O(last_uncond_phase_ex_i_7_n_0));
  FDCE \latched_excpt_num_reg[0] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(RESET_INTERCONNECT),
        .D(\latched_excpt_num_reg[5]_0 [0]),
        .Q(\latched_excpt_num_reg_n_0_[0] ));
  FDCE \latched_excpt_num_reg[1] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(RESET_INTERCONNECT),
        .D(\latched_excpt_num_reg[5]_0 [1]),
        .Q(\latched_excpt_num_reg_n_0_[1] ));
  FDCE \latched_excpt_num_reg[2] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(RESET_INTERCONNECT),
        .D(\latched_excpt_num_reg[5]_0 [2]),
        .Q(\latched_excpt_num_reg_n_0_[2] ));
  FDCE \latched_excpt_num_reg[3] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(RESET_INTERCONNECT),
        .D(\latched_excpt_num_reg[5]_0 [3]),
        .Q(\latched_excpt_num_reg_n_0_[3] ));
  FDCE \latched_excpt_num_reg[4] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(RESET_INTERCONNECT),
        .D(\latched_excpt_num_reg[5]_0 [4]),
        .Q(\latched_excpt_num_reg_n_0_[4] ));
  FDCE \latched_excpt_num_reg[5] 
       (.C(HCLK),
        .CE(nvic_excpt_pend),
        .CLR(RESET_INTERCONNECT),
        .D(\latched_excpt_num_reg[5]_0 [5]),
        .Q(\latched_excpt_num_reg_n_0_[5] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    load_xpsr_de_i_2
       (.I0(excpt_state[2]),
        .I1(excpt_state[4]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(\excpt_state_reg[1]_0 [1]),
        .I4(excpt_state[3]),
        .O(load_xpsr));
  FDCE load_xpsr_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(load_xpsr),
        .Q(load_xpsr_de));
  FDCE load_xpsr_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(load_xpsr_de),
        .Q(load_xpsr_ex_reg_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEEFE)) 
    locked_up_i_10
       (.I0(\HADDR_reg[1] ),
        .I1(dreq_rd_ex),
        .I2(fetch_phase),
        .I3(fetch_internal_reg),
        .I4(br_first_ex),
        .I5(micro_code_de),
        .O(biu_write_reg));
  LUT5 #(
    .INIT(32'h88888F88)) 
    locked_up_i_2
       (.I0(lockup_br_ex),
        .I1(first_ex_phase),
        .I2(excpt_mask_sp),
        .I3(locked_up_reg_0),
        .I4(\excpt_state_reg[4]_0 ),
        .O(nxt_locked_up));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    locked_up_i_8
       (.I0(excpt_state[4]),
        .I1(excpt_state[3]),
        .I2(excpt_state[2]),
        .I3(\excpt_state_reg[1]_0 [0]),
        .I4(\excpt_state_reg[1]_0 [1]),
        .I5(i_dbg_wdata_sel_de_reg_1),
        .O(\excpt_state_reg[4]_0 ));
  FDCE locked_up_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(instr_faulted_reg_2),
        .D(nxt_locked_up),
        .Q(locked_up_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    lockup_br_de_i_1
       (.I0(excpt_state[4]),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[2]),
        .I4(excpt_state[3]),
        .O(lockup_br_de_i_1_n_0));
  FDCE lockup_br_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(lockup_br_de_i_1_n_0),
        .Q(lockup_br_de));
  FDCE lockup_br_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(i_nvic_excpt_svc_valid_reg_0),
        .D(lockup_br_de),
        .Q(lockup_br_ex));
  LUT2 #(
    .INIT(4'h8)) 
    mask_sp_ex_i_1
       (.I0(\wdata_mux_ctl_ex_reg[1] ),
        .I1(excpt_mask_sp_de),
        .O(nxt_mask_sp_ex));
  FDCE mask_sp_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(mask_sp_ex_reg_0),
        .D(nxt_mask_sp_ex),
        .Q(mask_sp_ex));
  LUT5 #(
    .INIT(32'h5F5C5F5F)) 
    \mem_held_addr[3]_i_12 
       (.I0(\hold_reg2_reg[31]_2 [1]),
        .I1(mask_sp_ex),
        .I2(\mem_held_addr[3]_i_8_0 ),
        .I3(\mem_held_addr[3]_i_8_1 ),
        .I4(fptr_wdata),
        .O(\mem_held_addr[3]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[3]_i_4 
       (.I0(\mem_held_addr[3]_i_12_n_0 ),
        .O(\u_dp/au_in_a ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[3]_i_8 
       (.I0(\mem_held_addr[3]_i_12_n_0 ),
        .I1(au_in_b[1]),
        .O(\mem_held_addr[3]_i_8_n_0 ));
  CARRY4 \mem_held_addr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\mem_held_addr_reg[3]_i_1_n_1 ,\mem_held_addr_reg[3]_i_1_n_2 ,\mem_held_addr_reg[3]_i_1_n_3 }),
        .CYINIT(au_in_b[0]),
        .DI({DI[2],\u_dp/au_in_a ,DI[1:0]}),
        .O(O),
        .S({S[2],\mem_held_addr[3]_i_8_n_0 ,S[1:0]}));
  FDPE micro_code_de_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .D(micro_code_fe_reg_0),
        .PRE(RESET_INTERCONNECT),
        .Q(micro_code_de));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    micro_code_fe_i_1
       (.I0(nxt_excpt_state[3]),
        .I1(\excpt_state[2]_i_2_n_0 ),
        .I2(nxt_excpt_state[4]),
        .I3(nxt_excpt_state[0]),
        .I4(nxt_excpt_state[1]),
        .O(micro_code_fe_i_1_n_0));
  FDPE micro_code_fe_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .D(micro_code_fe_i_1_n_0),
        .PRE(RESET_INTERCONNECT),
        .Q(micro_code_fe_reg_0));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FF00)) 
    mode_i_1
       (.I0(reset_code),
        .I1(excpt_ld_pc),
        .I2(mode_i_2_n_0),
        .I3(nvic_excpt_clr_actv),
        .I4(mode_i_3_n_0),
        .I5(mode_reg_0),
        .O(mode_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    mode_i_2
       (.I0(p_0_in7_in),
        .I1(excpt_state[3]),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[2]),
        .I4(excpt_state[4]),
        .I5(\excpt_state_reg[1]_0 [1]),
        .O(mode_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000800080000)) 
    mode_i_3
       (.I0(biu_rdy),
        .I1(\excpt_state_reg[1]_0 [1]),
        .I2(excpt_state[4]),
        .I3(excpt_state[2]),
        .I4(excpt_state[3]),
        .I5(\excpt_state_reg[1]_0 [0]),
        .O(mode_i_3_n_0));
  FDPE mode_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(mode_i_1_n_0),
        .PRE(RESET_INTERCONNECT),
        .Q(mode_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    msr_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(second32_ex_reg),
        .I2(Q[14]),
        .I3(msr_ex_reg),
        .O(msr_de));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mul_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(mul_ex_reg),
        .O(mul_de));
  LUT2 #(
    .INIT(4'h8)) 
    nvic_excpt_taken_i_1
       (.I0(first_ex_phase),
        .I1(excpt_up_ipsr_ex),
        .O(update_ipsr0));
  FDCE nvic_excpt_taken_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(update_ipsr0),
        .Q(nvic_excpt_taken_reg_0));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[2]_i_1 
       (.I0(O[2]),
        .I1(branch_ex_reg_0),
        .I2(\pc_reg[2] ),
        .I3(seq_fetch_addr[1]),
        .I4(inter_tbit_reg_reg_0),
        .O(branch_ex_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[30]_i_1 
       (.I0(\biu_addr_31_29_reg_reg[31] [22]),
        .I1(branch_ex_reg_0),
        .I2(\pc_reg[30] ),
        .I3(seq_fetch_addr[3]),
        .I4(inter_tbit_reg_reg_0),
        .O(branch_ex_reg_1[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \pc[31]_i_1 
       (.I0(\pc[31]_i_3_n_0 ),
        .I1(biu_rdy),
        .I2(locked_up_reg_0),
        .O(locked_up_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[31]_i_2 
       (.I0(\biu_addr_31_29_reg_reg[31] [23]),
        .I1(branch_ex_reg_0),
        .I2(\pc_reg[31]_0 ),
        .I3(seq_fetch_addr[4]),
        .I4(inter_tbit_reg_reg_0),
        .O(branch_ex_reg_1[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00BA)) 
    \pc[31]_i_3 
       (.I0(second32_ex),
        .I1(second32_ex_reg),
        .I2(\wdata_mux_ctl_ex_reg[1] ),
        .I3(micro_code_de),
        .I4(br_first_ex),
        .I5(branching_ex),
        .O(\pc[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[3]_i_1 
       (.I0(O[3]),
        .I1(branch_ex_reg_0),
        .I2(\pc_reg[3] ),
        .I3(seq_fetch_addr[2]),
        .I4(inter_tbit_reg_reg_0),
        .O(branch_ex_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_de[0]_i_1 
       (.I0(dp_tbit_reg),
        .I1(use_dp_tbit),
        .I2(inter_tbit_reg),
        .O(dp_tbit_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    pf_fault_de_i_1
       (.I0(held_fault1),
        .I1(\read_addr_reg[1] [0]),
        .I2(held_fault0),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(pf_fault_fe),
        .O(nxt_pf_fault_de));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    pop_pc_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(pop_pc_ex_reg),
        .O(pop_pc_de));
  LUT6 #(
    .INIT(64'h0000000000005700)) 
    \pre_msk_emit_wp_q[0]_i_3 
       (.I0(\pre_msk_emit_wp_q[0]_i_8_n_0 ),
        .I1(micro_code_de),
        .I2(i_dbg_instr_v_ex_reg_0),
        .I3(i_dbg_wdata_sel_de_reg_1),
        .I4(bcc_first_ex_reg),
        .I5(dbg_bp_hit_i_3_n_0),
        .O(dbg_exec));
  LUT6 #(
    .INIT(64'hFFFFFF909090FF90)) 
    \pre_msk_emit_wp_q[0]_i_5 
       (.I0(dbg_wp_addr[1]),
        .I1(\pre_msk_emit_wp_q[0]_i_2 [1]),
        .I2(\pre_msk_emit_wp_q[0]_i_9_n_0 ),
        .I3(\biu_size_reg_reg[1]_0 [1]),
        .I4(biu_rd_reg),
        .I5(biu_size_reg[1]),
        .O(\mem_held_addr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \pre_msk_emit_wp_q[0]_i_8 
       (.I0(micro_code_de),
        .I1(locked_up_reg_0),
        .I2(i_dbg_instr_v_ex_i_2_n_0),
        .O(\pre_msk_emit_wp_q[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8FFB8FFFF)) 
    \pre_msk_emit_wp_q[0]_i_9 
       (.I0(biu_size_reg[0]),
        .I1(biu_rd_reg),
        .I2(\biu_size_reg_reg[1]_0 [0]),
        .I3(\pre_msk_emit_wp_q[0]_i_5_0 ),
        .I4(\pre_msk_emit_wp_q[0]_i_2 [0]),
        .I5(dbg_wp_addr[0]),
        .O(\pre_msk_emit_wp_q[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF200000000000000)) 
    \pre_pc_mux_ctl_ex[1]_i_1 
       (.I0(\pre_pc_mux_ctl_ex_reg[1] ),
        .I1(\pre_pc_mux_ctl_ex_reg[1]_0 ),
        .I2(second32_ex_reg),
        .I3(Q[14]),
        .I4(\excpt_state_reg[0]_0 ),
        .I5(\wdata_mux_ctl_ex_reg[1] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h01000F00)) 
    pre_update_c_ex_i_1
       (.I0(pre_update_n_ex_reg_1),
        .I1(pre_update_n_ex_reg_0),
        .I2(micro_code_de),
        .I3(\excpt_state_reg[0]_0 ),
        .I4(pre_update_n_ex_reg),
        .O(update_c));
  LUT6 #(
    .INIT(64'h1113FFFF00000000)) 
    pre_update_n_ex_i_1
       (.I0(pre_update_n_ex_reg),
        .I1(micro_code_de),
        .I2(pre_update_n_ex_reg_0),
        .I3(pre_update_n_ex_reg_1),
        .I4(pre_update_n_ex_i_4_n_0),
        .I5(\excpt_state_reg[0]_0 ),
        .O(update_n));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    pre_update_n_ex_i_4
       (.I0(micro_code_de),
        .I1(pre_update_n_ex_reg_2),
        .I2(mul_ex_reg),
        .O(pre_update_n_ex_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    pre_update_v_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(micro_code_de),
        .I2(pre_update_n_ex_reg_0),
        .I3(pre_update_n_ex_reg_1),
        .O(update_v));
  LUT6 #(
    .INIT(64'hF111FFFFF1110000)) 
    primask_i_1
       (.I0(primask_i_2_n_0),
        .I1(\dbg_reg_wdata[0]_i_2_n_0 ),
        .I2(cps_data_ex),
        .I3(cps_ex),
        .I4(primask_i_3_n_0),
        .I5(nvic_primask),
        .O(primask_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    primask_i_2
       (.I0(first_ex_phase),
        .I1(msr_ex),
        .O(primask_i_2_n_0));
  LUT5 #(
    .INIT(32'hF8000000)) 
    primask_i_3
       (.I0(use_primask_ex),
        .I1(msr_ex),
        .I2(cps_ex),
        .I3(first_ex_phase),
        .I4(biu_rdy),
        .O(primask_i_3_n_0));
  FDCE primask_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(primask_i_1_n_0),
        .Q(nvic_primask));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    push_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(push_ex_reg),
        .O(first32_ex_reg));
  FDCE push_xpsr_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(instr_faulted_reg_2),
        .D(excpt_mask_sp_de),
        .Q(push_xpsr_ex));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    r_hdf_actv_i_1
       (.I0(force_hf_reg_1),
        .I1(force_hf_reg_0),
        .I2(\dp_ipsr_7to2_reg[4]_0 ),
        .I3(\dp_ipsr_7to2_reg[5]_0 ),
        .I4(\dp_ipsr_7to2_reg[6]_0 ),
        .I5(\dp_ipsr_7to2_reg[7]_0 ),
        .O(hdf_actv));
  LUT6 #(
    .INIT(64'h7776666666666666)) 
    r_int_actv_i_1
       (.I0(\dp_ipsr_7to2_reg[7]_0 ),
        .I1(\dp_ipsr_7to2_reg[6]_0 ),
        .I2(\dp_ipsr_7to2_reg[4]_0 ),
        .I3(force_hf_reg_0),
        .I4(force_hf_reg_1),
        .I5(\dp_ipsr_7to2_reg[5]_0 ),
        .O(int_actv));
  LUT4 #(
    .INIT(16'h00E2)) 
    r_int_actv_i_2
       (.I0(dp_ipsr_7to2[7]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[5]),
        .I3(force_ipsr),
        .O(\dp_ipsr_7to2_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    r_int_actv_i_3
       (.I0(dp_ipsr_7to2[6]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[4]),
        .I3(force_ipsr),
        .O(\dp_ipsr_7to2_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    r_int_actv_i_4
       (.I0(dp_ipsr_7to2[4]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[2]),
        .I3(force_ipsr),
        .O(\dp_ipsr_7to2_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    r_int_actv_i_5
       (.I0(force_hf),
        .I1(force_ipsr),
        .I2(dp_ipsr_1to0[0]),
        .I3(use_dp_ipsr),
        .I4(dp_ipsr_7to2[2]),
        .O(force_hf_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    r_int_actv_i_6
       (.I0(force_hf),
        .I1(force_ipsr),
        .I2(dp_ipsr_1to0[1]),
        .I3(use_dp_ipsr),
        .I4(dp_ipsr_7to2[3]),
        .O(force_hf_reg_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    r_int_actv_i_7
       (.I0(dp_ipsr_7to2[5]),
        .I1(use_dp_ipsr),
        .I2(dp_ipsr_7to2[3]),
        .I3(force_ipsr),
        .O(\dp_ipsr_7to2_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFFF6240)) 
    \r_int_actv_lvl[0]_i_1 
       (.I0(\dp_ipsr_7to2_reg[7]_0 ),
        .I1(\dp_ipsr_7to2_reg[6]_0 ),
        .I2(\r_int_actv_lvl_reg[0] ),
        .I3(\r_int_actv_lvl_reg[0]_0 ),
        .I4(\r_int_actv_lvl[0]_i_4_n_0 ),
        .O(\dp_ipsr_7to2_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \r_int_actv_lvl[0]_i_4 
       (.I0(\i_pend_state[2]_i_4_n_0 ),
        .I1(svc_lvl_0[0]),
        .I2(\r_int_actv_lvl_reg[1] [0]),
        .I3(\dp_ipsr_7to2_reg[4]_1 ),
        .I4(\dp_ipsr_7to2_reg[4]_2 ),
        .I5(\r_int_actv_lvl_reg[1]_0 [0]),
        .O(\r_int_actv_lvl[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6240)) 
    \r_int_actv_lvl[1]_i_1 
       (.I0(\dp_ipsr_7to2_reg[7]_0 ),
        .I1(\dp_ipsr_7to2_reg[6]_0 ),
        .I2(\r_int_actv_lvl_reg[1]_1 ),
        .I3(\r_int_actv_lvl_reg[1]_2 ),
        .I4(\r_int_actv_lvl[1]_i_4_n_0 ),
        .O(\dp_ipsr_7to2_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \r_int_actv_lvl[1]_i_4 
       (.I0(\i_pend_state[2]_i_4_n_0 ),
        .I1(svc_lvl_0[1]),
        .I2(\r_int_actv_lvl_reg[1] [1]),
        .I3(\dp_ipsr_7to2_reg[4]_1 ),
        .I4(\dp_ipsr_7to2_reg[4]_2 ),
        .I5(\r_int_actv_lvl_reg[1]_0 [1]),
        .O(\r_int_actv_lvl[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    r_nmi_actv_i_1
       (.I0(\dp_ipsr_7to2_reg[5]_0 ),
        .I1(\dp_ipsr_7to2_reg[6]_0 ),
        .I2(\dp_ipsr_7to2_reg[7]_0 ),
        .I3(force_hf_reg_0),
        .I4(force_hf_reg_1),
        .I5(\dp_ipsr_7to2_reg[4]_0 ),
        .O(nmi_actv));
  LUT5 #(
    .INIT(32'h00FBFB00)) 
    \read_addr[0]_i_1 
       (.I0(\write_addr_reg[1] ),
        .I1(biu_rdy),
        .I2(branching_ex),
        .I3(\read_addr[1]_i_3_n_0 ),
        .I4(\read_addr_reg[1] [0]),
        .O(branching_ex_reg_0[0]));
  LUT6 #(
    .INIT(64'h00FBFBFBFB000000)) 
    \read_addr[1]_i_1 
       (.I0(\write_addr_reg[1] ),
        .I1(biu_rdy),
        .I2(branching_ex),
        .I3(\read_addr_reg[1] [0]),
        .I4(\read_addr[1]_i_3_n_0 ),
        .I5(\read_addr_reg[1] [1]),
        .O(branching_ex_reg_0[1]));
  LUT6 #(
    .INIT(64'h0000000000006FF6)) 
    \read_addr[1]_i_3 
       (.I0(\write_addr_reg[1]_0 [0]),
        .I1(\read_addr_reg[1] [0]),
        .I2(\write_addr_reg[1]_0 [1]),
        .I3(\read_addr_reg[1] [1]),
        .I4(\read_addr_reg[0] ),
        .I5(micro_code_de),
        .O(\read_addr[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \reg_file_a[0][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[10][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0]_0 [2]),
        .I2(\reg_file_a_reg[0][0] ),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0]_0 [0]),
        .O(\wptr_ex_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_file_a[11][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[12][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0]_0 [1]),
        .I2(\reg_file_a_reg[0][0]_0 [2]),
        .I3(\reg_file_a_reg[0][0] ),
        .I4(\reg_file_a_reg[0][0]_0 [0]),
        .O(\wptr_ex_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_file_a[13][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0]_0 [2]),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0] ),
        .I4(\reg_file_a_reg[0][0]_0 [1]),
        .O(\wptr_ex_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_file_a[14][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [2]),
        .I3(\reg_file_a_reg[0][0]_0 [0]),
        .I4(\reg_file_a_reg[0][0]_0 [1]),
        .O(\wptr_ex_reg[1]_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \reg_file_a[15][0]_i_1 
       (.I0(write_sp),
        .I1(\dbg_reg_wdata[0]_i_2_n_0 ),
        .O(rf_wdata[0]));
  LUT6 #(
    .INIT(64'h5FCF5FC050CF50C0)) 
    \reg_file_a[15][10]_i_1 
       (.I0(\reg_file_a[15][10]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][15] [10]),
        .I2(\reg_file_a_reg[0][24] [1]),
        .I3(\reg_file_a_reg[0][24] [0]),
        .I4(\biu_addr_31_29_reg_reg[31] [6]),
        .I5(\reg_file_a_reg[0][10] ),
        .O(rf_wdata[10]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \reg_file_a[15][10]_i_2 
       (.I0(\reg_file_a_reg[0][10]_0 ),
        .I1(\reg_file_a_reg[0][10]_1 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\wdata[10]_i_2_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [10]),
        .O(\reg_file_a[15][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][11]_i_1 
       (.I0(\reg_file_a[15][11]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [7]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [11]),
        .I5(\reg_file_a_reg[0][11] ),
        .O(rf_wdata[11]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][11]_i_2 
       (.I0(\reg_file_a_reg[0][11]_0 ),
        .I1(\wdata[11]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [11]),
        .I5(\reg_file_a_reg[0][11]_1 ),
        .O(\reg_file_a[15][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FCF5FC050CF50C0)) 
    \reg_file_a[15][12]_i_1 
       (.I0(\reg_file_a[15][12]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][15] [12]),
        .I2(\reg_file_a_reg[0][24] [1]),
        .I3(\reg_file_a_reg[0][24] [0]),
        .I4(\biu_addr_31_29_reg_reg[31] [8]),
        .I5(\reg_file_a_reg[0][12] ),
        .O(rf_wdata[12]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \reg_file_a[15][12]_i_2 
       (.I0(\reg_file_a_reg[0][12]_0 ),
        .I1(\reg_file_a_reg[0][12]_1 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\wdata[12]_i_2_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [12]),
        .O(\reg_file_a[15][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][13]_i_1 
       (.I0(\reg_file_a[15][13]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [9]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [13]),
        .I5(\reg_file_a_reg[0][13] ),
        .O(rf_wdata[13]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][13]_i_2 
       (.I0(\reg_file_a_reg[0][13]_0 ),
        .I1(\wdata[13]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [13]),
        .I5(\reg_file_a_reg[0][13]_1 ),
        .O(\reg_file_a[15][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FCF5FC050CF50C0)) 
    \reg_file_a[15][14]_i_1 
       (.I0(\reg_file_a[15][14]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][15] [14]),
        .I2(\reg_file_a_reg[0][24] [1]),
        .I3(\reg_file_a_reg[0][24] [0]),
        .I4(\biu_addr_31_29_reg_reg[31] [10]),
        .I5(\reg_file_a_reg[0][14] ),
        .O(rf_wdata[14]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \reg_file_a[15][14]_i_2 
       (.I0(\reg_file_a_reg[0][14]_0 ),
        .I1(\reg_file_a_reg[0][14]_1 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [14]),
        .I5(\wdata[14]_i_2_n_0 ),
        .O(\reg_file_a[15][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][15]_i_1 
       (.I0(\reg_file_a[15][15]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [11]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [15]),
        .I5(\reg_file_a_reg[0][15]_0 ),
        .O(rf_wdata[15]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][15]_i_2 
       (.I0(\reg_file_a_reg[0][15]_1 ),
        .I1(\wdata[15]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [15]),
        .I5(\reg_file_a_reg[0][15]_2 ),
        .O(\reg_file_a[15][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][16]_i_1 
       (.I0(\reg_file_a[15][16]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [12]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[0]),
        .I5(\reg_file_a_reg[0][16] ),
        .O(rf_wdata[16]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \reg_file_a[15][16]_i_2 
       (.I0(\reg_file_a_reg[0][16]_0 ),
        .I1(\reg_file_a_reg[0][16]_1 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [16]),
        .I5(\wdata[16]_i_2_n_0 ),
        .O(\reg_file_a[15][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][17]_i_1 
       (.I0(\reg_file_a[15][17]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [13]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[1]),
        .I5(\reg_file_a_reg[0][17] ),
        .O(rf_wdata[17]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][17]_i_2 
       (.I0(\reg_file_a_reg[0][17]_0 ),
        .I1(\wdata[17]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [17]),
        .I5(\reg_file_a_reg[0][17]_1 ),
        .O(\reg_file_a[15][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][18]_i_1 
       (.I0(\reg_file_a[15][18]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [14]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[2]),
        .I5(\reg_file_a_reg[0][18] ),
        .O(rf_wdata[18]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \reg_file_a[15][18]_i_2 
       (.I0(\reg_file_a_reg[0][18]_0 ),
        .I1(\reg_file_a_reg[0][18]_1 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\wdata[18]_i_2_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [18]),
        .O(\reg_file_a[15][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][19]_i_1 
       (.I0(\reg_file_a[15][19]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [15]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[3]),
        .I5(\reg_file_a_reg[0][19] ),
        .O(rf_wdata[19]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][19]_i_2 
       (.I0(\reg_file_a_reg[0][19]_0 ),
        .I1(\wdata[19]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [19]),
        .I5(\reg_file_a_reg[0][19]_1 ),
        .O(\reg_file_a[15][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_file_a[15][1]_i_1 
       (.I0(dbg_reg_rdata[1]),
        .I1(write_sp),
        .O(rf_wdata[1]));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][20]_i_1 
       (.I0(\reg_file_a[15][20]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [16]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[4]),
        .I5(\reg_file_a_reg[0][20] ),
        .O(rf_wdata[20]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][20]_i_2 
       (.I0(\reg_file_a_reg[0][20]_0 ),
        .I1(\wdata[20]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [20]),
        .I5(\reg_file_a_reg[0][20]_1 ),
        .O(\reg_file_a[15][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][21]_i_1 
       (.I0(\reg_file_a[15][21]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [17]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[5]),
        .I5(\reg_file_a_reg[0][21] ),
        .O(rf_wdata[21]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][21]_i_2 
       (.I0(\reg_file_a_reg[0][21]_0 ),
        .I1(\wdata[21]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [21]),
        .I5(\reg_file_a_reg[0][21]_1 ),
        .O(\reg_file_a[15][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][22]_i_1 
       (.I0(\reg_file_a[15][22]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [18]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[6]),
        .I5(\reg_file_a_reg[0][22] ),
        .O(rf_wdata[22]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \reg_file_a[15][22]_i_2 
       (.I0(\reg_file_a_reg[0][22]_0 ),
        .I1(\reg_file_a_reg[0][22]_1 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\wdata[22]_i_2_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [22]),
        .O(\reg_file_a[15][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][23]_i_1 
       (.I0(\reg_file_a[15][23]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [19]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[7]),
        .I5(\reg_file_a_reg[0][23] ),
        .O(rf_wdata[23]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][23]_i_2 
       (.I0(\reg_file_a_reg[0][23]_0 ),
        .I1(\wdata[23]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [23]),
        .I5(\reg_file_a_reg[0][23]_1 ),
        .O(\reg_file_a[15][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][24]_i_1 
       (.I0(\reg_file_a[15][24]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][27] [0]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[8]),
        .I5(\reg_file_a_reg[0][24]_0 ),
        .O(rf_wdata[24]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \reg_file_a[15][24]_i_2 
       (.I0(\reg_file_a_reg[0][24]_1 ),
        .I1(\reg_file_a_reg[0][24]_2 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\wdata[24]_i_3_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [24]),
        .O(\reg_file_a[15][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][25]_i_1 
       (.I0(\reg_file_a[15][25]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][27] [1]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[9]),
        .I5(\reg_file_a_reg[0][25] ),
        .O(rf_wdata[25]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \reg_file_a[15][25]_i_2 
       (.I0(\reg_file_a_reg[0][25]_0 ),
        .I1(\reg_file_a_reg[0][25]_1 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\wdata[25]_i_3_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [25]),
        .O(\reg_file_a[15][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][26]_i_1 
       (.I0(\reg_file_a[15][26]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][27] [2]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[10]),
        .I5(\reg_file_a_reg[0][26] ),
        .O(rf_wdata[26]));
  LUT6 #(
    .INIT(64'h0C05FC050CF5FCF5)) 
    \reg_file_a[15][26]_i_2 
       (.I0(\reg_file_a_reg[0][26]_0 ),
        .I1(\reg_file_a[15][26]_i_5_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [26]),
        .I5(\reg_file_a_reg[0][26]_1 ),
        .O(\reg_file_a[15][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h444FFF4F)) 
    \reg_file_a[15][26]_i_5 
       (.I0(\wdata_reg[24]_0 [0]),
        .I1(\wdata_reg[24]_0 [1]),
        .I2(\wdata_reg[27]_0 [26]),
        .I3(dbg_wdata_sel_ex),
        .I4(\wdata_reg[27] [26]),
        .O(\reg_file_a[15][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][27]_i_1 
       (.I0(\reg_file_a[15][27]_i_2_n_0 ),
        .I1(\reg_file_a_reg[0][27] [3]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(mult_out[11]),
        .I5(\reg_file_a_reg[0][27]_1 ),
        .O(rf_wdata[27]));
  LUT6 #(
    .INIT(64'h0F350035FF35F035)) 
    \reg_file_a[15][27]_i_2 
       (.I0(\reg_file_a_reg[0][27]_2 ),
        .I1(\reg_file_a_reg[0][27]_3 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a[15][27]_i_6_n_0 ),
        .I5(\reg_file_a_reg[0][27]_0 [27]),
        .O(\reg_file_a[15][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h444FFF4F)) 
    \reg_file_a[15][27]_i_6 
       (.I0(\wdata_reg[24]_0 [0]),
        .I1(\wdata_reg[24]_0 [1]),
        .I2(\wdata_reg[27]_0 [27]),
        .I3(dbg_wdata_sel_ex),
        .I4(\wdata_reg[27] [27]),
        .O(\reg_file_a[15][27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \reg_file_a[15][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][8]_i_1 
       (.I0(\reg_file_a[15][8]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [4]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [8]),
        .I5(\reg_file_a_reg[0][8] ),
        .O(rf_wdata[8]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][8]_i_2 
       (.I0(\reg_file_a_reg[0][8]_0 ),
        .I1(\wdata[8]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [8]),
        .I5(\reg_file_a_reg[0][8]_1 ),
        .O(\reg_file_a[15][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFC50FC5F0C500C)) 
    \reg_file_a[15][9]_i_1 
       (.I0(\reg_file_a[15][9]_i_2_n_0 ),
        .I1(\biu_addr_31_29_reg_reg[31] [5]),
        .I2(\reg_file_a_reg[0][24] [0]),
        .I3(\reg_file_a_reg[0][24] [1]),
        .I4(\reg_file_a_reg[0][15] [9]),
        .I5(\reg_file_a_reg[0][9] ),
        .O(rf_wdata[9]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \reg_file_a[15][9]_i_2 
       (.I0(\reg_file_a_reg[0][9]_0 ),
        .I1(\wdata[9]_i_2_n_0 ),
        .I2(\dp_ipsr_7to2_reg[6]_1 ),
        .I3(\dp_ipsr_7to2_reg[6]_2 ),
        .I4(\reg_file_a_reg[0][27]_0 [9]),
        .I5(\reg_file_a_reg[0][9]_1 ),
        .O(\reg_file_a[15][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_file_a[1][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_file_a[2][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0]_0 [0]),
        .I2(\reg_file_a_reg[0][0] ),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[3][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_file_a[4][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [1]),
        .I3(\reg_file_a_reg[0][0]_0 [0]),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[5][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0]_0 [1]),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0] ),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[6][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0]_0 [1]),
        .I2(\reg_file_a_reg[0][0] ),
        .I3(\reg_file_a_reg[0][0]_0 [0]),
        .I4(\reg_file_a_reg[0][0]_0 [2]),
        .O(\wptr_ex_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_file_a[7][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0]_0 [2]),
        .I4(\reg_file_a_reg[0][0]_0 [1]),
        .O(\wptr_ex_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_file_a[8][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0] ),
        .I2(\reg_file_a_reg[0][0]_0 [2]),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0]_0 [0]),
        .O(\wptr_ex_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg_file_a[9][31]_i_1 
       (.I0(micro_code_de_reg_2),
        .I1(\reg_file_a_reg[0][0]_0 [2]),
        .I2(\reg_file_a_reg[0][0]_0 [0]),
        .I3(\reg_file_a_reg[0][0]_0 [1]),
        .I4(\reg_file_a_reg[0][0] ),
        .O(\wptr_ex_reg[3] ));
  LUT6 #(
    .INIT(64'h00008F0000000000)) 
    reg_file_b_reg_0_15_0_5_i_1
       (.I0(micro_code_de),
        .I1(ldm_base),
        .I2(instr_faulted_reg_0),
        .I3(biu_rdy),
        .I4(excpt_mask_write_ex),
        .I5(w_phase_ex),
        .O(micro_code_de_reg_2));
  LUT5 #(
    .INIT(32'hAAAA0020)) 
    \reg_sel[3]_i_1 
       (.I0(\reg_sel_reg[3] ),
        .I1(p_1_in16_in),
        .I2(p_0_in18_in),
        .I3(\reg_sel_reg[3]_0 ),
        .I4(micro_code_de),
        .O(micro_code_de_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    reset_code_i_1
       (.I0(reset_code),
        .I1(micro_code_de),
        .O(nxt_reset_code));
  FDPE reset_code_reg
       (.C(HCLK),
        .CE(adv_de_to_ex),
        .D(nxt_reset_code),
        .PRE(RESET_INTERCONNECT),
        .Q(reset_code));
  LUT6 #(
    .INIT(64'hAAABAAAABBABAAAA)) 
    \rf0_mux_ctl_ex[0]_i_1 
       (.I0(\rf0_mux_ctl_ex_reg[0] ),
        .I1(\rf0_mux_ctl_ex[0]_i_3_n_0 ),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\instr_de_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \rf0_mux_ctl_ex[0]_i_3 
       (.I0(\rf0_mux_ctl_ex_reg[0]_0 ),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(\wdata_mux_ctl_ex_reg[1] ),
        .I4(second32_ex_reg),
        .I5(dbg_wdata_sel_de),
        .O(\rf0_mux_ctl_ex[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \rptr_a_ex2[1]_i_1 
       (.I0(\rptr_a_ex2[1]_i_2_n_0 ),
        .I1(\rptr_a_ex2_reg[1] ),
        .I2(Q[15]),
        .I3(\rptr_a_ex2[1]_i_4_n_0 ),
        .O(\instr_de_reg[15] [0]));
  LUT6 #(
    .INIT(64'h1000100011011000)) 
    \rptr_a_ex2[1]_i_2 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[4]),
        .I4(Q[14]),
        .I5(\rptr_a_ex2[1]_i_5_n_0 ),
        .O(\rptr_a_ex2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0353131313135F5F)) 
    \rptr_a_ex2[1]_i_4 
       (.I0(Q[14]),
        .I1(active_sp),
        .I2(Q[9]),
        .I3(Q[4]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\rptr_a_ex2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \rptr_a_ex2[1]_i_5 
       (.I0(active_sp),
        .I1(Q[10]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\rptr_a_ex2[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8A8FFA8)) 
    \rptr_a_ex2[3]_i_1 
       (.I0(Q[15]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(\rptr_a_ex2[3]_i_2_n_0 ),
        .I5(\rptr_a_ex2_reg[3] ),
        .O(\instr_de_reg[15] [1]));
  LUT6 #(
    .INIT(64'hEEEEEFFFFFFFEFFF)) 
    \rptr_a_ex2[3]_i_2 
       (.I0(Q[15]),
        .I1(Q[12]),
        .I2(Q[7]),
        .I3(Q[10]),
        .I4(Q[13]),
        .I5(micro_code_de),
        .O(\rptr_a_ex2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_a_ex[1]_i_1 
       (.I0(\instr_de_reg[15] [0]),
        .I1(\wdata_mux_ctl_ex_reg[1] ),
        .I2(\rptr_a_ex_reg[3] [0]),
        .O(last_uncond_phase_ex_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_a_ex[1]_i_1__0 
       (.I0(\instr_de_reg[15] [0]),
        .I1(\wdata_mux_ctl_ex_reg[1] ),
        .I2(\rptr_a_ex_reg[3] [0]),
        .I3(biu_rdy),
        .I4(rptr_a_ex[0]),
        .O(last_uncond_phase_ex_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rptr_a_ex[3]_i_1 
       (.I0(\instr_de_reg[15] [1]),
        .I1(\wdata_mux_ctl_ex_reg[1] ),
        .I2(\rptr_a_ex_reg[3] [1]),
        .O(last_uncond_phase_ex_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rptr_a_ex[3]_i_1__0 
       (.I0(\instr_de_reg[15] [1]),
        .I1(\wdata_mux_ctl_ex_reg[1] ),
        .I2(\rptr_a_ex_reg[3] [1]),
        .I3(biu_rdy),
        .I4(rptr_a_ex[1]),
        .O(last_uncond_phase_ex_reg_0[1]));
  LUT3 #(
    .INIT(8'hD1)) 
    \rptr_b_ex2[1]_i_1 
       (.I0(\rptr_b_ex2[1]_i_2_n_0 ),
        .I1(\rptr_b_ex2_reg[1] ),
        .I2(Q[1]),
        .O(\instr_de_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \rptr_b_ex2[1]_i_2 
       (.I0(second32_ex_reg),
        .I1(Q[15]),
        .I2(\rptr_b_ex2[1]_i_3_n_0 ),
        .I3(\rptr_b_ex_reg[1]_1 ),
        .I4(Q[7]),
        .I5(\rptr_b_ex_reg[1]_2 ),
        .O(\rptr_b_ex2[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACAAAFAA)) 
    \rptr_b_ex2[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(\rptr_b_ex2[1]_i_6_n_0 ),
        .O(\rptr_b_ex2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \rptr_b_ex2[1]_i_6 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[10]),
        .I5(active_sp),
        .O(\rptr_b_ex2[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFF044F0)) 
    \rptr_b_ex[1]_i_1 
       (.I0(\rptr_b_ex2[1]_i_2_n_0 ),
        .I1(\wdata_mux_ctl_ex_reg[1] ),
        .I2(\rptr_b_ex_reg[1] ),
        .I3(biu_rdy),
        .I4(\rptr_b_ex_reg[1]_0 ),
        .O(last_uncond_phase_ex_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    rst_fptr_align_de_i_1
       (.I0(excpt_state[2]),
        .I1(\excpt_state_reg[1]_0 [0]),
        .I2(\excpt_state_reg[1]_0 [1]),
        .I3(excpt_state[3]),
        .O(rst_fptr_align));
  FDCE rst_fptr_align_de_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(RESET_INTERCONNECT),
        .D(rst_fptr_align),
        .Q(halt_hold1_de));
  FDCE rst_fptr_align_ex_reg
       (.C(HCLK),
        .CE(i_dbg_wdata_sel_de_reg_1),
        .CLR(instr_faulted_reg_2),
        .D(halt_hold1_de),
        .Q(rst_fptr_align_ex));
  LUT6 #(
    .INIT(64'h0082008000000000)) 
    sbit_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(Q[11]),
        .I2(Q[7]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(sbit_ex_reg),
        .O(sbit_de));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    second32_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(second32_ex_reg),
        .O(first32_ex_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    shift_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(pre_update_n_ex_reg),
        .O(shift_de));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stm_push_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(dreq_wr_ex_reg),
        .O(stm_push_de));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    store_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(store_ex_reg),
        .O(store_de));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    tbit_ex_i_1
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(Q[14]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(tbit_ex_reg),
        .O(tbit_de));
  LUT2 #(
    .INIT(4'h7)) 
    three_phase_ex_i_2
       (.I0(Q[10]),
        .I1(Q[9]),
        .O(\instr_de_reg[10] ));
  LUT6 #(
    .INIT(64'hBAAABABABABABABA)) 
    use_dp_ipsr_i_1
       (.I0(use_dp_tbit_reg_0),
        .I1(use_dp_ipsr_i_2_n_0),
        .I2(use_dp_ipsr),
        .I3(nvic_lockup),
        .I4(first_ex_phase),
        .I5(excpt_ld_pc_ex),
        .O(nxt_use_dp_ipsr));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    use_dp_ipsr_i_2
       (.I0(excpt_up_ipsr_ex),
        .I1(first_ex_phase),
        .I2(load_xpsr_ex_reg_0),
        .I3(nvic_excpt_clr_actv),
        .O(use_dp_ipsr_i_2_n_0));
  FDPE use_dp_ipsr_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .D(nxt_use_dp_ipsr),
        .PRE(RESET_INTERCONNECT),
        .Q(use_dp_ipsr));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    use_dp_tbit_i_1
       (.I0(use_dp_tbit_reg_1),
        .I1(use_dp_tbit_reg_0),
        .I2(\dbg_reg_wdata[31]_i_3_n_0 ),
        .I3(update_tbit),
        .I4(use_dp_tbit),
        .O(use_dp_tbit_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAFFEAEAAAAAAAAA)) 
    use_dp_tbit_i_2
       (.I0(p_3_in),
        .I1(tbit_ex),
        .I2(first_ex_phase),
        .I3(excpt_ret_ld_pc_ex),
        .I4(ireq_ldpc),
        .I5(biu_rdy),
        .O(update_tbit));
  LUT6 #(
    .INIT(64'h8A88888888888888)) 
    use_dp_tbit_i_3
       (.I0(use_dp_tbit_reg_1),
        .I1(use_dp_tbit_reg_0),
        .I2(\excpt_state_reg[1]_0 [0]),
        .I3(excpt_state[3]),
        .I4(excpt_state[4]),
        .I5(\excpt_state_reg[1]_0 [1]),
        .O(p_3_in));
  FDCE use_dp_tbit_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(use_dp_tbit_i_1_n_0),
        .Q(use_dp_tbit));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    use_r_list_ex_i_3
       (.I0(second32_ex_reg),
        .I1(Q[15]),
        .O(first32_ex_reg_1));
  LUT6 #(
    .INIT(64'hB888B888B888B8B8)) 
    w_phase_ex_i_1
       (.I0(w_phase_ex_reg_0),
        .I1(w_phase_ex_reg),
        .I2(\excpt_state_reg[0]_0 ),
        .I3(w_phase_ex_reg_1),
        .I4(w_phase_ex_reg_2),
        .I5(w_phase_ex_reg_3),
        .O(nxt_w_phase_ex));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[0]_i_1 
       (.I0(b_reg_0[0]),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata[0]_i_2_n_0 ),
        .O(p_1_in2_in[0]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \wdata[0]_i_2 
       (.I0(\wdata[0]_i_3_n_0 ),
        .I1(\wdata_reg[24]_0 [1]),
        .I2(\wdata_reg[24]_0 [0]),
        .I3(\wdata_reg[27] [0]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [0]),
        .O(\wdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \wdata[0]_i_3 
       (.I0(force_hf_reg_0),
        .I1(use_primask_ex),
        .I2(nvic_primask),
        .I3(\wdata[1]_i_2_0 [0]),
        .O(\wdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \wdata[10]_i_1 
       (.I0(b_reg_0[2]),
        .I1(\HADDR_reg[0] ),
        .I2(b_reg_0[10]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .I5(\wdata[10]_i_2_n_0 ),
        .O(p_1_in2_in[10]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[10]_i_2 
       (.I0(\wdata_reg[27]_0 [10]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [10]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \wdata[11]_i_1 
       (.I0(b_reg_0[3]),
        .I1(\HADDR_reg[0] ),
        .I2(b_reg_0[11]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .I5(\wdata[11]_i_2_n_0 ),
        .O(p_1_in2_in[11]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[11]_i_2 
       (.I0(\wdata_reg[27]_0 [11]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [11]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \wdata[12]_i_1 
       (.I0(b_reg_0[4]),
        .I1(\HADDR_reg[0] ),
        .I2(b_reg_0[12]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .I5(\wdata[12]_i_2_n_0 ),
        .O(p_1_in2_in[12]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[12]_i_2 
       (.I0(\wdata_reg[27]_0 [12]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [12]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \wdata[13]_i_1 
       (.I0(b_reg_0[5]),
        .I1(\HADDR_reg[0] ),
        .I2(b_reg_0[13]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .I5(\wdata[13]_i_2_n_0 ),
        .O(p_1_in2_in[13]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[13]_i_2 
       (.I0(\wdata_reg[27]_0 [13]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [13]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \wdata[14]_i_1 
       (.I0(b_reg_0[6]),
        .I1(\HADDR_reg[0] ),
        .I2(b_reg_0[14]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .I5(\wdata[14]_i_2_n_0 ),
        .O(p_1_in2_in[14]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[14]_i_2 
       (.I0(\wdata_reg[27]_0 [14]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [14]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \wdata[15]_i_1 
       (.I0(b_reg_0[7]),
        .I1(\HADDR_reg[0] ),
        .I2(b_reg_0[15]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .I5(\wdata[15]_i_2_n_0 ),
        .O(p_1_in2_in[15]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[15]_i_2 
       (.I0(\wdata_reg[27]_0 [15]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [15]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[16]_i_1 
       (.I0(b_reg_0[16]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(b_reg_0[0]),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[16]_i_2_n_0 ),
        .O(p_1_in2_in[16]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[16]_i_2 
       (.I0(\wdata_reg[27]_0 [16]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [16]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[17]_i_1 
       (.I0(b_reg_0[17]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(b_reg_0[1]),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[17]_i_2_n_0 ),
        .O(p_1_in2_in[17]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[17]_i_2 
       (.I0(\wdata_reg[27]_0 [17]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [17]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[18]_i_1 
       (.I0(b_reg_0[18]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(b_reg_0[2]),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[18]_i_2_n_0 ),
        .O(p_1_in2_in[18]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[18]_i_2 
       (.I0(\wdata_reg[27]_0 [18]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [18]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[19]_i_1 
       (.I0(b_reg_0[19]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(b_reg_0[3]),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[19]_i_2_n_0 ),
        .O(p_1_in2_in[19]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[19]_i_2 
       (.I0(\wdata_reg[27]_0 [19]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [19]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[1]_i_1 
       (.I0(b_reg_0[1]),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata[1]_i_2_n_0 ),
        .O(p_1_in2_in[1]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \wdata[1]_i_2 
       (.I0(xpsr_ex[1]),
        .I1(\wdata_reg[24]_0 [1]),
        .I2(\wdata_reg[24]_0 [0]),
        .I3(\wdata_reg[27] [1]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [1]),
        .O(\wdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E200)) 
    \wdata[1]_i_3 
       (.I0(force_hf_reg_1),
        .I1(use_control_ex),
        .I2(active_sp),
        .I3(\wdata[1]_i_2_0 [1]),
        .I4(\wdata[1]_i_2_0 [0]),
        .O(xpsr_ex[1]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[20]_i_1 
       (.I0(b_reg_0[20]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(b_reg_0[4]),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[20]_i_2_n_0 ),
        .O(p_1_in2_in[20]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[20]_i_2 
       (.I0(\wdata_reg[27]_0 [20]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [20]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[21]_i_1 
       (.I0(b_reg_0[21]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(b_reg_0[5]),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[21]_i_2_n_0 ),
        .O(p_1_in2_in[21]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[21]_i_2 
       (.I0(\wdata_reg[27]_0 [21]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [21]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[22]_i_1 
       (.I0(b_reg_0[22]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(b_reg_0[6]),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[22]_i_2_n_0 ),
        .O(p_1_in2_in[22]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[22]_i_2 
       (.I0(\wdata_reg[27]_0 [22]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [22]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[23]_i_1 
       (.I0(b_reg_0[23]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(b_reg_0[7]),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[23]_i_2_n_0 ),
        .O(p_1_in2_in[23]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[23]_i_2 
       (.I0(\wdata_reg[27]_0 [23]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [23]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[24]_i_1 
       (.I0(\wdata_reg[24] ),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata[24]_i_3_n_0 ),
        .O(p_1_in2_in[24]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \wdata[24]_i_3 
       (.I0(xpsr_ex[24]),
        .I1(\wdata_reg[24]_0 [1]),
        .I2(\wdata_reg[24]_0 [0]),
        .I3(\wdata_reg[27] [24]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [24]),
        .O(\wdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE200E2E2E200E200)) 
    \wdata[24]_i_4 
       (.I0(inter_tbit_reg),
        .I1(use_dp_tbit),
        .I2(dp_tbit_reg),
        .I3(push_xpsr_ex),
        .I4(\wdata[24]_i_3_0 ),
        .I5(\dbg_reg_wdata[31]_i_3_n_0 ),
        .O(xpsr_ex[24]));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \wdata[25]_i_1 
       (.I0(b_reg_0[24]),
        .I1(\wdata_reg[23] ),
        .I2(\HADDR_reg[0] ),
        .I3(\wdata_reg[25] ),
        .I4(\wdata_reg[23]_0 ),
        .I5(\wdata[25]_i_3_n_0 ),
        .O(p_1_in2_in[25]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \wdata[25]_i_3 
       (.I0(xpsr_ex[25]),
        .I1(\wdata_reg[24]_0 [1]),
        .I2(\wdata_reg[24]_0 [0]),
        .I3(\wdata_reg[27] [25]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [25]),
        .O(\wdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \wdata[25]_i_4 
       (.I0(\excpt_state_reg[1]_0 [1]),
        .I1(excpt_state[4]),
        .I2(excpt_state[3]),
        .I3(\excpt_state_reg[1]_0 [0]),
        .I4(use_primask_ex),
        .I5(active_sp),
        .O(xpsr_ex[25]));
  LUT6 #(
    .INIT(64'h8A8A8A0202028A02)) 
    \wdata[26]_i_1 
       (.I0(\wdata_reg[26] ),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata_reg[27]_0 [26]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27] [26]),
        .O(p_1_in2_in[26]));
  LUT6 #(
    .INIT(64'h8A8A8A0202028A02)) 
    \wdata[27]_i_1 
       (.I0(\wdata_reg[27]_1 ),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata_reg[27]_0 [27]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27] [27]),
        .O(p_1_in2_in[27]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[2]_i_1 
       (.I0(b_reg_0[2]),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata[2]_i_2_n_0 ),
        .O(p_1_in2_in[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \wdata[2]_i_2 
       (.I0(\dp_ipsr_7to2_reg[4]_0 ),
        .I1(\wdata_reg[5] ),
        .I2(\wdata_reg[5]_0 ),
        .I3(\wdata_reg[27] [2]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [2]),
        .O(\wdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[3]_i_1 
       (.I0(b_reg_0[3]),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata[3]_i_2_n_0 ),
        .O(p_1_in2_in[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \wdata[3]_i_2 
       (.I0(\dp_ipsr_7to2_reg[5]_0 ),
        .I1(\wdata_reg[5] ),
        .I2(\wdata_reg[5]_0 ),
        .I3(\wdata_reg[27] [3]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [3]),
        .O(\wdata[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[4]_i_1 
       (.I0(b_reg_0[4]),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata[4]_i_2_n_0 ),
        .O(p_1_in2_in[4]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \wdata[4]_i_2 
       (.I0(\dp_ipsr_7to2_reg[6]_0 ),
        .I1(\wdata_reg[5] ),
        .I2(\wdata_reg[5]_0 ),
        .I3(\wdata_reg[27] [4]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [4]),
        .O(\wdata[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \wdata[5]_i_1 
       (.I0(b_reg_0[5]),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata[5]_i_2_n_0 ),
        .O(p_1_in2_in[5]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \wdata[5]_i_2 
       (.I0(\dp_ipsr_7to2_reg[7]_0 ),
        .I1(\wdata_reg[5] ),
        .I2(\wdata_reg[5]_0 ),
        .I3(\wdata_reg[27] [5]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [5]),
        .O(\wdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCECECE020202CE02)) 
    \wdata[6]_i_1 
       (.I0(b_reg_0[6]),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata_reg[27]_0 [6]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27] [6]),
        .O(p_1_in2_in[6]));
  LUT6 #(
    .INIT(64'hCECECE020202CE02)) 
    \wdata[7]_i_1 
       (.I0(b_reg_0[7]),
        .I1(\wdata_reg[24]_0 [0]),
        .I2(\wdata_reg[24]_0 [1]),
        .I3(\wdata_reg[27]_0 [7]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27] [7]),
        .O(p_1_in2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \wdata[8]_i_1 
       (.I0(b_reg_0[0]),
        .I1(\HADDR_reg[0] ),
        .I2(b_reg_0[8]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .I5(\wdata[8]_i_2_n_0 ),
        .O(p_1_in2_in[8]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wdata[8]_i_2 
       (.I0(\wdata_reg[27]_0 [8]),
        .I1(dbg_wdata_sel_ex),
        .I2(\wdata_reg[27] [8]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .O(\wdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \wdata[9]_i_1 
       (.I0(b_reg_0[1]),
        .I1(\HADDR_reg[0] ),
        .I2(b_reg_0[9]),
        .I3(\wdata_reg[24]_0 [0]),
        .I4(\wdata_reg[24]_0 [1]),
        .I5(\wdata[9]_i_2_n_0 ),
        .O(p_1_in2_in[9]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \wdata[9]_i_2 
       (.I0(push_xpsr_ex),
        .I1(fptr_align),
        .I2(\wdata_reg[5]_0 ),
        .I3(\wdata_reg[27] [9]),
        .I4(dbg_wdata_sel_ex),
        .I5(\wdata_reg[27]_0 [9]),
        .O(\wdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF000808FF00)) 
    \wdata_mux_ctl_ex[0]_i_1 
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(Q[14]),
        .I2(\wdata_mux_ctl_ex_reg[0] ),
        .I3(\wdata_mux_ctl_ex[0]_i_3_n_0 ),
        .I4(\wdata_mux_ctl_ex_reg[1] ),
        .I5(dbg_wdata_sel_de),
        .O(i_dbg_wdata_sel_de_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \wdata_mux_ctl_ex[0]_i_3 
       (.I0(push_xpsr_ex),
        .I1(first_ex_phase),
        .I2(ldm_base_loaded),
        .I3(ldm_pop_ex),
        .I4(lsm_last_d_phase_ex),
        .I5(br_lr_ex),
        .O(\wdata_mux_ctl_ex[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2FF000000)) 
    \wdata_mux_ctl_ex[1]_i_1 
       (.I0(\excpt_state_reg[0]_0 ),
        .I1(\wdata_mux_ctl_ex_reg[1]_0 ),
        .I2(dbg_wdata_sel_de),
        .I3(second_ex_phase),
        .I4(push_xpsr_ex),
        .I5(\wdata_mux_ctl_ex_reg[1] ),
        .O(i_dbg_wdata_sel_de_reg_0[1]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \wptr_decoded[1]_i_3 
       (.I0(\wptr_decoded_reg[1] ),
        .I1(Q[1]),
        .I2(\wptr_decoded_reg[1]_0 ),
        .I3(Q[9]),
        .I4(\wptr_decoded_reg[1]_1 ),
        .I5(\wptr_decoded[1]_i_7_n_0 ),
        .O(\instr_de_reg[1] ));
  LUT6 #(
    .INIT(64'hFFC5CCC533C500C5)) 
    \wptr_decoded[1]_i_7 
       (.I0(\rptr_a_ex2[1]_i_5_n_0 ),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(active_sp),
        .I5(Q[1]),
        .O(\wptr_decoded[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51F1F1F1)) 
    \wptr_decoded[3]_i_3 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(\rptr_a_ex2[3]_i_2_n_0 ),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\wptr_decoded[3]_i_2 ),
        .O(\instr_de_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFB0000FB)) 
    \write_addr[0]_i_1 
       (.I0(\write_addr_reg[1] ),
        .I1(biu_rdy),
        .I2(branching_ex),
        .I3(\held_instr0[15]_i_3_n_0 ),
        .I4(\write_addr_reg[1]_0 [0]),
        .O(branching_ex_reg[0]));
  LUT5 #(
    .INIT(32'h00FBFB00)) 
    \write_addr[1]_i_1 
       (.I0(\write_addr_reg[1] ),
        .I1(biu_rdy),
        .I2(branching_ex),
        .I3(\write_addr_reg[0] ),
        .I4(\write_addr_reg[1]_0 [1]),
        .O(branching_ex_reg[1]));
  LUT6 #(
    .INIT(64'hBABABABBBABABABA)) 
    z_flag_mux_i_1
       (.I0(z_flag_mux_reg),
        .I1(z_flag_mux_reg_0),
        .I2(z_flag_mux_reg_1),
        .I3(z_flag_mux_reg_2),
        .I4(z_flag_mux_i_6_n_0),
        .I5(z_flag_mux_reg_3),
        .O(nxt_z_flag_mux));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_13
       (.I0(z_flag_mux_i_6_0),
        .I1(\dp_ipsr_1to0_reg[1]_0 ),
        .I2(\dp_ipsr_7to2[2]_i_4_n_0 ),
        .I3(\dp_ipsr_7to2_reg[3]_0 ),
        .O(z_flag_mux_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_6
       (.I0(\dp_ipsr_7to2_reg[5]_1 ),
        .I1(\dp_ipsr_7to2_reg[4]_3 ),
        .I2(z_flag_mux_reg_4),
        .I3(z_flag_mux_reg_5),
        .I4(z_flag_mux_i_13_n_0),
        .O(z_flag_mux_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "cm1_fetch" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_fetch
   (fetch_internal,
    hi_pre_fetch_addr,
    \uhalf_instr_reg[15]_0 ,
    int_rack_reg_0,
    biu_rdy,
    nxt_fetch_internal,
    HCLK,
    \uhalf_instr_reg[0]_0 ,
    nxt_int_rack,
    hi_pre_fetch_addr_reg_0,
    rdata_fe,
    biu_irack,
    biu_commit_reg,
    irack,
    \uhalf_instr_reg[0]_1 ,
    \uhalf_instr_reg[15]_1 );
  output fetch_internal;
  output hi_pre_fetch_addr;
  output [15:0]\uhalf_instr_reg[15]_0 ;
  output int_rack_reg_0;
  input biu_rdy;
  input nxt_fetch_internal;
  input HCLK;
  input \uhalf_instr_reg[0]_0 ;
  input nxt_int_rack;
  input [0:0]hi_pre_fetch_addr_reg_0;
  input [15:0]rdata_fe;
  input biu_irack;
  input biu_commit_reg;
  input irack;
  input [0:0]\uhalf_instr_reg[0]_1 ;
  input [15:0]\uhalf_instr_reg[15]_1 ;

  wire HCLK;
  wire biu_commit_reg;
  wire biu_irack;
  wire biu_rdy;
  wire fetch_internal;
  wire hi_pre_fetch_addr;
  wire [0:0]hi_pre_fetch_addr_reg_0;
  wire int_rack;
  wire int_rack_reg_0;
  wire irack;
  wire nxt_fetch_internal;
  wire nxt_int_rack;
  wire [15:0]rdata_fe;
  wire [15:0]uhalf_instr;
  wire \uhalf_instr_reg[0]_0 ;
  wire [0:0]\uhalf_instr_reg[0]_1 ;
  wire [15:0]\uhalf_instr_reg[15]_0 ;
  wire [15:0]\uhalf_instr_reg[15]_1 ;

  FDCE fetch_internal_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(nxt_fetch_internal),
        .Q(fetch_internal));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[0]_i_1 
       (.I0(uhalf_instr[0]),
        .I1(int_rack),
        .I2(rdata_fe[0]),
        .O(\uhalf_instr_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[10]_i_1 
       (.I0(uhalf_instr[10]),
        .I1(int_rack),
        .I2(rdata_fe[10]),
        .O(\uhalf_instr_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[11]_i_1 
       (.I0(uhalf_instr[11]),
        .I1(int_rack),
        .I2(rdata_fe[11]),
        .O(\uhalf_instr_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[12]_i_1 
       (.I0(uhalf_instr[12]),
        .I1(int_rack),
        .I2(rdata_fe[12]),
        .O(\uhalf_instr_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[13]_i_1 
       (.I0(uhalf_instr[13]),
        .I1(int_rack),
        .I2(rdata_fe[13]),
        .O(\uhalf_instr_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[14]_i_1 
       (.I0(uhalf_instr[14]),
        .I1(int_rack),
        .I2(rdata_fe[14]),
        .O(\uhalf_instr_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[15]_i_2 
       (.I0(uhalf_instr[15]),
        .I1(int_rack),
        .I2(rdata_fe[15]),
        .O(\uhalf_instr_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[1]_i_1 
       (.I0(uhalf_instr[1]),
        .I1(int_rack),
        .I2(rdata_fe[1]),
        .O(\uhalf_instr_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[2]_i_1 
       (.I0(uhalf_instr[2]),
        .I1(int_rack),
        .I2(rdata_fe[2]),
        .O(\uhalf_instr_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[3]_i_1 
       (.I0(uhalf_instr[3]),
        .I1(int_rack),
        .I2(rdata_fe[3]),
        .O(\uhalf_instr_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[4]_i_1 
       (.I0(uhalf_instr[4]),
        .I1(int_rack),
        .I2(rdata_fe[4]),
        .O(\uhalf_instr_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[5]_i_1 
       (.I0(uhalf_instr[5]),
        .I1(int_rack),
        .I2(rdata_fe[5]),
        .O(\uhalf_instr_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[6]_i_1 
       (.I0(uhalf_instr[6]),
        .I1(int_rack),
        .I2(rdata_fe[6]),
        .O(\uhalf_instr_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[7]_i_1 
       (.I0(uhalf_instr[7]),
        .I1(int_rack),
        .I2(rdata_fe[7]),
        .O(\uhalf_instr_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[8]_i_1 
       (.I0(uhalf_instr[8]),
        .I1(int_rack),
        .I2(rdata_fe[8]),
        .O(\uhalf_instr_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \held_instr0[9]_i_1 
       (.I0(uhalf_instr[9]),
        .I1(int_rack),
        .I2(rdata_fe[9]),
        .O(\uhalf_instr_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'h1011)) 
    \held_instr1[15]_i_2 
       (.I0(int_rack),
        .I1(biu_irack),
        .I2(biu_commit_reg),
        .I3(irack),
        .O(int_rack_reg_0));
  FDCE hi_pre_fetch_addr_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(hi_pre_fetch_addr_reg_0),
        .Q(hi_pre_fetch_addr));
  FDCE int_rack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(nxt_int_rack),
        .Q(int_rack));
  FDCE \uhalf_instr_reg[0] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [0]),
        .Q(uhalf_instr[0]));
  FDCE \uhalf_instr_reg[10] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [10]),
        .Q(uhalf_instr[10]));
  FDCE \uhalf_instr_reg[11] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [11]),
        .Q(uhalf_instr[11]));
  FDCE \uhalf_instr_reg[12] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [12]),
        .Q(uhalf_instr[12]));
  FDCE \uhalf_instr_reg[13] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [13]),
        .Q(uhalf_instr[13]));
  FDCE \uhalf_instr_reg[14] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [14]),
        .Q(uhalf_instr[14]));
  FDCE \uhalf_instr_reg[15] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [15]),
        .Q(uhalf_instr[15]));
  FDCE \uhalf_instr_reg[1] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [1]),
        .Q(uhalf_instr[1]));
  FDCE \uhalf_instr_reg[2] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [2]),
        .Q(uhalf_instr[2]));
  FDCE \uhalf_instr_reg[3] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [3]),
        .Q(uhalf_instr[3]));
  FDCE \uhalf_instr_reg[4] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [4]),
        .Q(uhalf_instr[4]));
  FDCE \uhalf_instr_reg[5] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [5]),
        .Q(uhalf_instr[5]));
  FDCE \uhalf_instr_reg[6] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [6]),
        .Q(uhalf_instr[6]));
  FDCE \uhalf_instr_reg[7] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [7]),
        .Q(uhalf_instr[7]));
  FDCE \uhalf_instr_reg[8] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [8]),
        .Q(uhalf_instr[8]));
  FDCE \uhalf_instr_reg[9] 
       (.C(HCLK),
        .CE(\uhalf_instr_reg[0]_1 ),
        .CLR(\uhalf_instr_reg[0]_0 ),
        .D(\uhalf_instr_reg[15]_1 [9]),
        .Q(uhalf_instr[9]));
endmodule

(* ORIG_REF_NAME = "cm1_mem_ctl" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_mem_ctl
   (u_fault_ex,
    irack,
    D,
    rd_mux_a_ex_reg,
    load_xpsr_ex_reg,
    w_u_fault_reg_0,
    rd_mux_a_ex_reg_0,
    rd_mux_a_ex_reg_1,
    rd_mux_a_ex_reg_2,
    rd_mux_a_ex_reg_3,
    rd_mux_a_ex_reg_4,
    rd_mux_a_ex_reg_5,
    rd_mux_a_ex_reg_6,
    rd_mux_a_ex_reg_7,
    rd_mux_a_ex_reg_8,
    rd_mux_a_ex_reg_9,
    rd_mux_a_ex_reg_10,
    rd_mux_a_ex_reg_11,
    rd_mux_a_ex_reg_12,
    rd_mux_a_ex_reg_13,
    rd_mux_a_ex_reg_14,
    rd_mux_a_ex_reg_15,
    rd_mux_a_ex_reg_16,
    rd_mux_a_ex_reg_17,
    rd_mux_a_ex_reg_18,
    rd_mux_a_ex_reg_19,
    rd_mux_a_ex_reg_20,
    rd_mux_a_ex_reg_21,
    rd_mux_a_ex_reg_22,
    rd_mux_a_ex_reg_23,
    rd_mux_a_ex_reg_24,
    rd_mux_a_ex_reg_25,
    rd_mux_a_ex_reg_26,
    rd_mux_a_ex_reg_27,
    rd_mux_a_ex_reg_28,
    rd_mux_a_ex_reg_29,
    rd_mux_a_ex_reg_30,
    rd_mux_a_ex_reg_31,
    \mem_held_addr_reg[31]_i_1 ,
    itcm_sel_i_6_0,
    DTCMBYTEWR,
    ITCMBYTEWR,
    fptr_align_reg,
    biu_rdy,
    nxt_itcm_sel,
    HCLK,
    dwack_reg_0,
    nxt_dtcm_sel,
    u_fault,
    nxt_irack,
    nxt_drack,
    w_u_fault_reg_1,
    w_u_fault_reg_2,
    nxt_dwack,
    se_half_wb,
    \hold_reg1_reg[31] ,
    \hold_reg1_reg[30] ,
    \hold_reg1_reg[29] ,
    \hold_reg1_reg[28] ,
    \hold_reg1_reg[27] ,
    \hold_reg1_reg[26] ,
    \hold_reg1_reg[25] ,
    \hold_reg1_reg[24] ,
    \hold_reg1_reg[23] ,
    \hold_reg1_reg[22] ,
    \hold_reg1_reg[21] ,
    \hold_reg1_reg[20] ,
    \hold_reg1_reg[19] ,
    \hold_reg1_reg[18] ,
    \hold_reg1_reg[17] ,
    \hold_reg1_reg[16] ,
    load_xpsr_ex,
    biu_rfault,
    biu_drack,
    biu_dreq,
    biu_commit_reg_reg,
    biu_commit_reg_reg_0,
    biu_commit_reg_reg_1,
    biu_addr_mux_ctl_ex,
    \hold_reg1_reg[6] ,
    \hold_reg1_reg[6]_0 ,
    \hold_reg1_reg[16]_0 ,
    \hold_reg1_reg[16]_1 ,
    rd_mux_a_ex,
    \hold_reg1_reg[7] ,
    \hold_reg1[7]_i_7_0 ,
    doutA,
    \hold_reg1[7]_i_7_1 ,
    O,
    dtcm_sel_reg_0,
    \genblk3[1].ram_block_reg_3_1 ,
    ls_byte_ex,
    ls_half_ex,
    \genblk3[1].ram_block_reg_3_1_0 ,
    fptr_align_reg_0,
    fptr_align);
  output u_fault_ex;
  output irack;
  output [23:0]D;
  output rd_mux_a_ex_reg;
  output load_xpsr_ex_reg;
  output w_u_fault_reg_0;
  output rd_mux_a_ex_reg_0;
  output rd_mux_a_ex_reg_1;
  output rd_mux_a_ex_reg_2;
  output rd_mux_a_ex_reg_3;
  output rd_mux_a_ex_reg_4;
  output rd_mux_a_ex_reg_5;
  output rd_mux_a_ex_reg_6;
  output rd_mux_a_ex_reg_7;
  output rd_mux_a_ex_reg_8;
  output rd_mux_a_ex_reg_9;
  output rd_mux_a_ex_reg_10;
  output rd_mux_a_ex_reg_11;
  output rd_mux_a_ex_reg_12;
  output rd_mux_a_ex_reg_13;
  output rd_mux_a_ex_reg_14;
  output rd_mux_a_ex_reg_15;
  output rd_mux_a_ex_reg_16;
  output rd_mux_a_ex_reg_17;
  output rd_mux_a_ex_reg_18;
  output rd_mux_a_ex_reg_19;
  output rd_mux_a_ex_reg_20;
  output rd_mux_a_ex_reg_21;
  output rd_mux_a_ex_reg_22;
  output rd_mux_a_ex_reg_23;
  output rd_mux_a_ex_reg_24;
  output rd_mux_a_ex_reg_25;
  output rd_mux_a_ex_reg_26;
  output rd_mux_a_ex_reg_27;
  output rd_mux_a_ex_reg_28;
  output rd_mux_a_ex_reg_29;
  output rd_mux_a_ex_reg_30;
  output rd_mux_a_ex_reg_31;
  output \mem_held_addr_reg[31]_i_1 ;
  output itcm_sel_i_6_0;
  output [3:0]DTCMBYTEWR;
  output [3:0]ITCMBYTEWR;
  output fptr_align_reg;
  input biu_rdy;
  input nxt_itcm_sel;
  input HCLK;
  input dwack_reg_0;
  input nxt_dtcm_sel;
  input u_fault;
  input nxt_irack;
  input nxt_drack;
  input w_u_fault_reg_1;
  input w_u_fault_reg_2;
  input nxt_dwack;
  input se_half_wb;
  input \hold_reg1_reg[31] ;
  input \hold_reg1_reg[30] ;
  input \hold_reg1_reg[29] ;
  input \hold_reg1_reg[28] ;
  input \hold_reg1_reg[27] ;
  input \hold_reg1_reg[26] ;
  input \hold_reg1_reg[25] ;
  input \hold_reg1_reg[24] ;
  input \hold_reg1_reg[23] ;
  input \hold_reg1_reg[22] ;
  input \hold_reg1_reg[21] ;
  input \hold_reg1_reg[20] ;
  input \hold_reg1_reg[19] ;
  input \hold_reg1_reg[18] ;
  input \hold_reg1_reg[17] ;
  input \hold_reg1_reg[16] ;
  input load_xpsr_ex;
  input biu_rfault;
  input biu_drack;
  input biu_dreq;
  input biu_commit_reg_reg;
  input biu_commit_reg_reg_0;
  input biu_commit_reg_reg_1;
  input [0:0]biu_addr_mux_ctl_ex;
  input \hold_reg1_reg[6] ;
  input \hold_reg1_reg[6]_0 ;
  input \hold_reg1_reg[16]_0 ;
  input \hold_reg1_reg[16]_1 ;
  input rd_mux_a_ex;
  input [31:0]\hold_reg1_reg[7] ;
  input [31:0]\hold_reg1[7]_i_7_0 ;
  input [31:0]doutA;
  input [31:0]\hold_reg1[7]_i_7_1 ;
  input [2:0]O;
  input [7:0]dtcm_sel_reg_0;
  input \genblk3[1].ram_block_reg_3_1 ;
  input ls_byte_ex;
  input ls_half_ex;
  input \genblk3[1].ram_block_reg_3_1_0 ;
  input fptr_align_reg_0;
  input fptr_align;

  wire [23:0]D;
  wire [3:0]DTCMBYTEWR;
  wire HCLK;
  wire [3:0]ITCMBYTEWR;
  wire [2:0]O;
  wire [0:0]biu_addr_mux_ctl_ex;
  wire biu_commit_reg_reg;
  wire biu_commit_reg_reg_0;
  wire biu_commit_reg_reg_1;
  wire biu_drack;
  wire biu_dreq;
  wire biu_rdy;
  wire biu_rfault;
  wire [31:0]doutA;
  wire drack;
  wire dtcm_sel;
  wire [7:0]dtcm_sel_reg_0;
  wire dwack;
  wire dwack_reg_0;
  wire fptr_align;
  wire fptr_align_i_4_n_0;
  wire fptr_align_reg;
  wire fptr_align_reg_0;
  wire \genblk3[1].ram_block_reg_3_1 ;
  wire \genblk3[1].ram_block_reg_3_1_0 ;
  wire \hold_reg1[0]_i_6_n_0 ;
  wire \hold_reg1[0]_i_7_n_0 ;
  wire \hold_reg1[0]_i_8_n_0 ;
  wire \hold_reg1[0]_i_9_n_0 ;
  wire \hold_reg1[1]_i_5_n_0 ;
  wire \hold_reg1[1]_i_6_n_0 ;
  wire \hold_reg1[1]_i_7_n_0 ;
  wire \hold_reg1[2]_i_6_n_0 ;
  wire \hold_reg1[2]_i_7_n_0 ;
  wire \hold_reg1[2]_i_8_n_0 ;
  wire \hold_reg1[2]_i_9_n_0 ;
  wire \hold_reg1[3]_i_6_n_0 ;
  wire \hold_reg1[3]_i_7_n_0 ;
  wire \hold_reg1[3]_i_8_n_0 ;
  wire \hold_reg1[3]_i_9_n_0 ;
  wire \hold_reg1[4]_i_6_n_0 ;
  wire \hold_reg1[4]_i_7_n_0 ;
  wire \hold_reg1[4]_i_8_n_0 ;
  wire \hold_reg1[4]_i_9_n_0 ;
  wire \hold_reg1[5]_i_6_n_0 ;
  wire \hold_reg1[5]_i_7_n_0 ;
  wire \hold_reg1[5]_i_8_n_0 ;
  wire \hold_reg1[5]_i_9_n_0 ;
  wire \hold_reg1[6]_i_6_n_0 ;
  wire \hold_reg1[6]_i_7_n_0 ;
  wire \hold_reg1[6]_i_8_n_0 ;
  wire \hold_reg1[6]_i_9_n_0 ;
  wire \hold_reg1[7]_i_10_n_0 ;
  wire \hold_reg1[7]_i_11_n_0 ;
  wire [31:0]\hold_reg1[7]_i_7_0 ;
  wire [31:0]\hold_reg1[7]_i_7_1 ;
  wire \hold_reg1[7]_i_8_n_0 ;
  wire \hold_reg1[7]_i_9_n_0 ;
  wire \hold_reg1_reg[16] ;
  wire \hold_reg1_reg[16]_0 ;
  wire \hold_reg1_reg[16]_1 ;
  wire \hold_reg1_reg[17] ;
  wire \hold_reg1_reg[18] ;
  wire \hold_reg1_reg[19] ;
  wire \hold_reg1_reg[20] ;
  wire \hold_reg1_reg[21] ;
  wire \hold_reg1_reg[22] ;
  wire \hold_reg1_reg[23] ;
  wire \hold_reg1_reg[24] ;
  wire \hold_reg1_reg[25] ;
  wire \hold_reg1_reg[26] ;
  wire \hold_reg1_reg[27] ;
  wire \hold_reg1_reg[28] ;
  wire \hold_reg1_reg[29] ;
  wire \hold_reg1_reg[30] ;
  wire \hold_reg1_reg[31] ;
  wire \hold_reg1_reg[6] ;
  wire \hold_reg1_reg[6]_0 ;
  wire [31:0]\hold_reg1_reg[7] ;
  wire irack;
  wire itcm_sel;
  wire itcm_sel_i_6_0;
  wire itcm_sel_i_6_n_0;
  wire load_xpsr_ex;
  wire load_xpsr_ex_reg;
  wire ls_byte_ex;
  wire ls_half_ex;
  wire \mem_held_addr_reg[31]_i_1 ;
  wire nxt_drack;
  wire nxt_dtcm_sel;
  wire nxt_dwack;
  wire nxt_irack;
  wire nxt_itcm_sel;
  wire rd_mux_a_ex;
  wire rd_mux_a_ex_reg;
  wire rd_mux_a_ex_reg_0;
  wire rd_mux_a_ex_reg_1;
  wire rd_mux_a_ex_reg_10;
  wire rd_mux_a_ex_reg_11;
  wire rd_mux_a_ex_reg_12;
  wire rd_mux_a_ex_reg_13;
  wire rd_mux_a_ex_reg_14;
  wire rd_mux_a_ex_reg_15;
  wire rd_mux_a_ex_reg_16;
  wire rd_mux_a_ex_reg_17;
  wire rd_mux_a_ex_reg_18;
  wire rd_mux_a_ex_reg_19;
  wire rd_mux_a_ex_reg_2;
  wire rd_mux_a_ex_reg_20;
  wire rd_mux_a_ex_reg_21;
  wire rd_mux_a_ex_reg_22;
  wire rd_mux_a_ex_reg_23;
  wire rd_mux_a_ex_reg_24;
  wire rd_mux_a_ex_reg_25;
  wire rd_mux_a_ex_reg_26;
  wire rd_mux_a_ex_reg_27;
  wire rd_mux_a_ex_reg_28;
  wire rd_mux_a_ex_reg_29;
  wire rd_mux_a_ex_reg_3;
  wire rd_mux_a_ex_reg_30;
  wire rd_mux_a_ex_reg_31;
  wire rd_mux_a_ex_reg_4;
  wire rd_mux_a_ex_reg_5;
  wire rd_mux_a_ex_reg_6;
  wire rd_mux_a_ex_reg_7;
  wire rd_mux_a_ex_reg_8;
  wire rd_mux_a_ex_reg_9;
  wire se_half_wb;
  wire u_fault;
  wire u_fault_ex;
  wire w_u_fault;
  wire w_u_fault_reg_0;
  wire w_u_fault_reg_1;
  wire w_u_fault_reg_2;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5404)) 
    biu_commit_reg_i_2
       (.I0(biu_dreq),
        .I1(biu_commit_reg_reg),
        .I2(biu_commit_reg_reg_0),
        .I3(biu_commit_reg_reg_1),
        .I4(biu_addr_mux_ctl_ex),
        .I5(w_u_fault),
        .O(w_u_fault_reg_0));
  LUT6 #(
    .INIT(64'h8880AAAA88808880)) 
    \dp_ipsr_1to0[1]_i_3 
       (.I0(load_xpsr_ex),
        .I1(drack),
        .I2(dtcm_sel),
        .I3(itcm_sel),
        .I4(biu_rfault),
        .I5(biu_drack),
        .O(load_xpsr_ex_reg));
  FDCE drack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(dwack_reg_0),
        .D(nxt_drack),
        .Q(drack));
  FDCE dtcm_sel_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(dwack_reg_0),
        .D(nxt_dtcm_sel),
        .Q(dtcm_sel));
  FDCE dwack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(dwack_reg_0),
        .D(nxt_dwack),
        .Q(dwack));
  LUT6 #(
    .INIT(64'h5C5F5F5F5C505050)) 
    fptr_align_i_1
       (.I0(rd_mux_a_ex_reg_8),
        .I1(\hold_reg1_reg[7] [2]),
        .I2(load_xpsr_ex_reg),
        .I3(biu_rdy),
        .I4(fptr_align_reg_0),
        .I5(fptr_align),
        .O(fptr_align_reg));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    fptr_align_i_2
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [9]),
        .I4(fptr_align_i_4_n_0),
        .O(rd_mux_a_ex_reg_8));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    fptr_align_i_4
       (.I0(\hold_reg1[7]_i_7_0 [9]),
        .I1(doutA[9]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [9]),
        .O(fptr_align_i_4_n_0));
  LUT6 #(
    .INIT(64'h5357000000000000)) 
    \genblk3[1].ram_block_reg_0_0_i_1 
       (.I0(\genblk3[1].ram_block_reg_3_1 ),
        .I1(ls_byte_ex),
        .I2(ls_half_ex),
        .I3(\genblk3[1].ram_block_reg_3_1_0 ),
        .I4(dtcm_sel),
        .I5(dwack),
        .O(DTCMBYTEWR[0]));
  LUT6 #(
    .INIT(64'h0808008808080888)) 
    \genblk3[1].ram_block_reg_0_0_i_1__0 
       (.I0(dwack),
        .I1(itcm_sel),
        .I2(\genblk3[1].ram_block_reg_3_1 ),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .I5(\genblk3[1].ram_block_reg_3_1_0 ),
        .O(ITCMBYTEWR[0]));
  LUT6 #(
    .INIT(64'h5753000000000000)) 
    \genblk3[1].ram_block_reg_1_0_i_1 
       (.I0(\genblk3[1].ram_block_reg_3_1 ),
        .I1(ls_byte_ex),
        .I2(ls_half_ex),
        .I3(\genblk3[1].ram_block_reg_3_1_0 ),
        .I4(dtcm_sel),
        .I5(dwack),
        .O(DTCMBYTEWR[1]));
  LUT6 #(
    .INIT(64'h0808088808080088)) 
    \genblk3[1].ram_block_reg_1_0_i_1__0 
       (.I0(dwack),
        .I1(itcm_sel),
        .I2(\genblk3[1].ram_block_reg_3_1 ),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .I5(\genblk3[1].ram_block_reg_3_1_0 ),
        .O(ITCMBYTEWR[1]));
  LUT6 #(
    .INIT(64'hF703000000000000)) 
    \genblk3[1].ram_block_reg_2_0_i_1 
       (.I0(\genblk3[1].ram_block_reg_3_1_0 ),
        .I1(ls_byte_ex),
        .I2(ls_half_ex),
        .I3(\genblk3[1].ram_block_reg_3_1 ),
        .I4(dtcm_sel),
        .I5(dwack),
        .O(DTCMBYTEWR[2]));
  LUT6 #(
    .INIT(64'h8888088800000088)) 
    \genblk3[1].ram_block_reg_2_0_i_1__0 
       (.I0(dwack),
        .I1(itcm_sel),
        .I2(\genblk3[1].ram_block_reg_3_1_0 ),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 ),
        .O(ITCMBYTEWR[2]));
  LUT6 #(
    .INIT(64'hFB03000000000000)) 
    \genblk3[1].ram_block_reg_3_0_i_1 
       (.I0(\genblk3[1].ram_block_reg_3_1_0 ),
        .I1(ls_byte_ex),
        .I2(ls_half_ex),
        .I3(\genblk3[1].ram_block_reg_3_1 ),
        .I4(dtcm_sel),
        .I5(dwack),
        .O(DTCMBYTEWR[3]));
  LUT6 #(
    .INIT(64'h8888808800000088)) 
    \genblk3[1].ram_block_reg_3_0_i_1__0 
       (.I0(dwack),
        .I1(itcm_sel),
        .I2(\genblk3[1].ram_block_reg_3_1_0 ),
        .I3(ls_byte_ex),
        .I4(ls_half_ex),
        .I5(\genblk3[1].ram_block_reg_3_1 ),
        .O(ITCMBYTEWR[3]));
  LUT6 #(
    .INIT(64'h55CC000F55CCFF0F)) 
    \hold_reg1[0]_i_1 
       (.I0(rd_mux_a_ex_reg_4),
        .I1(rd_mux_a_ex_reg_5),
        .I2(rd_mux_a_ex_reg_6),
        .I3(\hold_reg1_reg[6] ),
        .I4(\hold_reg1_reg[6]_0 ),
        .I5(rd_mux_a_ex_reg_7),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[0]_i_2 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [0]),
        .I4(\hold_reg1[0]_i_6_n_0 ),
        .O(rd_mux_a_ex_reg_4));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \hold_reg1[0]_i_3 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [8]),
        .I4(\hold_reg1[0]_i_7_n_0 ),
        .O(rd_mux_a_ex_reg_5));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[0]_i_4 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [24]),
        .I4(\hold_reg1[0]_i_8_n_0 ),
        .O(rd_mux_a_ex_reg_6));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[0]_i_5 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [16]),
        .I4(\hold_reg1[0]_i_9_n_0 ),
        .O(rd_mux_a_ex_reg_7));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[0]_i_6 
       (.I0(\hold_reg1[7]_i_7_0 [0]),
        .I1(doutA[0]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [0]),
        .O(\hold_reg1[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[0]_i_7 
       (.I0(\hold_reg1[7]_i_7_0 [8]),
        .I1(doutA[8]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [8]),
        .O(\hold_reg1[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[0]_i_8 
       (.I0(\hold_reg1[7]_i_7_0 [24]),
        .I1(doutA[24]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [24]),
        .O(\hold_reg1[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[0]_i_9 
       (.I0(\hold_reg1[7]_i_7_0 [16]),
        .I1(doutA[16]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [16]),
        .O(\hold_reg1[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[16]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[16] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[17]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[17] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[18]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[18] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[19]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[19] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    \hold_reg1[1]_i_1 
       (.I0(rd_mux_a_ex_reg_8),
        .I1(rd_mux_a_ex_reg_9),
        .I2(rd_mux_a_ex_reg_10),
        .I3(\hold_reg1_reg[6] ),
        .I4(\hold_reg1_reg[6]_0 ),
        .I5(rd_mux_a_ex_reg_11),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[1]_i_2 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [17]),
        .I4(\hold_reg1[1]_i_5_n_0 ),
        .O(rd_mux_a_ex_reg_9));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[1]_i_3 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [1]),
        .I4(\hold_reg1[1]_i_6_n_0 ),
        .O(rd_mux_a_ex_reg_10));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[1]_i_4 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [25]),
        .I4(\hold_reg1[1]_i_7_n_0 ),
        .O(rd_mux_a_ex_reg_11));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[1]_i_5 
       (.I0(doutA[17]),
        .I1(\hold_reg1[7]_i_7_0 [17]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [17]),
        .O(\hold_reg1[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[1]_i_6 
       (.I0(doutA[1]),
        .I1(\hold_reg1[7]_i_7_0 [1]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [1]),
        .O(\hold_reg1[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[1]_i_7 
       (.I0(doutA[25]),
        .I1(\hold_reg1[7]_i_7_0 [25]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [25]),
        .O(\hold_reg1[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[20]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[20] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[21]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[21] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[22]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[22] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[23]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[23] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[24]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[24] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[25]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[25] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[26]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[26] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[27]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[27] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[28]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[28] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[29]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[29] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    \hold_reg1[2]_i_1 
       (.I0(rd_mux_a_ex_reg_12),
        .I1(rd_mux_a_ex_reg_13),
        .I2(rd_mux_a_ex_reg_14),
        .I3(\hold_reg1_reg[6] ),
        .I4(\hold_reg1_reg[6]_0 ),
        .I5(rd_mux_a_ex_reg_15),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[2]_i_2 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [10]),
        .I4(\hold_reg1[2]_i_6_n_0 ),
        .O(rd_mux_a_ex_reg_12));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[2]_i_3 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [18]),
        .I4(\hold_reg1[2]_i_7_n_0 ),
        .O(rd_mux_a_ex_reg_13));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[2]_i_4 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [2]),
        .I4(\hold_reg1[2]_i_8_n_0 ),
        .O(rd_mux_a_ex_reg_14));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[2]_i_5 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [26]),
        .I4(\hold_reg1[2]_i_9_n_0 ),
        .O(rd_mux_a_ex_reg_15));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[2]_i_6 
       (.I0(\hold_reg1[7]_i_7_0 [10]),
        .I1(doutA[10]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [10]),
        .O(\hold_reg1[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[2]_i_7 
       (.I0(\hold_reg1[7]_i_7_0 [18]),
        .I1(doutA[18]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [18]),
        .O(\hold_reg1[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[2]_i_8 
       (.I0(\hold_reg1[7]_i_7_0 [2]),
        .I1(doutA[2]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [2]),
        .O(\hold_reg1[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[2]_i_9 
       (.I0(\hold_reg1[7]_i_7_0 [26]),
        .I1(doutA[26]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [26]),
        .O(\hold_reg1[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[30]_i_1 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[30] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \hold_reg1[31]_i_2 
       (.I0(se_half_wb),
        .I1(rd_mux_a_ex_reg),
        .I2(\hold_reg1_reg[31] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hCCAACCAAFFF000F0)) 
    \hold_reg1[31]_i_3 
       (.I0(rd_mux_a_ex_reg_3),
        .I1(rd_mux_a_ex_reg_1),
        .I2(rd_mux_a_ex_reg_0),
        .I3(\hold_reg1_reg[16]_0 ),
        .I4(rd_mux_a_ex_reg_2),
        .I5(\hold_reg1_reg[16]_1 ),
        .O(rd_mux_a_ex_reg));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    \hold_reg1[3]_i_1 
       (.I0(rd_mux_a_ex_reg_16),
        .I1(rd_mux_a_ex_reg_17),
        .I2(rd_mux_a_ex_reg_18),
        .I3(\hold_reg1_reg[6] ),
        .I4(\hold_reg1_reg[6]_0 ),
        .I5(rd_mux_a_ex_reg_19),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \hold_reg1[3]_i_2 
       (.I0(\hold_reg1_reg[7] [11]),
        .I1(rd_mux_a_ex),
        .I2(dtcm_sel),
        .I3(itcm_sel),
        .I4(\hold_reg1[3]_i_6_n_0 ),
        .O(rd_mux_a_ex_reg_16));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[3]_i_3 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [19]),
        .I4(\hold_reg1[3]_i_7_n_0 ),
        .O(rd_mux_a_ex_reg_17));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[3]_i_4 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [3]),
        .I4(\hold_reg1[3]_i_8_n_0 ),
        .O(rd_mux_a_ex_reg_18));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[3]_i_5 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [27]),
        .I4(\hold_reg1[3]_i_9_n_0 ),
        .O(rd_mux_a_ex_reg_19));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[3]_i_6 
       (.I0(\hold_reg1[7]_i_7_0 [11]),
        .I1(doutA[11]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [11]),
        .O(\hold_reg1[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[3]_i_7 
       (.I0(doutA[19]),
        .I1(\hold_reg1[7]_i_7_0 [19]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [19]),
        .O(\hold_reg1[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[3]_i_8 
       (.I0(doutA[3]),
        .I1(\hold_reg1[7]_i_7_0 [3]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [3]),
        .O(\hold_reg1[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[3]_i_9 
       (.I0(doutA[27]),
        .I1(\hold_reg1[7]_i_7_0 [27]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [27]),
        .O(\hold_reg1[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    \hold_reg1[4]_i_1 
       (.I0(rd_mux_a_ex_reg_20),
        .I1(rd_mux_a_ex_reg_21),
        .I2(rd_mux_a_ex_reg_22),
        .I3(\hold_reg1_reg[6] ),
        .I4(\hold_reg1_reg[6]_0 ),
        .I5(rd_mux_a_ex_reg_23),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \hold_reg1[4]_i_2 
       (.I0(\hold_reg1_reg[7] [12]),
        .I1(rd_mux_a_ex),
        .I2(dtcm_sel),
        .I3(itcm_sel),
        .I4(\hold_reg1[4]_i_6_n_0 ),
        .O(rd_mux_a_ex_reg_20));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[4]_i_3 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [20]),
        .I4(\hold_reg1[4]_i_7_n_0 ),
        .O(rd_mux_a_ex_reg_21));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[4]_i_4 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [4]),
        .I4(\hold_reg1[4]_i_8_n_0 ),
        .O(rd_mux_a_ex_reg_22));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[4]_i_5 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [28]),
        .I4(\hold_reg1[4]_i_9_n_0 ),
        .O(rd_mux_a_ex_reg_23));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[4]_i_6 
       (.I0(\hold_reg1[7]_i_7_0 [12]),
        .I1(doutA[12]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [12]),
        .O(\hold_reg1[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[4]_i_7 
       (.I0(\hold_reg1[7]_i_7_0 [20]),
        .I1(doutA[20]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [20]),
        .O(\hold_reg1[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[4]_i_8 
       (.I0(\hold_reg1[7]_i_7_0 [4]),
        .I1(doutA[4]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [4]),
        .O(\hold_reg1[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[4]_i_9 
       (.I0(\hold_reg1[7]_i_7_0 [28]),
        .I1(doutA[28]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [28]),
        .O(\hold_reg1[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    \hold_reg1[5]_i_1 
       (.I0(rd_mux_a_ex_reg_24),
        .I1(rd_mux_a_ex_reg_25),
        .I2(rd_mux_a_ex_reg_26),
        .I3(\hold_reg1_reg[6] ),
        .I4(\hold_reg1_reg[6]_0 ),
        .I5(rd_mux_a_ex_reg_27),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[5]_i_2 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [13]),
        .I4(\hold_reg1[5]_i_6_n_0 ),
        .O(rd_mux_a_ex_reg_24));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[5]_i_3 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [21]),
        .I4(\hold_reg1[5]_i_7_n_0 ),
        .O(rd_mux_a_ex_reg_25));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[5]_i_4 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [5]),
        .I4(\hold_reg1[5]_i_8_n_0 ),
        .O(rd_mux_a_ex_reg_26));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[5]_i_5 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [29]),
        .I4(\hold_reg1[5]_i_9_n_0 ),
        .O(rd_mux_a_ex_reg_27));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[5]_i_6 
       (.I0(doutA[13]),
        .I1(\hold_reg1[7]_i_7_0 [13]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [13]),
        .O(\hold_reg1[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[5]_i_7 
       (.I0(\hold_reg1[7]_i_7_0 [21]),
        .I1(doutA[21]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [21]),
        .O(\hold_reg1[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[5]_i_8 
       (.I0(doutA[5]),
        .I1(\hold_reg1[7]_i_7_0 [5]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [5]),
        .O(\hold_reg1[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCCAC0CFCCCAC0C0)) 
    \hold_reg1[5]_i_9 
       (.I0(\hold_reg1[7]_i_7_0 [29]),
        .I1(doutA[29]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [29]),
        .O(\hold_reg1[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA33000FAA33FF)) 
    \hold_reg1[6]_i_1 
       (.I0(rd_mux_a_ex_reg_28),
        .I1(rd_mux_a_ex_reg_29),
        .I2(rd_mux_a_ex_reg_30),
        .I3(\hold_reg1_reg[6] ),
        .I4(\hold_reg1_reg[6]_0 ),
        .I5(rd_mux_a_ex_reg_31),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \hold_reg1[6]_i_2 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [14]),
        .I4(\hold_reg1[6]_i_6_n_0 ),
        .O(rd_mux_a_ex_reg_28));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[6]_i_3 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [22]),
        .I4(\hold_reg1[6]_i_7_n_0 ),
        .O(rd_mux_a_ex_reg_29));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[6]_i_4 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [6]),
        .I4(\hold_reg1[6]_i_8_n_0 ),
        .O(rd_mux_a_ex_reg_30));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[6]_i_5 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [30]),
        .I4(\hold_reg1[6]_i_9_n_0 ),
        .O(rd_mux_a_ex_reg_31));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[6]_i_6 
       (.I0(doutA[14]),
        .I1(\hold_reg1[7]_i_7_0 [14]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [14]),
        .O(\hold_reg1[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[6]_i_7 
       (.I0(doutA[22]),
        .I1(\hold_reg1[7]_i_7_0 [22]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [22]),
        .O(\hold_reg1[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[6]_i_8 
       (.I0(doutA[6]),
        .I1(\hold_reg1[7]_i_7_0 [6]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [6]),
        .O(\hold_reg1[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[6]_i_9 
       (.I0(doutA[30]),
        .I1(\hold_reg1[7]_i_7_0 [30]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [30]),
        .O(\hold_reg1[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    \hold_reg1[7]_i_1 
       (.I0(rd_mux_a_ex_reg_0),
        .I1(rd_mux_a_ex_reg_1),
        .I2(rd_mux_a_ex_reg_2),
        .I3(\hold_reg1_reg[6] ),
        .I4(\hold_reg1_reg[6]_0 ),
        .I5(rd_mux_a_ex_reg_3),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[7]_i_10 
       (.I0(doutA[7]),
        .I1(\hold_reg1[7]_i_7_0 [7]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [7]),
        .O(\hold_reg1[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[7]_i_11 
       (.I0(doutA[31]),
        .I1(\hold_reg1[7]_i_7_0 [31]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [31]),
        .O(\hold_reg1[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[7]_i_2 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [15]),
        .I4(\hold_reg1[7]_i_8_n_0 ),
        .O(rd_mux_a_ex_reg_0));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[7]_i_3 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [23]),
        .I4(\hold_reg1[7]_i_9_n_0 ),
        .O(rd_mux_a_ex_reg_1));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[7]_i_4 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [7]),
        .I4(\hold_reg1[7]_i_10_n_0 ),
        .O(rd_mux_a_ex_reg_2));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \hold_reg1[7]_i_7 
       (.I0(rd_mux_a_ex),
        .I1(dtcm_sel),
        .I2(itcm_sel),
        .I3(\hold_reg1_reg[7] [31]),
        .I4(\hold_reg1[7]_i_11_n_0 ),
        .O(rd_mux_a_ex_reg_3));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[7]_i_8 
       (.I0(doutA[15]),
        .I1(\hold_reg1[7]_i_7_0 [15]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [15]),
        .O(\hold_reg1[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAACA0AFAAACA0A0)) 
    \hold_reg1[7]_i_9 
       (.I0(doutA[23]),
        .I1(\hold_reg1[7]_i_7_0 [23]),
        .I2(itcm_sel),
        .I3(rd_mux_a_ex),
        .I4(dtcm_sel),
        .I5(\hold_reg1[7]_i_7_1 [23]),
        .O(\hold_reg1[7]_i_9_n_0 ));
  FDCE irack_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(dwack_reg_0),
        .D(nxt_irack),
        .Q(irack));
  LUT3 #(
    .INIT(8'hFE)) 
    itcm_sel_i_3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .O(\mem_held_addr_reg[31]_i_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    itcm_sel_i_4
       (.I0(dtcm_sel_reg_0[4]),
        .I1(dtcm_sel_reg_0[7]),
        .I2(dtcm_sel_reg_0[5]),
        .I3(dtcm_sel_reg_0[6]),
        .I4(itcm_sel_i_6_n_0),
        .O(itcm_sel_i_6_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    itcm_sel_i_6
       (.I0(dtcm_sel_reg_0[2]),
        .I1(dtcm_sel_reg_0[0]),
        .I2(dtcm_sel_reg_0[3]),
        .I3(dtcm_sel_reg_0[1]),
        .O(itcm_sel_i_6_n_0));
  FDCE itcm_sel_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(dwack_reg_0),
        .D(nxt_itcm_sel),
        .Q(itcm_sel));
  FDCE u_fault_ex_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(dwack_reg_0),
        .D(u_fault),
        .Q(u_fault_ex));
  FDCE w_u_fault_reg
       (.C(HCLK),
        .CE(biu_rdy),
        .CLR(w_u_fault_reg_2),
        .D(w_u_fault_reg_1),
        .Q(w_u_fault));
endmodule

(* ORIG_REF_NAME = "cm1_multiplier" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_multiplier
   (mult_out,
    RESET_INTERCONNECT,
    RESET_INTERCONNECT_0,
    \rf_mux_ctl_ex_reg[2] ,
    \i_mult_out_reg[15]__1_0 ,
    HCLK,
    SYSRESETn,
    nxt_mult_out0_carry__2_0,
    nxt_mult_out0_carry__2_1,
    z_flag_mux_reg,
    rf_mux_ctl_ex,
    rf0_mux_ctl_ex,
    \a_term_reg[31]_0 ,
    b_reg_0,
    \b_term_reg[31]_0 );
  output [15:0]mult_out;
  output RESET_INTERCONNECT;
  output RESET_INTERCONNECT_0;
  output \rf_mux_ctl_ex_reg[2] ;
  output [15:0]\i_mult_out_reg[15]__1_0 ;
  input HCLK;
  input SYSRESETn;
  input nxt_mult_out0_carry__2_0;
  input nxt_mult_out0_carry__2_1;
  input z_flag_mux_reg;
  input [0:0]rf_mux_ctl_ex;
  input [1:0]rf0_mux_ctl_ex;
  input [31:0]\a_term_reg[31]_0 ;
  input [31:0]b_reg_0;
  input \b_term_reg[31]_0 ;

  wire HCLK;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire SYSRESETn;
  wire [31:0]a_term;
  wire [31:0]\a_term_reg[31]_0 ;
  wire [31:0]b_reg_0;
  wire [31:0]b_term;
  wire \b_term_reg[31]_0 ;
  wire [15:0]\i_mult_out_reg[15]__1_0 ;
  wire \i_mult_out_reg[16]__1_n_0 ;
  wire [15:0]mult_out;
  wire nxt_mult_out0__0_n_100;
  wire nxt_mult_out0__0_n_101;
  wire nxt_mult_out0__0_n_102;
  wire nxt_mult_out0__0_n_103;
  wire nxt_mult_out0__0_n_104;
  wire nxt_mult_out0__0_n_105;
  wire nxt_mult_out0__0_n_106;
  wire nxt_mult_out0__0_n_107;
  wire nxt_mult_out0__0_n_108;
  wire nxt_mult_out0__0_n_109;
  wire nxt_mult_out0__0_n_110;
  wire nxt_mult_out0__0_n_111;
  wire nxt_mult_out0__0_n_112;
  wire nxt_mult_out0__0_n_113;
  wire nxt_mult_out0__0_n_114;
  wire nxt_mult_out0__0_n_115;
  wire nxt_mult_out0__0_n_116;
  wire nxt_mult_out0__0_n_117;
  wire nxt_mult_out0__0_n_118;
  wire nxt_mult_out0__0_n_119;
  wire nxt_mult_out0__0_n_120;
  wire nxt_mult_out0__0_n_121;
  wire nxt_mult_out0__0_n_122;
  wire nxt_mult_out0__0_n_123;
  wire nxt_mult_out0__0_n_124;
  wire nxt_mult_out0__0_n_125;
  wire nxt_mult_out0__0_n_126;
  wire nxt_mult_out0__0_n_127;
  wire nxt_mult_out0__0_n_128;
  wire nxt_mult_out0__0_n_129;
  wire nxt_mult_out0__0_n_130;
  wire nxt_mult_out0__0_n_131;
  wire nxt_mult_out0__0_n_132;
  wire nxt_mult_out0__0_n_133;
  wire nxt_mult_out0__0_n_134;
  wire nxt_mult_out0__0_n_135;
  wire nxt_mult_out0__0_n_136;
  wire nxt_mult_out0__0_n_137;
  wire nxt_mult_out0__0_n_138;
  wire nxt_mult_out0__0_n_139;
  wire nxt_mult_out0__0_n_140;
  wire nxt_mult_out0__0_n_141;
  wire nxt_mult_out0__0_n_142;
  wire nxt_mult_out0__0_n_143;
  wire nxt_mult_out0__0_n_144;
  wire nxt_mult_out0__0_n_145;
  wire nxt_mult_out0__0_n_146;
  wire nxt_mult_out0__0_n_147;
  wire nxt_mult_out0__0_n_148;
  wire nxt_mult_out0__0_n_149;
  wire nxt_mult_out0__0_n_150;
  wire nxt_mult_out0__0_n_151;
  wire nxt_mult_out0__0_n_152;
  wire nxt_mult_out0__0_n_153;
  wire nxt_mult_out0__0_n_24;
  wire nxt_mult_out0__0_n_25;
  wire nxt_mult_out0__0_n_26;
  wire nxt_mult_out0__0_n_27;
  wire nxt_mult_out0__0_n_28;
  wire nxt_mult_out0__0_n_29;
  wire nxt_mult_out0__0_n_30;
  wire nxt_mult_out0__0_n_31;
  wire nxt_mult_out0__0_n_32;
  wire nxt_mult_out0__0_n_33;
  wire nxt_mult_out0__0_n_34;
  wire nxt_mult_out0__0_n_35;
  wire nxt_mult_out0__0_n_36;
  wire nxt_mult_out0__0_n_37;
  wire nxt_mult_out0__0_n_38;
  wire nxt_mult_out0__0_n_39;
  wire nxt_mult_out0__0_n_40;
  wire nxt_mult_out0__0_n_41;
  wire nxt_mult_out0__0_n_42;
  wire nxt_mult_out0__0_n_43;
  wire nxt_mult_out0__0_n_44;
  wire nxt_mult_out0__0_n_45;
  wire nxt_mult_out0__0_n_46;
  wire nxt_mult_out0__0_n_47;
  wire nxt_mult_out0__0_n_48;
  wire nxt_mult_out0__0_n_49;
  wire nxt_mult_out0__0_n_50;
  wire nxt_mult_out0__0_n_51;
  wire nxt_mult_out0__0_n_52;
  wire nxt_mult_out0__0_n_53;
  wire nxt_mult_out0__0_n_58;
  wire nxt_mult_out0__0_n_59;
  wire nxt_mult_out0__0_n_60;
  wire nxt_mult_out0__0_n_61;
  wire nxt_mult_out0__0_n_62;
  wire nxt_mult_out0__0_n_63;
  wire nxt_mult_out0__0_n_64;
  wire nxt_mult_out0__0_n_65;
  wire nxt_mult_out0__0_n_66;
  wire nxt_mult_out0__0_n_67;
  wire nxt_mult_out0__0_n_68;
  wire nxt_mult_out0__0_n_69;
  wire nxt_mult_out0__0_n_70;
  wire nxt_mult_out0__0_n_71;
  wire nxt_mult_out0__0_n_72;
  wire nxt_mult_out0__0_n_73;
  wire nxt_mult_out0__0_n_74;
  wire nxt_mult_out0__0_n_75;
  wire nxt_mult_out0__0_n_76;
  wire nxt_mult_out0__0_n_77;
  wire nxt_mult_out0__0_n_78;
  wire nxt_mult_out0__0_n_79;
  wire nxt_mult_out0__0_n_80;
  wire nxt_mult_out0__0_n_81;
  wire nxt_mult_out0__0_n_82;
  wire nxt_mult_out0__0_n_83;
  wire nxt_mult_out0__0_n_84;
  wire nxt_mult_out0__0_n_85;
  wire nxt_mult_out0__0_n_86;
  wire nxt_mult_out0__0_n_87;
  wire nxt_mult_out0__0_n_88;
  wire nxt_mult_out0__0_n_89;
  wire nxt_mult_out0__0_n_90;
  wire nxt_mult_out0__0_n_91;
  wire nxt_mult_out0__0_n_92;
  wire nxt_mult_out0__0_n_93;
  wire nxt_mult_out0__0_n_94;
  wire nxt_mult_out0__0_n_95;
  wire nxt_mult_out0__0_n_96;
  wire nxt_mult_out0__0_n_97;
  wire nxt_mult_out0__0_n_98;
  wire nxt_mult_out0__0_n_99;
  wire nxt_mult_out0__1_n_100;
  wire nxt_mult_out0__1_n_101;
  wire nxt_mult_out0__1_n_102;
  wire nxt_mult_out0__1_n_103;
  wire nxt_mult_out0__1_n_104;
  wire nxt_mult_out0__1_n_105;
  wire nxt_mult_out0__1_n_58;
  wire nxt_mult_out0__1_n_59;
  wire nxt_mult_out0__1_n_60;
  wire nxt_mult_out0__1_n_61;
  wire nxt_mult_out0__1_n_62;
  wire nxt_mult_out0__1_n_63;
  wire nxt_mult_out0__1_n_64;
  wire nxt_mult_out0__1_n_65;
  wire nxt_mult_out0__1_n_66;
  wire nxt_mult_out0__1_n_67;
  wire nxt_mult_out0__1_n_68;
  wire nxt_mult_out0__1_n_69;
  wire nxt_mult_out0__1_n_70;
  wire nxt_mult_out0__1_n_71;
  wire nxt_mult_out0__1_n_72;
  wire nxt_mult_out0__1_n_73;
  wire nxt_mult_out0__1_n_74;
  wire nxt_mult_out0__1_n_75;
  wire nxt_mult_out0__1_n_76;
  wire nxt_mult_out0__1_n_77;
  wire nxt_mult_out0__1_n_78;
  wire nxt_mult_out0__1_n_79;
  wire nxt_mult_out0__1_n_80;
  wire nxt_mult_out0__1_n_81;
  wire nxt_mult_out0__1_n_82;
  wire nxt_mult_out0__1_n_83;
  wire nxt_mult_out0__1_n_84;
  wire nxt_mult_out0__1_n_85;
  wire nxt_mult_out0__1_n_86;
  wire nxt_mult_out0__1_n_87;
  wire nxt_mult_out0__1_n_88;
  wire nxt_mult_out0__1_n_89;
  wire nxt_mult_out0__1_n_90;
  wire nxt_mult_out0__1_n_91;
  wire nxt_mult_out0__1_n_92;
  wire nxt_mult_out0__1_n_93;
  wire nxt_mult_out0__1_n_94;
  wire nxt_mult_out0__1_n_95;
  wire nxt_mult_out0__1_n_96;
  wire nxt_mult_out0__1_n_97;
  wire nxt_mult_out0__1_n_98;
  wire nxt_mult_out0__1_n_99;
  wire nxt_mult_out0_carry__0_i_1_n_0;
  wire nxt_mult_out0_carry__0_i_2_n_0;
  wire nxt_mult_out0_carry__0_i_3_n_0;
  wire nxt_mult_out0_carry__0_i_4_n_0;
  wire nxt_mult_out0_carry__0_i_5_n_0;
  wire nxt_mult_out0_carry__0_i_6_n_0;
  wire nxt_mult_out0_carry__0_i_7_n_0;
  wire nxt_mult_out0_carry__0_i_8_n_0;
  wire nxt_mult_out0_carry__0_n_0;
  wire nxt_mult_out0_carry__0_n_1;
  wire nxt_mult_out0_carry__0_n_2;
  wire nxt_mult_out0_carry__0_n_3;
  wire nxt_mult_out0_carry__1_i_1_n_0;
  wire nxt_mult_out0_carry__1_i_2_n_0;
  wire nxt_mult_out0_carry__1_i_3_n_0;
  wire nxt_mult_out0_carry__1_i_4_n_0;
  wire nxt_mult_out0_carry__1_i_5_n_0;
  wire nxt_mult_out0_carry__1_i_6_n_0;
  wire nxt_mult_out0_carry__1_i_7_n_0;
  wire nxt_mult_out0_carry__1_i_8_n_0;
  wire nxt_mult_out0_carry__1_n_0;
  wire nxt_mult_out0_carry__1_n_1;
  wire nxt_mult_out0_carry__1_n_2;
  wire nxt_mult_out0_carry__1_n_3;
  wire nxt_mult_out0_carry__2_0;
  wire nxt_mult_out0_carry__2_1;
  wire nxt_mult_out0_carry__2_i_1_n_0;
  wire nxt_mult_out0_carry__2_i_2_n_0;
  wire nxt_mult_out0_carry__2_i_3_n_0;
  wire nxt_mult_out0_carry__2_i_4_n_0;
  wire nxt_mult_out0_carry__2_i_5_n_0;
  wire nxt_mult_out0_carry__2_i_6_n_0;
  wire nxt_mult_out0_carry__2_i_7_n_0;
  wire nxt_mult_out0_carry__2_n_1;
  wire nxt_mult_out0_carry__2_n_2;
  wire nxt_mult_out0_carry__2_n_3;
  wire nxt_mult_out0_carry_i_1_n_0;
  wire nxt_mult_out0_carry_i_2_n_0;
  wire nxt_mult_out0_carry_i_3_n_0;
  wire nxt_mult_out0_carry_i_4_n_0;
  wire nxt_mult_out0_carry_i_5_n_0;
  wire nxt_mult_out0_carry_i_6_n_0;
  wire nxt_mult_out0_carry_n_0;
  wire nxt_mult_out0_carry_n_1;
  wire nxt_mult_out0_carry_n_2;
  wire nxt_mult_out0_carry_n_3;
  wire nxt_mult_out0_n_100;
  wire nxt_mult_out0_n_101;
  wire nxt_mult_out0_n_102;
  wire nxt_mult_out0_n_103;
  wire nxt_mult_out0_n_104;
  wire nxt_mult_out0_n_105;
  wire nxt_mult_out0_n_106;
  wire nxt_mult_out0_n_107;
  wire nxt_mult_out0_n_108;
  wire nxt_mult_out0_n_109;
  wire nxt_mult_out0_n_110;
  wire nxt_mult_out0_n_111;
  wire nxt_mult_out0_n_112;
  wire nxt_mult_out0_n_113;
  wire nxt_mult_out0_n_114;
  wire nxt_mult_out0_n_115;
  wire nxt_mult_out0_n_116;
  wire nxt_mult_out0_n_117;
  wire nxt_mult_out0_n_118;
  wire nxt_mult_out0_n_119;
  wire nxt_mult_out0_n_120;
  wire nxt_mult_out0_n_121;
  wire nxt_mult_out0_n_122;
  wire nxt_mult_out0_n_123;
  wire nxt_mult_out0_n_124;
  wire nxt_mult_out0_n_125;
  wire nxt_mult_out0_n_126;
  wire nxt_mult_out0_n_127;
  wire nxt_mult_out0_n_128;
  wire nxt_mult_out0_n_129;
  wire nxt_mult_out0_n_130;
  wire nxt_mult_out0_n_131;
  wire nxt_mult_out0_n_132;
  wire nxt_mult_out0_n_133;
  wire nxt_mult_out0_n_134;
  wire nxt_mult_out0_n_135;
  wire nxt_mult_out0_n_136;
  wire nxt_mult_out0_n_137;
  wire nxt_mult_out0_n_138;
  wire nxt_mult_out0_n_139;
  wire nxt_mult_out0_n_140;
  wire nxt_mult_out0_n_141;
  wire nxt_mult_out0_n_142;
  wire nxt_mult_out0_n_143;
  wire nxt_mult_out0_n_144;
  wire nxt_mult_out0_n_145;
  wire nxt_mult_out0_n_146;
  wire nxt_mult_out0_n_147;
  wire nxt_mult_out0_n_148;
  wire nxt_mult_out0_n_149;
  wire nxt_mult_out0_n_150;
  wire nxt_mult_out0_n_151;
  wire nxt_mult_out0_n_152;
  wire nxt_mult_out0_n_153;
  wire nxt_mult_out0_n_58;
  wire nxt_mult_out0_n_59;
  wire nxt_mult_out0_n_60;
  wire nxt_mult_out0_n_61;
  wire nxt_mult_out0_n_62;
  wire nxt_mult_out0_n_63;
  wire nxt_mult_out0_n_64;
  wire nxt_mult_out0_n_65;
  wire nxt_mult_out0_n_66;
  wire nxt_mult_out0_n_67;
  wire nxt_mult_out0_n_68;
  wire nxt_mult_out0_n_69;
  wire nxt_mult_out0_n_70;
  wire nxt_mult_out0_n_71;
  wire nxt_mult_out0_n_72;
  wire nxt_mult_out0_n_73;
  wire nxt_mult_out0_n_74;
  wire nxt_mult_out0_n_75;
  wire nxt_mult_out0_n_76;
  wire nxt_mult_out0_n_77;
  wire nxt_mult_out0_n_78;
  wire nxt_mult_out0_n_79;
  wire nxt_mult_out0_n_80;
  wire nxt_mult_out0_n_81;
  wire nxt_mult_out0_n_82;
  wire nxt_mult_out0_n_83;
  wire nxt_mult_out0_n_84;
  wire nxt_mult_out0_n_85;
  wire nxt_mult_out0_n_86;
  wire nxt_mult_out0_n_87;
  wire nxt_mult_out0_n_88;
  wire nxt_mult_out0_n_89;
  wire nxt_mult_out0_n_90;
  wire nxt_mult_out0_n_91;
  wire nxt_mult_out0_n_92;
  wire nxt_mult_out0_n_93;
  wire nxt_mult_out0_n_94;
  wire nxt_mult_out0_n_95;
  wire nxt_mult_out0_n_96;
  wire nxt_mult_out0_n_97;
  wire nxt_mult_out0_n_98;
  wire nxt_mult_out0_n_99;
  wire [1:0]rf0_mux_ctl_ex;
  wire [0:0]rf_mux_ctl_ex;
  wire \rf_mux_ctl_ex_reg[2] ;
  wire z_flag_mux_i_18_n_0;
  wire z_flag_mux_i_19_n_0;
  wire z_flag_mux_i_20_n_0;
  wire z_flag_mux_i_21_n_0;
  wire z_flag_mux_i_27_n_0;
  wire z_flag_mux_i_28_n_0;
  wire z_flag_mux_i_8_n_0;
  wire z_flag_mux_i_9_n_0;
  wire z_flag_mux_reg;
  wire NLW_nxt_mult_out0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0_OVERFLOW_UNCONNECTED;
  wire NLW_nxt_mult_out0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0_PATTERNDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_nxt_mult_out0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_nxt_mult_out0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_nxt_mult_out0_CARRYOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_OVERFLOW_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_nxt_mult_out0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_nxt_mult_out0__0_CARRYOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_OVERFLOW_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_nxt_mult_out0__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_nxt_mult_out0__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_nxt_mult_out0__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_nxt_mult_out0__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_nxt_mult_out0__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_nxt_mult_out0_carry__2_CO_UNCONNECTED;

  FDCE \a_term_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [0]),
        .Q(a_term[0]));
  FDCE \a_term_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [10]),
        .Q(a_term[10]));
  FDCE \a_term_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [11]),
        .Q(a_term[11]));
  FDCE \a_term_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [12]),
        .Q(a_term[12]));
  FDCE \a_term_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [13]),
        .Q(a_term[13]));
  FDCE \a_term_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [14]),
        .Q(a_term[14]));
  FDCE \a_term_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [15]),
        .Q(a_term[15]));
  FDCE \a_term_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [16]),
        .Q(a_term[16]));
  FDCE \a_term_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [17]),
        .Q(a_term[17]));
  FDCE \a_term_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [18]),
        .Q(a_term[18]));
  FDCE \a_term_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [19]),
        .Q(a_term[19]));
  FDCE \a_term_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [1]),
        .Q(a_term[1]));
  FDCE \a_term_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [20]),
        .Q(a_term[20]));
  FDCE \a_term_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [21]),
        .Q(a_term[21]));
  FDCE \a_term_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [22]),
        .Q(a_term[22]));
  FDCE \a_term_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [23]),
        .Q(a_term[23]));
  FDCE \a_term_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [24]),
        .Q(a_term[24]));
  FDCE \a_term_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [25]),
        .Q(a_term[25]));
  FDCE \a_term_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [26]),
        .Q(a_term[26]));
  FDCE \a_term_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [27]),
        .Q(a_term[27]));
  FDCE \a_term_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [28]),
        .Q(a_term[28]));
  FDCE \a_term_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [29]),
        .Q(a_term[29]));
  FDCE \a_term_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [2]),
        .Q(a_term[2]));
  FDCE \a_term_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [30]),
        .Q(a_term[30]));
  FDCE \a_term_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [31]),
        .Q(a_term[31]));
  FDCE \a_term_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [3]),
        .Q(a_term[3]));
  FDCE \a_term_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [4]),
        .Q(a_term[4]));
  FDCE \a_term_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [5]),
        .Q(a_term[5]));
  FDCE \a_term_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [6]),
        .Q(a_term[6]));
  FDCE \a_term_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [7]),
        .Q(a_term[7]));
  FDCE \a_term_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [8]),
        .Q(a_term[8]));
  FDCE \a_term_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\a_term_reg[31]_0 [9]),
        .Q(a_term[9]));
  FDCE \b_term_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[0]),
        .Q(b_term[0]));
  FDCE \b_term_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[10]),
        .Q(b_term[10]));
  FDCE \b_term_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[11]),
        .Q(b_term[11]));
  FDCE \b_term_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[12]),
        .Q(b_term[12]));
  FDCE \b_term_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[13]),
        .Q(b_term[13]));
  FDCE \b_term_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[14]),
        .Q(b_term[14]));
  FDCE \b_term_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[15]),
        .Q(b_term[15]));
  FDCE \b_term_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[16]),
        .Q(b_term[16]));
  FDCE \b_term_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[17]),
        .Q(b_term[17]));
  FDCE \b_term_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[18]),
        .Q(b_term[18]));
  FDCE \b_term_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[19]),
        .Q(b_term[19]));
  FDCE \b_term_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[1]),
        .Q(b_term[1]));
  FDCE \b_term_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[20]),
        .Q(b_term[20]));
  FDCE \b_term_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[21]),
        .Q(b_term[21]));
  FDCE \b_term_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[22]),
        .Q(b_term[22]));
  FDCE \b_term_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[23]),
        .Q(b_term[23]));
  FDCE \b_term_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[24]),
        .Q(b_term[24]));
  FDCE \b_term_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[25]),
        .Q(b_term[25]));
  FDCE \b_term_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[26]),
        .Q(b_term[26]));
  FDCE \b_term_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[27]),
        .Q(b_term[27]));
  FDCE \b_term_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[28]),
        .Q(b_term[28]));
  FDCE \b_term_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[29]),
        .Q(b_term[29]));
  FDCE \b_term_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[2]),
        .Q(b_term[2]));
  FDCE \b_term_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[30]),
        .Q(b_term[30]));
  FDCE \b_term_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\b_term_reg[31]_0 ),
        .D(b_reg_0[31]),
        .Q(b_term[31]));
  FDCE \b_term_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[3]),
        .Q(b_term[3]));
  FDCE \b_term_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[4]),
        .Q(b_term[4]));
  FDCE \b_term_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[5]),
        .Q(b_term[5]));
  FDCE \b_term_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[6]),
        .Q(b_term[6]));
  FDCE \b_term_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[7]),
        .Q(b_term[7]));
  FDCE \b_term_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[8]),
        .Q(b_term[8]));
  FDCE \b_term_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(b_reg_0[9]),
        .Q(b_term[9]));
  LUT1 #(
    .INIT(2'h1)) 
    fetch_internal_i_2
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT_0));
  LUT1 #(
    .INIT(2'h1)) 
    iWLAST_i_2
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT));
  FDCE \i_mult_out_reg[0]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_105),
        .Q(\i_mult_out_reg[15]__1_0 [0]));
  FDCE \i_mult_out_reg[10]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_95),
        .Q(\i_mult_out_reg[15]__1_0 [10]));
  FDCE \i_mult_out_reg[11]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_94),
        .Q(\i_mult_out_reg[15]__1_0 [11]));
  FDCE \i_mult_out_reg[12]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_93),
        .Q(\i_mult_out_reg[15]__1_0 [12]));
  FDCE \i_mult_out_reg[13]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_92),
        .Q(\i_mult_out_reg[15]__1_0 [13]));
  FDCE \i_mult_out_reg[14]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_91),
        .Q(\i_mult_out_reg[15]__1_0 [14]));
  FDCE \i_mult_out_reg[15]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_90),
        .Q(\i_mult_out_reg[15]__1_0 [15]));
  FDCE \i_mult_out_reg[16]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\b_term_reg[31]_0 ),
        .D(nxt_mult_out0__0_n_89),
        .Q(\i_mult_out_reg[16]__1_n_0 ));
  FDCE \i_mult_out_reg[1]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_104),
        .Q(\i_mult_out_reg[15]__1_0 [1]));
  FDCE \i_mult_out_reg[2]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_103),
        .Q(\i_mult_out_reg[15]__1_0 [2]));
  FDCE \i_mult_out_reg[3]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_102),
        .Q(\i_mult_out_reg[15]__1_0 [3]));
  FDCE \i_mult_out_reg[4]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_101),
        .Q(\i_mult_out_reg[15]__1_0 [4]));
  FDCE \i_mult_out_reg[5]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_100),
        .Q(\i_mult_out_reg[15]__1_0 [5]));
  FDCE \i_mult_out_reg[6]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_99),
        .Q(\i_mult_out_reg[15]__1_0 [6]));
  FDCE \i_mult_out_reg[7]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_98),
        .Q(\i_mult_out_reg[15]__1_0 [7]));
  FDCE \i_mult_out_reg[8]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_97),
        .Q(\i_mult_out_reg[15]__1_0 [8]));
  FDCE \i_mult_out_reg[9]__1 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_mult_out0__0_n_96),
        .Q(\i_mult_out_reg[15]__1_0 [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    nxt_mult_out0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_term[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_nxt_mult_out0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,a_term[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_nxt_mult_out0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_nxt_mult_out0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_nxt_mult_out0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(HCLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_nxt_mult_out0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_nxt_mult_out0_OVERFLOW_UNCONNECTED),
        .P({nxt_mult_out0_n_58,nxt_mult_out0_n_59,nxt_mult_out0_n_60,nxt_mult_out0_n_61,nxt_mult_out0_n_62,nxt_mult_out0_n_63,nxt_mult_out0_n_64,nxt_mult_out0_n_65,nxt_mult_out0_n_66,nxt_mult_out0_n_67,nxt_mult_out0_n_68,nxt_mult_out0_n_69,nxt_mult_out0_n_70,nxt_mult_out0_n_71,nxt_mult_out0_n_72,nxt_mult_out0_n_73,nxt_mult_out0_n_74,nxt_mult_out0_n_75,nxt_mult_out0_n_76,nxt_mult_out0_n_77,nxt_mult_out0_n_78,nxt_mult_out0_n_79,nxt_mult_out0_n_80,nxt_mult_out0_n_81,nxt_mult_out0_n_82,nxt_mult_out0_n_83,nxt_mult_out0_n_84,nxt_mult_out0_n_85,nxt_mult_out0_n_86,nxt_mult_out0_n_87,nxt_mult_out0_n_88,nxt_mult_out0_n_89,nxt_mult_out0_n_90,nxt_mult_out0_n_91,nxt_mult_out0_n_92,nxt_mult_out0_n_93,nxt_mult_out0_n_94,nxt_mult_out0_n_95,nxt_mult_out0_n_96,nxt_mult_out0_n_97,nxt_mult_out0_n_98,nxt_mult_out0_n_99,nxt_mult_out0_n_100,nxt_mult_out0_n_101,nxt_mult_out0_n_102,nxt_mult_out0_n_103,nxt_mult_out0_n_104,nxt_mult_out0_n_105}),
        .PATTERNBDETECT(NLW_nxt_mult_out0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_nxt_mult_out0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({nxt_mult_out0_n_106,nxt_mult_out0_n_107,nxt_mult_out0_n_108,nxt_mult_out0_n_109,nxt_mult_out0_n_110,nxt_mult_out0_n_111,nxt_mult_out0_n_112,nxt_mult_out0_n_113,nxt_mult_out0_n_114,nxt_mult_out0_n_115,nxt_mult_out0_n_116,nxt_mult_out0_n_117,nxt_mult_out0_n_118,nxt_mult_out0_n_119,nxt_mult_out0_n_120,nxt_mult_out0_n_121,nxt_mult_out0_n_122,nxt_mult_out0_n_123,nxt_mult_out0_n_124,nxt_mult_out0_n_125,nxt_mult_out0_n_126,nxt_mult_out0_n_127,nxt_mult_out0_n_128,nxt_mult_out0_n_129,nxt_mult_out0_n_130,nxt_mult_out0_n_131,nxt_mult_out0_n_132,nxt_mult_out0_n_133,nxt_mult_out0_n_134,nxt_mult_out0_n_135,nxt_mult_out0_n_136,nxt_mult_out0_n_137,nxt_mult_out0_n_138,nxt_mult_out0_n_139,nxt_mult_out0_n_140,nxt_mult_out0_n_141,nxt_mult_out0_n_142,nxt_mult_out0_n_143,nxt_mult_out0_n_144,nxt_mult_out0_n_145,nxt_mult_out0_n_146,nxt_mult_out0_n_147,nxt_mult_out0_n_148,nxt_mult_out0_n_149,nxt_mult_out0_n_150,nxt_mult_out0_n_151,nxt_mult_out0_n_152,nxt_mult_out0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_nxt_mult_out0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    nxt_mult_out0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_term[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({nxt_mult_out0__0_n_24,nxt_mult_out0__0_n_25,nxt_mult_out0__0_n_26,nxt_mult_out0__0_n_27,nxt_mult_out0__0_n_28,nxt_mult_out0__0_n_29,nxt_mult_out0__0_n_30,nxt_mult_out0__0_n_31,nxt_mult_out0__0_n_32,nxt_mult_out0__0_n_33,nxt_mult_out0__0_n_34,nxt_mult_out0__0_n_35,nxt_mult_out0__0_n_36,nxt_mult_out0__0_n_37,nxt_mult_out0__0_n_38,nxt_mult_out0__0_n_39,nxt_mult_out0__0_n_40,nxt_mult_out0__0_n_41,nxt_mult_out0__0_n_42,nxt_mult_out0__0_n_43,nxt_mult_out0__0_n_44,nxt_mult_out0__0_n_45,nxt_mult_out0__0_n_46,nxt_mult_out0__0_n_47,nxt_mult_out0__0_n_48,nxt_mult_out0__0_n_49,nxt_mult_out0__0_n_50,nxt_mult_out0__0_n_51,nxt_mult_out0__0_n_52,nxt_mult_out0__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,b_term[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_nxt_mult_out0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_nxt_mult_out0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_nxt_mult_out0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_nxt_mult_out0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_nxt_mult_out0__0_OVERFLOW_UNCONNECTED),
        .P({nxt_mult_out0__0_n_58,nxt_mult_out0__0_n_59,nxt_mult_out0__0_n_60,nxt_mult_out0__0_n_61,nxt_mult_out0__0_n_62,nxt_mult_out0__0_n_63,nxt_mult_out0__0_n_64,nxt_mult_out0__0_n_65,nxt_mult_out0__0_n_66,nxt_mult_out0__0_n_67,nxt_mult_out0__0_n_68,nxt_mult_out0__0_n_69,nxt_mult_out0__0_n_70,nxt_mult_out0__0_n_71,nxt_mult_out0__0_n_72,nxt_mult_out0__0_n_73,nxt_mult_out0__0_n_74,nxt_mult_out0__0_n_75,nxt_mult_out0__0_n_76,nxt_mult_out0__0_n_77,nxt_mult_out0__0_n_78,nxt_mult_out0__0_n_79,nxt_mult_out0__0_n_80,nxt_mult_out0__0_n_81,nxt_mult_out0__0_n_82,nxt_mult_out0__0_n_83,nxt_mult_out0__0_n_84,nxt_mult_out0__0_n_85,nxt_mult_out0__0_n_86,nxt_mult_out0__0_n_87,nxt_mult_out0__0_n_88,nxt_mult_out0__0_n_89,nxt_mult_out0__0_n_90,nxt_mult_out0__0_n_91,nxt_mult_out0__0_n_92,nxt_mult_out0__0_n_93,nxt_mult_out0__0_n_94,nxt_mult_out0__0_n_95,nxt_mult_out0__0_n_96,nxt_mult_out0__0_n_97,nxt_mult_out0__0_n_98,nxt_mult_out0__0_n_99,nxt_mult_out0__0_n_100,nxt_mult_out0__0_n_101,nxt_mult_out0__0_n_102,nxt_mult_out0__0_n_103,nxt_mult_out0__0_n_104,nxt_mult_out0__0_n_105}),
        .PATTERNBDETECT(NLW_nxt_mult_out0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_nxt_mult_out0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({nxt_mult_out0__0_n_106,nxt_mult_out0__0_n_107,nxt_mult_out0__0_n_108,nxt_mult_out0__0_n_109,nxt_mult_out0__0_n_110,nxt_mult_out0__0_n_111,nxt_mult_out0__0_n_112,nxt_mult_out0__0_n_113,nxt_mult_out0__0_n_114,nxt_mult_out0__0_n_115,nxt_mult_out0__0_n_116,nxt_mult_out0__0_n_117,nxt_mult_out0__0_n_118,nxt_mult_out0__0_n_119,nxt_mult_out0__0_n_120,nxt_mult_out0__0_n_121,nxt_mult_out0__0_n_122,nxt_mult_out0__0_n_123,nxt_mult_out0__0_n_124,nxt_mult_out0__0_n_125,nxt_mult_out0__0_n_126,nxt_mult_out0__0_n_127,nxt_mult_out0__0_n_128,nxt_mult_out0__0_n_129,nxt_mult_out0__0_n_130,nxt_mult_out0__0_n_131,nxt_mult_out0__0_n_132,nxt_mult_out0__0_n_133,nxt_mult_out0__0_n_134,nxt_mult_out0__0_n_135,nxt_mult_out0__0_n_136,nxt_mult_out0__0_n_137,nxt_mult_out0__0_n_138,nxt_mult_out0__0_n_139,nxt_mult_out0__0_n_140,nxt_mult_out0__0_n_141,nxt_mult_out0__0_n_142,nxt_mult_out0__0_n_143,nxt_mult_out0__0_n_144,nxt_mult_out0__0_n_145,nxt_mult_out0__0_n_146,nxt_mult_out0__0_n_147,nxt_mult_out0__0_n_148,nxt_mult_out0__0_n_149,nxt_mult_out0__0_n_150,nxt_mult_out0__0_n_151,nxt_mult_out0__0_n_152,nxt_mult_out0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_nxt_mult_out0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    nxt_mult_out0__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({nxt_mult_out0__0_n_24,nxt_mult_out0__0_n_25,nxt_mult_out0__0_n_26,nxt_mult_out0__0_n_27,nxt_mult_out0__0_n_28,nxt_mult_out0__0_n_29,nxt_mult_out0__0_n_30,nxt_mult_out0__0_n_31,nxt_mult_out0__0_n_32,nxt_mult_out0__0_n_33,nxt_mult_out0__0_n_34,nxt_mult_out0__0_n_35,nxt_mult_out0__0_n_36,nxt_mult_out0__0_n_37,nxt_mult_out0__0_n_38,nxt_mult_out0__0_n_39,nxt_mult_out0__0_n_40,nxt_mult_out0__0_n_41,nxt_mult_out0__0_n_42,nxt_mult_out0__0_n_43,nxt_mult_out0__0_n_44,nxt_mult_out0__0_n_45,nxt_mult_out0__0_n_46,nxt_mult_out0__0_n_47,nxt_mult_out0__0_n_48,nxt_mult_out0__0_n_49,nxt_mult_out0__0_n_50,nxt_mult_out0__0_n_51,nxt_mult_out0__0_n_52,nxt_mult_out0__0_n_53}),
        .ACOUT(NLW_nxt_mult_out0__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,b_term[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_nxt_mult_out0__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_nxt_mult_out0__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_nxt_mult_out0__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(HCLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_nxt_mult_out0__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_nxt_mult_out0__1_OVERFLOW_UNCONNECTED),
        .P({nxt_mult_out0__1_n_58,nxt_mult_out0__1_n_59,nxt_mult_out0__1_n_60,nxt_mult_out0__1_n_61,nxt_mult_out0__1_n_62,nxt_mult_out0__1_n_63,nxt_mult_out0__1_n_64,nxt_mult_out0__1_n_65,nxt_mult_out0__1_n_66,nxt_mult_out0__1_n_67,nxt_mult_out0__1_n_68,nxt_mult_out0__1_n_69,nxt_mult_out0__1_n_70,nxt_mult_out0__1_n_71,nxt_mult_out0__1_n_72,nxt_mult_out0__1_n_73,nxt_mult_out0__1_n_74,nxt_mult_out0__1_n_75,nxt_mult_out0__1_n_76,nxt_mult_out0__1_n_77,nxt_mult_out0__1_n_78,nxt_mult_out0__1_n_79,nxt_mult_out0__1_n_80,nxt_mult_out0__1_n_81,nxt_mult_out0__1_n_82,nxt_mult_out0__1_n_83,nxt_mult_out0__1_n_84,nxt_mult_out0__1_n_85,nxt_mult_out0__1_n_86,nxt_mult_out0__1_n_87,nxt_mult_out0__1_n_88,nxt_mult_out0__1_n_89,nxt_mult_out0__1_n_90,nxt_mult_out0__1_n_91,nxt_mult_out0__1_n_92,nxt_mult_out0__1_n_93,nxt_mult_out0__1_n_94,nxt_mult_out0__1_n_95,nxt_mult_out0__1_n_96,nxt_mult_out0__1_n_97,nxt_mult_out0__1_n_98,nxt_mult_out0__1_n_99,nxt_mult_out0__1_n_100,nxt_mult_out0__1_n_101,nxt_mult_out0__1_n_102,nxt_mult_out0__1_n_103,nxt_mult_out0__1_n_104,nxt_mult_out0__1_n_105}),
        .PATTERNBDETECT(NLW_nxt_mult_out0__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_nxt_mult_out0__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({nxt_mult_out0__0_n_106,nxt_mult_out0__0_n_107,nxt_mult_out0__0_n_108,nxt_mult_out0__0_n_109,nxt_mult_out0__0_n_110,nxt_mult_out0__0_n_111,nxt_mult_out0__0_n_112,nxt_mult_out0__0_n_113,nxt_mult_out0__0_n_114,nxt_mult_out0__0_n_115,nxt_mult_out0__0_n_116,nxt_mult_out0__0_n_117,nxt_mult_out0__0_n_118,nxt_mult_out0__0_n_119,nxt_mult_out0__0_n_120,nxt_mult_out0__0_n_121,nxt_mult_out0__0_n_122,nxt_mult_out0__0_n_123,nxt_mult_out0__0_n_124,nxt_mult_out0__0_n_125,nxt_mult_out0__0_n_126,nxt_mult_out0__0_n_127,nxt_mult_out0__0_n_128,nxt_mult_out0__0_n_129,nxt_mult_out0__0_n_130,nxt_mult_out0__0_n_131,nxt_mult_out0__0_n_132,nxt_mult_out0__0_n_133,nxt_mult_out0__0_n_134,nxt_mult_out0__0_n_135,nxt_mult_out0__0_n_136,nxt_mult_out0__0_n_137,nxt_mult_out0__0_n_138,nxt_mult_out0__0_n_139,nxt_mult_out0__0_n_140,nxt_mult_out0__0_n_141,nxt_mult_out0__0_n_142,nxt_mult_out0__0_n_143,nxt_mult_out0__0_n_144,nxt_mult_out0__0_n_145,nxt_mult_out0__0_n_146,nxt_mult_out0__0_n_147,nxt_mult_out0__0_n_148,nxt_mult_out0__0_n_149,nxt_mult_out0__0_n_150,nxt_mult_out0__0_n_151,nxt_mult_out0__0_n_152,nxt_mult_out0__0_n_153}),
        .PCOUT(NLW_nxt_mult_out0__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_nxt_mult_out0__1_UNDERFLOW_UNCONNECTED));
  CARRY4 nxt_mult_out0_carry
       (.CI(1'b0),
        .CO({nxt_mult_out0_carry_n_0,nxt_mult_out0_carry_n_1,nxt_mult_out0_carry_n_2,nxt_mult_out0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({nxt_mult_out0_carry_i_1_n_0,nxt_mult_out0_carry_i_2_n_0,nxt_mult_out0_carry_i_3_n_0,1'b0}),
        .O(mult_out[3:0]),
        .S({nxt_mult_out0_carry_i_4_n_0,nxt_mult_out0_carry_i_5_n_0,nxt_mult_out0_carry_i_6_n_0,\i_mult_out_reg[16]__1_n_0 }));
  CARRY4 nxt_mult_out0_carry__0
       (.CI(nxt_mult_out0_carry_n_0),
        .CO({nxt_mult_out0_carry__0_n_0,nxt_mult_out0_carry__0_n_1,nxt_mult_out0_carry__0_n_2,nxt_mult_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({nxt_mult_out0_carry__0_i_1_n_0,nxt_mult_out0_carry__0_i_2_n_0,nxt_mult_out0_carry__0_i_3_n_0,nxt_mult_out0_carry__0_i_4_n_0}),
        .O(mult_out[7:4]),
        .S({nxt_mult_out0_carry__0_i_5_n_0,nxt_mult_out0_carry__0_i_6_n_0,nxt_mult_out0_carry__0_i_7_n_0,nxt_mult_out0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__0_i_1
       (.I0(nxt_mult_out0__1_n_99),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__0_i_2
       (.I0(nxt_mult_out0__1_n_100),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__0_i_3
       (.I0(nxt_mult_out0__1_n_101),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__0_i_4
       (.I0(nxt_mult_out0__1_n_102),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__0_i_5
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_99),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_99),
        .O(nxt_mult_out0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__0_i_6
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_100),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_100),
        .O(nxt_mult_out0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__0_i_7
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_101),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_101),
        .O(nxt_mult_out0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__0_i_8
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_102),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_102),
        .O(nxt_mult_out0_carry__0_i_8_n_0));
  CARRY4 nxt_mult_out0_carry__1
       (.CI(nxt_mult_out0_carry__0_n_0),
        .CO({nxt_mult_out0_carry__1_n_0,nxt_mult_out0_carry__1_n_1,nxt_mult_out0_carry__1_n_2,nxt_mult_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({nxt_mult_out0_carry__1_i_1_n_0,nxt_mult_out0_carry__1_i_2_n_0,nxt_mult_out0_carry__1_i_3_n_0,nxt_mult_out0_carry__1_i_4_n_0}),
        .O(mult_out[11:8]),
        .S({nxt_mult_out0_carry__1_i_5_n_0,nxt_mult_out0_carry__1_i_6_n_0,nxt_mult_out0_carry__1_i_7_n_0,nxt_mult_out0_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__1_i_1
       (.I0(nxt_mult_out0__1_n_95),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__1_i_2
       (.I0(nxt_mult_out0__1_n_96),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__1_i_3
       (.I0(nxt_mult_out0__1_n_97),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__1_i_4
       (.I0(nxt_mult_out0__1_n_98),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__1_i_5
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_95),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_95),
        .O(nxt_mult_out0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__1_i_6
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_96),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_96),
        .O(nxt_mult_out0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__1_i_7
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_97),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_97),
        .O(nxt_mult_out0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__1_i_8
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_98),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_98),
        .O(nxt_mult_out0_carry__1_i_8_n_0));
  CARRY4 nxt_mult_out0_carry__2
       (.CI(nxt_mult_out0_carry__1_n_0),
        .CO({NLW_nxt_mult_out0_carry__2_CO_UNCONNECTED[3],nxt_mult_out0_carry__2_n_1,nxt_mult_out0_carry__2_n_2,nxt_mult_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,nxt_mult_out0_carry__2_i_1_n_0,nxt_mult_out0_carry__2_i_2_n_0,nxt_mult_out0_carry__2_i_3_n_0}),
        .O(mult_out[15:12]),
        .S({nxt_mult_out0_carry__2_i_4_n_0,nxt_mult_out0_carry__2_i_5_n_0,nxt_mult_out0_carry__2_i_6_n_0,nxt_mult_out0_carry__2_i_7_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__2_i_1
       (.I0(nxt_mult_out0__1_n_92),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__2_i_2
       (.I0(nxt_mult_out0__1_n_93),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry__2_i_3
       (.I0(nxt_mult_out0__1_n_94),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__2_i_4
       (.I0(nxt_mult_out0_carry__2_1),
        .I1(nxt_mult_out0_n_91),
        .I2(nxt_mult_out0_carry__2_0),
        .I3(nxt_mult_out0__1_n_91),
        .O(nxt_mult_out0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__2_i_5
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_92),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_92),
        .O(nxt_mult_out0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__2_i_6
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_93),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_93),
        .O(nxt_mult_out0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry__2_i_7
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_94),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_94),
        .O(nxt_mult_out0_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry_i_1
       (.I0(nxt_mult_out0__1_n_103),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry_i_2
       (.I0(nxt_mult_out0__1_n_104),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    nxt_mult_out0_carry_i_3
       (.I0(nxt_mult_out0__1_n_105),
        .I1(nxt_mult_out0_carry__2_0),
        .O(nxt_mult_out0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry_i_4
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_103),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_103),
        .O(nxt_mult_out0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry_i_5
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_104),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_104),
        .O(nxt_mult_out0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    nxt_mult_out0_carry_i_6
       (.I0(nxt_mult_out0_carry__2_0),
        .I1(nxt_mult_out0__1_n_105),
        .I2(nxt_mult_out0_carry__2_1),
        .I3(nxt_mult_out0_n_105),
        .O(nxt_mult_out0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_18
       (.I0(mult_out[2]),
        .I1(mult_out[3]),
        .I2(mult_out[0]),
        .I3(mult_out[1]),
        .O(z_flag_mux_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_19
       (.I0(mult_out[9]),
        .I1(mult_out[8]),
        .I2(mult_out[11]),
        .I3(mult_out[10]),
        .I4(z_flag_mux_i_27_n_0),
        .O(z_flag_mux_i_19_n_0));
  LUT6 #(
    .INIT(64'h000000110F000000)) 
    z_flag_mux_i_2
       (.I0(z_flag_mux_i_8_n_0),
        .I1(z_flag_mux_i_9_n_0),
        .I2(z_flag_mux_reg),
        .I3(rf_mux_ctl_ex),
        .I4(rf0_mux_ctl_ex[0]),
        .I5(rf0_mux_ctl_ex[1]),
        .O(\rf_mux_ctl_ex_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_20
       (.I0(\i_mult_out_reg[15]__1_0 [2]),
        .I1(\i_mult_out_reg[15]__1_0 [3]),
        .I2(\i_mult_out_reg[15]__1_0 [0]),
        .I3(\i_mult_out_reg[15]__1_0 [1]),
        .O(z_flag_mux_i_20_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_21
       (.I0(\i_mult_out_reg[15]__1_0 [15]),
        .I1(\i_mult_out_reg[15]__1_0 [12]),
        .I2(\i_mult_out_reg[15]__1_0 [14]),
        .I3(\i_mult_out_reg[15]__1_0 [13]),
        .I4(z_flag_mux_i_28_n_0),
        .O(z_flag_mux_i_21_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_27
       (.I0(mult_out[14]),
        .I1(mult_out[15]),
        .I2(mult_out[12]),
        .I3(mult_out[13]),
        .O(z_flag_mux_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_28
       (.I0(\i_mult_out_reg[15]__1_0 [10]),
        .I1(\i_mult_out_reg[15]__1_0 [11]),
        .I2(\i_mult_out_reg[15]__1_0 [8]),
        .I3(\i_mult_out_reg[15]__1_0 [9]),
        .O(z_flag_mux_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_8
       (.I0(z_flag_mux_i_18_n_0),
        .I1(mult_out[5]),
        .I2(mult_out[6]),
        .I3(mult_out[4]),
        .I4(mult_out[7]),
        .I5(z_flag_mux_i_19_n_0),
        .O(z_flag_mux_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_9
       (.I0(z_flag_mux_i_20_n_0),
        .I1(\i_mult_out_reg[15]__1_0 [6]),
        .I2(\i_mult_out_reg[15]__1_0 [7]),
        .I3(\i_mult_out_reg[15]__1_0 [4]),
        .I4(\i_mult_out_reg[15]__1_0 [5]),
        .I5(z_flag_mux_i_21_n_0),
        .O(z_flag_mux_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "cm1_multiply_shift" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_multiply_shift
   (mult_out,
    RESET_INTERCONNECT,
    RESET_INTERCONNECT_0,
    m_ext_ex2_reg,
    \rf_mux_ctl_ex_reg[2] ,
    m_ext_ex2_reg_0,
    m_ext_ex2_reg_1,
    m_ext_ex2_reg_2,
    m_ext_ex2_reg_3,
    m_ext_ex2_reg_4,
    m_ext_ex2_reg_5,
    m_ext_ex2_reg_6,
    m_ext_ex2_reg_7,
    m_ext_ex2_reg_8,
    m_ext_ex2_reg_9,
    m_ext_ex2_reg_10,
    m_ext_ex2_reg_11,
    m_ext_ex2_reg_12,
    m_ext_ex2_reg_13,
    m_ext_ex2_reg_14,
    m_ext_ex2_reg_15,
    m_ext_ex2_reg_16,
    m_ext_ex2_reg_17,
    m_ext_ex2_reg_18,
    m_ext_ex2_reg_19,
    m_ext_ex2_reg_20,
    m_ext_ex2_reg_21,
    m_ext_ex2_reg_22,
    m_ext_ex2_reg_23,
    m_ext_ex2_reg_24,
    m_ext_ex2_reg_25,
    m_ext_ex2_reg_26,
    m_ext_ex2_reg_27,
    m_ext_ex2_reg_28,
    m_ext_ex2_reg_29,
    m_ext_ex2_reg_30,
    m_ext_ex2_reg_31,
    \i_mult_out_reg[15]__1 ,
    m_invert,
    HCLK,
    r_amt4_ex2_reg,
    m_ext,
    r_amt4_ex2_reg_0,
    SYSRESETn,
    nxt_mult_out0_carry__2,
    c_flag_mux_reg,
    c_flag_mux_reg_0,
    carry_in_ex,
    c_flag_mux_reg_1,
    nxt_mult_out0_carry__2_0,
    c_flag_mux_i_4,
    rf_mux_ctl_ex,
    rf0_mux_ctl_ex,
    \m_amt_ex2_reg[4] ,
    D,
    \a_term_reg[31] ,
    b_reg_0);
  output [15:0]mult_out;
  output RESET_INTERCONNECT;
  output RESET_INTERCONNECT_0;
  output m_ext_ex2_reg;
  output \rf_mux_ctl_ex_reg[2] ;
  output m_ext_ex2_reg_0;
  output m_ext_ex2_reg_1;
  output m_ext_ex2_reg_2;
  output m_ext_ex2_reg_3;
  output m_ext_ex2_reg_4;
  output m_ext_ex2_reg_5;
  output m_ext_ex2_reg_6;
  output m_ext_ex2_reg_7;
  output m_ext_ex2_reg_8;
  output m_ext_ex2_reg_9;
  output m_ext_ex2_reg_10;
  output m_ext_ex2_reg_11;
  output m_ext_ex2_reg_12;
  output m_ext_ex2_reg_13;
  output m_ext_ex2_reg_14;
  output m_ext_ex2_reg_15;
  output m_ext_ex2_reg_16;
  output m_ext_ex2_reg_17;
  output m_ext_ex2_reg_18;
  output m_ext_ex2_reg_19;
  output m_ext_ex2_reg_20;
  output m_ext_ex2_reg_21;
  output m_ext_ex2_reg_22;
  output m_ext_ex2_reg_23;
  output m_ext_ex2_reg_24;
  output m_ext_ex2_reg_25;
  output m_ext_ex2_reg_26;
  output m_ext_ex2_reg_27;
  output m_ext_ex2_reg_28;
  output m_ext_ex2_reg_29;
  output m_ext_ex2_reg_30;
  output m_ext_ex2_reg_31;
  output [15:0]\i_mult_out_reg[15]__1 ;
  input m_invert;
  input HCLK;
  input r_amt4_ex2_reg;
  input m_ext;
  input r_amt4_ex2_reg_0;
  input SYSRESETn;
  input nxt_mult_out0_carry__2;
  input c_flag_mux_reg;
  input c_flag_mux_reg_0;
  input carry_in_ex;
  input c_flag_mux_reg_1;
  input nxt_mult_out0_carry__2_0;
  input c_flag_mux_i_4;
  input [0:0]rf_mux_ctl_ex;
  input [1:0]rf0_mux_ctl_ex;
  input [4:0]\m_amt_ex2_reg[4] ;
  input [31:0]D;
  input [31:0]\a_term_reg[31] ;
  input [31:0]b_reg_0;

  wire [31:0]D;
  wire HCLK;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire SYSRESETn;
  wire [31:0]\a_term_reg[31] ;
  wire [31:0]b_reg_0;
  wire c_flag_mux_i_4;
  wire c_flag_mux_reg;
  wire c_flag_mux_reg_0;
  wire c_flag_mux_reg_1;
  wire carry_in_ex;
  wire [15:0]\i_mult_out_reg[15]__1 ;
  wire [4:0]\m_amt_ex2_reg[4] ;
  wire m_ext;
  wire m_ext_ex2_reg;
  wire m_ext_ex2_reg_0;
  wire m_ext_ex2_reg_1;
  wire m_ext_ex2_reg_10;
  wire m_ext_ex2_reg_11;
  wire m_ext_ex2_reg_12;
  wire m_ext_ex2_reg_13;
  wire m_ext_ex2_reg_14;
  wire m_ext_ex2_reg_15;
  wire m_ext_ex2_reg_16;
  wire m_ext_ex2_reg_17;
  wire m_ext_ex2_reg_18;
  wire m_ext_ex2_reg_19;
  wire m_ext_ex2_reg_2;
  wire m_ext_ex2_reg_20;
  wire m_ext_ex2_reg_21;
  wire m_ext_ex2_reg_22;
  wire m_ext_ex2_reg_23;
  wire m_ext_ex2_reg_24;
  wire m_ext_ex2_reg_25;
  wire m_ext_ex2_reg_26;
  wire m_ext_ex2_reg_27;
  wire m_ext_ex2_reg_28;
  wire m_ext_ex2_reg_29;
  wire m_ext_ex2_reg_3;
  wire m_ext_ex2_reg_30;
  wire m_ext_ex2_reg_31;
  wire m_ext_ex2_reg_4;
  wire m_ext_ex2_reg_5;
  wire m_ext_ex2_reg_6;
  wire m_ext_ex2_reg_7;
  wire m_ext_ex2_reg_8;
  wire m_ext_ex2_reg_9;
  wire m_invert;
  wire [15:0]mult_out;
  wire nxt_mult_out0_carry__2;
  wire nxt_mult_out0_carry__2_0;
  wire r_amt4_ex2_reg;
  wire r_amt4_ex2_reg_0;
  wire [1:0]rf0_mux_ctl_ex;
  wire [0:0]rf_mux_ctl_ex;
  wire \rf_mux_ctl_ex_reg[2] ;
  wire u_shft_n_1;

  m1_for_arty_a7_cm1_ecu_0_0_cm1_multiplier u_mul
       (.HCLK(HCLK),
        .RESET_INTERCONNECT(RESET_INTERCONNECT),
        .RESET_INTERCONNECT_0(RESET_INTERCONNECT_0),
        .SYSRESETn(SYSRESETn),
        .\a_term_reg[31]_0 (\a_term_reg[31] ),
        .b_reg_0(b_reg_0),
        .\b_term_reg[31]_0 (r_amt4_ex2_reg),
        .\i_mult_out_reg[15]__1_0 (\i_mult_out_reg[15]__1 ),
        .mult_out(mult_out),
        .nxt_mult_out0_carry__2_0(nxt_mult_out0_carry__2),
        .nxt_mult_out0_carry__2_1(nxt_mult_out0_carry__2_0),
        .rf0_mux_ctl_ex(rf0_mux_ctl_ex),
        .rf_mux_ctl_ex(rf_mux_ctl_ex),
        .\rf_mux_ctl_ex_reg[2] (\rf_mux_ctl_ex_reg[2] ),
        .z_flag_mux_reg(u_shft_n_1));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_shifter u_shft
       (.D(D),
        .HCLK(HCLK),
        .c_flag_mux_i_4_0(c_flag_mux_i_4),
        .c_flag_mux_reg(c_flag_mux_reg),
        .c_flag_mux_reg_0(c_flag_mux_reg_0),
        .c_flag_mux_reg_1(c_flag_mux_reg_1),
        .carry_in_ex(carry_in_ex),
        .\m_amt_ex2_reg[4]_0 (\m_amt_ex2_reg[4] ),
        .m_ext(m_ext),
        .m_ext_ex2_reg_0(m_ext_ex2_reg),
        .m_ext_ex2_reg_1(u_shft_n_1),
        .m_ext_ex2_reg_10(m_ext_ex2_reg_8),
        .m_ext_ex2_reg_11(m_ext_ex2_reg_9),
        .m_ext_ex2_reg_12(m_ext_ex2_reg_10),
        .m_ext_ex2_reg_13(m_ext_ex2_reg_11),
        .m_ext_ex2_reg_14(m_ext_ex2_reg_12),
        .m_ext_ex2_reg_15(m_ext_ex2_reg_13),
        .m_ext_ex2_reg_16(m_ext_ex2_reg_14),
        .m_ext_ex2_reg_17(m_ext_ex2_reg_15),
        .m_ext_ex2_reg_18(m_ext_ex2_reg_16),
        .m_ext_ex2_reg_19(m_ext_ex2_reg_17),
        .m_ext_ex2_reg_2(m_ext_ex2_reg_0),
        .m_ext_ex2_reg_20(m_ext_ex2_reg_18),
        .m_ext_ex2_reg_21(m_ext_ex2_reg_19),
        .m_ext_ex2_reg_22(m_ext_ex2_reg_20),
        .m_ext_ex2_reg_23(m_ext_ex2_reg_21),
        .m_ext_ex2_reg_24(m_ext_ex2_reg_22),
        .m_ext_ex2_reg_25(m_ext_ex2_reg_23),
        .m_ext_ex2_reg_26(m_ext_ex2_reg_24),
        .m_ext_ex2_reg_27(m_ext_ex2_reg_25),
        .m_ext_ex2_reg_28(m_ext_ex2_reg_26),
        .m_ext_ex2_reg_29(m_ext_ex2_reg_27),
        .m_ext_ex2_reg_3(m_ext_ex2_reg_1),
        .m_ext_ex2_reg_30(m_ext_ex2_reg_28),
        .m_ext_ex2_reg_31(m_ext_ex2_reg_29),
        .m_ext_ex2_reg_32(m_ext_ex2_reg_30),
        .m_ext_ex2_reg_33(m_ext_ex2_reg_31),
        .m_ext_ex2_reg_4(m_ext_ex2_reg_2),
        .m_ext_ex2_reg_5(m_ext_ex2_reg_3),
        .m_ext_ex2_reg_6(m_ext_ex2_reg_4),
        .m_ext_ex2_reg_7(m_ext_ex2_reg_5),
        .m_ext_ex2_reg_8(m_ext_ex2_reg_6),
        .m_ext_ex2_reg_9(m_ext_ex2_reg_7),
        .m_invert(m_invert),
        .r_amt4_ex2_reg_0(r_amt4_ex2_reg),
        .r_amt4_ex2_reg_1(r_amt4_ex2_reg_0));
endmodule

(* ORIG_REF_NAME = "cm1_nvic" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic
   (ahb_wr_en,
    reset_sync,
    Q,
    ahb_rd_en,
    p_10_in,
    en_itcm_core,
    SYSRESETREQ,
    \i_haddr_q_reg[10] ,
    \i_pend_state_reg[36] ,
    r_hdf_actv_reg,
    \pend_lvl_num_reg[5] ,
    svc_lvl_0,
    \i_psv_lvl_reg[1] ,
    \i_haddr_q_reg[10]_0 ,
    \HRDATA_reg[31] ,
    \HRDATA_reg[31]_0 ,
    nvic_excpt_clr_actv,
    i_ahb_wr_en_reg,
    \i_haddr_q_reg[8] ,
    nvic_excpt_pend,
    i_dap_access_reg,
    \i_tck_lvl_reg[1] ,
    nvic_lockup,
    \i_svc_lvl_reg[1] ,
    i_ahb_wr_en_reg_0,
    en_itcm_wr,
    \HWDATAM_reg[4] ,
    \i_haddr_q_reg[2] ,
    \dp_ipsr_7to2_reg[5] ,
    \dp_ipsr_7to2_reg[5]_0 ,
    \dp_ipsr_7to2_reg[5]_1 ,
    \dp_ipsr_7to2_reg[5]_2 ,
    \i_mcode_dec_reg[1] ,
    \en_itcm_core_reg[0] ,
    \en_itcm_core_reg[0]_0 ,
    \cfgitcmen_sync2_reg[1] ,
    i_dap_access_reg_0,
    HCLK,
    nxt_ahb_wr_en,
    NMI,
    \high_irq1_reg[16] ,
    nxt_ahb_rd_en,
    \pend_lvl_tree_reg[0] ,
    int_actv,
    hdf_actv,
    nmi_actv,
    r_nmi_actv_reg,
    \en_itcm_reg[1] ,
    \en_itcm_reg[0] ,
    \en_itcm_core_reg[1] ,
    \en_itcm_core_reg[0]_1 ,
    SYSRESETREQ_reg,
    HWDATAsysppb,
    SYSRESETn,
    instr_faulted,
    int_fault_ex,
    biu_wfault,
    c_maskints,
    dbg_debugen,
    dsel_ppb,
    HRDATA,
    D,
    nvic_excpt_ret_taken,
    nvic_excpt_taken,
    lockup_pend_reg,
    locked_up,
    \i_pend_state_reg[0] ,
    \tck_count_reg[23] ,
    \i_pend_state_reg[4] ,
    nvic_excpt_svc_valid,
    nvic_primask,
    nvic_excpt_num,
    \i_svc_lvl_reg[1]_0 ,
    dap_ppb_dsel,
    \i_svc_lvl_reg[1]_1 ,
    dbg_maskints,
    \pend_lvl_tree_reg[1] ,
    \pend_lvl_tree_reg[1]_0 ,
    \excpt_state_reg[4] ,
    biu_commit_reg_reg,
    biu_commit_reg_reg_0,
    O,
    itcm_sel_reg,
    itcm_sel_reg_0,
    \i_haddr_q_reg[11] ,
    CFGITCMEN,
    IRQ,
    \pend_lvl_num_reg[1] ,
    \r_int_actv_lvl_reg[1] );
  output ahb_wr_en;
  output reset_sync;
  output [31:0]Q;
  output ahb_rd_en;
  output [1:0]p_10_in;
  output [1:0]en_itcm_core;
  output SYSRESETREQ;
  output [0:0]\i_haddr_q_reg[10] ;
  output [35:0]\i_pend_state_reg[36] ;
  output r_hdf_actv_reg;
  output [5:0]\pend_lvl_num_reg[5] ;
  output [1:0]svc_lvl_0;
  output [1:0]\i_psv_lvl_reg[1] ;
  output \i_haddr_q_reg[10]_0 ;
  output [31:0]\HRDATA_reg[31] ;
  output [31:0]\HRDATA_reg[31]_0 ;
  output nvic_excpt_clr_actv;
  output i_ahb_wr_en_reg;
  output \i_haddr_q_reg[8] ;
  output nvic_excpt_pend;
  output i_dap_access_reg;
  output [1:0]\i_tck_lvl_reg[1] ;
  output nvic_lockup;
  output \i_svc_lvl_reg[1] ;
  output i_ahb_wr_en_reg_0;
  output en_itcm_wr;
  output [1:0]\HWDATAM_reg[4] ;
  output \i_haddr_q_reg[2] ;
  output \dp_ipsr_7to2_reg[5] ;
  output \dp_ipsr_7to2_reg[5]_0 ;
  output \dp_ipsr_7to2_reg[5]_1 ;
  output \dp_ipsr_7to2_reg[5]_2 ;
  output \i_mcode_dec_reg[1] ;
  output \en_itcm_core_reg[0] ;
  output \en_itcm_core_reg[0]_0 ;
  output [1:0]\cfgitcmen_sync2_reg[1] ;
  input i_dap_access_reg_0;
  input HCLK;
  input nxt_ahb_wr_en;
  input NMI;
  input \high_irq1_reg[16] ;
  input nxt_ahb_rd_en;
  input \pend_lvl_tree_reg[0] ;
  input int_actv;
  input hdf_actv;
  input nmi_actv;
  input r_nmi_actv_reg;
  input \en_itcm_reg[1] ;
  input \en_itcm_reg[0] ;
  input \en_itcm_core_reg[1] ;
  input \en_itcm_core_reg[0]_1 ;
  input SYSRESETREQ_reg;
  input [25:0]HWDATAsysppb;
  input SYSRESETn;
  input instr_faulted;
  input int_fault_ex;
  input biu_wfault;
  input c_maskints;
  input dbg_debugen;
  input dsel_ppb;
  input [31:0]HRDATA;
  input [34:0]D;
  input nvic_excpt_ret_taken;
  input nvic_excpt_taken;
  input lockup_pend_reg;
  input locked_up;
  input \i_pend_state_reg[0] ;
  input \tck_count_reg[23] ;
  input \i_pend_state_reg[4] ;
  input nvic_excpt_svc_valid;
  input nvic_primask;
  input [5:0]nvic_excpt_num;
  input [31:0]\i_svc_lvl_reg[1]_0 ;
  input dap_ppb_dsel;
  input [31:0]\i_svc_lvl_reg[1]_1 ;
  input dbg_maskints;
  input \pend_lvl_tree_reg[1] ;
  input \pend_lvl_tree_reg[1]_0 ;
  input [0:0]\excpt_state_reg[4] ;
  input biu_commit_reg_reg;
  input biu_commit_reg_reg_0;
  input [1:0]O;
  input itcm_sel_reg;
  input [0:0]itcm_sel_reg_0;
  input [9:0]\i_haddr_q_reg[11] ;
  input [1:0]CFGITCMEN;
  input [31:0]IRQ;
  input \pend_lvl_num_reg[1] ;
  input [1:0]\r_int_actv_lvl_reg[1] ;

  wire [1:0]CFGITCMEN;
  wire [34:0]D;
  wire HCLK;
  wire [31:0]HRDATA;
  wire [31:0]\HRDATA_reg[31] ;
  wire [31:0]\HRDATA_reg[31]_0 ;
  wire [1:0]\HWDATAM_reg[4] ;
  wire [25:0]HWDATAsysppb;
  wire [31:0]IRQ;
  wire NMI;
  wire [1:0]O;
  wire [31:0]Q;
  wire SYSRESETREQ;
  wire SYSRESETREQ_reg;
  wire SYSRESETn;
  wire ahb_rd_en;
  wire ahb_wr_en;
  wire biu_commit_reg_reg;
  wire biu_commit_reg_reg_0;
  wire biu_wfault;
  wire c_maskints;
  wire [1:0]\cfgitcmen_sync2_reg[1] ;
  wire dap_ppb_dsel;
  wire dbg_debugen;
  wire dbg_maskints;
  wire \dp_ipsr_7to2_reg[5] ;
  wire \dp_ipsr_7to2_reg[5]_0 ;
  wire \dp_ipsr_7to2_reg[5]_1 ;
  wire \dp_ipsr_7to2_reg[5]_2 ;
  wire dsel_ppb;
  wire [1:0]en_itcm_core;
  wire \en_itcm_core_reg[0] ;
  wire \en_itcm_core_reg[0]_0 ;
  wire \en_itcm_core_reg[0]_1 ;
  wire \en_itcm_core_reg[1] ;
  wire \en_itcm_reg[0] ;
  wire \en_itcm_reg[1] ;
  wire en_itcm_wr;
  wire [3:3]en_pend2;
  wire [0:0]\excpt_state_reg[4] ;
  wire hdf_actv;
  wire [31:0]high_irq0;
  wire \high_irq1_reg[16] ;
  wire [1:0]high_lvl0;
  wire [4:0]high_num2;
  wire i_ahb_wr_en_reg;
  wire i_ahb_wr_en_reg_0;
  wire i_dap_access_reg;
  wire i_dap_access_reg_0;
  wire [3:2]i_haddr_q;
  wire [0:0]\i_haddr_q_reg[10] ;
  wire \i_haddr_q_reg[10]_0 ;
  wire [9:0]\i_haddr_q_reg[11] ;
  wire \i_haddr_q_reg[2] ;
  wire \i_haddr_q_reg[8] ;
  wire \i_mcode_dec_reg[1] ;
  wire \i_pend_state_reg[0] ;
  wire [35:0]\i_pend_state_reg[36] ;
  wire \i_pend_state_reg[4] ;
  wire [1:0]\i_psv_lvl_reg[1] ;
  wire \i_svc_lvl_reg[1] ;
  wire [31:0]\i_svc_lvl_reg[1]_0 ;
  wire [31:0]\i_svc_lvl_reg[1]_1 ;
  wire [1:0]\i_tck_lvl_reg[1] ;
  wire instr_faulted;
  wire int_actv;
  wire int_fault_ex;
  wire itcm_sel_reg;
  wire [0:0]itcm_sel_reg_0;
  wire locked_up;
  wire lockup_pend_reg;
  wire [7:7]lvl2;
  wire nmi_actv;
  wire nvic_excpt_clr_actv;
  wire [5:0]nvic_excpt_num;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken;
  wire nvic_lockup;
  wire nvic_primask;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_wr_en;
  wire [5:0]nxt_pend_lvl_num;
  wire [1:0]nxt_pend_lvl_tree;
  wire [4:4]nxt_pend_state;
  wire nxt_pend_tree;
  wire [1:0]p_10_in;
  wire [1:0]p_6_in;
  wire [5:0]pend_lvl_num;
  wire \pend_lvl_num_reg[1] ;
  wire [5:0]\pend_lvl_num_reg[5] ;
  wire [1:0]pend_lvl_tree;
  wire \pend_lvl_tree_reg[0] ;
  wire \pend_lvl_tree_reg[1] ;
  wire \pend_lvl_tree_reg[1]_0 ;
  wire pend_nmi;
  wire pend_tree;
  wire r_hdf_actv_reg;
  wire [1:0]\r_int_actv_lvl_reg[1] ;
  wire r_nmi_actv_reg;
  wire reset_sync;
  wire [1:0]svc_lvl_0;
  wire sys_hndlr_pri1_wr_en;
  wire sys_hndlr_pri2_wr_en;
  wire tck_cnt_flag;
  wire tck_count_en;
  wire \tck_count_reg[23] ;
  wire [23:3]tck_reload;
  wire tck_reload_en;
  wire u_ahb_n_0;
  wire u_ahb_n_126;
  wire u_ahb_n_129;
  wire u_ahb_n_13;
  wire u_ahb_n_14;
  wire u_ahb_n_15;
  wire u_ahb_n_55;
  wire u_ahb_n_9;
  wire u_ahb_os_n_10;
  wire u_ahb_os_n_11;
  wire u_ahb_os_n_12;
  wire u_ahb_os_n_13;
  wire u_ahb_os_n_2;
  wire u_ahb_os_n_3;
  wire u_ahb_os_n_37;
  wire u_ahb_os_n_38;
  wire u_ahb_os_n_4;
  wire u_ahb_os_n_42;
  wire u_ahb_os_n_43;
  wire u_ahb_os_n_44;
  wire u_ahb_os_n_45;
  wire u_ahb_os_n_46;
  wire u_ahb_os_n_47;
  wire u_ahb_os_n_48;
  wire u_ahb_os_n_49;
  wire u_ahb_os_n_5;
  wire u_ahb_os_n_50;
  wire u_ahb_os_n_51;
  wire u_ahb_os_n_52;
  wire u_ahb_os_n_53;
  wire u_ahb_os_n_6;
  wire u_ahb_os_n_7;
  wire u_ahb_os_n_8;
  wire u_ahb_os_n_9;
  wire u_main_n_2;
  wire u_tree_n_17;

  m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic_ahb u_ahb
       (.CFGITCMEN(CFGITCMEN),
        .D({D[34:3],nxt_pend_state,D[2:0]}),
        .E(sys_hndlr_pri2_wr_en),
        .HCLK(HCLK),
        .HRDATA(HRDATA),
        .\HRDATA[30]_i_5_0 (svc_lvl_0[0]),
        .\HRDATA[31]_i_2_0 (\i_tck_lvl_reg[1] ),
        .\HRDATA[31]_i_2_1 (svc_lvl_0[1]),
        .\HRDATA_reg[0]_0 (u_ahb_os_n_53),
        .\HRDATA_reg[10]_0 (u_ahb_os_n_45),
        .\HRDATA_reg[11]_0 (u_ahb_os_n_46),
        .\HRDATA_reg[17]_0 (pend_lvl_num),
        .\HRDATA_reg[18]_0 (u_ahb_os_n_47),
        .\HRDATA_reg[19]_0 (u_ahb_os_n_48),
        .\HRDATA_reg[1]_0 (u_ahb_os_n_52),
        .\HRDATA_reg[20]_0 (u_ahb_os_n_49),
        .\HRDATA_reg[21]_0 (u_ahb_os_n_50),
        .\HRDATA_reg[23]_0 ({u_ahb_os_n_2,u_ahb_os_n_3,u_ahb_os_n_4,u_ahb_os_n_5,u_ahb_os_n_6,u_ahb_os_n_7,u_ahb_os_n_8,u_ahb_os_n_9,u_ahb_os_n_10,u_ahb_os_n_11,u_ahb_os_n_12,u_ahb_os_n_13}),
        .\HRDATA_reg[23]_1 ({tck_reload[23:22],tck_reload[17:12],tck_reload[7:6],tck_reload[4:3]}),
        .\HRDATA_reg[23]_2 (\i_psv_lvl_reg[1] ),
        .\HRDATA_reg[2]_0 (u_ahb_os_n_51),
        .\HRDATA_reg[31]_0 (\HRDATA_reg[31] ),
        .\HRDATA_reg[31]_1 (\HRDATA_reg[31]_0 ),
        .\HRDATA_reg[5]_0 (u_ahb_os_n_42),
        .\HRDATA_reg[8]_0 (u_ahb_os_n_43),
        .\HRDATA_reg[9]_0 (u_ahb_os_n_44),
        .\HWDATAM_reg[4] (\HWDATAM_reg[4] ),
        .HWDATAsysppb({HWDATAsysppb[25:22],HWDATAsysppb[15:14],HWDATAsysppb[7:6],HWDATAsysppb[1:0]}),
        .IRQ(IRQ),
        .NMI(NMI),
        .O(O),
        .Q({\i_haddr_q_reg[10] ,i_haddr_q}),
        .RESET_INTERCONNECT(u_ahb_n_0),
        .RESET_INTERCONNECT_0(u_ahb_n_14),
        .SYSRESETREQ(SYSRESETREQ),
        .SYSRESETREQ_reg_0(SYSRESETREQ_reg),
        .SYSRESETREQ_reg_1(r_nmi_actv_reg),
        .SYSRESETn(SYSRESETn),
        .biu_commit_reg_reg(biu_commit_reg_reg),
        .biu_commit_reg_reg_0(biu_commit_reg_reg_0),
        .biu_wfault(biu_wfault),
        .c_maskints(c_maskints),
        .\cfgitcmen_sync2_reg[1]_0 (\cfgitcmen_sync2_reg[1] ),
        .dap_ppb_dsel(dap_ppb_dsel),
        .dbg_debugen(dbg_debugen),
        .dbg_maskints(dbg_maskints),
        .\dp_ipsr_7to2_reg[5] (\dp_ipsr_7to2_reg[5] ),
        .\dp_ipsr_7to2_reg[5]_0 (\dp_ipsr_7to2_reg[5]_0 ),
        .\dp_ipsr_7to2_reg[5]_1 (\dp_ipsr_7to2_reg[5]_1 ),
        .\dp_ipsr_7to2_reg[5]_2 (\dp_ipsr_7to2_reg[5]_2 ),
        .dsel_ppb(dsel_ppb),
        .en_itcm_core(en_itcm_core),
        .\en_itcm_core_reg[0]_0 (\en_itcm_core_reg[0] ),
        .\en_itcm_core_reg[0]_1 (\en_itcm_core_reg[0]_0 ),
        .\en_itcm_core_reg[0]_2 (\en_itcm_core_reg[0]_1 ),
        .\en_itcm_core_reg[1]_0 (\en_itcm_core_reg[1] ),
        .\en_itcm_reg[0]_0 (\en_itcm_reg[0] ),
        .\en_itcm_reg[1]_0 (\en_itcm_reg[1] ),
        .en_itcm_wr(en_itcm_wr),
        .en_pend2(en_pend2),
        .i_ahb_rd_en_reg_0(ahb_rd_en),
        .i_ahb_rd_en_reg_1(\pend_lvl_tree_reg[0] ),
        .i_ahb_wr_en_reg_0(ahb_wr_en),
        .i_ahb_wr_en_reg_1(i_ahb_wr_en_reg),
        .i_ahb_wr_en_reg_2(u_ahb_n_126),
        .i_ahb_wr_en_reg_3(i_ahb_wr_en_reg_0),
        .i_dap_access_reg_0(i_dap_access_reg),
        .i_dap_access_reg_1(i_dap_access_reg_0),
        .i_dbg_halt_ack_reg(nvic_excpt_clr_actv),
        .\i_haddr_q_reg[10]_0 (\i_haddr_q_reg[10]_0 ),
        .\i_haddr_q_reg[11]_0 (\i_haddr_q_reg[11] ),
        .\i_haddr_q_reg[2]_0 (u_ahb_n_9),
        .\i_haddr_q_reg[2]_1 (u_ahb_n_13),
        .\i_haddr_q_reg[2]_2 (tck_reload_en),
        .\i_haddr_q_reg[2]_3 (\i_haddr_q_reg[2] ),
        .\i_haddr_q_reg[4]_0 (u_ahb_n_55),
        .\i_haddr_q_reg[8]_0 (\i_haddr_q_reg[8] ),
        .\i_irq_lvl_reg[59]_0 (high_lvl0),
        .\i_irq_lvl_reg[62]_0 (high_irq0),
        .\i_pend_state_reg[0]_0 (u_ahb_n_15),
        .\i_pend_state_reg[0]_1 (\i_pend_state_reg[0] ),
        .\i_pend_state_reg[2]_0 (u_ahb_n_129),
        .\i_pend_state_reg[36]_0 ({\i_pend_state_reg[36] ,pend_nmi}),
        .instr_faulted(instr_faulted),
        .int_fault_ex(int_fault_ex),
        .\irq_i_en_reg[31]_0 (\i_svc_lvl_reg[1]_0 ),
        .\irq_i_en_reg[31]_1 (\i_svc_lvl_reg[1]_1 ),
        .\irq_prev_reg[31]_0 (Q),
        .itcm_sel_reg(itcm_sel_reg),
        .itcm_sel_reg_0(itcm_sel_reg_0),
        .\latched_excpt_num_reg[0] (u_main_n_2),
        .\latched_excpt_num_reg[1] (r_hdf_actv_reg),
        .nmi_actv(nmi_actv),
        .nmi_prev_reg_0(\high_irq1_reg[16] ),
        .nvic_excpt_num(nvic_excpt_num),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_excpt_ret_taken(nvic_excpt_ret_taken),
        .nvic_excpt_svc_valid(nvic_excpt_svc_valid),
        .nvic_excpt_taken(nvic_excpt_taken),
        .nxt_ahb_rd_en(nxt_ahb_rd_en),
        .nxt_ahb_wr_en(nxt_ahb_wr_en),
        .nxt_pend_tree(nxt_pend_tree),
        .p_10_in(p_10_in),
        .p_6_in(p_6_in),
        .\pend_lvl_num_reg[1] (\pend_lvl_num_reg[5] [1:0]),
        .pend_tree_reg(\i_svc_lvl_reg[1] ),
        .reset_sync(reset_sync),
        .sys_hndlr_pri1_wr_en(sys_hndlr_pri1_wr_en),
        .tck_cnt_flag(tck_cnt_flag),
        .\tck_count_reg[23] (\tck_count_reg[23] ),
        .tck_en_reg(tck_count_en));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic_ahb_os u_ahb_os
       (.D(nxt_pend_state),
        .E(tck_reload_en),
        .HCLK(HCLK),
        .\HRDATA_reg[5] (i_haddr_q),
        .HWDATAsysppb(HWDATAsysppb),
        .Q({u_ahb_os_n_2,u_ahb_os_n_3,u_ahb_os_n_4,u_ahb_os_n_5,u_ahb_os_n_6,u_ahb_os_n_7,u_ahb_os_n_8,u_ahb_os_n_9,u_ahb_os_n_10,u_ahb_os_n_11,u_ahb_os_n_12,u_ahb_os_n_13}),
        .c_maskints(c_maskints),
        .dap_ppb_dsel(dap_ppb_dsel),
        .dbg_debugen(dbg_debugen),
        .en_pend2(en_pend2),
        .\high_num2_reg[4] ({nxt_pend_lvl_num[5],nxt_pend_lvl_num[3:0]}),
        .\i_pend_state_reg[4] (\i_pend_state_reg[4] ),
        .\i_pend_state_reg[4]_0 (\tck_count_reg[23] ),
        .\i_psv_lvl_reg[0]_0 (u_ahb_os_n_38),
        .\i_psv_lvl_reg[1]_0 (\i_psv_lvl_reg[1] ),
        .\i_psv_lvl_reg[1]_1 (sys_hndlr_pri2_wr_en),
        .\i_svc_lvl_reg[0]_0 (svc_lvl_0[0]),
        .\i_svc_lvl_reg[1]_0 (svc_lvl_0[1]),
        .\i_svc_lvl_reg[1]_1 (\i_svc_lvl_reg[1]_0 [31:30]),
        .\i_svc_lvl_reg[1]_2 (\i_svc_lvl_reg[1]_1 [31:30]),
        .\i_tck_lvl_reg[0]_0 (u_ahb_os_n_37),
        .\i_tck_lvl_reg[0]_1 (\pend_lvl_tree_reg[0] ),
        .\i_tck_lvl_reg[1]_0 (\i_tck_lvl_reg[1] ),
        .nxt_pend_lvl_tree(nxt_pend_lvl_tree),
        .p_6_in(p_6_in),
        .\pend_lvl_num_reg[5] (high_num2),
        .\pend_lvl_tree_reg[0] (\i_pend_state_reg[36] [3:2]),
        .\pend_lvl_tree_reg[0]_0 (u_tree_n_17),
        .\pend_lvl_tree_reg[1] (u_ahb_n_129),
        .\pend_lvl_tree_reg[1]_0 (\pend_lvl_tree_reg[1] ),
        .\pend_lvl_tree_reg[1]_1 (lvl2),
        .\pend_lvl_tree_reg[1]_2 (\pend_lvl_tree_reg[1]_0 ),
        .sys_hndlr_pri1_wr_en(sys_hndlr_pri1_wr_en),
        .tck_cnt_flag(tck_cnt_flag),
        .tck_cnt_flag_reg_0(u_ahb_n_14),
        .tck_cnt_flag_reg_1(u_ahb_n_126),
        .\tck_count_reg[0]_0 (u_ahb_n_55),
        .\tck_count_reg[23]_0 (tck_count_en),
        .tck_en_reg_0(u_ahb_n_13),
        .tck_int_en_reg_0(u_ahb_n_9),
        .\tck_reload_reg[0]_0 (u_ahb_os_n_53),
        .\tck_reload_reg[10]_0 (u_ahb_os_n_45),
        .\tck_reload_reg[11]_0 (u_ahb_os_n_46),
        .\tck_reload_reg[15]_0 (\pend_lvl_num_reg[1] ),
        .\tck_reload_reg[18]_0 (u_ahb_os_n_47),
        .\tck_reload_reg[19]_0 (u_ahb_os_n_48),
        .\tck_reload_reg[1]_0 (u_ahb_os_n_52),
        .\tck_reload_reg[20]_0 (u_ahb_os_n_49),
        .\tck_reload_reg[21]_0 (u_ahb_os_n_50),
        .\tck_reload_reg[23]_0 ({tck_reload[23:22],tck_reload[17:12],tck_reload[7:6],tck_reload[4:3]}),
        .\tck_reload_reg[23]_1 (u_ahb_n_0),
        .\tck_reload_reg[2]_0 (u_ahb_os_n_51),
        .\tck_reload_reg[5]_0 (u_ahb_os_n_42),
        .\tck_reload_reg[8]_0 (u_ahb_os_n_43),
        .\tck_reload_reg[9]_0 (u_ahb_os_n_44));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic_main u_main
       (.HCLK(HCLK),
        .Q(pend_lvl_tree),
        .biu_wfault(biu_wfault),
        .\excpt_state_reg[4] (\excpt_state_reg[4] ),
        .hdf_actv(hdf_actv),
        .i_biu_wfault_reg(u_main_n_2),
        .\i_mcode_dec_reg[1] (\i_mcode_dec_reg[1] ),
        .\i_svc_lvl_reg[1] (\i_svc_lvl_reg[1] ),
        .instr_faulted(instr_faulted),
        .int_actv(int_actv),
        .int_fault_ex(int_fault_ex),
        .\latched_excpt_num_reg[5] ({\i_pend_state_reg[36] [0],pend_nmi}),
        .locked_up(locked_up),
        .lockup_pend_reg_0(\pend_lvl_tree_reg[0] ),
        .lockup_pend_reg_1(lockup_pend_reg),
        .nmi_actv(nmi_actv),
        .nvic_excpt_clr_actv(nvic_excpt_clr_actv),
        .nvic_excpt_pend(nvic_excpt_pend),
        .nvic_lockup(nvic_lockup),
        .nvic_primask(nvic_primask),
        .pend_tree(pend_tree),
        .r_hdf_actv_reg_0(r_hdf_actv_reg),
        .\r_int_actv_lvl_reg[1]_0 (\r_int_actv_lvl_reg[1] ),
        .\r_int_actv_lvl_reg[1]_1 (u_ahb_n_14),
        .r_nmi_actv_reg_0(r_nmi_actv_reg),
        .svc_lvl_0(svc_lvl_0));
  m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic_tree u_tree
       (.D({nxt_pend_lvl_num[5],nxt_pend_lvl_num[3:0]}),
        .HCLK(HCLK),
        .Q(pend_lvl_num),
        .en_pend2(en_pend2),
        .\high_irq1_reg[16]_0 (\high_irq1_reg[16] ),
        .\high_irq1_reg[31]_0 (high_irq0),
        .\high_lvl1_reg[1]_0 (high_lvl0),
        .\high_lvl2_reg[1]_0 (u_tree_n_17),
        .\high_lvl2_reg[1]_1 (lvl2),
        .\high_num2_reg[0]_0 (u_ahb_n_14),
        .\high_num2_reg[4]_0 (high_num2),
        .\latched_excpt_num_reg[5] (u_ahb_n_15),
        .nxt_pend_tree(nxt_pend_tree),
        .\pend_lvl_num_reg[1]_0 (\pend_lvl_num_reg[1] ),
        .\pend_lvl_num_reg[4]_0 (u_ahb_os_n_38),
        .\pend_lvl_num_reg[4]_1 (u_ahb_os_n_37),
        .\pend_lvl_num_reg[5]_0 (\pend_lvl_num_reg[5] [5:2]),
        .\pend_lvl_tree_reg[0]_0 (\pend_lvl_tree_reg[0] ),
        .\pend_lvl_tree_reg[1]_0 (pend_lvl_tree),
        .\pend_lvl_tree_reg[1]_1 (nxt_pend_lvl_tree),
        .pend_tree(pend_tree));
endmodule

(* ORIG_REF_NAME = "cm1_nvic_ahb" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic_ahb
   (RESET_INTERCONNECT,
    i_ahb_wr_en_reg_0,
    reset_sync,
    i_ahb_rd_en_reg_0,
    p_10_in,
    en_itcm_core,
    SYSRESETREQ,
    \i_haddr_q_reg[2]_0 ,
    Q,
    \i_haddr_q_reg[2]_1 ,
    RESET_INTERCONNECT_0,
    \i_pend_state_reg[0]_0 ,
    \i_pend_state_reg[36]_0 ,
    \pend_lvl_num_reg[1] ,
    \i_haddr_q_reg[4]_0 ,
    \i_haddr_q_reg[10]_0 ,
    \HRDATA_reg[31]_0 ,
    \HRDATA_reg[31]_1 ,
    i_dbg_halt_ack_reg,
    i_ahb_wr_en_reg_1,
    \i_haddr_q_reg[8]_0 ,
    i_dap_access_reg_0,
    sys_hndlr_pri1_wr_en,
    i_ahb_wr_en_reg_2,
    E,
    nxt_pend_tree,
    \i_pend_state_reg[2]_0 ,
    tck_en_reg,
    i_ahb_wr_en_reg_3,
    en_itcm_wr,
    \HWDATAM_reg[4] ,
    \i_haddr_q_reg[2]_2 ,
    \i_haddr_q_reg[2]_3 ,
    \dp_ipsr_7to2_reg[5] ,
    \dp_ipsr_7to2_reg[5]_0 ,
    \dp_ipsr_7to2_reg[5]_1 ,
    \dp_ipsr_7to2_reg[5]_2 ,
    \i_irq_lvl_reg[62]_0 ,
    \i_irq_lvl_reg[59]_0 ,
    \en_itcm_core_reg[0]_0 ,
    \en_itcm_core_reg[0]_1 ,
    \cfgitcmen_sync2_reg[1]_0 ,
    \irq_prev_reg[31]_0 ,
    i_dap_access_reg_1,
    HCLK,
    nxt_ahb_wr_en,
    NMI,
    nmi_prev_reg_0,
    nxt_ahb_rd_en,
    i_ahb_rd_en_reg_1,
    \en_itcm_reg[1]_0 ,
    \en_itcm_reg[0]_0 ,
    \en_itcm_core_reg[1]_0 ,
    \en_itcm_core_reg[0]_2 ,
    SYSRESETREQ_reg_0,
    SYSRESETREQ_reg_1,
    HWDATAsysppb,
    p_6_in,
    SYSRESETn,
    \latched_excpt_num_reg[1] ,
    instr_faulted,
    int_fault_ex,
    biu_wfault,
    \HRDATA_reg[17]_0 ,
    \latched_excpt_num_reg[0] ,
    dbg_debugen,
    c_maskints,
    dsel_ppb,
    HRDATA,
    D,
    nvic_excpt_ret_taken,
    nmi_actv,
    nvic_excpt_taken,
    \i_pend_state_reg[0]_1 ,
    \tck_count_reg[23] ,
    \HRDATA_reg[9]_0 ,
    nvic_excpt_pend,
    \HRDATA_reg[23]_0 ,
    \HRDATA_reg[23]_1 ,
    \HRDATA[30]_i_5_0 ,
    \HRDATA[31]_i_2_0 ,
    \HRDATA_reg[0]_0 ,
    \HRDATA_reg[1]_0 ,
    \HRDATA_reg[2]_0 ,
    \HRDATA_reg[5]_0 ,
    \HRDATA_reg[8]_0 ,
    \HRDATA_reg[10]_0 ,
    \HRDATA_reg[11]_0 ,
    tck_cnt_flag,
    \HRDATA_reg[18]_0 ,
    \HRDATA_reg[19]_0 ,
    \HRDATA_reg[20]_0 ,
    \HRDATA_reg[21]_0 ,
    en_pend2,
    pend_tree_reg,
    nvic_excpt_svc_valid,
    nvic_excpt_num,
    \irq_i_en_reg[31]_0 ,
    dap_ppb_dsel,
    \irq_i_en_reg[31]_1 ,
    \HRDATA_reg[23]_2 ,
    \HRDATA[31]_i_2_1 ,
    dbg_maskints,
    biu_commit_reg_reg,
    biu_commit_reg_reg_0,
    O,
    itcm_sel_reg,
    itcm_sel_reg_0,
    \i_haddr_q_reg[11]_0 ,
    CFGITCMEN,
    IRQ);
  output RESET_INTERCONNECT;
  output i_ahb_wr_en_reg_0;
  output reset_sync;
  output i_ahb_rd_en_reg_0;
  output [1:0]p_10_in;
  output [1:0]en_itcm_core;
  output SYSRESETREQ;
  output \i_haddr_q_reg[2]_0 ;
  output [2:0]Q;
  output \i_haddr_q_reg[2]_1 ;
  output RESET_INTERCONNECT_0;
  output \i_pend_state_reg[0]_0 ;
  output [36:0]\i_pend_state_reg[36]_0 ;
  output [1:0]\pend_lvl_num_reg[1] ;
  output \i_haddr_q_reg[4]_0 ;
  output \i_haddr_q_reg[10]_0 ;
  output [31:0]\HRDATA_reg[31]_0 ;
  output [31:0]\HRDATA_reg[31]_1 ;
  output i_dbg_halt_ack_reg;
  output i_ahb_wr_en_reg_1;
  output \i_haddr_q_reg[8]_0 ;
  output i_dap_access_reg_0;
  output sys_hndlr_pri1_wr_en;
  output i_ahb_wr_en_reg_2;
  output [0:0]E;
  output nxt_pend_tree;
  output \i_pend_state_reg[2]_0 ;
  output [0:0]tck_en_reg;
  output i_ahb_wr_en_reg_3;
  output en_itcm_wr;
  output [1:0]\HWDATAM_reg[4] ;
  output [0:0]\i_haddr_q_reg[2]_2 ;
  output \i_haddr_q_reg[2]_3 ;
  output \dp_ipsr_7to2_reg[5] ;
  output \dp_ipsr_7to2_reg[5]_0 ;
  output \dp_ipsr_7to2_reg[5]_1 ;
  output \dp_ipsr_7to2_reg[5]_2 ;
  output [31:0]\i_irq_lvl_reg[62]_0 ;
  output [1:0]\i_irq_lvl_reg[59]_0 ;
  output \en_itcm_core_reg[0]_0 ;
  output \en_itcm_core_reg[0]_1 ;
  output [1:0]\cfgitcmen_sync2_reg[1]_0 ;
  output [31:0]\irq_prev_reg[31]_0 ;
  input i_dap_access_reg_1;
  input HCLK;
  input nxt_ahb_wr_en;
  input NMI;
  input nmi_prev_reg_0;
  input nxt_ahb_rd_en;
  input i_ahb_rd_en_reg_1;
  input \en_itcm_reg[1]_0 ;
  input \en_itcm_reg[0]_0 ;
  input \en_itcm_core_reg[1]_0 ;
  input \en_itcm_core_reg[0]_2 ;
  input SYSRESETREQ_reg_0;
  input SYSRESETREQ_reg_1;
  input [9:0]HWDATAsysppb;
  input [1:0]p_6_in;
  input SYSRESETn;
  input \latched_excpt_num_reg[1] ;
  input instr_faulted;
  input int_fault_ex;
  input biu_wfault;
  input [5:0]\HRDATA_reg[17]_0 ;
  input \latched_excpt_num_reg[0] ;
  input dbg_debugen;
  input c_maskints;
  input dsel_ppb;
  input [31:0]HRDATA;
  input [35:0]D;
  input nvic_excpt_ret_taken;
  input nmi_actv;
  input nvic_excpt_taken;
  input \i_pend_state_reg[0]_1 ;
  input \tck_count_reg[23] ;
  input \HRDATA_reg[9]_0 ;
  input nvic_excpt_pend;
  input [11:0]\HRDATA_reg[23]_0 ;
  input [11:0]\HRDATA_reg[23]_1 ;
  input \HRDATA[30]_i_5_0 ;
  input [1:0]\HRDATA[31]_i_2_0 ;
  input \HRDATA_reg[0]_0 ;
  input \HRDATA_reg[1]_0 ;
  input \HRDATA_reg[2]_0 ;
  input \HRDATA_reg[5]_0 ;
  input \HRDATA_reg[8]_0 ;
  input \HRDATA_reg[10]_0 ;
  input \HRDATA_reg[11]_0 ;
  input tck_cnt_flag;
  input \HRDATA_reg[18]_0 ;
  input \HRDATA_reg[19]_0 ;
  input \HRDATA_reg[20]_0 ;
  input \HRDATA_reg[21]_0 ;
  input [0:0]en_pend2;
  input pend_tree_reg;
  input nvic_excpt_svc_valid;
  input [5:0]nvic_excpt_num;
  input [31:0]\irq_i_en_reg[31]_0 ;
  input dap_ppb_dsel;
  input [31:0]\irq_i_en_reg[31]_1 ;
  input [1:0]\HRDATA_reg[23]_2 ;
  input \HRDATA[31]_i_2_1 ;
  input dbg_maskints;
  input biu_commit_reg_reg;
  input biu_commit_reg_reg_0;
  input [1:0]O;
  input itcm_sel_reg;
  input [0:0]itcm_sel_reg_0;
  input [9:0]\i_haddr_q_reg[11]_0 ;
  input [1:0]CFGITCMEN;
  input [31:0]IRQ;

  wire [1:0]CFGITCMEN;
  wire [35:0]D;
  wire [0:0]E;
  wire HCLK;
  wire [31:0]HRDATA;
  wire \HRDATA[0]_i_2_n_0 ;
  wire \HRDATA[10]_i_2_n_0 ;
  wire \HRDATA[11]_i_2_n_0 ;
  wire \HRDATA[12]_i_2_n_0 ;
  wire \HRDATA[12]_i_3_n_0 ;
  wire \HRDATA[13]_i_2_n_0 ;
  wire \HRDATA[13]_i_3_n_0 ;
  wire \HRDATA[14]_i_2_n_0 ;
  wire \HRDATA[14]_i_3_n_0 ;
  wire \HRDATA[14]_i_4_n_0 ;
  wire \HRDATA[14]_i_6_n_0 ;
  wire \HRDATA[14]_i_7_n_0 ;
  wire \HRDATA[15]_i_10_n_0 ;
  wire \HRDATA[15]_i_11_n_0 ;
  wire \HRDATA[15]_i_2_n_0 ;
  wire \HRDATA[15]_i_3_n_0 ;
  wire \HRDATA[15]_i_4_n_0 ;
  wire \HRDATA[15]_i_5_n_0 ;
  wire \HRDATA[15]_i_6_n_0 ;
  wire \HRDATA[15]_i_7_n_0 ;
  wire \HRDATA[15]_i_8_n_0 ;
  wire \HRDATA[16]_i_2_n_0 ;
  wire \HRDATA[16]_i_3__0_n_0 ;
  wire \HRDATA[16]_i_4_n_0 ;
  wire \HRDATA[16]_i_5_n_0 ;
  wire \HRDATA[16]_i_6_n_0 ;
  wire \HRDATA[17]_i_2_n_0 ;
  wire \HRDATA[17]_i_3_n_0 ;
  wire \HRDATA[17]_i_4_n_0 ;
  wire \HRDATA[18]_i_2__0_n_0 ;
  wire \HRDATA[18]_i_4_n_0 ;
  wire \HRDATA[19]_i_2_n_0 ;
  wire \HRDATA[1]_i_2_n_0 ;
  wire \HRDATA[20]_i_2_n_0 ;
  wire \HRDATA[20]_i_3_n_0 ;
  wire \HRDATA[21]_i_2_n_0 ;
  wire \HRDATA[21]_i_3__0_n_0 ;
  wire \HRDATA[21]_i_4_n_0 ;
  wire \HRDATA[21]_i_6_n_0 ;
  wire \HRDATA[21]_i_7_n_0 ;
  wire \HRDATA[22]_i_10_n_0 ;
  wire \HRDATA[22]_i_11_n_0 ;
  wire \HRDATA[22]_i_12_n_0 ;
  wire \HRDATA[22]_i_13_n_0 ;
  wire \HRDATA[22]_i_14_n_0 ;
  wire \HRDATA[22]_i_15_n_0 ;
  wire \HRDATA[22]_i_16_n_0 ;
  wire \HRDATA[22]_i_17_n_0 ;
  wire \HRDATA[22]_i_18_n_0 ;
  wire \HRDATA[22]_i_19_n_0 ;
  wire \HRDATA[22]_i_2_n_0 ;
  wire \HRDATA[22]_i_3_n_0 ;
  wire \HRDATA[22]_i_4_n_0 ;
  wire \HRDATA[22]_i_5_n_0 ;
  wire \HRDATA[22]_i_6_n_0 ;
  wire \HRDATA[22]_i_7_n_0 ;
  wire \HRDATA[22]_i_8_n_0 ;
  wire \HRDATA[22]_i_9_n_0 ;
  wire \HRDATA[23]_i_10_n_0 ;
  wire \HRDATA[23]_i_2_n_0 ;
  wire \HRDATA[23]_i_3_n_0 ;
  wire \HRDATA[23]_i_4_n_0 ;
  wire \HRDATA[23]_i_5_n_0 ;
  wire \HRDATA[23]_i_6_n_0 ;
  wire \HRDATA[23]_i_7_n_0 ;
  wire \HRDATA[23]_i_8_n_0 ;
  wire \HRDATA[23]_i_9_n_0 ;
  wire \HRDATA[24]_i_2_n_0 ;
  wire \HRDATA[26]_i_2_n_0 ;
  wire \HRDATA[26]_i_3_n_0 ;
  wire \HRDATA[28]_i_2_n_0 ;
  wire \HRDATA[28]_i_3_n_0 ;
  wire \HRDATA[28]_i_4_n_0 ;
  wire \HRDATA[29]_i_2_n_0 ;
  wire \HRDATA[29]_i_3_n_0 ;
  wire \HRDATA[2]_i_2_n_0 ;
  wire \HRDATA[30]_i_10_n_0 ;
  wire \HRDATA[30]_i_2_n_0 ;
  wire \HRDATA[30]_i_3_n_0 ;
  wire \HRDATA[30]_i_4_n_0 ;
  wire \HRDATA[30]_i_5_0 ;
  wire \HRDATA[30]_i_5_n_0 ;
  wire \HRDATA[30]_i_6__0_n_0 ;
  wire \HRDATA[30]_i_7_n_0 ;
  wire \HRDATA[30]_i_8_n_0 ;
  wire \HRDATA[30]_i_9_n_0 ;
  wire \HRDATA[31]_i_10_n_0 ;
  wire \HRDATA[31]_i_11_n_0 ;
  wire \HRDATA[31]_i_12_n_0 ;
  wire \HRDATA[31]_i_13_n_0 ;
  wire [1:0]\HRDATA[31]_i_2_0 ;
  wire \HRDATA[31]_i_2_1 ;
  wire \HRDATA[31]_i_2_n_0 ;
  wire \HRDATA[31]_i_3_n_0 ;
  wire \HRDATA[31]_i_4_n_0 ;
  wire \HRDATA[31]_i_5_n_0 ;
  wire \HRDATA[31]_i_6_n_0 ;
  wire \HRDATA[31]_i_7_n_0 ;
  wire \HRDATA[31]_i_8_n_0 ;
  wire \HRDATA[31]_i_9_n_0 ;
  wire \HRDATA[3]_i_2_n_0 ;
  wire \HRDATA[3]_i_3__0_n_0 ;
  wire \HRDATA[3]_i_4_n_0 ;
  wire \HRDATA[3]_i_5_n_0 ;
  wire \HRDATA[3]_i_6_n_0 ;
  wire \HRDATA[4]_i_2_n_0 ;
  wire \HRDATA[4]_i_3_n_0 ;
  wire \HRDATA[4]_i_4_n_0 ;
  wire \HRDATA[4]_i_5_n_0 ;
  wire \HRDATA[4]_i_6_n_0 ;
  wire \HRDATA[4]_i_7_n_0 ;
  wire \HRDATA[5]_i_2_n_0 ;
  wire \HRDATA[6]_i_2_n_0 ;
  wire \HRDATA[6]_i_3_n_0 ;
  wire \HRDATA[6]_i_4__0_n_0 ;
  wire \HRDATA[6]_i_5_n_0 ;
  wire \HRDATA[6]_i_6_n_0 ;
  wire \HRDATA[6]_i_7_n_0 ;
  wire \HRDATA[7]_i_2_n_0 ;
  wire \HRDATA[7]_i_3_n_0 ;
  wire \HRDATA[7]_i_4_n_0 ;
  wire \HRDATA[7]_i_5__0_n_0 ;
  wire \HRDATA[7]_i_6_n_0 ;
  wire \HRDATA[7]_i_7_n_0 ;
  wire \HRDATA[7]_i_8_n_0 ;
  wire \HRDATA[8]_i_2_n_0 ;
  wire \HRDATA[9]_i_2_n_0 ;
  wire \HRDATA[9]_i_3_n_0 ;
  wire \HRDATA[9]_i_4_n_0 ;
  wire \HRDATA_reg[0]_0 ;
  wire \HRDATA_reg[10]_0 ;
  wire \HRDATA_reg[11]_0 ;
  wire \HRDATA_reg[14]_i_5_n_0 ;
  wire \HRDATA_reg[15]_i_9_n_0 ;
  wire [5:0]\HRDATA_reg[17]_0 ;
  wire \HRDATA_reg[18]_0 ;
  wire \HRDATA_reg[19]_0 ;
  wire \HRDATA_reg[1]_0 ;
  wire \HRDATA_reg[20]_0 ;
  wire \HRDATA_reg[21]_0 ;
  wire [11:0]\HRDATA_reg[23]_0 ;
  wire [11:0]\HRDATA_reg[23]_1 ;
  wire [1:0]\HRDATA_reg[23]_2 ;
  wire \HRDATA_reg[2]_0 ;
  wire [31:0]\HRDATA_reg[31]_0 ;
  wire [31:0]\HRDATA_reg[31]_1 ;
  wire \HRDATA_reg[5]_0 ;
  wire \HRDATA_reg[8]_0 ;
  wire \HRDATA_reg[9]_0 ;
  wire [1:0]\HWDATAM_reg[4] ;
  wire [9:0]HWDATAsysppb;
  wire [31:0]IRQ;
  wire NMI;
  wire [1:0]O;
  wire [2:0]Q;
  wire RESET_INTERCONNECT;
  wire RESET_INTERCONNECT_0;
  wire SYSRESETREQ;
  wire SYSRESETREQ_i_6_n_0;
  wire SYSRESETREQ_reg_0;
  wire SYSRESETREQ_reg_1;
  wire SYSRESETn;
  wire biu_commit_reg_reg;
  wire biu_commit_reg_reg_0;
  wire biu_wfault;
  wire c_maskints;
  wire [1:0]cfgitcmen_sync1;
  wire [1:0]\cfgitcmen_sync2_reg[1]_0 ;
  wire dap_access;
  wire dap_ppb_dsel;
  wire dbg_debugen;
  wire dbg_maskints;
  wire \dp_ipsr_7to2_reg[5] ;
  wire \dp_ipsr_7to2_reg[5]_0 ;
  wire \dp_ipsr_7to2_reg[5]_1 ;
  wire \dp_ipsr_7to2_reg[5]_2 ;
  wire dsel_ppb;
  wire [1:0]en_itcm_core;
  wire \en_itcm_core_reg[0]_0 ;
  wire \en_itcm_core_reg[0]_1 ;
  wire \en_itcm_core_reg[0]_2 ;
  wire \en_itcm_core_reg[1]_0 ;
  wire \en_itcm_dbg[1]_i_2_n_0 ;
  wire \en_itcm_dbg[1]_i_3_n_0 ;
  wire \en_itcm_reg[0]_0 ;
  wire \en_itcm_reg[1]_0 ;
  wire en_itcm_wr;
  wire [0:0]en_pend2;
  wire \high_irq1[0]_i_2_n_0 ;
  wire \high_irq1[0]_i_3_n_0 ;
  wire \high_irq1[10]_i_2_n_0 ;
  wire \high_irq1[10]_i_3_n_0 ;
  wire \high_irq1[11]_i_2_n_0 ;
  wire \high_irq1[12]_i_2_n_0 ;
  wire \high_irq1[12]_i_3_n_0 ;
  wire \high_irq1[13]_i_2_n_0 ;
  wire \high_irq1[14]_i_2_n_0 ;
  wire \high_irq1[15]_i_2_n_0 ;
  wire \high_irq1[16]_i_2_n_0 ;
  wire \high_irq1[16]_i_3_n_0 ;
  wire \high_irq1[17]_i_2_n_0 ;
  wire \high_irq1[18]_i_2_n_0 ;
  wire \high_irq1[18]_i_3_n_0 ;
  wire \high_irq1[19]_i_2_n_0 ;
  wire \high_irq1[1]_i_2_n_0 ;
  wire \high_irq1[20]_i_2_n_0 ;
  wire \high_irq1[20]_i_3_n_0 ;
  wire \high_irq1[21]_i_2_n_0 ;
  wire \high_irq1[22]_i_2_n_0 ;
  wire \high_irq1[23]_i_2_n_0 ;
  wire \high_irq1[24]_i_2_n_0 ;
  wire \high_irq1[24]_i_3_n_0 ;
  wire \high_irq1[25]_i_2_n_0 ;
  wire \high_irq1[26]_i_2_n_0 ;
  wire \high_irq1[26]_i_3_n_0 ;
  wire \high_irq1[27]_i_2_n_0 ;
  wire \high_irq1[28]_i_2_n_0 ;
  wire \high_irq1[28]_i_3_n_0 ;
  wire \high_irq1[29]_i_2_n_0 ;
  wire \high_irq1[2]_i_2_n_0 ;
  wire \high_irq1[2]_i_3_n_0 ;
  wire \high_irq1[30]_i_2_n_0 ;
  wire \high_irq1[30]_i_3_n_0 ;
  wire \high_irq1[30]_i_4_n_0 ;
  wire \high_irq1[30]_i_5_n_0 ;
  wire \high_irq1[30]_i_6_n_0 ;
  wire \high_irq1[31]_i_10_n_0 ;
  wire \high_irq1[31]_i_11_n_0 ;
  wire \high_irq1[31]_i_12_n_0 ;
  wire \high_irq1[31]_i_13_n_0 ;
  wire \high_irq1[31]_i_14_n_0 ;
  wire \high_irq1[31]_i_15_n_0 ;
  wire \high_irq1[31]_i_2_n_0 ;
  wire \high_irq1[31]_i_3_n_0 ;
  wire \high_irq1[31]_i_4_n_0 ;
  wire \high_irq1[31]_i_5_n_0 ;
  wire \high_irq1[31]_i_6_n_0 ;
  wire \high_irq1[31]_i_7_n_0 ;
  wire \high_irq1[31]_i_8_n_0 ;
  wire \high_irq1[31]_i_9_n_0 ;
  wire \high_irq1[3]_i_2_n_0 ;
  wire \high_irq1[4]_i_2_n_0 ;
  wire \high_irq1[4]_i_3_n_0 ;
  wire \high_irq1[5]_i_2_n_0 ;
  wire \high_irq1[6]_i_2_n_0 ;
  wire \high_irq1[6]_i_3_n_0 ;
  wire \high_irq1[7]_i_2_n_0 ;
  wire \high_irq1[8]_i_2_n_0 ;
  wire \high_irq1[8]_i_3_n_0 ;
  wire \high_irq1[9]_i_2_n_0 ;
  wire \high_lvl1[0]_i_10_n_0 ;
  wire \high_lvl1[0]_i_11_n_0 ;
  wire \high_lvl1[0]_i_12_n_0 ;
  wire \high_lvl1[0]_i_13_n_0 ;
  wire \high_lvl1[0]_i_14_n_0 ;
  wire \high_lvl1[0]_i_15_n_0 ;
  wire \high_lvl1[0]_i_16_n_0 ;
  wire \high_lvl1[0]_i_17_n_0 ;
  wire \high_lvl1[0]_i_18_n_0 ;
  wire \high_lvl1[0]_i_19_n_0 ;
  wire \high_lvl1[0]_i_20_n_0 ;
  wire \high_lvl1[0]_i_21_n_0 ;
  wire \high_lvl1[0]_i_22_n_0 ;
  wire \high_lvl1[0]_i_23_n_0 ;
  wire \high_lvl1[0]_i_24_n_0 ;
  wire \high_lvl1[0]_i_25_n_0 ;
  wire \high_lvl1[0]_i_26_n_0 ;
  wire \high_lvl1[0]_i_27_n_0 ;
  wire \high_lvl1[0]_i_28_n_0 ;
  wire \high_lvl1[0]_i_29_n_0 ;
  wire \high_lvl1[0]_i_2_n_0 ;
  wire \high_lvl1[0]_i_30_n_0 ;
  wire \high_lvl1[0]_i_31_n_0 ;
  wire \high_lvl1[0]_i_3_n_0 ;
  wire \high_lvl1[0]_i_4_n_0 ;
  wire \high_lvl1[0]_i_5_n_0 ;
  wire \high_lvl1[0]_i_6_n_0 ;
  wire \high_lvl1[0]_i_7_n_0 ;
  wire \high_lvl1[0]_i_8_n_0 ;
  wire \high_lvl1[0]_i_9_n_0 ;
  wire \high_lvl1[1]_i_10_n_0 ;
  wire \high_lvl1[1]_i_11_n_0 ;
  wire \high_lvl1[1]_i_12_n_0 ;
  wire \high_lvl1[1]_i_14_n_0 ;
  wire \high_lvl1[1]_i_15_n_0 ;
  wire \high_lvl1[1]_i_16_n_0 ;
  wire \high_lvl1[1]_i_17_n_0 ;
  wire \high_lvl1[1]_i_18_n_0 ;
  wire \high_lvl1[1]_i_19_n_0 ;
  wire \high_lvl1[1]_i_20_n_0 ;
  wire \high_lvl1[1]_i_21_n_0 ;
  wire \high_lvl1[1]_i_22_n_0 ;
  wire \high_lvl1[1]_i_23_n_0 ;
  wire \high_lvl1[1]_i_24_n_0 ;
  wire \high_lvl1[1]_i_25_n_0 ;
  wire \high_lvl1[1]_i_26_n_0 ;
  wire \high_lvl1[1]_i_27_n_0 ;
  wire \high_lvl1[1]_i_28_n_0 ;
  wire \high_lvl1[1]_i_2_n_0 ;
  wire \high_lvl1[1]_i_3_n_0 ;
  wire \high_lvl1[1]_i_4_n_0 ;
  wire \high_lvl1[1]_i_5_n_0 ;
  wire \high_lvl1[1]_i_6_n_0 ;
  wire \high_lvl1[1]_i_7_n_0 ;
  wire \high_lvl1[1]_i_8_n_0 ;
  wire \high_lvl1[1]_i_9_n_0 ;
  wire i_ahb_rd_en_reg_0;
  wire i_ahb_rd_en_reg_1;
  wire i_ahb_wr_en_reg_0;
  wire i_ahb_wr_en_reg_1;
  wire i_ahb_wr_en_reg_2;
  wire i_ahb_wr_en_reg_3;
  wire i_dap_access_reg_0;
  wire i_dap_access_reg_1;
  wire i_dbg_halt_ack_reg;
  wire [11:4]i_haddr_q;
  wire \i_haddr_q_reg[10]_0 ;
  wire [9:0]\i_haddr_q_reg[11]_0 ;
  wire \i_haddr_q_reg[2]_0 ;
  wire \i_haddr_q_reg[2]_1 ;
  wire [0:0]\i_haddr_q_reg[2]_2 ;
  wire \i_haddr_q_reg[2]_3 ;
  wire \i_haddr_q_reg[4]_0 ;
  wire \i_haddr_q_reg[8]_0 ;
  wire \i_irq_lvl[15]_i_2_n_0 ;
  wire \i_irq_lvl[15]_i_3_n_0 ;
  wire \i_irq_lvl[23]_i_1_n_0 ;
  wire \i_irq_lvl[23]_i_2_n_0 ;
  wire \i_irq_lvl[31]_i_1_n_0 ;
  wire \i_irq_lvl[31]_i_2_n_0 ;
  wire \i_irq_lvl[39]_i_1_n_0 ;
  wire \i_irq_lvl[39]_i_2_n_0 ;
  wire \i_irq_lvl[47]_i_1_n_0 ;
  wire \i_irq_lvl[47]_i_2_n_0 ;
  wire \i_irq_lvl[47]_i_3_n_0 ;
  wire \i_irq_lvl[55]_i_1_n_0 ;
  wire \i_irq_lvl[55]_i_2_n_0 ;
  wire \i_irq_lvl[63]_i_1_n_0 ;
  wire \i_irq_lvl[63]_i_3_n_0 ;
  wire \i_irq_lvl[63]_i_4_n_0 ;
  wire \i_irq_lvl[7]_i_1_n_0 ;
  wire \i_irq_lvl[7]_i_2_n_0 ;
  wire [1:0]\i_irq_lvl_reg[59]_0 ;
  wire [31:0]\i_irq_lvl_reg[62]_0 ;
  wire \i_pend_state[0]_i_3_n_0 ;
  wire \i_pend_state[2]_i_6_n_0 ;
  wire \i_pend_state[2]_i_7_n_0 ;
  wire \i_pend_state[36]_i_8_n_0 ;
  wire \i_pend_state[3]_i_4_n_0 ;
  wire \i_pend_state[3]_i_5_n_0 ;
  wire \i_pend_state_reg[0]_0 ;
  wire \i_pend_state_reg[0]_1 ;
  wire \i_pend_state_reg[2]_0 ;
  wire [36:0]\i_pend_state_reg[36]_0 ;
  wire \i_psv_lvl[1]_i_2_n_0 ;
  wire \i_psv_lvl[1]_i_3_n_0 ;
  wire \i_svc_lvl[1]_i_3_n_0 ;
  wire \i_svc_lvl[1]_i_4_n_0 ;
  wire instr_faulted;
  wire int_fault_ex;
  wire [0:0]int_prev;
  wire [31:0]irq_i_en;
  wire \irq_i_en[31]_i_2_n_0 ;
  wire \irq_i_en[31]_i_3_n_0 ;
  wire \irq_i_en[31]_i_4_n_0 ;
  wire \irq_i_en[31]_i_5_n_0 ;
  wire \irq_i_en[31]_i_6_n_0 ;
  wire [31:0]\irq_i_en_reg[31]_0 ;
  wire [31:0]\irq_i_en_reg[31]_1 ;
  wire [63:0]irq_lvl;
  wire [31:0]\irq_prev_reg[31]_0 ;
  wire itcm_sel_reg;
  wire [0:0]itcm_sel_reg_0;
  wire \latched_excpt_num_reg[0] ;
  wire \latched_excpt_num_reg[1] ;
  wire nmi_actv;
  wire nmi_prev_reg_0;
  wire [5:0]nvic_excpt_num;
  wire nvic_excpt_pend;
  wire nvic_excpt_ret_taken;
  wire nvic_excpt_svc_valid;
  wire nvic_excpt_taken;
  wire nxt_ahb_rd_en;
  wire nxt_ahb_wr_en;
  wire [31:0]nxt_irq_i_en;
  wire [31:0]nxt_o_hrdata;
  wire [0:0]nxt_pend_state;
  wire nxt_pend_tree;
  wire [1:0]p_10_in;
  wire [1:0]p_6_in;
  wire p_8_out0;
  wire [1:0]\pend_lvl_num_reg[1] ;
  wire pend_tree_reg;
  wire \r_int_actv_lvl[0]_i_10_n_0 ;
  wire \r_int_actv_lvl[0]_i_11_n_0 ;
  wire \r_int_actv_lvl[0]_i_12_n_0 ;
  wire \r_int_actv_lvl[0]_i_13_n_0 ;
  wire \r_int_actv_lvl[0]_i_14_n_0 ;
  wire \r_int_actv_lvl[0]_i_15_n_0 ;
  wire \r_int_actv_lvl[0]_i_16_n_0 ;
  wire \r_int_actv_lvl[0]_i_9_n_0 ;
  wire \r_int_actv_lvl[1]_i_10_n_0 ;
  wire \r_int_actv_lvl[1]_i_11_n_0 ;
  wire \r_int_actv_lvl[1]_i_12_n_0 ;
  wire \r_int_actv_lvl[1]_i_13_n_0 ;
  wire \r_int_actv_lvl[1]_i_14_n_0 ;
  wire \r_int_actv_lvl[1]_i_15_n_0 ;
  wire \r_int_actv_lvl[1]_i_16_n_0 ;
  wire \r_int_actv_lvl[1]_i_9_n_0 ;
  wire \r_int_actv_lvl_reg[0]_i_5_n_0 ;
  wire \r_int_actv_lvl_reg[0]_i_6_n_0 ;
  wire \r_int_actv_lvl_reg[0]_i_7_n_0 ;
  wire \r_int_actv_lvl_reg[0]_i_8_n_0 ;
  wire \r_int_actv_lvl_reg[1]_i_5_n_0 ;
  wire \r_int_actv_lvl_reg[1]_i_6_n_0 ;
  wire \r_int_actv_lvl_reg[1]_i_7_n_0 ;
  wire \r_int_actv_lvl_reg[1]_i_8_n_0 ;
  wire reset_sync;
  wire sys_hndlr_pri1_wr_en;
  wire tck_cnt_flag;
  wire \tck_count_reg[23] ;
  wire [0:0]tck_en_reg;
  wire \tck_reload[23]_i_2_n_0 ;
  wire \tck_reload[23]_i_3_n_0 ;

  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[0]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[17]_i_2_n_0 ),
        .I2(\HRDATA[0]_i_2_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[0]_0 ),
        .O(nxt_o_hrdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \HRDATA[0]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [5]),
        .I1(i_haddr_q[9]),
        .I2(nvic_excpt_num[0]),
        .I3(i_haddr_q[11]),
        .I4(irq_i_en[0]),
        .O(\HRDATA[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[10]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[21]_i_3__0_n_0 ),
        .I2(\HRDATA[10]_i_2_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[10]_0 ),
        .O(nxt_o_hrdata[10]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \HRDATA[10]_i_2 
       (.I0(irq_i_en[10]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[9]),
        .I3(\i_pend_state_reg[36]_0 [15]),
        .O(\HRDATA[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[11]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[21]_i_3__0_n_0 ),
        .I2(\HRDATA[11]_i_2_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[11]_0 ),
        .O(nxt_o_hrdata[11]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \HRDATA[11]_i_2 
       (.I0(irq_i_en[11]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[9]),
        .I3(\i_pend_state_reg[36]_0 [16]),
        .O(\HRDATA[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \HRDATA[12]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[12]_i_2_n_0 ),
        .I2(\HRDATA[12]_i_3_n_0 ),
        .O(nxt_o_hrdata[12]));
  LUT6 #(
    .INIT(64'h08AA08A0080A0800)) 
    \HRDATA[12]_i_2 
       (.I0(\HRDATA[17]_i_2_n_0 ),
        .I1(\i_pend_state_reg[36]_0 [17]),
        .I2(i_haddr_q[11]),
        .I3(i_haddr_q[9]),
        .I4(irq_i_en[12]),
        .I5(\pend_lvl_num_reg[1] [0]),
        .O(\HRDATA[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \HRDATA[12]_i_3 
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(\HRDATA_reg[23]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\HRDATA_reg[23]_1 [4]),
        .O(\HRDATA[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \HRDATA[13]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[17]_i_2_n_0 ),
        .I2(\HRDATA[13]_i_2_n_0 ),
        .I3(\HRDATA[13]_i_3_n_0 ),
        .O(nxt_o_hrdata[13]));
  LUT6 #(
    .INIT(64'hFF11000FFF11FF0F)) 
    \HRDATA[13]_i_2 
       (.I0(\HRDATA_reg[17]_0 [1]),
        .I1(\i_pend_state_reg[0]_0 ),
        .I2(irq_i_en[13]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[11]),
        .I5(\i_pend_state_reg[36]_0 [18]),
        .O(\HRDATA[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \HRDATA[13]_i_3 
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(\HRDATA_reg[23]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\HRDATA_reg[23]_1 [5]),
        .O(\HRDATA[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \HRDATA[14]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(i_haddr_q[5]),
        .I2(i_haddr_q[6]),
        .I3(\HRDATA[14]_i_2_n_0 ),
        .I4(\HRDATA[14]_i_3_n_0 ),
        .O(nxt_o_hrdata[14]));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \HRDATA[14]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [19]),
        .I1(\HRDATA[15]_i_5_n_0 ),
        .I2(\HRDATA[15]_i_6_n_0 ),
        .I3(irq_i_en[14]),
        .I4(\HRDATA[14]_i_4_n_0 ),
        .I5(\i_psv_lvl[1]_i_3_n_0 ),
        .O(\HRDATA[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \HRDATA[14]_i_3 
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(\HRDATA_reg[23]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\HRDATA_reg[23]_1 [6]),
        .O(\HRDATA[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD5DD0000D5DDD5DD)) 
    \HRDATA[14]_i_4 
       (.I0(\i_psv_lvl[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\i_pend_state_reg[0]_0 ),
        .I3(\HRDATA_reg[17]_0 [2]),
        .I4(\HRDATA[21]_i_6_n_0 ),
        .I5(\HRDATA_reg[14]_i_5_n_0 ),
        .O(\HRDATA[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \HRDATA[14]_i_6 
       (.I0(irq_lvl[50]),
        .I1(irq_lvl[18]),
        .I2(Q[1]),
        .I3(irq_lvl[34]),
        .I4(i_haddr_q[4]),
        .I5(irq_lvl[2]),
        .O(\HRDATA[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \HRDATA[14]_i_7 
       (.I0(irq_lvl[58]),
        .I1(irq_lvl[26]),
        .I2(Q[1]),
        .I3(irq_lvl[42]),
        .I4(i_haddr_q[4]),
        .I5(irq_lvl[10]),
        .O(\HRDATA[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AAAA)) 
    \HRDATA[15]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(i_haddr_q[5]),
        .I2(i_haddr_q[6]),
        .I3(\HRDATA[15]_i_2_n_0 ),
        .I4(\HRDATA[15]_i_3_n_0 ),
        .I5(\HRDATA[15]_i_4_n_0 ),
        .O(nxt_o_hrdata[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \HRDATA[15]_i_10 
       (.I0(irq_lvl[51]),
        .I1(irq_lvl[19]),
        .I2(Q[1]),
        .I3(irq_lvl[35]),
        .I4(i_haddr_q[4]),
        .I5(irq_lvl[3]),
        .O(\HRDATA[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \HRDATA[15]_i_11 
       (.I0(irq_lvl[59]),
        .I1(irq_lvl[27]),
        .I2(Q[1]),
        .I3(irq_lvl[43]),
        .I4(i_haddr_q[4]),
        .I5(irq_lvl[11]),
        .O(\HRDATA[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \HRDATA[15]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [20]),
        .I1(\HRDATA[15]_i_5_n_0 ),
        .I2(\HRDATA[15]_i_6_n_0 ),
        .I3(irq_i_en[15]),
        .I4(\HRDATA[15]_i_7_n_0 ),
        .I5(\i_psv_lvl[1]_i_3_n_0 ),
        .O(\HRDATA[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFF0)) 
    \HRDATA[15]_i_3 
       (.I0(dap_access),
        .I1(\i_pend_state_reg[36]_0 [2]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[11]),
        .I4(i_haddr_q[9]),
        .I5(Q[2]),
        .O(\HRDATA[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF9DDDBDFD)) 
    \HRDATA[15]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(i_haddr_q[4]),
        .I3(\HRDATA_reg[23]_0 [7]),
        .I4(\HRDATA_reg[23]_1 [7]),
        .I5(\HRDATA[15]_i_8_n_0 ),
        .O(\HRDATA[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \HRDATA[15]_i_5 
       (.I0(Q[0]),
        .I1(i_haddr_q[4]),
        .I2(Q[1]),
        .I3(i_haddr_q[9]),
        .I4(Q[2]),
        .I5(\HRDATA[21]_i_6_n_0 ),
        .O(\HRDATA[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \HRDATA[15]_i_6 
       (.I0(i_haddr_q[8]),
        .I1(Q[1]),
        .I2(i_haddr_q[11]),
        .I3(\HRDATA[21]_i_7_n_0 ),
        .I4(Q[0]),
        .I5(i_haddr_q[4]),
        .O(\HRDATA[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD5DD0000D5DDD5DD)) 
    \HRDATA[15]_i_7 
       (.I0(\i_psv_lvl[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\i_pend_state_reg[0]_0 ),
        .I3(\HRDATA_reg[17]_0 [3]),
        .I4(\HRDATA[21]_i_6_n_0 ),
        .I5(\HRDATA_reg[15]_i_9_n_0 ),
        .O(\HRDATA[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hFFFEEFFF)) 
    \HRDATA[15]_i_8 
       (.I0(i_haddr_q[7]),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[5]),
        .I4(i_haddr_q[4]),
        .O(\HRDATA[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00A8AAAA)) 
    \HRDATA[16]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[16]_i_2_n_0 ),
        .I2(\HRDATA[16]_i_3__0_n_0 ),
        .I3(\HRDATA[16]_i_4_n_0 ),
        .I4(\HRDATA[16]_i_5_n_0 ),
        .O(nxt_o_hrdata[16]));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    \HRDATA[16]_i_2 
       (.I0(Q[0]),
        .I1(i_haddr_q[8]),
        .I2(\HRDATA[16]_i_6_n_0 ),
        .I3(\HRDATA_reg[17]_0 [4]),
        .I4(\i_pend_state_reg[0]_0 ),
        .I5(Q[1]),
        .O(\HRDATA[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    \HRDATA[16]_i_3__0 
       (.I0(Q[1]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[9]),
        .I3(Q[2]),
        .I4(i_haddr_q[11]),
        .I5(Q[0]),
        .O(\HRDATA[16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCF11FFFF)) 
    \HRDATA[16]_i_4 
       (.I0(irq_i_en[16]),
        .I1(i_haddr_q[11]),
        .I2(\i_pend_state_reg[36]_0 [21]),
        .I3(i_haddr_q[9]),
        .I4(\i_irq_lvl[15]_i_2_n_0 ),
        .I5(i_haddr_q[4]),
        .O(\HRDATA[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \HRDATA[16]_i_5 
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(tck_cnt_flag),
        .I2(Q[1]),
        .I3(\HRDATA_reg[23]_0 [8]),
        .I4(Q[0]),
        .I5(\HRDATA_reg[23]_1 [8]),
        .O(\HRDATA[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \HRDATA[16]_i_6 
       (.I0(i_haddr_q[7]),
        .I1(Q[2]),
        .I2(i_haddr_q[11]),
        .O(\HRDATA[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \HRDATA[17]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[17]_i_2_n_0 ),
        .I2(\HRDATA[17]_i_3_n_0 ),
        .I3(\HRDATA[17]_i_4_n_0 ),
        .O(nxt_o_hrdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \HRDATA[17]_i_2 
       (.I0(\HRDATA[26]_i_3_n_0 ),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[5]),
        .I3(Q[1]),
        .I4(i_haddr_q[4]),
        .O(\HRDATA[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDD000FFFDDFF0F)) 
    \HRDATA[17]_i_3 
       (.I0(\HRDATA_reg[17]_0 [5]),
        .I1(\i_pend_state_reg[0]_0 ),
        .I2(irq_i_en[17]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[11]),
        .I5(\i_pend_state_reg[36]_0 [22]),
        .O(\HRDATA[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \HRDATA[17]_i_4 
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(\HRDATA_reg[23]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\HRDATA_reg[23]_1 [9]),
        .O(\HRDATA[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA888)) 
    \HRDATA[18]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[18]_i_2__0_n_0 ),
        .I2(\HRDATA[21]_i_4_n_0 ),
        .I3(\HRDATA_reg[18]_0 ),
        .O(nxt_o_hrdata[18]));
  LUT6 #(
    .INIT(64'h0011101100111000)) 
    \HRDATA[18]_i_2__0 
       (.I0(\HRDATA[9]_i_2_n_0 ),
        .I1(\HRDATA[18]_i_4_n_0 ),
        .I2(\i_pend_state_reg[36]_0 [23]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[11]),
        .I5(irq_i_en[18]),
        .O(\HRDATA[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFEFFFE)) 
    \HRDATA[18]_i_4 
       (.I0(i_haddr_q[5]),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\HRDATA[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[19]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[20]_i_2_n_0 ),
        .I2(\HRDATA[19]_i_2_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[19]_0 ),
        .O(nxt_o_hrdata[19]));
  LUT4 #(
    .INIT(16'hC4C7)) 
    \HRDATA[19]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [24]),
        .I1(i_haddr_q[9]),
        .I2(i_haddr_q[11]),
        .I3(irq_i_en[19]),
        .O(\HRDATA[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[1]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[17]_i_2_n_0 ),
        .I2(\HRDATA[1]_i_2_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[1]_0 ),
        .O(nxt_o_hrdata[1]));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \HRDATA[1]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [6]),
        .I1(i_haddr_q[9]),
        .I2(nvic_excpt_num[1]),
        .I3(i_haddr_q[11]),
        .I4(irq_i_en[1]),
        .O(\HRDATA[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[20]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[20]_i_2_n_0 ),
        .I2(\HRDATA[20]_i_3_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[20]_0 ),
        .O(nxt_o_hrdata[20]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \HRDATA[20]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(i_haddr_q[5]),
        .I3(i_haddr_q[6]),
        .I4(i_haddr_q[4]),
        .I5(\HRDATA[9]_i_2_n_0 ),
        .O(\HRDATA[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC4C7)) 
    \HRDATA[20]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [25]),
        .I1(i_haddr_q[9]),
        .I2(i_haddr_q[11]),
        .I3(irq_i_en[20]),
        .O(\HRDATA[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \HRDATA[21]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[21]_i_2_n_0 ),
        .I2(\HRDATA[21]_i_3__0_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[21]_0 ),
        .O(nxt_o_hrdata[21]));
  LUT4 #(
    .INIT(16'h3808)) 
    \HRDATA[21]_i_2 
       (.I0(irq_i_en[21]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[9]),
        .I3(\i_pend_state_reg[36]_0 [26]),
        .O(\HRDATA[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \HRDATA[21]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(i_haddr_q[11]),
        .I3(Q[0]),
        .I4(\i_irq_lvl[15]_i_2_n_0 ),
        .I5(i_haddr_q[4]),
        .O(\HRDATA[21]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \HRDATA[21]_i_4 
       (.I0(\HRDATA[21]_i_6_n_0 ),
        .I1(\HRDATA[21]_i_7_n_0 ),
        .I2(i_haddr_q[4]),
        .I3(i_haddr_q[5]),
        .I4(i_haddr_q[6]),
        .I5(i_haddr_q[7]),
        .O(\HRDATA[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \HRDATA[21]_i_6 
       (.I0(i_haddr_q[8]),
        .I1(i_haddr_q[11]),
        .O(\HRDATA[21]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \HRDATA[21]_i_7 
       (.I0(i_haddr_q[9]),
        .I1(Q[2]),
        .O(\HRDATA[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A888888AAAAAAAA)) 
    \HRDATA[22]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[22]_i_2_n_0 ),
        .I2(\HRDATA[22]_i_3_n_0 ),
        .I3(\HRDATA[31]_i_4_n_0 ),
        .I4(\HRDATA[22]_i_4_n_0 ),
        .I5(\HRDATA[22]_i_5_n_0 ),
        .O(nxt_o_hrdata[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HRDATA[22]_i_10 
       (.I0(\HRDATA[22]_i_15_n_0 ),
        .I1(\i_pend_state_reg[36]_0 [20]),
        .I2(\i_pend_state_reg[36]_0 [10]),
        .I3(\i_pend_state_reg[36]_0 [26]),
        .I4(\i_pend_state_reg[36]_0 [7]),
        .I5(\HRDATA[22]_i_16_n_0 ),
        .O(\HRDATA[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \HRDATA[22]_i_11 
       (.I0(\i_pend_state_reg[36]_0 [21]),
        .I1(\i_pend_state_reg[36]_0 [12]),
        .I2(\i_pend_state_reg[36]_0 [8]),
        .I3(\i_pend_state_reg[36]_0 [27]),
        .I4(\i_pend_state_reg[36]_0 [36]),
        .I5(i_haddr_q[11]),
        .O(\HRDATA[22]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \HRDATA[22]_i_12 
       (.I0(Q[1]),
        .I1(i_haddr_q[8]),
        .I2(Q[2]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[7]),
        .O(\HRDATA[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F0F0)) 
    \HRDATA[22]_i_13 
       (.I0(irq_lvl[36]),
        .I1(\i_psv_lvl[1]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(i_haddr_q[8]),
        .I4(i_haddr_q[4]),
        .I5(\HRDATA[22]_i_17_n_0 ),
        .O(\HRDATA[22]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \HRDATA[22]_i_14 
       (.I0(\i_pend_state_reg[36]_0 [35]),
        .I1(\i_pend_state_reg[36]_0 [9]),
        .I2(\i_pend_state_reg[36]_0 [29]),
        .I3(\i_pend_state_reg[36]_0 [18]),
        .O(\HRDATA[22]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \HRDATA[22]_i_15 
       (.I0(\i_pend_state_reg[36]_0 [30]),
        .I1(\i_pend_state_reg[36]_0 [22]),
        .I2(\i_pend_state_reg[36]_0 [15]),
        .I3(\i_pend_state_reg[36]_0 [11]),
        .O(\HRDATA[22]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \HRDATA[22]_i_16 
       (.I0(\i_pend_state_reg[36]_0 [5]),
        .I1(\i_pend_state_reg[36]_0 [28]),
        .I2(\i_pend_state_reg[36]_0 [31]),
        .I3(\i_pend_state_reg[36]_0 [34]),
        .I4(\HRDATA[22]_i_18_n_0 ),
        .O(\HRDATA[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5151510151515151)) 
    \HRDATA[22]_i_17 
       (.I0(i_haddr_q[4]),
        .I1(\HRDATA[22]_i_19_n_0 ),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[9]),
        .I4(Q[2]),
        .I5(irq_i_en[22]),
        .O(\HRDATA[22]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \HRDATA[22]_i_18 
       (.I0(\i_pend_state_reg[36]_0 [33]),
        .I1(\i_pend_state_reg[36]_0 [13]),
        .I2(\i_pend_state_reg[36]_0 [32]),
        .I3(\i_pend_state_reg[36]_0 [25]),
        .O(\HRDATA[22]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h00A00CA0)) 
    \HRDATA[22]_i_19 
       (.I0(\i_pend_state_reg[36]_0 [27]),
        .I1(irq_lvl[4]),
        .I2(i_haddr_q[9]),
        .I3(Q[2]),
        .I4(i_haddr_q[7]),
        .O(\HRDATA[22]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00008202)) 
    \HRDATA[22]_i_2 
       (.I0(\HRDATA[22]_i_6_n_0 ),
        .I1(i_haddr_q[11]),
        .I2(Q[2]),
        .I3(\HRDATA_reg[23]_2 [0]),
        .I4(\HRDATA[22]_i_7_n_0 ),
        .O(\HRDATA[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \HRDATA[22]_i_3 
       (.I0(i_haddr_q[8]),
        .I1(irq_lvl[28]),
        .I2(i_haddr_q[4]),
        .I3(irq_lvl[60]),
        .I4(Q[1]),
        .I5(\HRDATA[22]_i_8_n_0 ),
        .O(\HRDATA[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \HRDATA[22]_i_4 
       (.I0(\HRDATA[22]_i_9_n_0 ),
        .I1(\i_pend_state_reg[36]_0 [14]),
        .I2(\i_pend_state_reg[36]_0 [19]),
        .I3(\i_pend_state_reg[36]_0 [17]),
        .I4(\HRDATA[22]_i_10_n_0 ),
        .I5(\HRDATA[22]_i_11_n_0 ),
        .O(\HRDATA[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \HRDATA[22]_i_5 
       (.I0(irq_lvl[20]),
        .I1(i_haddr_q[4]),
        .I2(irq_lvl[52]),
        .I3(\HRDATA[22]_i_12_n_0 ),
        .I4(\HRDATA[22]_i_13_n_0 ),
        .I5(\HRDATA[31]_i_6_n_0 ),
        .O(\HRDATA[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0300083000000830)) 
    \HRDATA[22]_i_6 
       (.I0(\HRDATA_reg[23]_1 [10]),
        .I1(Q[0]),
        .I2(i_haddr_q[5]),
        .I3(i_haddr_q[4]),
        .I4(Q[1]),
        .I5(\HRDATA_reg[23]_0 [10]),
        .O(\HRDATA[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFE)) 
    \HRDATA[22]_i_7 
       (.I0(i_haddr_q[9]),
        .I1(i_haddr_q[7]),
        .I2(i_haddr_q[6]),
        .I3(Q[2]),
        .I4(i_haddr_q[8]),
        .I5(i_haddr_q[5]),
        .O(\HRDATA[22]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \HRDATA[22]_i_8 
       (.I0(i_haddr_q[8]),
        .I1(irq_lvl[12]),
        .I2(i_haddr_q[4]),
        .I3(irq_lvl[44]),
        .O(\HRDATA[22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \HRDATA[22]_i_9 
       (.I0(\i_pend_state_reg[36]_0 [16]),
        .I1(\i_pend_state_reg[36]_0 [23]),
        .I2(\i_pend_state_reg[36]_0 [6]),
        .I3(\i_pend_state_reg[36]_0 [24]),
        .I4(\HRDATA[22]_i_14_n_0 ),
        .O(\HRDATA[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \HRDATA[23]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[23]_i_2_n_0 ),
        .I2(\HRDATA[31]_i_6_n_0 ),
        .I3(\HRDATA[23]_i_3_n_0 ),
        .I4(\HRDATA[23]_i_4_n_0 ),
        .I5(\HRDATA[23]_i_5_n_0 ),
        .O(nxt_o_hrdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \HRDATA[23]_i_10 
       (.I0(i_haddr_q[8]),
        .I1(irq_lvl[13]),
        .I2(i_haddr_q[4]),
        .I3(irq_lvl[45]),
        .O(\HRDATA[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAAFEFE)) 
    \HRDATA[23]_i_2 
       (.I0(\HRDATA[23]_i_6_n_0 ),
        .I1(i_haddr_q[4]),
        .I2(Q[1]),
        .I3(\i_irq_lvl[15]_i_3_n_0 ),
        .I4(irq_lvl[37]),
        .I5(\HRDATA[23]_i_7_n_0 ),
        .O(\HRDATA[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFC)) 
    \HRDATA[23]_i_3 
       (.I0(\HRDATA_reg[23]_2 [1]),
        .I1(i_haddr_q[11]),
        .I2(i_haddr_q[5]),
        .I3(i_haddr_q[8]),
        .I4(Q[2]),
        .I5(\i_pend_state[2]_i_7_n_0 ),
        .O(\HRDATA[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0300083000000830)) 
    \HRDATA[23]_i_4 
       (.I0(\HRDATA_reg[23]_1 [11]),
        .I1(Q[0]),
        .I2(i_haddr_q[5]),
        .I3(i_haddr_q[4]),
        .I4(Q[1]),
        .I5(\HRDATA_reg[23]_0 [11]),
        .O(\HRDATA[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \HRDATA[23]_i_5 
       (.I0(\tck_count_reg[23] ),
        .I1(nvic_excpt_pend),
        .I2(i_haddr_q[11]),
        .I3(\HRDATA[31]_i_4_n_0 ),
        .I4(\HRDATA[23]_i_8_n_0 ),
        .O(\HRDATA[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5151510151515151)) 
    \HRDATA[23]_i_6 
       (.I0(i_haddr_q[4]),
        .I1(\HRDATA[23]_i_9_n_0 ),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[9]),
        .I4(Q[2]),
        .I5(irq_i_en[23]),
        .O(\HRDATA[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \HRDATA[23]_i_7 
       (.I0(irq_lvl[21]),
        .I1(i_haddr_q[4]),
        .I2(irq_lvl[53]),
        .I3(\i_psv_lvl[1]_i_3_n_0 ),
        .I4(i_haddr_q[8]),
        .I5(Q[1]),
        .O(\HRDATA[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \HRDATA[23]_i_8 
       (.I0(i_haddr_q[8]),
        .I1(irq_lvl[29]),
        .I2(i_haddr_q[4]),
        .I3(irq_lvl[61]),
        .I4(Q[1]),
        .I5(\HRDATA[23]_i_10_n_0 ),
        .O(\HRDATA[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00A00CA0)) 
    \HRDATA[23]_i_9 
       (.I0(\i_pend_state_reg[36]_0 [28]),
        .I1(irq_lvl[5]),
        .I2(i_haddr_q[9]),
        .I3(Q[2]),
        .I4(i_haddr_q[7]),
        .O(\HRDATA[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2A2800000A080000)) 
    \HRDATA[24]_i_1 
       (.I0(\HRDATA[29]_i_2_n_0 ),
        .I1(i_haddr_q[11]),
        .I2(i_haddr_q[9]),
        .I3(irq_i_en[24]),
        .I4(\HRDATA[24]_i_2_n_0 ),
        .I5(\i_pend_state_reg[36]_0 [29]),
        .O(nxt_o_hrdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \HRDATA[24]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\HRDATA[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A8A0A80)) 
    \HRDATA[25]_i_1 
       (.I0(\HRDATA[29]_i_2_n_0 ),
        .I1(\i_pend_state_reg[36]_0 [30]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[11]),
        .I4(irq_i_en[25]),
        .I5(\HRDATA[29]_i_3_n_0 ),
        .O(nxt_o_hrdata[25]));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \HRDATA[26]_i_1 
       (.I0(\HRDATA[26]_i_2_n_0 ),
        .I1(irq_i_en[26]),
        .I2(i_haddr_q[11]),
        .I3(\i_pend_state_reg[36]_0 [4]),
        .I4(i_haddr_q[9]),
        .I5(\i_pend_state_reg[36]_0 [31]),
        .O(nxt_o_hrdata[26]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \HRDATA[26]_i_2 
       (.I0(\HRDATA[26]_i_3_n_0 ),
        .I1(i_ahb_rd_en_reg_0),
        .I2(i_haddr_q[4]),
        .I3(i_haddr_q[6]),
        .I4(i_haddr_q[5]),
        .I5(Q[1]),
        .O(\HRDATA[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FFFFFFFFFEDED)) 
    \HRDATA[26]_i_3 
       (.I0(i_haddr_q[9]),
        .I1(Q[0]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[7]),
        .I4(Q[2]),
        .I5(i_haddr_q[11]),
        .O(\HRDATA[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A8A0A80)) 
    \HRDATA[27]_i_1 
       (.I0(\HRDATA[29]_i_2_n_0 ),
        .I1(\i_pend_state_reg[36]_0 [32]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[11]),
        .I4(irq_i_en[27]),
        .I5(\HRDATA[29]_i_3_n_0 ),
        .O(nxt_o_hrdata[27]));
  LUT6 #(
    .INIT(64'h000000000A8A0A80)) 
    \HRDATA[28]_i_1 
       (.I0(\HRDATA[28]_i_2_n_0 ),
        .I1(\i_pend_state_reg[36]_0 [33]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[11]),
        .I4(irq_i_en[28]),
        .I5(\HRDATA[28]_i_3_n_0 ),
        .O(nxt_o_hrdata[28]));
  LUT6 #(
    .INIT(64'hFFFFFF2800280028)) 
    \HRDATA[28]_i_2 
       (.I0(\HRDATA[3]_i_3__0_n_0 ),
        .I1(i_haddr_q[9]),
        .I2(i_haddr_q[8]),
        .I3(Q[1]),
        .I4(\i_pend_state_reg[36]_0 [3]),
        .I5(\HRDATA[28]_i_4_n_0 ),
        .O(\HRDATA[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \HRDATA[28]_i_3 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(i_haddr_q[4]),
        .I2(i_haddr_q[6]),
        .I3(i_haddr_q[5]),
        .O(\HRDATA[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \HRDATA[28]_i_4 
       (.I0(i_haddr_q[11]),
        .I1(Q[2]),
        .I2(i_haddr_q[7]),
        .I3(i_haddr_q[8]),
        .I4(Q[0]),
        .O(\HRDATA[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A8A0A80)) 
    \HRDATA[29]_i_1 
       (.I0(\HRDATA[29]_i_2_n_0 ),
        .I1(\i_pend_state_reg[36]_0 [34]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[11]),
        .I4(irq_i_en[29]),
        .I5(\HRDATA[29]_i_3_n_0 ),
        .O(nxt_o_hrdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \HRDATA[29]_i_2 
       (.I0(\HRDATA[9]_i_2_n_0 ),
        .I1(i_haddr_q[5]),
        .I2(i_haddr_q[6]),
        .I3(i_haddr_q[4]),
        .I4(i_ahb_rd_en_reg_0),
        .O(\HRDATA[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FF8)) 
    \HRDATA[29]_i_3 
       (.I0(i_haddr_q[8]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\HRDATA[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[2]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[17]_i_2_n_0 ),
        .I2(\HRDATA[2]_i_2_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[2]_0 ),
        .O(nxt_o_hrdata[2]));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \HRDATA[2]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [7]),
        .I1(i_haddr_q[9]),
        .I2(nvic_excpt_num[2]),
        .I3(i_haddr_q[11]),
        .I4(irq_i_en[2]),
        .O(\HRDATA[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A88AAAA)) 
    \HRDATA[30]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[30]_i_2_n_0 ),
        .I2(\HRDATA[30]_i_3_n_0 ),
        .I3(\HRDATA[31]_i_4_n_0 ),
        .I4(\HRDATA[30]_i_4_n_0 ),
        .I5(\HRDATA[30]_i_5_n_0 ),
        .O(nxt_o_hrdata[30]));
  LUT6 #(
    .INIT(64'h00A0880000000000)) 
    \HRDATA[30]_i_10 
       (.I0(\HRDATA[31]_i_8_n_0 ),
        .I1(\HRDATA[30]_i_5_0 ),
        .I2(\HRDATA[31]_i_2_0 [0]),
        .I3(i_haddr_q[4]),
        .I4(i_haddr_q[5]),
        .I5(\i_svc_lvl[1]_i_4_n_0 ),
        .O(\HRDATA[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA8A888888888A888)) 
    \HRDATA[30]_i_2 
       (.I0(\HRDATA[30]_i_6__0_n_0 ),
        .I1(\HRDATA[30]_i_7_n_0 ),
        .I2(\i_psv_lvl[1]_i_3_n_0 ),
        .I3(irq_lvl[6]),
        .I4(i_haddr_q[11]),
        .I5(i_haddr_q[8]),
        .O(\HRDATA[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0151FFFF01510000)) 
    \HRDATA[30]_i_3 
       (.I0(i_haddr_q[8]),
        .I1(irq_lvl[30]),
        .I2(i_haddr_q[4]),
        .I3(irq_lvl[62]),
        .I4(Q[1]),
        .I5(\HRDATA[30]_i_8_n_0 ),
        .O(\HRDATA[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABFFFFF)) 
    \HRDATA[30]_i_4 
       (.I0(\HRDATA[7]_i_3_n_0 ),
        .I1(irq_lvl[54]),
        .I2(i_haddr_q[4]),
        .I3(irq_lvl[22]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\HRDATA[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \HRDATA[30]_i_5 
       (.I0(\HRDATA[30]_i_9_n_0 ),
        .I1(i_haddr_q[5]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[7]),
        .I4(i_haddr_q[8]),
        .I5(\HRDATA[30]_i_10_n_0 ),
        .O(\HRDATA[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \HRDATA[30]_i_6__0 
       (.I0(i_haddr_q[4]),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\HRDATA[30]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000003800000008)) 
    \HRDATA[30]_i_7 
       (.I0(\i_pend_state_reg[36]_0 [35]),
        .I1(i_haddr_q[9]),
        .I2(i_haddr_q[8]),
        .I3(Q[2]),
        .I4(i_haddr_q[11]),
        .I5(irq_i_en[30]),
        .O(\HRDATA[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \HRDATA[30]_i_8 
       (.I0(i_haddr_q[8]),
        .I1(irq_lvl[14]),
        .I2(i_haddr_q[4]),
        .I3(irq_lvl[46]),
        .O(\HRDATA[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    \HRDATA[30]_i_9 
       (.I0(irq_lvl[38]),
        .I1(Q[0]),
        .I2(i_haddr_q[6]),
        .I3(i_haddr_q[4]),
        .I4(Q[2]),
        .I5(\irq_i_en[31]_i_6_n_0 ),
        .O(\HRDATA[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \HRDATA[31]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[31]_i_2_n_0 ),
        .I2(\HRDATA[31]_i_3_n_0 ),
        .I3(\HRDATA[31]_i_4_n_0 ),
        .I4(\HRDATA[31]_i_5_n_0 ),
        .I5(\HRDATA[31]_i_6_n_0 ),
        .O(nxt_o_hrdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \HRDATA[31]_i_10 
       (.I0(i_haddr_q[7]),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[5]),
        .I3(i_haddr_q[9]),
        .O(\HRDATA[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFD00)) 
    \HRDATA[31]_i_11 
       (.I0(irq_i_en[31]),
        .I1(Q[2]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[8]),
        .I4(\HRDATA[31]_i_13_n_0 ),
        .O(\HRDATA[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7555)) 
    \HRDATA[31]_i_12 
       (.I0(\i_psv_lvl[1]_i_3_n_0 ),
        .I1(irq_lvl[55]),
        .I2(i_haddr_q[4]),
        .I3(Q[1]),
        .I4(i_haddr_q[8]),
        .O(\HRDATA[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEE5FFF5F)) 
    \HRDATA[31]_i_13 
       (.I0(i_haddr_q[9]),
        .I1(i_haddr_q[7]),
        .I2(\i_pend_state_reg[36]_0 [36]),
        .I3(Q[2]),
        .I4(irq_lvl[7]),
        .O(\HRDATA[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0800000200000000)) 
    \HRDATA[31]_i_2 
       (.I0(\HRDATA[31]_i_7_n_0 ),
        .I1(i_haddr_q[11]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[8]),
        .I4(Q[2]),
        .I5(\HRDATA[31]_i_8_n_0 ),
        .O(\HRDATA[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \HRDATA[31]_i_3 
       (.I0(i_haddr_q[8]),
        .I1(Q[1]),
        .I2(irq_lvl[47]),
        .I3(i_haddr_q[4]),
        .I4(irq_lvl[15]),
        .I5(\HRDATA[31]_i_9_n_0 ),
        .O(\HRDATA[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000008080000080)) 
    \HRDATA[31]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\HRDATA[31]_i_10_n_0 ),
        .I3(i_haddr_q[11]),
        .I4(i_haddr_q[8]),
        .I5(i_haddr_q[4]),
        .O(\HRDATA[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCFFCFAACFAA)) 
    \HRDATA[31]_i_5 
       (.I0(\HRDATA[31]_i_11_n_0 ),
        .I1(\HRDATA[31]_i_12_n_0 ),
        .I2(irq_lvl[39]),
        .I3(i_haddr_q[4]),
        .I4(irq_lvl[23]),
        .I5(Q[1]),
        .O(\HRDATA[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \HRDATA[31]_i_6 
       (.I0(i_haddr_q[5]),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[11]),
        .I3(Q[0]),
        .O(\HRDATA[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h0088F300)) 
    \HRDATA[31]_i_7 
       (.I0(\HRDATA[31]_i_2_0 [1]),
        .I1(i_haddr_q[8]),
        .I2(\HRDATA[31]_i_2_1 ),
        .I3(i_haddr_q[4]),
        .I4(i_haddr_q[5]),
        .O(\HRDATA[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h10000001)) 
    \HRDATA[31]_i_8 
       (.I0(i_haddr_q[7]),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\HRDATA[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8F8F8F8C8C8C8)) 
    \HRDATA[31]_i_9 
       (.I0(\i_pend_state_reg[36]_0 [0]),
        .I1(i_haddr_q[8]),
        .I2(Q[1]),
        .I3(irq_lvl[63]),
        .I4(i_haddr_q[4]),
        .I5(irq_lvl[31]),
        .O(\HRDATA[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888A888)) 
    \HRDATA[3]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[3]_i_2_n_0 ),
        .I2(\HRDATA[3]_i_3__0_n_0 ),
        .I3(\i_irq_lvl[15]_i_2_n_0 ),
        .I4(i_haddr_q[4]),
        .I5(\HRDATA[3]_i_4_n_0 ),
        .O(nxt_o_hrdata[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF38080000)) 
    \HRDATA[3]_i_2 
       (.I0(\HRDATA_reg[23]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\HRDATA_reg[23]_1 [0]),
        .I4(\HRDATA[21]_i_4_n_0 ),
        .I5(\HRDATA[3]_i_5_n_0 ),
        .O(\HRDATA[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \HRDATA[3]_i_3__0 
       (.I0(Q[2]),
        .I1(i_haddr_q[11]),
        .I2(Q[0]),
        .O(\HRDATA[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF7)) 
    \HRDATA[3]_i_4 
       (.I0(p_10_in[0]),
        .I1(Q[1]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[7]),
        .I5(\HRDATA[3]_i_6_n_0 ),
        .O(\HRDATA[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0000000)) 
    \HRDATA[3]_i_5 
       (.I0(nvic_excpt_num[3]),
        .I1(i_haddr_q[4]),
        .I2(Q[0]),
        .I3(\i_irq_lvl[15]_i_2_n_0 ),
        .I4(\HRDATA[16]_i_6_n_0 ),
        .I5(\irq_i_en[31]_i_4_n_0 ),
        .O(\HRDATA[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h03080008)) 
    \HRDATA[3]_i_6 
       (.I0(irq_i_en[3]),
        .I1(i_haddr_q[8]),
        .I2(Q[1]),
        .I3(i_haddr_q[9]),
        .I4(\i_pend_state_reg[36]_0 [8]),
        .O(\HRDATA[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h20002020AAAAAAAA)) 
    \HRDATA[4]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(i_haddr_q[4]),
        .I2(\i_irq_lvl[15]_i_2_n_0 ),
        .I3(\HRDATA[4]_i_2_n_0 ),
        .I4(\HRDATA[4]_i_3_n_0 ),
        .I5(\HRDATA[4]_i_4_n_0 ),
        .O(nxt_o_hrdata[4]));
  LUT6 #(
    .INIT(64'h0000000008001919)) 
    \HRDATA[4]_i_2 
       (.I0(i_haddr_q[11]),
        .I1(Q[2]),
        .I2(i_haddr_q[7]),
        .I3(nvic_excpt_num[4]),
        .I4(Q[0]),
        .I5(\HRDATA[4]_i_5_n_0 ),
        .O(\HRDATA[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFEEEEEEEE)) 
    \HRDATA[4]_i_3 
       (.I0(Q[2]),
        .I1(i_haddr_q[8]),
        .I2(\HRDATA[24]_i_2_n_0 ),
        .I3(\i_pend_state_reg[36]_0 [9]),
        .I4(\HRDATA[4]_i_6_n_0 ),
        .I5(\HRDATA[4]_i_7_n_0 ),
        .O(\HRDATA[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \HRDATA[4]_i_4 
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(\HRDATA_reg[23]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\HRDATA_reg[23]_1 [1]),
        .O(\HRDATA[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hFDFDFDFF)) 
    \HRDATA[4]_i_5 
       (.I0(i_haddr_q[8]),
        .I1(i_haddr_q[9]),
        .I2(Q[1]),
        .I3(irq_i_en[4]),
        .I4(i_haddr_q[11]),
        .O(\HRDATA[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \HRDATA[4]_i_6 
       (.I0(i_haddr_q[11]),
        .I1(i_haddr_q[9]),
        .O(\HRDATA[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \HRDATA[4]_i_7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(i_haddr_q[11]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[7]),
        .I5(p_10_in[1]),
        .O(\HRDATA[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[5]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[17]_i_2_n_0 ),
        .I2(\HRDATA[5]_i_2_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[5]_0 ),
        .O(nxt_o_hrdata[5]));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \HRDATA[5]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [10]),
        .I1(i_haddr_q[9]),
        .I2(nvic_excpt_num[5]),
        .I3(i_haddr_q[11]),
        .I4(irq_i_en[5]),
        .O(\HRDATA[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2000AAAAAAAA)) 
    \HRDATA[6]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[7]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\HRDATA[6]_i_2_n_0 ),
        .I4(\HRDATA[6]_i_3_n_0 ),
        .I5(\HRDATA[6]_i_4__0_n_0 ),
        .O(nxt_o_hrdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \HRDATA[6]_i_2 
       (.I0(irq_lvl[56]),
        .I1(irq_lvl[24]),
        .I2(Q[1]),
        .I3(irq_lvl[40]),
        .I4(i_haddr_q[4]),
        .I5(irq_lvl[8]),
        .O(\HRDATA[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h0A800080)) 
    \HRDATA[6]_i_3 
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(\HRDATA_reg[23]_1 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\HRDATA_reg[23]_0 [2]),
        .O(\HRDATA[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \HRDATA[6]_i_4__0 
       (.I0(irq_lvl[16]),
        .I1(i_haddr_q[4]),
        .I2(irq_lvl[48]),
        .I3(\HRDATA[22]_i_12_n_0 ),
        .I4(\HRDATA[6]_i_5_n_0 ),
        .I5(\HRDATA[31]_i_6_n_0 ),
        .O(\HRDATA[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F0F0)) 
    \HRDATA[6]_i_5 
       (.I0(irq_lvl[32]),
        .I1(\i_psv_lvl[1]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(i_haddr_q[8]),
        .I4(i_haddr_q[4]),
        .I5(\HRDATA[6]_i_6_n_0 ),
        .O(\HRDATA[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5151510151515151)) 
    \HRDATA[6]_i_6 
       (.I0(i_haddr_q[4]),
        .I1(\HRDATA[6]_i_7_n_0 ),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[9]),
        .I4(Q[2]),
        .I5(irq_i_en[6]),
        .O(\HRDATA[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h00A00CA0)) 
    \HRDATA[6]_i_7 
       (.I0(\i_pend_state_reg[36]_0 [11]),
        .I1(irq_lvl[0]),
        .I2(i_haddr_q[9]),
        .I3(Q[2]),
        .I4(i_haddr_q[7]),
        .O(\HRDATA[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A888888AAAAAAAA)) 
    \HRDATA[7]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[7]_i_2_n_0 ),
        .I2(\HRDATA[7]_i_3_n_0 ),
        .I3(Q[0]),
        .I4(\HRDATA[7]_i_4_n_0 ),
        .I5(\HRDATA[7]_i_5__0_n_0 ),
        .O(nxt_o_hrdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h0A800080)) 
    \HRDATA[7]_i_2 
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(\HRDATA_reg[23]_1 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\HRDATA_reg[23]_0 [3]),
        .O(\HRDATA[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \HRDATA[7]_i_3 
       (.I0(\i_irq_lvl[47]_i_3_n_0 ),
        .I1(i_haddr_q[6]),
        .I2(Q[2]),
        .I3(i_haddr_q[5]),
        .I4(i_haddr_q[11]),
        .I5(i_haddr_q[8]),
        .O(\HRDATA[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \HRDATA[7]_i_4 
       (.I0(irq_lvl[57]),
        .I1(irq_lvl[25]),
        .I2(Q[1]),
        .I3(irq_lvl[41]),
        .I4(i_haddr_q[4]),
        .I5(irq_lvl[9]),
        .O(\HRDATA[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \HRDATA[7]_i_5__0 
       (.I0(irq_lvl[17]),
        .I1(i_haddr_q[4]),
        .I2(irq_lvl[49]),
        .I3(\HRDATA[22]_i_12_n_0 ),
        .I4(\HRDATA[7]_i_6_n_0 ),
        .I5(\HRDATA[31]_i_6_n_0 ),
        .O(\HRDATA[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F0F0)) 
    \HRDATA[7]_i_6 
       (.I0(irq_lvl[33]),
        .I1(\i_psv_lvl[1]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(i_haddr_q[8]),
        .I4(i_haddr_q[4]),
        .I5(\HRDATA[7]_i_7_n_0 ),
        .O(\HRDATA[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5151510151515151)) 
    \HRDATA[7]_i_7 
       (.I0(i_haddr_q[4]),
        .I1(\HRDATA[7]_i_8_n_0 ),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[9]),
        .I4(Q[2]),
        .I5(irq_i_en[7]),
        .O(\HRDATA[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h00A00CA0)) 
    \HRDATA[7]_i_8 
       (.I0(\i_pend_state_reg[36]_0 [12]),
        .I1(irq_lvl[1]),
        .I2(i_haddr_q[9]),
        .I3(Q[2]),
        .I4(i_haddr_q[7]),
        .O(\HRDATA[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \HRDATA[8]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[21]_i_3__0_n_0 ),
        .I2(\HRDATA[8]_i_2_n_0 ),
        .I3(\HRDATA[21]_i_4_n_0 ),
        .I4(\HRDATA_reg[8]_0 ),
        .O(nxt_o_hrdata[8]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \HRDATA[8]_i_2 
       (.I0(irq_i_en[8]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[9]),
        .I3(\i_pend_state_reg[36]_0 [13]),
        .O(\HRDATA[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000200020002)) 
    \HRDATA[9]_i_1 
       (.I0(i_ahb_rd_en_reg_0),
        .I1(\HRDATA[9]_i_2_n_0 ),
        .I2(\HRDATA[9]_i_3_n_0 ),
        .I3(\HRDATA[9]_i_4_n_0 ),
        .I4(\HRDATA[21]_i_4_n_0 ),
        .I5(\HRDATA_reg[9]_0 ),
        .O(nxt_o_hrdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFBCFFCCF)) 
    \HRDATA[9]_i_2 
       (.I0(i_haddr_q[7]),
        .I1(Q[2]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[8]),
        .I4(i_haddr_q[11]),
        .O(\HRDATA[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF053FFFFFFFF)) 
    \HRDATA[9]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [14]),
        .I1(irq_i_en[9]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[11]),
        .I4(Q[1]),
        .I5(\i_irq_lvl[15]_i_2_n_0 ),
        .O(\HRDATA[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \HRDATA[9]_i_4 
       (.I0(Q[2]),
        .I1(i_haddr_q[4]),
        .I2(Q[0]),
        .O(\HRDATA[9]_i_4_n_0 ));
  FDCE \HRDATA_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[0]),
        .Q(\HRDATA_reg[31]_1 [0]));
  FDCE \HRDATA_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[10]),
        .Q(\HRDATA_reg[31]_1 [10]));
  FDCE \HRDATA_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[11]),
        .Q(\HRDATA_reg[31]_1 [11]));
  FDCE \HRDATA_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[12]),
        .Q(\HRDATA_reg[31]_1 [12]));
  FDCE \HRDATA_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[13]),
        .Q(\HRDATA_reg[31]_1 [13]));
  FDCE \HRDATA_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[14]),
        .Q(\HRDATA_reg[31]_1 [14]));
  MUXF7 \HRDATA_reg[14]_i_5 
       (.I0(\HRDATA[14]_i_6_n_0 ),
        .I1(\HRDATA[14]_i_7_n_0 ),
        .O(\HRDATA_reg[14]_i_5_n_0 ),
        .S(Q[0]));
  FDCE \HRDATA_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[15]),
        .Q(\HRDATA_reg[31]_1 [15]));
  MUXF7 \HRDATA_reg[15]_i_9 
       (.I0(\HRDATA[15]_i_10_n_0 ),
        .I1(\HRDATA[15]_i_11_n_0 ),
        .O(\HRDATA_reg[15]_i_9_n_0 ),
        .S(Q[0]));
  FDCE \HRDATA_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[16]),
        .Q(\HRDATA_reg[31]_1 [16]));
  FDCE \HRDATA_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[17]),
        .Q(\HRDATA_reg[31]_1 [17]));
  FDCE \HRDATA_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[18]),
        .Q(\HRDATA_reg[31]_1 [18]));
  FDCE \HRDATA_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[19]),
        .Q(\HRDATA_reg[31]_1 [19]));
  FDCE \HRDATA_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[1]),
        .Q(\HRDATA_reg[31]_1 [1]));
  FDCE \HRDATA_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[20]),
        .Q(\HRDATA_reg[31]_1 [20]));
  FDCE \HRDATA_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[21]),
        .Q(\HRDATA_reg[31]_1 [21]));
  FDCE \HRDATA_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[22]),
        .Q(\HRDATA_reg[31]_1 [22]));
  FDCE \HRDATA_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[23]),
        .Q(\HRDATA_reg[31]_1 [23]));
  FDCE \HRDATA_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[24]),
        .Q(\HRDATA_reg[31]_1 [24]));
  FDCE \HRDATA_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[25]),
        .Q(\HRDATA_reg[31]_1 [25]));
  FDCE \HRDATA_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[26]),
        .Q(\HRDATA_reg[31]_1 [26]));
  FDCE \HRDATA_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[27]),
        .Q(\HRDATA_reg[31]_1 [27]));
  FDCE \HRDATA_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[28]),
        .Q(\HRDATA_reg[31]_1 [28]));
  FDCE \HRDATA_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[29]),
        .Q(\HRDATA_reg[31]_1 [29]));
  FDCE \HRDATA_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[2]),
        .Q(\HRDATA_reg[31]_1 [2]));
  FDCE \HRDATA_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[30]),
        .Q(\HRDATA_reg[31]_1 [30]));
  FDCE \HRDATA_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[31]),
        .Q(\HRDATA_reg[31]_1 [31]));
  FDCE \HRDATA_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[3]),
        .Q(\HRDATA_reg[31]_1 [3]));
  FDCE \HRDATA_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[4]),
        .Q(\HRDATA_reg[31]_1 [4]));
  FDCE \HRDATA_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[5]),
        .Q(\HRDATA_reg[31]_1 [5]));
  FDCE \HRDATA_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[6]),
        .Q(\HRDATA_reg[31]_1 [6]));
  FDCE \HRDATA_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[7]),
        .Q(\HRDATA_reg[31]_1 [7]));
  FDCE \HRDATA_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[8]),
        .Q(\HRDATA_reg[31]_1 [8]));
  FDCE \HRDATA_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT_0),
        .D(nxt_o_hrdata[9]),
        .Q(\HRDATA_reg[31]_1 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    SYSRESETREQ_i_3
       (.I0(i_haddr_q[8]),
        .I1(i_haddr_q[11]),
        .I2(i_haddr_q[4]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[5]),
        .I5(SYSRESETREQ_i_6_n_0),
        .O(\i_haddr_q_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h7)) 
    SYSRESETREQ_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\i_haddr_q_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SYSRESETREQ_i_6
       (.I0(i_haddr_q[6]),
        .I1(i_haddr_q[7]),
        .O(SYSRESETREQ_i_6_n_0));
  FDCE SYSRESETREQ_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(SYSRESETREQ_reg_1),
        .D(SYSRESETREQ_reg_0),
        .Q(SYSRESETREQ));
  LUT6 #(
    .INIT(64'h0002000200020302)) 
    biu_commit_reg_i_4
       (.I0(\en_itcm_core_reg[0]_1 ),
        .I1(biu_commit_reg_reg),
        .I2(biu_commit_reg_reg_0),
        .I3(O[1]),
        .I4(itcm_sel_reg),
        .I5(O[0]),
        .O(\en_itcm_core_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[0]_i_1 
       (.I0(\HRDATA_reg[31]_1 [0]),
        .I1(dsel_ppb),
        .I2(HRDATA[0]),
        .O(\HRDATA_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[10]_i_1 
       (.I0(\HRDATA_reg[31]_1 [10]),
        .I1(dsel_ppb),
        .I2(HRDATA[10]),
        .O(\HRDATA_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[11]_i_1 
       (.I0(\HRDATA_reg[31]_1 [11]),
        .I1(dsel_ppb),
        .I2(HRDATA[11]),
        .O(\HRDATA_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[12]_i_1 
       (.I0(\HRDATA_reg[31]_1 [12]),
        .I1(dsel_ppb),
        .I2(HRDATA[12]),
        .O(\HRDATA_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[13]_i_1 
       (.I0(\HRDATA_reg[31]_1 [13]),
        .I1(dsel_ppb),
        .I2(HRDATA[13]),
        .O(\HRDATA_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[14]_i_1 
       (.I0(\HRDATA_reg[31]_1 [14]),
        .I1(dsel_ppb),
        .I2(HRDATA[14]),
        .O(\HRDATA_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[15]_i_1 
       (.I0(\HRDATA_reg[31]_1 [15]),
        .I1(dsel_ppb),
        .I2(HRDATA[15]),
        .O(\HRDATA_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[16]_i_1 
       (.I0(\HRDATA_reg[31]_1 [16]),
        .I1(dsel_ppb),
        .I2(HRDATA[16]),
        .O(\HRDATA_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[17]_i_1 
       (.I0(\HRDATA_reg[31]_1 [17]),
        .I1(dsel_ppb),
        .I2(HRDATA[17]),
        .O(\HRDATA_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[18]_i_1 
       (.I0(\HRDATA_reg[31]_1 [18]),
        .I1(dsel_ppb),
        .I2(HRDATA[18]),
        .O(\HRDATA_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[19]_i_1 
       (.I0(\HRDATA_reg[31]_1 [19]),
        .I1(dsel_ppb),
        .I2(HRDATA[19]),
        .O(\HRDATA_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[1]_i_1 
       (.I0(\HRDATA_reg[31]_1 [1]),
        .I1(dsel_ppb),
        .I2(HRDATA[1]),
        .O(\HRDATA_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[20]_i_1 
       (.I0(\HRDATA_reg[31]_1 [20]),
        .I1(dsel_ppb),
        .I2(HRDATA[20]),
        .O(\HRDATA_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[21]_i_1 
       (.I0(\HRDATA_reg[31]_1 [21]),
        .I1(dsel_ppb),
        .I2(HRDATA[21]),
        .O(\HRDATA_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[22]_i_1 
       (.I0(\HRDATA_reg[31]_1 [22]),
        .I1(dsel_ppb),
        .I2(HRDATA[22]),
        .O(\HRDATA_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[23]_i_1 
       (.I0(\HRDATA_reg[31]_1 [23]),
        .I1(dsel_ppb),
        .I2(HRDATA[23]),
        .O(\HRDATA_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[24]_i_1 
       (.I0(\HRDATA_reg[31]_1 [24]),
        .I1(dsel_ppb),
        .I2(HRDATA[24]),
        .O(\HRDATA_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[25]_i_1 
       (.I0(\HRDATA_reg[31]_1 [25]),
        .I1(dsel_ppb),
        .I2(HRDATA[25]),
        .O(\HRDATA_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[26]_i_1 
       (.I0(\HRDATA_reg[31]_1 [26]),
        .I1(dsel_ppb),
        .I2(HRDATA[26]),
        .O(\HRDATA_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[27]_i_1 
       (.I0(\HRDATA_reg[31]_1 [27]),
        .I1(dsel_ppb),
        .I2(HRDATA[27]),
        .O(\HRDATA_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[28]_i_1 
       (.I0(\HRDATA_reg[31]_1 [28]),
        .I1(dsel_ppb),
        .I2(HRDATA[28]),
        .O(\HRDATA_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[29]_i_1 
       (.I0(\HRDATA_reg[31]_1 [29]),
        .I1(dsel_ppb),
        .I2(HRDATA[29]),
        .O(\HRDATA_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[2]_i_1 
       (.I0(\HRDATA_reg[31]_1 [2]),
        .I1(dsel_ppb),
        .I2(HRDATA[2]),
        .O(\HRDATA_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[30]_i_1 
       (.I0(\HRDATA_reg[31]_1 [30]),
        .I1(dsel_ppb),
        .I2(HRDATA[30]),
        .O(\HRDATA_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[31]_i_1 
       (.I0(\HRDATA_reg[31]_1 [31]),
        .I1(dsel_ppb),
        .I2(HRDATA[31]),
        .O(\HRDATA_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[3]_i_1 
       (.I0(\HRDATA_reg[31]_1 [3]),
        .I1(dsel_ppb),
        .I2(HRDATA[3]),
        .O(\HRDATA_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[4]_i_1 
       (.I0(\HRDATA_reg[31]_1 [4]),
        .I1(dsel_ppb),
        .I2(HRDATA[4]),
        .O(\HRDATA_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[5]_i_1 
       (.I0(\HRDATA_reg[31]_1 [5]),
        .I1(dsel_ppb),
        .I2(HRDATA[5]),
        .O(\HRDATA_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[6]_i_1 
       (.I0(\HRDATA_reg[31]_1 [6]),
        .I1(dsel_ppb),
        .I2(HRDATA[6]),
        .O(\HRDATA_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[7]_i_1 
       (.I0(\HRDATA_reg[31]_1 [7]),
        .I1(dsel_ppb),
        .I2(HRDATA[7]),
        .O(\HRDATA_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[8]_i_1 
       (.I0(\HRDATA_reg[31]_1 [8]),
        .I1(dsel_ppb),
        .I2(HRDATA[8]),
        .O(\HRDATA_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \biu_rdata[9]_i_1 
       (.I0(\HRDATA_reg[31]_1 [9]),
        .I1(dsel_ppb),
        .I2(HRDATA[9]),
        .O(\HRDATA_reg[31]_0 [9]));
  FDRE \cfgitcmen_sync1_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(CFGITCMEN[0]),
        .Q(cfgitcmen_sync1[0]),
        .R(1'b0));
  FDRE \cfgitcmen_sync1_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(CFGITCMEN[1]),
        .Q(cfgitcmen_sync1[1]),
        .R(1'b0));
  FDRE \cfgitcmen_sync2_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(cfgitcmen_sync1[0]),
        .Q(\cfgitcmen_sync2_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \cfgitcmen_sync2_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(cfgitcmen_sync1[1]),
        .Q(\cfgitcmen_sync2_reg[1]_0 [1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBABB)) 
    \en_itcm[1]_i_2 
       (.I0(reset_sync),
        .I1(\en_itcm_dbg[1]_i_2_n_0 ),
        .I2(\tck_count_reg[23] ),
        .I3(dap_access),
        .O(en_itcm_wr));
  FDCE \en_itcm_core_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(nmi_prev_reg_0),
        .D(\en_itcm_core_reg[0]_2 ),
        .Q(en_itcm_core[0]));
  FDCE \en_itcm_core_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(nmi_prev_reg_0),
        .D(\en_itcm_core_reg[1]_0 ),
        .Q(en_itcm_core[1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \en_itcm_dbg[0]_i_1 
       (.I0(\irq_i_en_reg[31]_0 [3]),
        .I1(dap_ppb_dsel),
        .I2(\irq_i_en_reg[31]_1 [3]),
        .I3(\tck_count_reg[23] ),
        .I4(\en_itcm_dbg[1]_i_2_n_0 ),
        .I5(p_10_in[0]),
        .O(\HWDATAM_reg[4] [0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \en_itcm_dbg[1]_i_1 
       (.I0(\irq_i_en_reg[31]_0 [4]),
        .I1(dap_ppb_dsel),
        .I2(\irq_i_en_reg[31]_1 [4]),
        .I3(\tck_count_reg[23] ),
        .I4(\en_itcm_dbg[1]_i_2_n_0 ),
        .I5(p_10_in[1]),
        .O(\HWDATAM_reg[4] [1]));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \en_itcm_dbg[1]_i_2 
       (.I0(\i_irq_lvl[47]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(i_haddr_q[8]),
        .I3(i_haddr_q[11]),
        .I4(\en_itcm_dbg[1]_i_3_n_0 ),
        .I5(\i_irq_lvl[7]_i_2_n_0 ),
        .O(\en_itcm_dbg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \en_itcm_dbg[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\en_itcm_dbg[1]_i_3_n_0 ));
  FDRE \en_itcm_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\en_itcm_reg[0]_0 ),
        .Q(p_10_in[0]),
        .R(1'b0));
  FDRE \en_itcm_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\en_itcm_reg[1]_0 ),
        .Q(p_10_in[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[0]_i_1 
       (.I0(irq_lvl[0]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[0]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[0]_i_2 
       (.I0(\high_irq1[0]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[1]),
        .O(\high_irq1[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[0]_i_3 
       (.I0(irq_i_en[0]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(\i_pend_state_reg[36]_0 [5]),
        .O(\high_irq1[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[10]_i_1 
       (.I0(irq_lvl[20]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[10]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[10]_i_2 
       (.I0(\high_irq1[10]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[21]),
        .O(\high_irq1[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[10]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [15]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[10]),
        .O(\high_irq1[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[11]_i_1 
       (.I0(irq_lvl[22]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[11]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [11]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[11]_i_2 
       (.I0(irq_i_en[11]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [16]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[23]),
        .O(\high_irq1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[12]_i_1 
       (.I0(irq_lvl[24]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[12]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[12]_i_2 
       (.I0(\high_irq1[12]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[25]),
        .O(\high_irq1[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[12]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [17]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[12]),
        .O(\high_irq1[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[13]_i_1 
       (.I0(irq_lvl[26]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[13]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [13]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[13]_i_2 
       (.I0(irq_i_en[13]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [18]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[27]),
        .O(\high_irq1[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[14]_i_1 
       (.I0(irq_lvl[28]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[14]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[14]_i_2 
       (.I0(\high_lvl1[1]_i_14_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[29]),
        .O(\high_irq1[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[15]_i_1 
       (.I0(irq_lvl[30]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[15]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [15]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[15]_i_2 
       (.I0(irq_i_en[15]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [20]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[31]),
        .O(\high_irq1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[16]_i_1 
       (.I0(irq_lvl[32]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[16]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[16]_i_2 
       (.I0(\high_irq1[16]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[33]),
        .O(\high_irq1[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[16]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [21]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[16]),
        .O(\high_irq1[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[17]_i_1 
       (.I0(irq_lvl[34]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[17]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [17]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[17]_i_2 
       (.I0(irq_i_en[17]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [22]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[35]),
        .O(\high_irq1[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[18]_i_1 
       (.I0(irq_lvl[36]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[18]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[18]_i_2 
       (.I0(\high_irq1[18]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[37]),
        .O(\high_irq1[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[18]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [23]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[18]),
        .O(\high_irq1[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[19]_i_1 
       (.I0(irq_lvl[38]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[19]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [19]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[19]_i_2 
       (.I0(irq_i_en[19]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [24]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[39]),
        .O(\high_irq1[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[1]_i_1 
       (.I0(irq_lvl[2]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[1]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [1]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[1]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [6]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(irq_i_en[1]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[3]),
        .O(\high_irq1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[20]_i_1 
       (.I0(irq_lvl[40]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[20]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[20]_i_2 
       (.I0(\high_irq1[20]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[41]),
        .O(\high_irq1[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[20]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [25]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[20]),
        .O(\high_irq1[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[21]_i_1 
       (.I0(irq_lvl[42]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[21]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [21]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[21]_i_2 
       (.I0(irq_i_en[21]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [26]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[43]),
        .O(\high_irq1[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[22]_i_1 
       (.I0(irq_lvl[44]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[22]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[22]_i_2 
       (.I0(\high_lvl1[1]_i_15_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[45]),
        .O(\high_irq1[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[23]_i_1 
       (.I0(irq_lvl[46]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[23]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [23]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[23]_i_2 
       (.I0(irq_i_en[23]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [28]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[47]),
        .O(\high_irq1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[24]_i_1 
       (.I0(irq_lvl[48]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[24]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[24]_i_2 
       (.I0(\high_irq1[24]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[49]),
        .O(\high_irq1[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[24]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [29]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[24]),
        .O(\high_irq1[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[25]_i_1 
       (.I0(irq_lvl[50]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[25]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [25]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[25]_i_2 
       (.I0(irq_i_en[25]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [30]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[51]),
        .O(\high_irq1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[26]_i_1 
       (.I0(irq_lvl[52]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[26]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[26]_i_2 
       (.I0(\high_irq1[26]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[53]),
        .O(\high_irq1[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[26]_i_3 
       (.I0(irq_i_en[26]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(\i_pend_state_reg[36]_0 [31]),
        .O(\high_irq1[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[27]_i_1 
       (.I0(irq_lvl[54]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[27]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [27]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[27]_i_2 
       (.I0(irq_i_en[27]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [32]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[55]),
        .O(\high_irq1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[28]_i_1 
       (.I0(irq_lvl[56]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[28]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[28]_i_2 
       (.I0(\high_irq1[28]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[57]),
        .O(\high_irq1[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[28]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [33]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[28]),
        .O(\high_irq1[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[29]_i_1 
       (.I0(irq_lvl[58]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[29]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [29]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[29]_i_2 
       (.I0(irq_i_en[29]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [34]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[59]),
        .O(\high_irq1[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[2]_i_1 
       (.I0(irq_lvl[4]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[2]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[2]_i_2 
       (.I0(\high_irq1[2]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[5]),
        .O(\high_irq1[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[2]_i_3 
       (.I0(irq_i_en[2]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(\i_pend_state_reg[36]_0 [7]),
        .O(\high_irq1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[30]_i_1 
       (.I0(irq_lvl[60]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[30]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[30]_i_2 
       (.I0(\high_lvl1[1]_i_16_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[61]),
        .O(\high_irq1[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \high_irq1[30]_i_3 
       (.I0(\high_lvl1[1]_i_3_n_0 ),
        .I1(\high_irq1[30]_i_4_n_0 ),
        .I2(irq_lvl[47]),
        .I3(\high_irq1[30]_i_5_n_0 ),
        .I4(\high_lvl1[1]_i_18_n_0 ),
        .I5(\high_irq1[30]_i_6_n_0 ),
        .O(\high_irq1[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[30]_i_4 
       (.I0(\i_pend_state_reg[36]_0 [28]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[23]),
        .O(\high_irq1[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h04440000)) 
    \high_irq1[30]_i_5 
       (.I0(irq_lvl[45]),
        .I1(irq_i_en[22]),
        .I2(c_maskints),
        .I3(dbg_debugen),
        .I4(\i_pend_state_reg[36]_0 [27]),
        .O(\high_irq1[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_irq1[30]_i_6 
       (.I0(\i_pend_state_reg[36]_0 [36]),
        .I1(dbg_maskints),
        .I2(irq_i_en[31]),
        .I3(irq_lvl[63]),
        .I4(\high_lvl1[1]_i_16_n_0 ),
        .I5(irq_lvl[61]),
        .O(\high_irq1[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[31]_i_1 
       (.I0(irq_lvl[62]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[31]_i_4_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    \high_irq1[31]_i_10 
       (.I0(irq_lvl[46]),
        .I1(irq_lvl[47]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [28]),
        .I4(dbg_maskints),
        .I5(irq_i_en[23]),
        .O(\high_irq1[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h004500450045FFFF)) 
    \high_irq1[31]_i_11 
       (.I0(\high_irq1[31]_i_15_n_0 ),
        .I1(\i_irq_lvl_reg[59]_0 [1]),
        .I2(irq_lvl[15]),
        .I3(irq_lvl[14]),
        .I4(\high_irq1[6]_i_2_n_0 ),
        .I5(irq_lvl[12]),
        .O(\high_irq1[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h004500450045FFFF)) 
    \high_irq1[31]_i_12 
       (.I0(\high_lvl1[1]_i_17_n_0 ),
        .I1(\i_irq_lvl_reg[59]_0 [1]),
        .I2(irq_lvl[63]),
        .I3(irq_lvl[62]),
        .I4(\high_irq1[30]_i_2_n_0 ),
        .I5(irq_lvl[60]),
        .O(\high_irq1[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[31]_i_13 
       (.I0(\i_pend_state_reg[36]_0 [18]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[13]),
        .O(\high_irq1[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[31]_i_14 
       (.I0(\i_pend_state_reg[36]_0 [26]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[21]),
        .O(\high_irq1[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[31]_i_15 
       (.I0(\i_pend_state_reg[36]_0 [12]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[7]),
        .O(\high_irq1[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \high_irq1[31]_i_2 
       (.I0(\high_irq1[31]_i_5_n_0 ),
        .I1(\high_lvl1[0]_i_9_n_0 ),
        .I2(\high_irq1[31]_i_6_n_0 ),
        .I3(\high_lvl1[0]_i_8_n_0 ),
        .I4(\high_irq1[31]_i_7_n_0 ),
        .I5(\high_irq1[31]_i_8_n_0 ),
        .O(\high_irq1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \high_irq1[31]_i_3 
       (.I0(\high_irq1[31]_i_9_n_0 ),
        .I1(\high_lvl1[0]_i_13_n_0 ),
        .I2(\high_irq1[31]_i_10_n_0 ),
        .I3(\high_lvl1[0]_i_12_n_0 ),
        .I4(\high_irq1[31]_i_11_n_0 ),
        .I5(\high_irq1[31]_i_12_n_0 ),
        .O(\high_irq1[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[31]_i_4 
       (.I0(irq_i_en[31]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [36]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[63]),
        .O(\high_irq1[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_irq1[31]_i_5 
       (.I0(irq_lvl[10]),
        .I1(irq_lvl[11]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(irq_i_en[5]),
        .I4(dbg_maskints),
        .I5(\i_pend_state_reg[36]_0 [10]),
        .O(\high_irq1[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_irq1[31]_i_6 
       (.I0(irq_lvl[58]),
        .I1(irq_lvl[59]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [34]),
        .I4(dbg_maskints),
        .I5(irq_i_en[29]),
        .O(\high_irq1[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h004500450045FFFF)) 
    \high_irq1[31]_i_7 
       (.I0(\high_irq1[31]_i_13_n_0 ),
        .I1(\i_irq_lvl_reg[59]_0 [1]),
        .I2(irq_lvl[27]),
        .I3(irq_lvl[26]),
        .I4(\high_irq1[12]_i_2_n_0 ),
        .I5(irq_lvl[24]),
        .O(\high_irq1[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h004500450045FFFF)) 
    \high_irq1[31]_i_8 
       (.I0(\high_irq1[31]_i_14_n_0 ),
        .I1(\i_irq_lvl_reg[59]_0 [1]),
        .I2(irq_lvl[43]),
        .I3(irq_lvl[42]),
        .I4(\high_irq1[20]_i_2_n_0 ),
        .I5(irq_lvl[40]),
        .O(\high_irq1[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_irq1[31]_i_9 
       (.I0(irq_lvl[30]),
        .I1(irq_lvl[31]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [20]),
        .I4(dbg_maskints),
        .I5(irq_i_en[15]),
        .O(\high_irq1[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[3]_i_1 
       (.I0(irq_lvl[6]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[3]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [3]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[3]_i_2 
       (.I0(irq_i_en[3]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [8]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[7]),
        .O(\high_irq1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[4]_i_1 
       (.I0(irq_lvl[8]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[4]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[4]_i_2 
       (.I0(\high_irq1[4]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[9]),
        .O(\high_irq1[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[4]_i_3 
       (.I0(irq_i_en[4]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(\i_pend_state_reg[36]_0 [9]),
        .O(\high_irq1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[5]_i_1 
       (.I0(irq_lvl[10]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[5]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [5]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[5]_i_2 
       (.I0(\i_pend_state_reg[36]_0 [10]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(irq_i_en[5]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[11]),
        .O(\high_irq1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[6]_i_1 
       (.I0(irq_lvl[12]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[6]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[6]_i_2 
       (.I0(\high_irq1[6]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[13]),
        .O(\high_irq1[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[6]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [11]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[6]),
        .O(\high_irq1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[7]_i_1 
       (.I0(irq_lvl[14]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[7]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [7]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[7]_i_2 
       (.I0(irq_i_en[7]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [12]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[15]),
        .O(\high_irq1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[8]_i_1 
       (.I0(irq_lvl[16]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[8]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \high_irq1[8]_i_2 
       (.I0(\high_irq1[8]_i_3_n_0 ),
        .I1(\high_lvl1[1]_i_2_n_0 ),
        .I2(\high_irq1[30]_i_3_n_0 ),
        .I3(\high_lvl1[1]_i_6_n_0 ),
        .I4(\high_lvl1[1]_i_7_n_0 ),
        .I5(irq_lvl[17]),
        .O(\high_irq1[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_irq1[8]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [13]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[8]),
        .O(\high_irq1[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \high_irq1[9]_i_1 
       (.I0(irq_lvl[18]),
        .I1(\high_irq1[31]_i_2_n_0 ),
        .I2(\high_irq1[31]_i_3_n_0 ),
        .I3(\high_lvl1[0]_i_6_n_0 ),
        .I4(\high_lvl1[0]_i_7_n_0 ),
        .I5(\high_irq1[9]_i_2_n_0 ),
        .O(\i_irq_lvl_reg[62]_0 [9]));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5FFD5FF)) 
    \high_irq1[9]_i_2 
       (.I0(irq_i_en[9]),
        .I1(c_maskints),
        .I2(dbg_debugen),
        .I3(\i_pend_state_reg[36]_0 [14]),
        .I4(\i_irq_lvl_reg[59]_0 [1]),
        .I5(irq_lvl[19]),
        .O(\high_irq1[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \high_lvl1[0]_i_1 
       (.I0(\high_lvl1[0]_i_2_n_0 ),
        .I1(\high_lvl1[0]_i_3_n_0 ),
        .I2(\high_lvl1[0]_i_4_n_0 ),
        .I3(\high_lvl1[0]_i_5_n_0 ),
        .I4(\high_lvl1[0]_i_6_n_0 ),
        .I5(\high_lvl1[0]_i_7_n_0 ),
        .O(\i_irq_lvl_reg[59]_0 [0]));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_10 
       (.I0(irq_lvl[40]),
        .I1(irq_lvl[41]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [25]),
        .I4(dbg_maskints),
        .I5(irq_i_en[20]),
        .O(\high_lvl1[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_11 
       (.I0(irq_lvl[24]),
        .I1(irq_lvl[25]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [17]),
        .I4(dbg_maskints),
        .I5(irq_i_en[12]),
        .O(\high_lvl1[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_12 
       (.I0(irq_lvl[44]),
        .I1(irq_lvl[45]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [27]),
        .I4(dbg_maskints),
        .I5(irq_i_en[22]),
        .O(\high_lvl1[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_13 
       (.I0(irq_lvl[28]),
        .I1(irq_lvl[29]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [19]),
        .I4(dbg_maskints),
        .I5(irq_i_en[14]),
        .O(\high_lvl1[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_14 
       (.I0(irq_lvl[60]),
        .I1(irq_lvl[61]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [35]),
        .I4(dbg_maskints),
        .I5(irq_i_en[30]),
        .O(\high_lvl1[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_15 
       (.I0(irq_lvl[12]),
        .I1(irq_lvl[13]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [11]),
        .I4(dbg_maskints),
        .I5(irq_i_en[6]),
        .O(\high_lvl1[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_16 
       (.I0(irq_lvl[18]),
        .I1(irq_lvl[19]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [14]),
        .I4(dbg_maskints),
        .I5(irq_i_en[9]),
        .O(\high_lvl1[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_17 
       (.I0(irq_lvl[16]),
        .I1(irq_lvl[17]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [13]),
        .I4(dbg_maskints),
        .I5(irq_i_en[8]),
        .O(\high_lvl1[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_18 
       (.I0(irq_lvl[34]),
        .I1(irq_lvl[35]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [22]),
        .I4(dbg_maskints),
        .I5(irq_i_en[17]),
        .O(\high_lvl1[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_19 
       (.I0(irq_lvl[32]),
        .I1(irq_lvl[33]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [21]),
        .I4(dbg_maskints),
        .I5(irq_i_en[16]),
        .O(\high_lvl1[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFABFFABFFABFFFF)) 
    \high_lvl1[0]_i_2 
       (.I0(\high_lvl1[0]_i_8_n_0 ),
        .I1(irq_lvl[58]),
        .I2(\high_irq1[29]_i_2_n_0 ),
        .I3(\high_lvl1[0]_i_9_n_0 ),
        .I4(irq_lvl[10]),
        .I5(\high_irq1[5]_i_2_n_0 ),
        .O(\high_lvl1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h004500450045FFFF)) 
    \high_lvl1[0]_i_20 
       (.I0(\high_lvl1[0]_i_28_n_0 ),
        .I1(\i_irq_lvl_reg[59]_0 [1]),
        .I2(irq_lvl[3]),
        .I3(irq_lvl[2]),
        .I4(\high_irq1[0]_i_2_n_0 ),
        .I5(irq_lvl[0]),
        .O(\high_lvl1[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h004500450045FFFF)) 
    \high_lvl1[0]_i_21 
       (.I0(\high_lvl1[0]_i_29_n_0 ),
        .I1(\i_irq_lvl_reg[59]_0 [1]),
        .I2(irq_lvl[51]),
        .I3(irq_lvl[50]),
        .I4(\high_irq1[24]_i_2_n_0 ),
        .I5(irq_lvl[48]),
        .O(\high_lvl1[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_22 
       (.I0(irq_lvl[6]),
        .I1(irq_lvl[7]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [8]),
        .I4(dbg_maskints),
        .I5(irq_i_en[3]),
        .O(\high_lvl1[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_23 
       (.I0(irq_lvl[4]),
        .I1(irq_lvl[5]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(irq_i_en[2]),
        .I4(dbg_maskints),
        .I5(\i_pend_state_reg[36]_0 [7]),
        .O(\high_lvl1[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_24 
       (.I0(irq_lvl[54]),
        .I1(irq_lvl[55]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [32]),
        .I4(dbg_maskints),
        .I5(irq_i_en[27]),
        .O(\high_lvl1[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_25 
       (.I0(irq_lvl[52]),
        .I1(irq_lvl[53]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(irq_i_en[26]),
        .I4(dbg_maskints),
        .I5(\i_pend_state_reg[36]_0 [31]),
        .O(\high_lvl1[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h004500450045FFFF)) 
    \high_lvl1[0]_i_26 
       (.I0(\high_lvl1[0]_i_30_n_0 ),
        .I1(\i_irq_lvl_reg[59]_0 [1]),
        .I2(irq_lvl[23]),
        .I3(irq_lvl[22]),
        .I4(\high_irq1[10]_i_2_n_0 ),
        .I5(irq_lvl[20]),
        .O(\high_lvl1[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h004500450045FFFF)) 
    \high_lvl1[0]_i_27 
       (.I0(\high_lvl1[0]_i_31_n_0 ),
        .I1(\i_irq_lvl_reg[59]_0 [1]),
        .I2(irq_lvl[39]),
        .I3(irq_lvl[38]),
        .I4(\high_irq1[18]_i_2_n_0 ),
        .I5(irq_lvl[36]),
        .O(\high_lvl1[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[0]_i_28 
       (.I0(irq_i_en[1]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(\i_pend_state_reg[36]_0 [6]),
        .O(\high_lvl1[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[0]_i_29 
       (.I0(\i_pend_state_reg[36]_0 [30]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[25]),
        .O(\high_lvl1[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFABFFABFFABFFFF)) 
    \high_lvl1[0]_i_3 
       (.I0(\high_lvl1[0]_i_10_n_0 ),
        .I1(irq_lvl[42]),
        .I2(\high_irq1[21]_i_2_n_0 ),
        .I3(\high_lvl1[0]_i_11_n_0 ),
        .I4(irq_lvl[26]),
        .I5(\high_irq1[13]_i_2_n_0 ),
        .O(\high_lvl1[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[0]_i_30 
       (.I0(\i_pend_state_reg[36]_0 [16]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[11]),
        .O(\high_lvl1[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[0]_i_31 
       (.I0(\i_pend_state_reg[36]_0 [24]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[19]),
        .O(\high_lvl1[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0054005400540000)) 
    \high_lvl1[0]_i_4 
       (.I0(\high_lvl1[0]_i_12_n_0 ),
        .I1(irq_lvl[46]),
        .I2(\high_irq1[23]_i_2_n_0 ),
        .I3(\high_lvl1[0]_i_13_n_0 ),
        .I4(irq_lvl[30]),
        .I5(\high_irq1[15]_i_2_n_0 ),
        .O(\high_lvl1[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFABFFABFFABFFFF)) 
    \high_lvl1[0]_i_5 
       (.I0(\high_lvl1[0]_i_14_n_0 ),
        .I1(irq_lvl[62]),
        .I2(\high_irq1[31]_i_4_n_0 ),
        .I3(\high_lvl1[0]_i_15_n_0 ),
        .I4(irq_lvl[14]),
        .I5(\high_irq1[7]_i_2_n_0 ),
        .O(\high_lvl1[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \high_lvl1[0]_i_6 
       (.I0(\high_lvl1[0]_i_16_n_0 ),
        .I1(\high_lvl1[0]_i_17_n_0 ),
        .I2(\high_lvl1[0]_i_18_n_0 ),
        .I3(\high_lvl1[0]_i_19_n_0 ),
        .I4(\high_lvl1[0]_i_20_n_0 ),
        .I5(\high_lvl1[0]_i_21_n_0 ),
        .O(\high_lvl1[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \high_lvl1[0]_i_7 
       (.I0(\high_lvl1[0]_i_22_n_0 ),
        .I1(\high_lvl1[0]_i_23_n_0 ),
        .I2(\high_lvl1[0]_i_24_n_0 ),
        .I3(\high_lvl1[0]_i_25_n_0 ),
        .I4(\high_lvl1[0]_i_26_n_0 ),
        .I5(\high_lvl1[0]_i_27_n_0 ),
        .O(\high_lvl1[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_8 
       (.I0(irq_lvl[56]),
        .I1(irq_lvl[57]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(\i_pend_state_reg[36]_0 [33]),
        .I4(dbg_maskints),
        .I5(irq_i_en[28]),
        .O(\high_lvl1[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \high_lvl1[0]_i_9 
       (.I0(irq_lvl[8]),
        .I1(irq_lvl[9]),
        .I2(\i_irq_lvl_reg[59]_0 [1]),
        .I3(irq_i_en[4]),
        .I4(dbg_maskints),
        .I5(\i_pend_state_reg[36]_0 [9]),
        .O(\high_lvl1[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \high_lvl1[1]_i_1 
       (.I0(\high_lvl1[1]_i_2_n_0 ),
        .I1(\high_lvl1[1]_i_3_n_0 ),
        .I2(\high_lvl1[1]_i_4_n_0 ),
        .I3(\high_lvl1[1]_i_5_n_0 ),
        .I4(\high_lvl1[1]_i_6_n_0 ),
        .I5(\high_lvl1[1]_i_7_n_0 ),
        .O(\i_irq_lvl_reg[59]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h04440000)) 
    \high_lvl1[1]_i_10 
       (.I0(irq_lvl[57]),
        .I1(irq_i_en[28]),
        .I2(c_maskints),
        .I3(dbg_debugen),
        .I4(\i_pend_state_reg[36]_0 [33]),
        .O(\high_lvl1[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_11 
       (.I0(\i_pend_state_reg[36]_0 [18]),
        .I1(dbg_maskints),
        .I2(irq_i_en[13]),
        .I3(irq_lvl[27]),
        .I4(\high_irq1[12]_i_3_n_0 ),
        .I5(irq_lvl[25]),
        .O(\high_lvl1[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_12 
       (.I0(\i_pend_state_reg[36]_0 [26]),
        .I1(dbg_maskints),
        .I2(irq_i_en[21]),
        .I3(irq_lvl[43]),
        .I4(\high_irq1[20]_i_3_n_0 ),
        .I5(irq_lvl[41]),
        .O(\high_lvl1[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[1]_i_14 
       (.I0(\i_pend_state_reg[36]_0 [19]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[14]),
        .O(\high_lvl1[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[1]_i_15 
       (.I0(\i_pend_state_reg[36]_0 [27]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[22]),
        .O(\high_lvl1[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[1]_i_16 
       (.I0(\i_pend_state_reg[36]_0 [35]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[30]),
        .O(\high_lvl1[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[1]_i_17 
       (.I0(\i_pend_state_reg[36]_0 [36]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[31]),
        .O(\high_lvl1[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_18 
       (.I0(\i_pend_state_reg[36]_0 [12]),
        .I1(dbg_maskints),
        .I2(irq_i_en[7]),
        .I3(irq_lvl[15]),
        .I4(\high_irq1[6]_i_3_n_0 ),
        .I5(irq_lvl[13]),
        .O(\high_lvl1[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_19 
       (.I0(\i_pend_state_reg[36]_0 [14]),
        .I1(dbg_maskints),
        .I2(irq_i_en[9]),
        .I3(irq_lvl[19]),
        .I4(\high_irq1[8]_i_3_n_0 ),
        .I5(irq_lvl[17]),
        .O(\high_lvl1[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAB)) 
    \high_lvl1[1]_i_2 
       (.I0(\high_lvl1[1]_i_8_n_0 ),
        .I1(\high_lvl1[1]_i_9_n_0 ),
        .I2(irq_lvl[59]),
        .I3(\high_lvl1[1]_i_10_n_0 ),
        .I4(\high_lvl1[1]_i_11_n_0 ),
        .I5(\high_lvl1[1]_i_12_n_0 ),
        .O(\high_lvl1[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[1]_i_20 
       (.I0(\i_pend_state_reg[36]_0 [22]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[17]),
        .O(\high_lvl1[1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h04440000)) 
    \high_lvl1[1]_i_21 
       (.I0(irq_lvl[33]),
        .I1(irq_i_en[16]),
        .I2(c_maskints),
        .I3(dbg_debugen),
        .I4(\i_pend_state_reg[36]_0 [21]),
        .O(\high_lvl1[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_22 
       (.I0(irq_i_en[1]),
        .I1(dbg_maskints),
        .I2(\i_pend_state_reg[36]_0 [6]),
        .I3(irq_lvl[3]),
        .I4(\high_irq1[0]_i_3_n_0 ),
        .I5(irq_lvl[1]),
        .O(\high_lvl1[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_23 
       (.I0(\i_pend_state_reg[36]_0 [30]),
        .I1(dbg_maskints),
        .I2(irq_i_en[25]),
        .I3(irq_lvl[51]),
        .I4(\high_irq1[24]_i_3_n_0 ),
        .I5(irq_lvl[49]),
        .O(\high_lvl1[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_24 
       (.I0(\i_pend_state_reg[36]_0 [8]),
        .I1(dbg_maskints),
        .I2(irq_i_en[3]),
        .I3(irq_lvl[7]),
        .I4(\high_irq1[2]_i_3_n_0 ),
        .I5(irq_lvl[5]),
        .O(\high_lvl1[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[1]_i_25 
       (.I0(\i_pend_state_reg[36]_0 [32]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[27]),
        .O(\high_lvl1[1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h04440000)) 
    \high_lvl1[1]_i_26 
       (.I0(irq_lvl[53]),
        .I1(\i_pend_state_reg[36]_0 [31]),
        .I2(c_maskints),
        .I3(dbg_debugen),
        .I4(irq_i_en[26]),
        .O(\high_lvl1[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_27 
       (.I0(\i_pend_state_reg[36]_0 [16]),
        .I1(dbg_maskints),
        .I2(irq_i_en[11]),
        .I3(irq_lvl[23]),
        .I4(\high_irq1[10]_i_3_n_0 ),
        .I5(irq_lvl[21]),
        .O(\high_lvl1[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_28 
       (.I0(\i_pend_state_reg[36]_0 [24]),
        .I1(dbg_maskints),
        .I2(irq_i_en[19]),
        .I3(irq_lvl[39]),
        .I4(\high_irq1[18]_i_3_n_0 ),
        .I5(irq_lvl[37]),
        .O(\high_lvl1[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_3 
       (.I0(\i_pend_state_reg[36]_0 [20]),
        .I1(dbg_maskints),
        .I2(irq_i_en[15]),
        .I3(irq_lvl[31]),
        .I4(\high_lvl1[1]_i_14_n_0 ),
        .I5(irq_lvl[29]),
        .O(\high_lvl1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \high_lvl1[1]_i_4 
       (.I0(\i_pend_state_reg[36]_0 [28]),
        .I1(dbg_maskints),
        .I2(irq_i_en[23]),
        .I3(irq_lvl[47]),
        .I4(\high_lvl1[1]_i_15_n_0 ),
        .I5(irq_lvl[45]),
        .O(\high_lvl1[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF111F)) 
    \high_lvl1[1]_i_5 
       (.I0(irq_lvl[61]),
        .I1(\high_lvl1[1]_i_16_n_0 ),
        .I2(irq_lvl[63]),
        .I3(\high_lvl1[1]_i_17_n_0 ),
        .I4(\high_lvl1[1]_i_18_n_0 ),
        .O(\high_lvl1[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAB)) 
    \high_lvl1[1]_i_6 
       (.I0(\high_lvl1[1]_i_19_n_0 ),
        .I1(\high_lvl1[1]_i_20_n_0 ),
        .I2(irq_lvl[35]),
        .I3(\high_lvl1[1]_i_21_n_0 ),
        .I4(\high_lvl1[1]_i_22_n_0 ),
        .I5(\high_lvl1[1]_i_23_n_0 ),
        .O(\high_lvl1[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAB)) 
    \high_lvl1[1]_i_7 
       (.I0(\high_lvl1[1]_i_24_n_0 ),
        .I1(\high_lvl1[1]_i_25_n_0 ),
        .I2(irq_lvl[55]),
        .I3(\high_lvl1[1]_i_26_n_0 ),
        .I4(\high_lvl1[1]_i_27_n_0 ),
        .I5(\high_lvl1[1]_i_28_n_0 ),
        .O(\high_lvl1[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \high_lvl1[1]_i_8 
       (.I0(irq_i_en[5]),
        .I1(dbg_maskints),
        .I2(\i_pend_state_reg[36]_0 [10]),
        .I3(irq_lvl[11]),
        .I4(\high_irq1[4]_i_3_n_0 ),
        .I5(irq_lvl[9]),
        .O(\high_lvl1[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hD5FF)) 
    \high_lvl1[1]_i_9 
       (.I0(\i_pend_state_reg[36]_0 [34]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(irq_i_en[29]),
        .O(\high_lvl1[1]_i_9_n_0 ));
  FDCE i_ahb_rd_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_ahb_rd_en_reg_1),
        .D(nxt_ahb_rd_en),
        .Q(i_ahb_rd_en_reg_0));
  FDCE i_ahb_wr_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_ahb_wr_en),
        .Q(i_ahb_wr_en_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    i_dap_access_i_2
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT));
  FDCE i_dap_access_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(i_dap_access_reg_1),
        .Q(dap_access));
  FDCE \i_haddr_q_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [8]),
        .Q(Q[2]));
  FDCE \i_haddr_q_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [9]),
        .Q(i_haddr_q[11]));
  FDCE \i_haddr_q_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [0]),
        .Q(Q[0]));
  FDCE \i_haddr_q_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [1]),
        .Q(Q[1]));
  FDCE \i_haddr_q_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [2]),
        .Q(i_haddr_q[4]));
  FDCE \i_haddr_q_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [3]),
        .Q(i_haddr_q[5]));
  FDCE \i_haddr_q_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [4]),
        .Q(i_haddr_q[6]));
  FDCE \i_haddr_q_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [5]),
        .Q(i_haddr_q[7]));
  FDCE \i_haddr_q_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [6]),
        .Q(i_haddr_q[8]));
  FDCE \i_haddr_q_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(\i_haddr_q_reg[11]_0 [7]),
        .Q(i_haddr_q[9]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \i_irq_lvl[15]_i_1 
       (.I0(i_haddr_q[4]),
        .I1(i_ahb_wr_en_reg_0),
        .I2(\i_irq_lvl[15]_i_2_n_0 ),
        .I3(i_haddr_q[11]),
        .I4(Q[0]),
        .I5(\i_irq_lvl[15]_i_3_n_0 ),
        .O(p_8_out0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \i_irq_lvl[15]_i_2 
       (.I0(i_haddr_q[6]),
        .I1(i_haddr_q[5]),
        .O(\i_irq_lvl[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \i_irq_lvl[15]_i_3 
       (.I0(i_haddr_q[8]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[7]),
        .O(\i_irq_lvl[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \i_irq_lvl[23]_i_1 
       (.I0(\i_irq_lvl[55]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(i_ahb_wr_en_reg_0),
        .I3(Q[2]),
        .I4(i_haddr_q[11]),
        .I5(\i_irq_lvl[23]_i_2_n_0 ),
        .O(\i_irq_lvl[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \i_irq_lvl[23]_i_2 
       (.I0(i_haddr_q[5]),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[4]),
        .O(\i_irq_lvl[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \i_irq_lvl[31]_i_1 
       (.I0(\i_irq_lvl[47]_i_2_n_0 ),
        .I1(\i_irq_lvl[31]_i_2_n_0 ),
        .I2(i_haddr_q[4]),
        .I3(i_haddr_q[9]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\i_irq_lvl[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \i_irq_lvl[31]_i_2 
       (.I0(i_haddr_q[8]),
        .I1(i_haddr_q[7]),
        .O(\i_irq_lvl[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \i_irq_lvl[39]_i_1 
       (.I0(i_haddr_q[4]),
        .I1(i_haddr_q[5]),
        .I2(i_haddr_q[6]),
        .I3(i_ahb_wr_en_reg_0),
        .I4(\i_irq_lvl[39]_i_2_n_0 ),
        .O(\i_irq_lvl[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \i_irq_lvl[39]_i_2 
       (.I0(Q[2]),
        .I1(\irq_i_en[31]_i_6_n_0 ),
        .I2(Q[0]),
        .I3(i_haddr_q[9]),
        .I4(i_haddr_q[8]),
        .I5(i_haddr_q[7]),
        .O(\i_irq_lvl[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \i_irq_lvl[47]_i_1 
       (.I0(\i_irq_lvl[47]_i_2_n_0 ),
        .I1(i_haddr_q[8]),
        .I2(Q[1]),
        .I3(\i_irq_lvl[47]_i_3_n_0 ),
        .I4(i_haddr_q[4]),
        .I5(Q[2]),
        .O(\i_irq_lvl[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \i_irq_lvl[47]_i_2 
       (.I0(i_haddr_q[5]),
        .I1(i_haddr_q[11]),
        .I2(Q[0]),
        .I3(i_haddr_q[6]),
        .I4(i_ahb_wr_en_reg_0),
        .O(\i_irq_lvl[47]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \i_irq_lvl[47]_i_3 
       (.I0(i_haddr_q[9]),
        .I1(i_haddr_q[7]),
        .O(\i_irq_lvl[47]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_irq_lvl[53]_i_1 
       (.I0(SYSRESETn),
        .O(RESET_INTERCONNECT_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \i_irq_lvl[55]_i_1 
       (.I0(\i_irq_lvl[55]_i_2_n_0 ),
        .I1(\i_irq_lvl[63]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(i_haddr_q[5]),
        .I4(i_haddr_q[11]),
        .O(\i_irq_lvl[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \i_irq_lvl[55]_i_2 
       (.I0(i_haddr_q[7]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[9]),
        .I3(Q[0]),
        .O(\i_irq_lvl[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \i_irq_lvl[63]_i_1 
       (.I0(\i_irq_lvl[63]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(i_haddr_q[11]),
        .I3(Q[0]),
        .I4(\i_irq_lvl[63]_i_4_n_0 ),
        .O(\i_irq_lvl[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \i_irq_lvl[63]_i_3 
       (.I0(i_haddr_q[5]),
        .I1(i_haddr_q[9]),
        .I2(i_haddr_q[7]),
        .I3(i_haddr_q[8]),
        .O(\i_irq_lvl[63]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \i_irq_lvl[63]_i_4 
       (.I0(i_ahb_wr_en_reg_0),
        .I1(i_haddr_q[6]),
        .I2(i_haddr_q[4]),
        .I3(Q[1]),
        .O(\i_irq_lvl[63]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \i_irq_lvl[7]_i_1 
       (.I0(\i_irq_lvl[7]_i_2_n_0 ),
        .I1(\i_irq_lvl[55]_i_2_n_0 ),
        .I2(i_haddr_q[11]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\i_irq_lvl[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \i_irq_lvl[7]_i_2 
       (.I0(i_haddr_q[5]),
        .I1(i_haddr_q[6]),
        .I2(i_ahb_wr_en_reg_0),
        .I3(i_haddr_q[4]),
        .O(\i_irq_lvl[7]_i_2_n_0 ));
  FDCE \i_irq_lvl_reg[0] 
       (.C(HCLK),
        .CE(\i_irq_lvl[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[2]),
        .Q(irq_lvl[0]));
  FDCE \i_irq_lvl_reg[10] 
       (.C(HCLK),
        .CE(p_8_out0),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[4]),
        .Q(irq_lvl[10]));
  FDCE \i_irq_lvl_reg[11] 
       (.C(HCLK),
        .CE(p_8_out0),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[5]),
        .Q(irq_lvl[11]));
  FDCE \i_irq_lvl_reg[12] 
       (.C(HCLK),
        .CE(p_8_out0),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[6]),
        .Q(irq_lvl[12]));
  FDCE \i_irq_lvl_reg[13] 
       (.C(HCLK),
        .CE(p_8_out0),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[7]),
        .Q(irq_lvl[13]));
  FDCE \i_irq_lvl_reg[14] 
       (.C(HCLK),
        .CE(p_8_out0),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[8]),
        .Q(irq_lvl[14]));
  FDCE \i_irq_lvl_reg[15] 
       (.C(HCLK),
        .CE(p_8_out0),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[9]),
        .Q(irq_lvl[15]));
  FDCE \i_irq_lvl_reg[16] 
       (.C(HCLK),
        .CE(\i_irq_lvl[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[2]),
        .Q(irq_lvl[16]));
  FDCE \i_irq_lvl_reg[17] 
       (.C(HCLK),
        .CE(\i_irq_lvl[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[3]),
        .Q(irq_lvl[17]));
  FDCE \i_irq_lvl_reg[18] 
       (.C(HCLK),
        .CE(\i_irq_lvl[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[4]),
        .Q(irq_lvl[18]));
  FDCE \i_irq_lvl_reg[19] 
       (.C(HCLK),
        .CE(\i_irq_lvl[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[5]),
        .Q(irq_lvl[19]));
  FDCE \i_irq_lvl_reg[1] 
       (.C(HCLK),
        .CE(\i_irq_lvl[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[3]),
        .Q(irq_lvl[1]));
  FDCE \i_irq_lvl_reg[20] 
       (.C(HCLK),
        .CE(\i_irq_lvl[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[6]),
        .Q(irq_lvl[20]));
  FDCE \i_irq_lvl_reg[21] 
       (.C(HCLK),
        .CE(\i_irq_lvl[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[7]),
        .Q(irq_lvl[21]));
  FDCE \i_irq_lvl_reg[22] 
       (.C(HCLK),
        .CE(\i_irq_lvl[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[8]),
        .Q(irq_lvl[22]));
  FDCE \i_irq_lvl_reg[23] 
       (.C(HCLK),
        .CE(\i_irq_lvl[23]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[9]),
        .Q(irq_lvl[23]));
  FDCE \i_irq_lvl_reg[24] 
       (.C(HCLK),
        .CE(\i_irq_lvl[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[2]),
        .Q(irq_lvl[24]));
  FDCE \i_irq_lvl_reg[25] 
       (.C(HCLK),
        .CE(\i_irq_lvl[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[3]),
        .Q(irq_lvl[25]));
  FDCE \i_irq_lvl_reg[26] 
       (.C(HCLK),
        .CE(\i_irq_lvl[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[4]),
        .Q(irq_lvl[26]));
  FDCE \i_irq_lvl_reg[27] 
       (.C(HCLK),
        .CE(\i_irq_lvl[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[5]),
        .Q(irq_lvl[27]));
  FDCE \i_irq_lvl_reg[28] 
       (.C(HCLK),
        .CE(\i_irq_lvl[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[6]),
        .Q(irq_lvl[28]));
  FDCE \i_irq_lvl_reg[29] 
       (.C(HCLK),
        .CE(\i_irq_lvl[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[7]),
        .Q(irq_lvl[29]));
  FDCE \i_irq_lvl_reg[2] 
       (.C(HCLK),
        .CE(\i_irq_lvl[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[4]),
        .Q(irq_lvl[2]));
  FDCE \i_irq_lvl_reg[30] 
       (.C(HCLK),
        .CE(\i_irq_lvl[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[8]),
        .Q(irq_lvl[30]));
  FDCE \i_irq_lvl_reg[31] 
       (.C(HCLK),
        .CE(\i_irq_lvl[31]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[9]),
        .Q(irq_lvl[31]));
  FDCE \i_irq_lvl_reg[32] 
       (.C(HCLK),
        .CE(\i_irq_lvl[39]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[2]),
        .Q(irq_lvl[32]));
  FDCE \i_irq_lvl_reg[33] 
       (.C(HCLK),
        .CE(\i_irq_lvl[39]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[3]),
        .Q(irq_lvl[33]));
  FDCE \i_irq_lvl_reg[34] 
       (.C(HCLK),
        .CE(\i_irq_lvl[39]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[4]),
        .Q(irq_lvl[34]));
  FDCE \i_irq_lvl_reg[35] 
       (.C(HCLK),
        .CE(\i_irq_lvl[39]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[5]),
        .Q(irq_lvl[35]));
  FDCE \i_irq_lvl_reg[36] 
       (.C(HCLK),
        .CE(\i_irq_lvl[39]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[6]),
        .Q(irq_lvl[36]));
  FDCE \i_irq_lvl_reg[37] 
       (.C(HCLK),
        .CE(\i_irq_lvl[39]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[7]),
        .Q(irq_lvl[37]));
  FDCE \i_irq_lvl_reg[38] 
       (.C(HCLK),
        .CE(\i_irq_lvl[39]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[8]),
        .Q(irq_lvl[38]));
  FDCE \i_irq_lvl_reg[39] 
       (.C(HCLK),
        .CE(\i_irq_lvl[39]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[9]),
        .Q(irq_lvl[39]));
  FDCE \i_irq_lvl_reg[3] 
       (.C(HCLK),
        .CE(\i_irq_lvl[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[5]),
        .Q(irq_lvl[3]));
  FDCE \i_irq_lvl_reg[40] 
       (.C(HCLK),
        .CE(\i_irq_lvl[47]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[2]),
        .Q(irq_lvl[40]));
  FDCE \i_irq_lvl_reg[41] 
       (.C(HCLK),
        .CE(\i_irq_lvl[47]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[3]),
        .Q(irq_lvl[41]));
  FDCE \i_irq_lvl_reg[42] 
       (.C(HCLK),
        .CE(\i_irq_lvl[47]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[4]),
        .Q(irq_lvl[42]));
  FDCE \i_irq_lvl_reg[43] 
       (.C(HCLK),
        .CE(\i_irq_lvl[47]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[5]),
        .Q(irq_lvl[43]));
  FDCE \i_irq_lvl_reg[44] 
       (.C(HCLK),
        .CE(\i_irq_lvl[47]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[6]),
        .Q(irq_lvl[44]));
  FDCE \i_irq_lvl_reg[45] 
       (.C(HCLK),
        .CE(\i_irq_lvl[47]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[7]),
        .Q(irq_lvl[45]));
  FDCE \i_irq_lvl_reg[46] 
       (.C(HCLK),
        .CE(\i_irq_lvl[47]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[8]),
        .Q(irq_lvl[46]));
  FDCE \i_irq_lvl_reg[47] 
       (.C(HCLK),
        .CE(\i_irq_lvl[47]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[9]),
        .Q(irq_lvl[47]));
  FDCE \i_irq_lvl_reg[48] 
       (.C(HCLK),
        .CE(\i_irq_lvl[55]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[2]),
        .Q(irq_lvl[48]));
  FDCE \i_irq_lvl_reg[49] 
       (.C(HCLK),
        .CE(\i_irq_lvl[55]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[3]),
        .Q(irq_lvl[49]));
  FDCE \i_irq_lvl_reg[4] 
       (.C(HCLK),
        .CE(\i_irq_lvl[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[6]),
        .Q(irq_lvl[4]));
  FDCE \i_irq_lvl_reg[50] 
       (.C(HCLK),
        .CE(\i_irq_lvl[55]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[4]),
        .Q(irq_lvl[50]));
  FDCE \i_irq_lvl_reg[51] 
       (.C(HCLK),
        .CE(\i_irq_lvl[55]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[5]),
        .Q(irq_lvl[51]));
  FDCE \i_irq_lvl_reg[52] 
       (.C(HCLK),
        .CE(\i_irq_lvl[55]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[6]),
        .Q(irq_lvl[52]));
  FDCE \i_irq_lvl_reg[53] 
       (.C(HCLK),
        .CE(\i_irq_lvl[55]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[7]),
        .Q(irq_lvl[53]));
  FDCE \i_irq_lvl_reg[54] 
       (.C(HCLK),
        .CE(\i_irq_lvl[55]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[8]),
        .Q(irq_lvl[54]));
  FDCE \i_irq_lvl_reg[55] 
       (.C(HCLK),
        .CE(\i_irq_lvl[55]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[9]),
        .Q(irq_lvl[55]));
  FDCE \i_irq_lvl_reg[56] 
       (.C(HCLK),
        .CE(\i_irq_lvl[63]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[2]),
        .Q(irq_lvl[56]));
  FDCE \i_irq_lvl_reg[57] 
       (.C(HCLK),
        .CE(\i_irq_lvl[63]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[3]),
        .Q(irq_lvl[57]));
  FDCE \i_irq_lvl_reg[58] 
       (.C(HCLK),
        .CE(\i_irq_lvl[63]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[4]),
        .Q(irq_lvl[58]));
  FDCE \i_irq_lvl_reg[59] 
       (.C(HCLK),
        .CE(\i_irq_lvl[63]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[5]),
        .Q(irq_lvl[59]));
  FDCE \i_irq_lvl_reg[5] 
       (.C(HCLK),
        .CE(\i_irq_lvl[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[7]),
        .Q(irq_lvl[5]));
  FDCE \i_irq_lvl_reg[60] 
       (.C(HCLK),
        .CE(\i_irq_lvl[63]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[6]),
        .Q(irq_lvl[60]));
  FDCE \i_irq_lvl_reg[61] 
       (.C(HCLK),
        .CE(\i_irq_lvl[63]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[7]),
        .Q(irq_lvl[61]));
  FDCE \i_irq_lvl_reg[62] 
       (.C(HCLK),
        .CE(\i_irq_lvl[63]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[8]),
        .Q(irq_lvl[62]));
  FDCE \i_irq_lvl_reg[63] 
       (.C(HCLK),
        .CE(\i_irq_lvl[63]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT),
        .D(HWDATAsysppb[9]),
        .Q(irq_lvl[63]));
  FDCE \i_irq_lvl_reg[6] 
       (.C(HCLK),
        .CE(\i_irq_lvl[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[8]),
        .Q(irq_lvl[6]));
  FDCE \i_irq_lvl_reg[7] 
       (.C(HCLK),
        .CE(\i_irq_lvl[7]_i_1_n_0 ),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[9]),
        .Q(irq_lvl[7]));
  FDCE \i_irq_lvl_reg[8] 
       (.C(HCLK),
        .CE(p_8_out0),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[2]),
        .Q(irq_lvl[8]));
  FDCE \i_irq_lvl_reg[9] 
       (.C(HCLK),
        .CE(p_8_out0),
        .CLR(RESET_INTERCONNECT_0),
        .D(HWDATAsysppb[3]),
        .Q(irq_lvl[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \i_pend_state[0]_i_1 
       (.I0(nvic_excpt_ret_taken),
        .I1(nmi_actv),
        .I2(int_prev),
        .I3(i_dbg_halt_ack_reg),
        .I4(NMI),
        .I5(\i_pend_state[0]_i_3_n_0 ),
        .O(nxt_pend_state));
  LUT6 #(
    .INIT(64'h0444FFFF04440444)) 
    \i_pend_state[0]_i_3 
       (.I0(i_dbg_halt_ack_reg),
        .I1(\i_pend_state_reg[36]_0 [0]),
        .I2(nvic_excpt_taken),
        .I3(nmi_actv),
        .I4(i_ahb_wr_en_reg_1),
        .I5(HWDATAsysppb[9]),
        .O(\i_pend_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \i_pend_state[1]_i_4 
       (.I0(\i_pend_state_reg[0]_1 ),
        .I1(\i_pend_state[2]_i_6_n_0 ),
        .I2(\tck_count_reg[23] ),
        .I3(Q[1]),
        .I4(HWDATAsysppb[1]),
        .I5(\i_haddr_q_reg[8]_0 ),
        .O(i_dbg_halt_ack_reg));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \i_pend_state[2]_i_3 
       (.I0(\i_psv_lvl[1]_i_2_n_0 ),
        .I1(\i_pend_state[2]_i_6_n_0 ),
        .I2(dap_access),
        .I3(i_ahb_wr_en_reg_0),
        .I4(i_haddr_q[5]),
        .I5(\i_pend_state[2]_i_7_n_0 ),
        .O(i_dap_access_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_pend_state[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\i_pend_state[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \i_pend_state[2]_i_7 
       (.I0(i_haddr_q[6]),
        .I1(i_haddr_q[7]),
        .I2(i_haddr_q[9]),
        .O(\i_pend_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \i_pend_state[36]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\i_irq_lvl[31]_i_2_n_0 ),
        .I3(\irq_i_en[31]_i_6_n_0 ),
        .I4(i_haddr_q[9]),
        .I5(\i_irq_lvl[7]_i_2_n_0 ),
        .O(\i_haddr_q_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \i_pend_state[36]_i_5 
       (.I0(i_ahb_wr_en_reg_0),
        .I1(i_haddr_q[4]),
        .I2(\i_irq_lvl[15]_i_2_n_0 ),
        .I3(i_haddr_q[7]),
        .I4(\HRDATA[3]_i_3__0_n_0 ),
        .I5(\i_pend_state[36]_i_8_n_0 ),
        .O(i_ahb_wr_en_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \i_pend_state[36]_i_8 
       (.I0(i_haddr_q[8]),
        .I1(Q[1]),
        .I2(i_haddr_q[9]),
        .O(\i_pend_state[36]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \i_pend_state[3]_i_3 
       (.I0(i_ahb_wr_en_reg_0),
        .I1(\i_pend_state[3]_i_4_n_0 ),
        .I2(i_haddr_q[6]),
        .I3(i_haddr_q[5]),
        .I4(\i_psv_lvl[1]_i_3_n_0 ),
        .I5(\i_pend_state[3]_i_5_n_0 ),
        .O(i_ahb_wr_en_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_pend_state[3]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\i_pend_state[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \i_pend_state[3]_i_5 
       (.I0(i_haddr_q[4]),
        .I1(i_haddr_q[11]),
        .I2(i_haddr_q[8]),
        .O(\i_pend_state[3]_i_5_n_0 ));
  FDCE \i_pend_state_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_ahb_rd_en_reg_1),
        .D(nxt_pend_state),
        .Q(\i_pend_state_reg[36]_0 [0]));
  FDCE \i_pend_state_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[9]),
        .Q(\i_pend_state_reg[36]_0 [10]));
  FDCE \i_pend_state_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[10]),
        .Q(\i_pend_state_reg[36]_0 [11]));
  FDCE \i_pend_state_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[11]),
        .Q(\i_pend_state_reg[36]_0 [12]));
  FDCE \i_pend_state_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[12]),
        .Q(\i_pend_state_reg[36]_0 [13]));
  FDCE \i_pend_state_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[13]),
        .Q(\i_pend_state_reg[36]_0 [14]));
  FDCE \i_pend_state_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[14]),
        .Q(\i_pend_state_reg[36]_0 [15]));
  FDCE \i_pend_state_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[15]),
        .Q(\i_pend_state_reg[36]_0 [16]));
  FDCE \i_pend_state_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[16]),
        .Q(\i_pend_state_reg[36]_0 [17]));
  FDCE \i_pend_state_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[17]),
        .Q(\i_pend_state_reg[36]_0 [18]));
  FDCE \i_pend_state_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[18]),
        .Q(\i_pend_state_reg[36]_0 [19]));
  FDCE \i_pend_state_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_ahb_rd_en_reg_1),
        .D(D[0]),
        .Q(\i_pend_state_reg[36]_0 [1]));
  FDCE \i_pend_state_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[19]),
        .Q(\i_pend_state_reg[36]_0 [20]));
  FDCE \i_pend_state_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[20]),
        .Q(\i_pend_state_reg[36]_0 [21]));
  FDCE \i_pend_state_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[21]),
        .Q(\i_pend_state_reg[36]_0 [22]));
  FDCE \i_pend_state_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[22]),
        .Q(\i_pend_state_reg[36]_0 [23]));
  FDCE \i_pend_state_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[23]),
        .Q(\i_pend_state_reg[36]_0 [24]));
  FDCE \i_pend_state_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[24]),
        .Q(\i_pend_state_reg[36]_0 [25]));
  FDCE \i_pend_state_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[25]),
        .Q(\i_pend_state_reg[36]_0 [26]));
  FDCE \i_pend_state_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[26]),
        .Q(\i_pend_state_reg[36]_0 [27]));
  FDCE \i_pend_state_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[27]),
        .Q(\i_pend_state_reg[36]_0 [28]));
  FDCE \i_pend_state_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[28]),
        .Q(\i_pend_state_reg[36]_0 [29]));
  FDCE \i_pend_state_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_ahb_rd_en_reg_1),
        .D(D[1]),
        .Q(\i_pend_state_reg[36]_0 [2]));
  FDCE \i_pend_state_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[29]),
        .Q(\i_pend_state_reg[36]_0 [30]));
  FDCE \i_pend_state_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[30]),
        .Q(\i_pend_state_reg[36]_0 [31]));
  FDCE \i_pend_state_reg[32] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[31]),
        .Q(\i_pend_state_reg[36]_0 [32]));
  FDCE \i_pend_state_reg[33] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[32]),
        .Q(\i_pend_state_reg[36]_0 [33]));
  FDCE \i_pend_state_reg[34] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[33]),
        .Q(\i_pend_state_reg[36]_0 [34]));
  FDCE \i_pend_state_reg[35] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[34]),
        .Q(\i_pend_state_reg[36]_0 [35]));
  FDCE \i_pend_state_reg[36] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[35]),
        .Q(\i_pend_state_reg[36]_0 [36]));
  FDCE \i_pend_state_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_ahb_rd_en_reg_1),
        .D(D[2]),
        .Q(\i_pend_state_reg[36]_0 [3]));
  FDCE \i_pend_state_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_ahb_rd_en_reg_1),
        .D(D[3]),
        .Q(\i_pend_state_reg[36]_0 [4]));
  FDCE \i_pend_state_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(i_ahb_rd_en_reg_1),
        .D(D[4]),
        .Q(\i_pend_state_reg[36]_0 [5]));
  FDCE \i_pend_state_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[5]),
        .Q(\i_pend_state_reg[36]_0 [6]));
  FDCE \i_pend_state_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[6]),
        .Q(\i_pend_state_reg[36]_0 [7]));
  FDCE \i_pend_state_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[7]),
        .Q(\i_pend_state_reg[36]_0 [8]));
  FDCE \i_pend_state_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(D[8]),
        .Q(\i_pend_state_reg[36]_0 [9]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \i_psv_lvl[1]_i_1 
       (.I0(\i_psv_lvl[1]_i_2_n_0 ),
        .I1(i_haddr_q[5]),
        .I2(i_ahb_wr_en_reg_0),
        .I3(i_haddr_q[6]),
        .I4(Q[0]),
        .I5(\i_psv_lvl[1]_i_3_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \i_psv_lvl[1]_i_2 
       (.I0(Q[1]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[11]),
        .I3(i_haddr_q[4]),
        .O(\i_psv_lvl[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \i_psv_lvl[1]_i_3 
       (.I0(i_haddr_q[7]),
        .I1(i_haddr_q[9]),
        .I2(Q[2]),
        .O(\i_psv_lvl[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_svc_lvl[1]_i_2 
       (.I0(\i_svc_lvl[1]_i_3_n_0 ),
        .I1(SYSRESETREQ_i_6_n_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(i_ahb_wr_en_reg_0),
        .I5(\i_svc_lvl[1]_i_4_n_0 ),
        .O(sys_hndlr_pri1_wr_en));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_svc_lvl[1]_i_3 
       (.I0(i_haddr_q[4]),
        .I1(i_haddr_q[5]),
        .O(\i_svc_lvl[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \i_svc_lvl[1]_i_4 
       (.I0(Q[2]),
        .I1(i_haddr_q[8]),
        .I2(i_haddr_q[9]),
        .I3(i_haddr_q[11]),
        .O(\i_svc_lvl[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[0]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[0]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [0]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [0]),
        .O(nxt_irq_i_en[0]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[10]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[10]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [10]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [10]),
        .O(nxt_irq_i_en[10]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[11]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[11]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [11]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [11]),
        .O(nxt_irq_i_en[11]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[12]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[12]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [12]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [12]),
        .O(nxt_irq_i_en[12]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[13]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[13]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [13]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [13]),
        .O(nxt_irq_i_en[13]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[14]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[14]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [14]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [14]),
        .O(nxt_irq_i_en[14]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[15]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[15]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [15]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [15]),
        .O(nxt_irq_i_en[15]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[16]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[16]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [16]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [16]),
        .O(nxt_irq_i_en[16]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[17]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[17]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [17]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [17]),
        .O(nxt_irq_i_en[17]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[18]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[18]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [18]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [18]),
        .O(nxt_irq_i_en[18]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[19]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[19]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [19]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [19]),
        .O(nxt_irq_i_en[19]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[1]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[1]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [1]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [1]),
        .O(nxt_irq_i_en[1]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[20]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[20]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [20]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [20]),
        .O(nxt_irq_i_en[20]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[21]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[21]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [21]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [21]),
        .O(nxt_irq_i_en[21]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[22]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[22]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [22]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [22]),
        .O(nxt_irq_i_en[22]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[23]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[23]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [23]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [23]),
        .O(nxt_irq_i_en[23]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[24]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[24]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [24]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [24]),
        .O(nxt_irq_i_en[24]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[25]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[25]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [25]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [25]),
        .O(nxt_irq_i_en[25]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[26]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[26]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [26]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [26]),
        .O(nxt_irq_i_en[26]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[27]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[27]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [27]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [27]),
        .O(nxt_irq_i_en[27]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[28]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[28]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [28]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [28]),
        .O(nxt_irq_i_en[28]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[29]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[29]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [29]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [29]),
        .O(nxt_irq_i_en[29]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[2]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[2]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [2]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [2]),
        .O(nxt_irq_i_en[2]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[30]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[30]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [30]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [30]),
        .O(nxt_irq_i_en[30]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[31]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[31]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [31]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [31]),
        .O(nxt_irq_i_en[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \irq_i_en[31]_i_2 
       (.I0(\irq_i_en[31]_i_4_n_0 ),
        .I1(\irq_i_en[31]_i_5_n_0 ),
        .I2(i_ahb_wr_en_reg_0),
        .I3(i_haddr_q[6]),
        .I4(i_haddr_q[7]),
        .I5(i_haddr_q[5]),
        .O(\irq_i_en[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \irq_i_en[31]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\i_irq_lvl[47]_i_3_n_0 ),
        .I3(\irq_i_en[31]_i_6_n_0 ),
        .I4(i_haddr_q[8]),
        .I5(\i_irq_lvl[7]_i_2_n_0 ),
        .O(\irq_i_en[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \irq_i_en[31]_i_4 
       (.I0(Q[1]),
        .I1(i_haddr_q[9]),
        .I2(i_haddr_q[8]),
        .O(\irq_i_en[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \irq_i_en[31]_i_5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(i_haddr_q[4]),
        .I3(i_haddr_q[11]),
        .O(\irq_i_en[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \irq_i_en[31]_i_6 
       (.I0(Q[1]),
        .I1(i_haddr_q[11]),
        .O(\irq_i_en[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[3]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[3]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [3]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [3]),
        .O(nxt_irq_i_en[3]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[4]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[4]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [4]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [4]),
        .O(nxt_irq_i_en[4]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[5]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[5]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [5]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [5]),
        .O(nxt_irq_i_en[5]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[6]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[6]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [6]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [6]),
        .O(nxt_irq_i_en[6]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[7]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[7]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [7]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [7]),
        .O(nxt_irq_i_en[7]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[8]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[8]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [8]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [8]),
        .O(nxt_irq_i_en[8]));
  LUT6 #(
    .INIT(64'h8FCC8F8F8FCCCCCC)) 
    \irq_i_en[9]_i_1 
       (.I0(\irq_i_en[31]_i_2_n_0 ),
        .I1(irq_i_en[9]),
        .I2(\irq_i_en[31]_i_3_n_0 ),
        .I3(\irq_i_en_reg[31]_0 [9]),
        .I4(dap_ppb_dsel),
        .I5(\irq_i_en_reg[31]_1 [9]),
        .O(nxt_irq_i_en[9]));
  FDCE \irq_i_en_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[0]),
        .Q(irq_i_en[0]));
  FDCE \irq_i_en_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[10]),
        .Q(irq_i_en[10]));
  FDCE \irq_i_en_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[11]),
        .Q(irq_i_en[11]));
  FDCE \irq_i_en_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[12]),
        .Q(irq_i_en[12]));
  FDCE \irq_i_en_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[13]),
        .Q(irq_i_en[13]));
  FDCE \irq_i_en_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[14]),
        .Q(irq_i_en[14]));
  FDCE \irq_i_en_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[15]),
        .Q(irq_i_en[15]));
  FDCE \irq_i_en_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[16]),
        .Q(irq_i_en[16]));
  FDCE \irq_i_en_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[17]),
        .Q(irq_i_en[17]));
  FDCE \irq_i_en_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[18]),
        .Q(irq_i_en[18]));
  FDCE \irq_i_en_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[19]),
        .Q(irq_i_en[19]));
  FDCE \irq_i_en_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[1]),
        .Q(irq_i_en[1]));
  FDCE \irq_i_en_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[20]),
        .Q(irq_i_en[20]));
  FDCE \irq_i_en_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[21]),
        .Q(irq_i_en[21]));
  FDCE \irq_i_en_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[22]),
        .Q(irq_i_en[22]));
  FDCE \irq_i_en_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[23]),
        .Q(irq_i_en[23]));
  FDCE \irq_i_en_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[24]),
        .Q(irq_i_en[24]));
  FDCE \irq_i_en_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[25]),
        .Q(irq_i_en[25]));
  FDCE \irq_i_en_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[26]),
        .Q(irq_i_en[26]));
  FDCE \irq_i_en_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[27]),
        .Q(irq_i_en[27]));
  FDCE \irq_i_en_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[28]),
        .Q(irq_i_en[28]));
  FDCE \irq_i_en_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[29]),
        .Q(irq_i_en[29]));
  FDCE \irq_i_en_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[2]),
        .Q(irq_i_en[2]));
  FDCE \irq_i_en_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[30]),
        .Q(irq_i_en[30]));
  FDCE \irq_i_en_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[31]),
        .Q(irq_i_en[31]));
  FDCE \irq_i_en_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[3]),
        .Q(irq_i_en[3]));
  FDCE \irq_i_en_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[4]),
        .Q(irq_i_en[4]));
  FDCE \irq_i_en_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[5]),
        .Q(irq_i_en[5]));
  FDCE \irq_i_en_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[6]),
        .Q(irq_i_en[6]));
  FDCE \irq_i_en_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[7]),
        .Q(irq_i_en[7]));
  FDCE \irq_i_en_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[8]),
        .Q(irq_i_en[8]));
  FDCE \irq_i_en_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(nxt_irq_i_en[9]),
        .Q(irq_i_en[9]));
  FDCE \irq_prev_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[0]),
        .Q(\irq_prev_reg[31]_0 [0]));
  FDCE \irq_prev_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[10]),
        .Q(\irq_prev_reg[31]_0 [10]));
  FDCE \irq_prev_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[11]),
        .Q(\irq_prev_reg[31]_0 [11]));
  FDCE \irq_prev_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[12]),
        .Q(\irq_prev_reg[31]_0 [12]));
  FDCE \irq_prev_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[13]),
        .Q(\irq_prev_reg[31]_0 [13]));
  FDCE \irq_prev_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[14]),
        .Q(\irq_prev_reg[31]_0 [14]));
  FDCE \irq_prev_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[15]),
        .Q(\irq_prev_reg[31]_0 [15]));
  FDCE \irq_prev_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[16]),
        .Q(\irq_prev_reg[31]_0 [16]));
  FDCE \irq_prev_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[17]),
        .Q(\irq_prev_reg[31]_0 [17]));
  FDCE \irq_prev_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[18]),
        .Q(\irq_prev_reg[31]_0 [18]));
  FDCE \irq_prev_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[19]),
        .Q(\irq_prev_reg[31]_0 [19]));
  FDCE \irq_prev_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[1]),
        .Q(\irq_prev_reg[31]_0 [1]));
  FDCE \irq_prev_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[20]),
        .Q(\irq_prev_reg[31]_0 [20]));
  FDCE \irq_prev_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[21]),
        .Q(\irq_prev_reg[31]_0 [21]));
  FDCE \irq_prev_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[22]),
        .Q(\irq_prev_reg[31]_0 [22]));
  FDCE \irq_prev_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[23]),
        .Q(\irq_prev_reg[31]_0 [23]));
  FDCE \irq_prev_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[24]),
        .Q(\irq_prev_reg[31]_0 [24]));
  FDCE \irq_prev_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[25]),
        .Q(\irq_prev_reg[31]_0 [25]));
  FDCE \irq_prev_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[26]),
        .Q(\irq_prev_reg[31]_0 [26]));
  FDCE \irq_prev_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[27]),
        .Q(\irq_prev_reg[31]_0 [27]));
  FDCE \irq_prev_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[28]),
        .Q(\irq_prev_reg[31]_0 [28]));
  FDCE \irq_prev_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[29]),
        .Q(\irq_prev_reg[31]_0 [29]));
  FDCE \irq_prev_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[2]),
        .Q(\irq_prev_reg[31]_0 [2]));
  FDCE \irq_prev_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[30]),
        .Q(\irq_prev_reg[31]_0 [30]));
  FDCE \irq_prev_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[31]),
        .Q(\irq_prev_reg[31]_0 [31]));
  FDCE \irq_prev_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[3]),
        .Q(\irq_prev_reg[31]_0 [3]));
  FDCE \irq_prev_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[4]),
        .Q(\irq_prev_reg[31]_0 [4]));
  FDCE \irq_prev_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[5]),
        .Q(\irq_prev_reg[31]_0 [5]));
  FDCE \irq_prev_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[6]),
        .Q(\irq_prev_reg[31]_0 [6]));
  FDCE \irq_prev_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[7]),
        .Q(\irq_prev_reg[31]_0 [7]));
  FDCE \irq_prev_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[8]),
        .Q(\irq_prev_reg[31]_0 [8]));
  FDCE \irq_prev_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(RESET_INTERCONNECT),
        .D(IRQ[9]),
        .Q(\irq_prev_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    itcm_sel_i_2
       (.I0(en_itcm_core[0]),
        .I1(O[0]),
        .I2(en_itcm_core[1]),
        .I3(itcm_sel_reg),
        .I4(itcm_sel_reg_0),
        .O(\en_itcm_core_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \latched_excpt_num[0]_i_1 
       (.I0(\i_pend_state_reg[36]_0 [0]),
        .I1(\HRDATA_reg[17]_0 [0]),
        .I2(\latched_excpt_num_reg[0] ),
        .O(\pend_lvl_num_reg[1] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \latched_excpt_num[1]_i_1 
       (.I0(\i_pend_state_reg[0]_0 ),
        .I1(\HRDATA_reg[17]_0 [1]),
        .O(\pend_lvl_num_reg[1] [1]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \latched_excpt_num[5]_i_5 
       (.I0(\i_pend_state_reg[36]_0 [0]),
        .I1(\i_pend_state_reg[36]_0 [1]),
        .I2(\latched_excpt_num_reg[1] ),
        .I3(instr_faulted),
        .I4(int_fault_ex),
        .I5(biu_wfault),
        .O(\i_pend_state_reg[0]_0 ));
  FDCE nmi_prev_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(nmi_prev_reg_0),
        .D(NMI),
        .Q(int_prev));
  LUT6 #(
    .INIT(64'hFFFFAFFFFFFFAEEE)) 
    pend_tree_i_1
       (.I0(\i_pend_state_reg[2]_0 ),
        .I1(\i_pend_state_reg[36]_0 [4]),
        .I2(dbg_debugen),
        .I3(c_maskints),
        .I4(en_pend2),
        .I5(\i_pend_state_reg[36]_0 [3]),
        .O(nxt_pend_tree));
  LUT3 #(
    .INIT(8'hBA)) 
    pend_tree_i_2
       (.I0(\i_pend_state_reg[36]_0 [2]),
        .I1(pend_tree_reg),
        .I2(nvic_excpt_svc_valid),
        .O(\i_pend_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[0]_i_10 
       (.I0(irq_lvl[14]),
        .I1(irq_lvl[12]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[10]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[8]),
        .O(\r_int_actv_lvl[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[0]_i_11 
       (.I0(irq_lvl[22]),
        .I1(irq_lvl[20]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[18]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[16]),
        .O(\r_int_actv_lvl[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[0]_i_12 
       (.I0(irq_lvl[30]),
        .I1(irq_lvl[28]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[26]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[24]),
        .O(\r_int_actv_lvl[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[0]_i_13 
       (.I0(irq_lvl[38]),
        .I1(irq_lvl[36]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[34]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[32]),
        .O(\r_int_actv_lvl[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[0]_i_14 
       (.I0(irq_lvl[46]),
        .I1(irq_lvl[44]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[42]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[40]),
        .O(\r_int_actv_lvl[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[0]_i_15 
       (.I0(irq_lvl[54]),
        .I1(irq_lvl[52]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[50]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[48]),
        .O(\r_int_actv_lvl[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[0]_i_16 
       (.I0(irq_lvl[62]),
        .I1(irq_lvl[60]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[58]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[56]),
        .O(\r_int_actv_lvl[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[0]_i_9 
       (.I0(irq_lvl[6]),
        .I1(irq_lvl[4]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[2]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[0]),
        .O(\r_int_actv_lvl[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[1]_i_10 
       (.I0(irq_lvl[15]),
        .I1(irq_lvl[13]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[11]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[9]),
        .O(\r_int_actv_lvl[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[1]_i_11 
       (.I0(irq_lvl[23]),
        .I1(irq_lvl[21]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[19]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[17]),
        .O(\r_int_actv_lvl[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[1]_i_12 
       (.I0(irq_lvl[31]),
        .I1(irq_lvl[29]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[27]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[25]),
        .O(\r_int_actv_lvl[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[1]_i_13 
       (.I0(irq_lvl[39]),
        .I1(irq_lvl[37]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[35]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[33]),
        .O(\r_int_actv_lvl[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[1]_i_14 
       (.I0(irq_lvl[47]),
        .I1(irq_lvl[45]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[43]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[41]),
        .O(\r_int_actv_lvl[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[1]_i_15 
       (.I0(irq_lvl[55]),
        .I1(irq_lvl[53]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[51]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[49]),
        .O(\r_int_actv_lvl[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[1]_i_16 
       (.I0(irq_lvl[63]),
        .I1(irq_lvl[61]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[59]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[57]),
        .O(\r_int_actv_lvl[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_int_actv_lvl[1]_i_9 
       (.I0(irq_lvl[7]),
        .I1(irq_lvl[5]),
        .I2(nvic_excpt_num[1]),
        .I3(irq_lvl[3]),
        .I4(nvic_excpt_num[0]),
        .I5(irq_lvl[1]),
        .O(\r_int_actv_lvl[1]_i_9_n_0 ));
  MUXF8 \r_int_actv_lvl_reg[0]_i_2 
       (.I0(\r_int_actv_lvl_reg[0]_i_5_n_0 ),
        .I1(\r_int_actv_lvl_reg[0]_i_6_n_0 ),
        .O(\dp_ipsr_7to2_reg[5]_1 ),
        .S(nvic_excpt_num[3]));
  MUXF8 \r_int_actv_lvl_reg[0]_i_3 
       (.I0(\r_int_actv_lvl_reg[0]_i_7_n_0 ),
        .I1(\r_int_actv_lvl_reg[0]_i_8_n_0 ),
        .O(\dp_ipsr_7to2_reg[5]_2 ),
        .S(nvic_excpt_num[3]));
  MUXF7 \r_int_actv_lvl_reg[0]_i_5 
       (.I0(\r_int_actv_lvl[0]_i_9_n_0 ),
        .I1(\r_int_actv_lvl[0]_i_10_n_0 ),
        .O(\r_int_actv_lvl_reg[0]_i_5_n_0 ),
        .S(nvic_excpt_num[2]));
  MUXF7 \r_int_actv_lvl_reg[0]_i_6 
       (.I0(\r_int_actv_lvl[0]_i_11_n_0 ),
        .I1(\r_int_actv_lvl[0]_i_12_n_0 ),
        .O(\r_int_actv_lvl_reg[0]_i_6_n_0 ),
        .S(nvic_excpt_num[2]));
  MUXF7 \r_int_actv_lvl_reg[0]_i_7 
       (.I0(\r_int_actv_lvl[0]_i_13_n_0 ),
        .I1(\r_int_actv_lvl[0]_i_14_n_0 ),
        .O(\r_int_actv_lvl_reg[0]_i_7_n_0 ),
        .S(nvic_excpt_num[2]));
  MUXF7 \r_int_actv_lvl_reg[0]_i_8 
       (.I0(\r_int_actv_lvl[0]_i_15_n_0 ),
        .I1(\r_int_actv_lvl[0]_i_16_n_0 ),
        .O(\r_int_actv_lvl_reg[0]_i_8_n_0 ),
        .S(nvic_excpt_num[2]));
  MUXF8 \r_int_actv_lvl_reg[1]_i_2 
       (.I0(\r_int_actv_lvl_reg[1]_i_5_n_0 ),
        .I1(\r_int_actv_lvl_reg[1]_i_6_n_0 ),
        .O(\dp_ipsr_7to2_reg[5] ),
        .S(nvic_excpt_num[3]));
  MUXF8 \r_int_actv_lvl_reg[1]_i_3 
       (.I0(\r_int_actv_lvl_reg[1]_i_7_n_0 ),
        .I1(\r_int_actv_lvl_reg[1]_i_8_n_0 ),
        .O(\dp_ipsr_7to2_reg[5]_0 ),
        .S(nvic_excpt_num[3]));
  MUXF7 \r_int_actv_lvl_reg[1]_i_5 
       (.I0(\r_int_actv_lvl[1]_i_9_n_0 ),
        .I1(\r_int_actv_lvl[1]_i_10_n_0 ),
        .O(\r_int_actv_lvl_reg[1]_i_5_n_0 ),
        .S(nvic_excpt_num[2]));
  MUXF7 \r_int_actv_lvl_reg[1]_i_6 
       (.I0(\r_int_actv_lvl[1]_i_11_n_0 ),
        .I1(\r_int_actv_lvl[1]_i_12_n_0 ),
        .O(\r_int_actv_lvl_reg[1]_i_6_n_0 ),
        .S(nvic_excpt_num[2]));
  MUXF7 \r_int_actv_lvl_reg[1]_i_7 
       (.I0(\r_int_actv_lvl[1]_i_13_n_0 ),
        .I1(\r_int_actv_lvl[1]_i_14_n_0 ),
        .O(\r_int_actv_lvl_reg[1]_i_7_n_0 ),
        .S(nvic_excpt_num[2]));
  MUXF7 \r_int_actv_lvl_reg[1]_i_8 
       (.I0(\r_int_actv_lvl[1]_i_15_n_0 ),
        .I1(\r_int_actv_lvl[1]_i_16_n_0 ),
        .O(\r_int_actv_lvl_reg[1]_i_8_n_0 ),
        .S(nvic_excpt_num[2]));
  FDPE reset_sync_reg
       (.C(HCLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(RESET_INTERCONNECT),
        .Q(reset_sync));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    tck_cnt_flag_i_2
       (.I0(\HRDATA[21]_i_4_n_0 ),
        .I1(i_ahb_wr_en_reg_0),
        .I2(Q[1]),
        .I3(i_ahb_rd_en_reg_0),
        .I4(Q[0]),
        .O(i_ahb_wr_en_reg_2));
  LUT3 #(
    .INIT(8'hAE)) 
    \tck_count[23]_i_1 
       (.I0(\i_haddr_q_reg[4]_0 ),
        .I1(p_6_in[0]),
        .I2(\tck_count_reg[23] ),
        .O(tck_en_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tck_count[23]_i_3 
       (.I0(\tck_reload[23]_i_3_n_0 ),
        .I1(i_haddr_q[4]),
        .I2(Q[1]),
        .I3(i_ahb_wr_en_reg_0),
        .I4(\HRDATA[31]_i_6_n_0 ),
        .O(\i_haddr_q_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    tck_en_i_1
       (.I0(HWDATAsysppb[0]),
        .I1(\tck_reload[23]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(i_haddr_q[11]),
        .I4(Q[1]),
        .I5(p_6_in[0]),
        .O(\i_haddr_q_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    tck_int_en_i_1
       (.I0(HWDATAsysppb[1]),
        .I1(\tck_reload[23]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(i_haddr_q[11]),
        .I4(Q[1]),
        .I5(p_6_in[1]),
        .O(\i_haddr_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \tck_reload[23]_i_1 
       (.I0(\tck_reload[23]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(i_haddr_q[11]),
        .O(\i_haddr_q_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \tck_reload[23]_i_2 
       (.I0(\tck_reload[23]_i_3_n_0 ),
        .I1(i_haddr_q[4]),
        .I2(i_haddr_q[5]),
        .I3(i_haddr_q[6]),
        .I4(i_ahb_wr_en_reg_0),
        .O(\tck_reload[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tck_reload[23]_i_3 
       (.I0(i_haddr_q[7]),
        .I1(i_haddr_q[9]),
        .I2(Q[2]),
        .I3(i_haddr_q[8]),
        .O(\tck_reload[23]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "cm1_nvic_ahb_os" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic_ahb_os
   (p_6_in,
    Q,
    \i_svc_lvl_reg[0]_0 ,
    \i_psv_lvl_reg[1]_0 ,
    nxt_pend_lvl_tree,
    \tck_reload_reg[23]_0 ,
    D,
    \high_num2_reg[4] ,
    \i_tck_lvl_reg[0]_0 ,
    \i_psv_lvl_reg[0]_0 ,
    \i_tck_lvl_reg[1]_0 ,
    \i_svc_lvl_reg[1]_0 ,
    \tck_reload_reg[5]_0 ,
    \tck_reload_reg[8]_0 ,
    \tck_reload_reg[9]_0 ,
    \tck_reload_reg[10]_0 ,
    \tck_reload_reg[11]_0 ,
    \tck_reload_reg[18]_0 ,
    \tck_reload_reg[19]_0 ,
    \tck_reload_reg[20]_0 ,
    \tck_reload_reg[21]_0 ,
    \tck_reload_reg[2]_0 ,
    \tck_reload_reg[1]_0 ,
    \tck_reload_reg[0]_0 ,
    tck_cnt_flag,
    tck_en_reg_0,
    HCLK,
    \i_tck_lvl_reg[0]_1 ,
    tck_int_en_reg_0,
    tck_cnt_flag_reg_0,
    c_maskints,
    dbg_debugen,
    \pend_lvl_tree_reg[0] ,
    \tck_count_reg[0]_0 ,
    \i_pend_state_reg[4] ,
    \pend_lvl_num_reg[5] ,
    \pend_lvl_tree_reg[0]_0 ,
    \pend_lvl_tree_reg[1] ,
    \i_pend_state_reg[4]_0 ,
    \HRDATA_reg[5] ,
    \pend_lvl_tree_reg[1]_0 ,
    en_pend2,
    \pend_lvl_tree_reg[1]_1 ,
    \pend_lvl_tree_reg[1]_2 ,
    E,
    HWDATAsysppb,
    \tck_reload_reg[23]_1 ,
    \tck_reload_reg[15]_0 ,
    \tck_count_reg[23]_0 ,
    \i_svc_lvl_reg[1]_1 ,
    dap_ppb_dsel,
    \i_svc_lvl_reg[1]_2 ,
    sys_hndlr_pri1_wr_en,
    \i_psv_lvl_reg[1]_1 ,
    tck_cnt_flag_reg_1);
  output [1:0]p_6_in;
  output [11:0]Q;
  output \i_svc_lvl_reg[0]_0 ;
  output [1:0]\i_psv_lvl_reg[1]_0 ;
  output [1:0]nxt_pend_lvl_tree;
  output [11:0]\tck_reload_reg[23]_0 ;
  output [0:0]D;
  output [4:0]\high_num2_reg[4] ;
  output \i_tck_lvl_reg[0]_0 ;
  output \i_psv_lvl_reg[0]_0 ;
  output [1:0]\i_tck_lvl_reg[1]_0 ;
  output \i_svc_lvl_reg[1]_0 ;
  output \tck_reload_reg[5]_0 ;
  output \tck_reload_reg[8]_0 ;
  output \tck_reload_reg[9]_0 ;
  output \tck_reload_reg[10]_0 ;
  output \tck_reload_reg[11]_0 ;
  output \tck_reload_reg[18]_0 ;
  output \tck_reload_reg[19]_0 ;
  output \tck_reload_reg[20]_0 ;
  output \tck_reload_reg[21]_0 ;
  output \tck_reload_reg[2]_0 ;
  output \tck_reload_reg[1]_0 ;
  output \tck_reload_reg[0]_0 ;
  output tck_cnt_flag;
  input tck_en_reg_0;
  input HCLK;
  input \i_tck_lvl_reg[0]_1 ;
  input tck_int_en_reg_0;
  input tck_cnt_flag_reg_0;
  input c_maskints;
  input dbg_debugen;
  input [1:0]\pend_lvl_tree_reg[0] ;
  input \tck_count_reg[0]_0 ;
  input \i_pend_state_reg[4] ;
  input [4:0]\pend_lvl_num_reg[5] ;
  input \pend_lvl_tree_reg[0]_0 ;
  input \pend_lvl_tree_reg[1] ;
  input \i_pend_state_reg[4]_0 ;
  input [1:0]\HRDATA_reg[5] ;
  input \pend_lvl_tree_reg[1]_0 ;
  input [0:0]en_pend2;
  input [0:0]\pend_lvl_tree_reg[1]_1 ;
  input \pend_lvl_tree_reg[1]_2 ;
  input [0:0]E;
  input [25:0]HWDATAsysppb;
  input \tck_reload_reg[23]_1 ;
  input \tck_reload_reg[15]_0 ;
  input [0:0]\tck_count_reg[23]_0 ;
  input [1:0]\i_svc_lvl_reg[1]_1 ;
  input dap_ppb_dsel;
  input [1:0]\i_svc_lvl_reg[1]_2 ;
  input sys_hndlr_pri1_wr_en;
  input [0:0]\i_psv_lvl_reg[1]_1 ;
  input tck_cnt_flag_reg_1;

  wire [0:0]D;
  wire [0:0]E;
  wire HCLK;
  wire [1:0]\HRDATA_reg[5] ;
  wire [25:0]HWDATAsysppb;
  wire [11:0]Q;
  wire c_maskints;
  wire dap_ppb_dsel;
  wire dbg_debugen;
  wire [0:0]en_pend2;
  wire [4:0]\high_num2_reg[4] ;
  wire \i_pend_state_reg[4] ;
  wire \i_pend_state_reg[4]_0 ;
  wire \i_psv_lvl_reg[0]_0 ;
  wire [1:0]\i_psv_lvl_reg[1]_0 ;
  wire [0:0]\i_psv_lvl_reg[1]_1 ;
  wire \i_svc_lvl[0]_i_1_n_0 ;
  wire \i_svc_lvl[1]_i_1_n_0 ;
  wire \i_svc_lvl_reg[0]_0 ;
  wire \i_svc_lvl_reg[1]_0 ;
  wire [1:0]\i_svc_lvl_reg[1]_1 ;
  wire [1:0]\i_svc_lvl_reg[1]_2 ;
  wire \i_tck_lvl_reg[0]_0 ;
  wire \i_tck_lvl_reg[0]_1 ;
  wire [1:0]\i_tck_lvl_reg[1]_0 ;
  wire [1:0]nxt_pend_lvl_tree;
  wire [23:0]nxt_tck_count;
  wire [23:1]nxt_tck_count1;
  wire nxt_tck_count1_carry__0_i_1_n_0;
  wire nxt_tck_count1_carry__0_i_2_n_0;
  wire nxt_tck_count1_carry__0_i_3_n_0;
  wire nxt_tck_count1_carry__0_i_4_n_0;
  wire nxt_tck_count1_carry__0_n_0;
  wire nxt_tck_count1_carry__0_n_1;
  wire nxt_tck_count1_carry__0_n_2;
  wire nxt_tck_count1_carry__0_n_3;
  wire nxt_tck_count1_carry__1_i_1_n_0;
  wire nxt_tck_count1_carry__1_i_2_n_0;
  wire nxt_tck_count1_carry__1_i_3_n_0;
  wire nxt_tck_count1_carry__1_i_4_n_0;
  wire nxt_tck_count1_carry__1_n_0;
  wire nxt_tck_count1_carry__1_n_1;
  wire nxt_tck_count1_carry__1_n_2;
  wire nxt_tck_count1_carry__1_n_3;
  wire nxt_tck_count1_carry__2_i_1_n_0;
  wire nxt_tck_count1_carry__2_i_2_n_0;
  wire nxt_tck_count1_carry__2_i_3_n_0;
  wire nxt_tck_count1_carry__2_i_4_n_0;
  wire nxt_tck_count1_carry__2_n_0;
  wire nxt_tck_count1_carry__2_n_1;
  wire nxt_tck_count1_carry__2_n_2;
  wire nxt_tck_count1_carry__2_n_3;
  wire nxt_tck_count1_carry__3_i_1_n_0;
  wire nxt_tck_count1_carry__3_i_2_n_0;
  wire nxt_tck_count1_carry__3_i_3_n_0;
  wire nxt_tck_count1_carry__3_i_4_n_0;
  wire nxt_tck_count1_carry__3_n_0;
  wire nxt_tck_count1_carry__3_n_1;
  wire nxt_tck_count1_carry__3_n_2;
  wire nxt_tck_count1_carry__3_n_3;
  wire nxt_tck_count1_carry__4_i_1_n_0;
  wire nxt_tck_count1_carry__4_i_2_n_0;
  wire nxt_tck_count1_carry__4_i_3_n_0;
  wire nxt_tck_count1_carry__4_n_2;
  wire nxt_tck_count1_carry__4_n_3;
  wire nxt_tck_count1_carry_i_1_n_0;
  wire nxt_tck_count1_carry_i_2_n_0;
  wire nxt_tck_count1_carry_i_3_n_0;
  wire nxt_tck_count1_carry_i_4_n_0;
  wire nxt_tck_count1_carry_n_0;
  wire nxt_tck_count1_carry_n_1;
  wire nxt_tck_count1_carry_n_2;
  wire nxt_tck_count1_carry_n_3;
  wire [1:0]p_6_in;
  wire \pend_lvl_num[0]_i_2_n_0 ;
  wire \pend_lvl_num[0]_i_3_n_0 ;
  wire \pend_lvl_num[5]_i_4_n_0 ;
  wire [4:0]\pend_lvl_num_reg[5] ;
  wire \pend_lvl_tree[0]_i_3_n_0 ;
  wire \pend_lvl_tree[0]_i_4_n_0 ;
  wire \pend_lvl_tree[0]_i_5_n_0 ;
  wire \pend_lvl_tree[1]_i_2_n_0 ;
  wire [1:0]\pend_lvl_tree_reg[0] ;
  wire \pend_lvl_tree_reg[0]_0 ;
  wire \pend_lvl_tree_reg[1] ;
  wire \pend_lvl_tree_reg[1]_0 ;
  wire [0:0]\pend_lvl_tree_reg[1]_1 ;
  wire \pend_lvl_tree_reg[1]_2 ;
  wire sys_hndlr_pri1_wr_en;
  wire tck_cnt_flag;
  wire tck_cnt_flag_i_1_n_0;
  wire tck_cnt_flag_reg_0;
  wire tck_cnt_flag_reg_1;
  wire \tck_count[23]_i_4_n_0 ;
  wire \tck_count[23]_i_5_n_0 ;
  wire \tck_count[23]_i_6_n_0 ;
  wire \tck_count[23]_i_7_n_0 ;
  wire \tck_count[23]_i_8_n_0 ;
  wire \tck_count[23]_i_9_n_0 ;
  wire \tck_count_reg[0]_0 ;
  wire [0:0]\tck_count_reg[23]_0 ;
  wire \tck_count_reg_n_0_[0] ;
  wire \tck_count_reg_n_0_[10] ;
  wire \tck_count_reg_n_0_[11] ;
  wire \tck_count_reg_n_0_[18] ;
  wire \tck_count_reg_n_0_[19] ;
  wire \tck_count_reg_n_0_[1] ;
  wire \tck_count_reg_n_0_[20] ;
  wire \tck_count_reg_n_0_[21] ;
  wire \tck_count_reg_n_0_[2] ;
  wire \tck_count_reg_n_0_[5] ;
  wire \tck_count_reg_n_0_[8] ;
  wire \tck_count_reg_n_0_[9] ;
  wire tck_en_reg_0;
  wire tck_int_en_reg_0;
  wire [21:0]tck_reload;
  wire \tck_reload_reg[0]_0 ;
  wire \tck_reload_reg[10]_0 ;
  wire \tck_reload_reg[11]_0 ;
  wire \tck_reload_reg[15]_0 ;
  wire \tck_reload_reg[18]_0 ;
  wire \tck_reload_reg[19]_0 ;
  wire \tck_reload_reg[1]_0 ;
  wire \tck_reload_reg[20]_0 ;
  wire \tck_reload_reg[21]_0 ;
  wire [11:0]\tck_reload_reg[23]_0 ;
  wire \tck_reload_reg[23]_1 ;
  wire \tck_reload_reg[2]_0 ;
  wire \tck_reload_reg[5]_0 ;
  wire \tck_reload_reg[8]_0 ;
  wire \tck_reload_reg[9]_0 ;
  wire tck_to_zero;
  wire [3:2]NLW_nxt_tck_count1_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_nxt_tck_count1_carry__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \HRDATA[0]_i_3 
       (.I0(tck_reload[0]),
        .I1(\HRDATA_reg[5] [0]),
        .I2(\tck_count_reg_n_0_[0] ),
        .I3(\HRDATA_reg[5] [1]),
        .I4(p_6_in[0]),
        .O(\tck_reload_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[10]_i_3 
       (.I0(tck_reload[10]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[10] ),
        .O(\tck_reload_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[11]_i_3 
       (.I0(tck_reload[11]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[11] ),
        .O(\tck_reload_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[18]_i_3 
       (.I0(tck_reload[18]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[18] ),
        .O(\tck_reload_reg[18]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[19]_i_3 
       (.I0(tck_reload[19]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[19] ),
        .O(\tck_reload_reg[19]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \HRDATA[1]_i_3 
       (.I0(tck_reload[1]),
        .I1(\HRDATA_reg[5] [0]),
        .I2(\tck_count_reg_n_0_[1] ),
        .I3(\HRDATA_reg[5] [1]),
        .I4(p_6_in[1]),
        .O(\tck_reload_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[20]_i_4 
       (.I0(tck_reload[20]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[20] ),
        .O(\tck_reload_reg[20]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[21]_i_5 
       (.I0(tck_reload[21]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[21] ),
        .O(\tck_reload_reg[21]_0 ));
  LUT4 #(
    .INIT(16'h22F3)) 
    \HRDATA[2]_i_3 
       (.I0(tck_reload[2]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\tck_count_reg_n_0_[2] ),
        .I3(\HRDATA_reg[5] [0]),
        .O(\tck_reload_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[5]_i_3 
       (.I0(tck_reload[5]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[5] ),
        .O(\tck_reload_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[8]_i_3 
       (.I0(tck_reload[8]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[8] ),
        .O(\tck_reload_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h2C20)) 
    \HRDATA[9]_i_5 
       (.I0(tck_reload[9]),
        .I1(\HRDATA_reg[5] [1]),
        .I2(\HRDATA_reg[5] [0]),
        .I3(\tck_count_reg_n_0_[9] ),
        .O(\tck_reload_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \i_pend_state[4]_i_1 
       (.I0(tck_to_zero),
        .I1(p_6_in[1]),
        .I2(\i_pend_state_reg[4] ),
        .O(D));
  LUT5 #(
    .INIT(32'h00000400)) 
    \i_pend_state[4]_i_2 
       (.I0(\tck_count[23]_i_4_n_0 ),
        .I1(\tck_count_reg_n_0_[0] ),
        .I2(\i_pend_state_reg[4]_0 ),
        .I3(p_6_in[0]),
        .I4(\tck_count_reg[0]_0 ),
        .O(tck_to_zero));
  FDCE \i_psv_lvl_reg[0] 
       (.C(HCLK),
        .CE(\i_psv_lvl_reg[1]_1 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(HWDATAsysppb[22]),
        .Q(\i_psv_lvl_reg[1]_0 [0]));
  FDCE \i_psv_lvl_reg[1] 
       (.C(HCLK),
        .CE(\i_psv_lvl_reg[1]_1 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(HWDATAsysppb[23]),
        .Q(\i_psv_lvl_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_svc_lvl[0]_i_1 
       (.I0(\i_svc_lvl_reg[1]_1 [0]),
        .I1(dap_ppb_dsel),
        .I2(\i_svc_lvl_reg[1]_2 [0]),
        .I3(sys_hndlr_pri1_wr_en),
        .I4(\i_svc_lvl_reg[0]_0 ),
        .O(\i_svc_lvl[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_svc_lvl[1]_i_1 
       (.I0(\i_svc_lvl_reg[1]_1 [1]),
        .I1(dap_ppb_dsel),
        .I2(\i_svc_lvl_reg[1]_2 [1]),
        .I3(sys_hndlr_pri1_wr_en),
        .I4(\i_svc_lvl_reg[1]_0 ),
        .O(\i_svc_lvl[1]_i_1_n_0 ));
  FDCE \i_svc_lvl_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\i_tck_lvl_reg[0]_1 ),
        .D(\i_svc_lvl[0]_i_1_n_0 ),
        .Q(\i_svc_lvl_reg[0]_0 ));
  FDCE \i_svc_lvl_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\i_tck_lvl_reg[0]_1 ),
        .D(\i_svc_lvl[1]_i_1_n_0 ),
        .Q(\i_svc_lvl_reg[1]_0 ));
  FDCE \i_tck_lvl_reg[0] 
       (.C(HCLK),
        .CE(\i_psv_lvl_reg[1]_1 ),
        .CLR(\i_tck_lvl_reg[0]_1 ),
        .D(HWDATAsysppb[24]),
        .Q(\i_tck_lvl_reg[1]_0 [0]));
  FDCE \i_tck_lvl_reg[1] 
       (.C(HCLK),
        .CE(\i_psv_lvl_reg[1]_1 ),
        .CLR(\i_tck_lvl_reg[0]_1 ),
        .D(HWDATAsysppb[25]),
        .Q(\i_tck_lvl_reg[1]_0 [1]));
  CARRY4 nxt_tck_count1_carry
       (.CI(1'b0),
        .CO({nxt_tck_count1_carry_n_0,nxt_tck_count1_carry_n_1,nxt_tck_count1_carry_n_2,nxt_tck_count1_carry_n_3}),
        .CYINIT(\tck_count_reg_n_0_[0] ),
        .DI({Q[1:0],\tck_count_reg_n_0_[2] ,\tck_count_reg_n_0_[1] }),
        .O(nxt_tck_count1[4:1]),
        .S({nxt_tck_count1_carry_i_1_n_0,nxt_tck_count1_carry_i_2_n_0,nxt_tck_count1_carry_i_3_n_0,nxt_tck_count1_carry_i_4_n_0}));
  CARRY4 nxt_tck_count1_carry__0
       (.CI(nxt_tck_count1_carry_n_0),
        .CO({nxt_tck_count1_carry__0_n_0,nxt_tck_count1_carry__0_n_1,nxt_tck_count1_carry__0_n_2,nxt_tck_count1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\tck_count_reg_n_0_[8] ,Q[3:2],\tck_count_reg_n_0_[5] }),
        .O(nxt_tck_count1[8:5]),
        .S({nxt_tck_count1_carry__0_i_1_n_0,nxt_tck_count1_carry__0_i_2_n_0,nxt_tck_count1_carry__0_i_3_n_0,nxt_tck_count1_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__0_i_1
       (.I0(\tck_count_reg_n_0_[8] ),
        .O(nxt_tck_count1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__0_i_2
       (.I0(Q[3]),
        .O(nxt_tck_count1_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__0_i_3
       (.I0(Q[2]),
        .O(nxt_tck_count1_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__0_i_4
       (.I0(\tck_count_reg_n_0_[5] ),
        .O(nxt_tck_count1_carry__0_i_4_n_0));
  CARRY4 nxt_tck_count1_carry__1
       (.CI(nxt_tck_count1_carry__0_n_0),
        .CO({nxt_tck_count1_carry__1_n_0,nxt_tck_count1_carry__1_n_1,nxt_tck_count1_carry__1_n_2,nxt_tck_count1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({Q[4],\tck_count_reg_n_0_[11] ,\tck_count_reg_n_0_[10] ,\tck_count_reg_n_0_[9] }),
        .O(nxt_tck_count1[12:9]),
        .S({nxt_tck_count1_carry__1_i_1_n_0,nxt_tck_count1_carry__1_i_2_n_0,nxt_tck_count1_carry__1_i_3_n_0,nxt_tck_count1_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__1_i_1
       (.I0(Q[4]),
        .O(nxt_tck_count1_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__1_i_2
       (.I0(\tck_count_reg_n_0_[11] ),
        .O(nxt_tck_count1_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__1_i_3
       (.I0(\tck_count_reg_n_0_[10] ),
        .O(nxt_tck_count1_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__1_i_4
       (.I0(\tck_count_reg_n_0_[9] ),
        .O(nxt_tck_count1_carry__1_i_4_n_0));
  CARRY4 nxt_tck_count1_carry__2
       (.CI(nxt_tck_count1_carry__1_n_0),
        .CO({nxt_tck_count1_carry__2_n_0,nxt_tck_count1_carry__2_n_1,nxt_tck_count1_carry__2_n_2,nxt_tck_count1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(nxt_tck_count1[16:13]),
        .S({nxt_tck_count1_carry__2_i_1_n_0,nxt_tck_count1_carry__2_i_2_n_0,nxt_tck_count1_carry__2_i_3_n_0,nxt_tck_count1_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__2_i_1
       (.I0(Q[8]),
        .O(nxt_tck_count1_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__2_i_2
       (.I0(Q[7]),
        .O(nxt_tck_count1_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__2_i_3
       (.I0(Q[6]),
        .O(nxt_tck_count1_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__2_i_4
       (.I0(Q[5]),
        .O(nxt_tck_count1_carry__2_i_4_n_0));
  CARRY4 nxt_tck_count1_carry__3
       (.CI(nxt_tck_count1_carry__2_n_0),
        .CO({nxt_tck_count1_carry__3_n_0,nxt_tck_count1_carry__3_n_1,nxt_tck_count1_carry__3_n_2,nxt_tck_count1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\tck_count_reg_n_0_[20] ,\tck_count_reg_n_0_[19] ,\tck_count_reg_n_0_[18] ,Q[9]}),
        .O(nxt_tck_count1[20:17]),
        .S({nxt_tck_count1_carry__3_i_1_n_0,nxt_tck_count1_carry__3_i_2_n_0,nxt_tck_count1_carry__3_i_3_n_0,nxt_tck_count1_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__3_i_1
       (.I0(\tck_count_reg_n_0_[20] ),
        .O(nxt_tck_count1_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__3_i_2
       (.I0(\tck_count_reg_n_0_[19] ),
        .O(nxt_tck_count1_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__3_i_3
       (.I0(\tck_count_reg_n_0_[18] ),
        .O(nxt_tck_count1_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__3_i_4
       (.I0(Q[9]),
        .O(nxt_tck_count1_carry__3_i_4_n_0));
  CARRY4 nxt_tck_count1_carry__4
       (.CI(nxt_tck_count1_carry__3_n_0),
        .CO({NLW_nxt_tck_count1_carry__4_CO_UNCONNECTED[3:2],nxt_tck_count1_carry__4_n_2,nxt_tck_count1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[10],\tck_count_reg_n_0_[21] }),
        .O({NLW_nxt_tck_count1_carry__4_O_UNCONNECTED[3],nxt_tck_count1[23:21]}),
        .S({1'b0,nxt_tck_count1_carry__4_i_1_n_0,nxt_tck_count1_carry__4_i_2_n_0,nxt_tck_count1_carry__4_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__4_i_1
       (.I0(Q[11]),
        .O(nxt_tck_count1_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__4_i_2
       (.I0(Q[10]),
        .O(nxt_tck_count1_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry__4_i_3
       (.I0(\tck_count_reg_n_0_[21] ),
        .O(nxt_tck_count1_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry_i_1
       (.I0(Q[1]),
        .O(nxt_tck_count1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry_i_2
       (.I0(Q[0]),
        .O(nxt_tck_count1_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry_i_3
       (.I0(\tck_count_reg_n_0_[2] ),
        .O(nxt_tck_count1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nxt_tck_count1_carry_i_4
       (.I0(\tck_count_reg_n_0_[1] ),
        .O(nxt_tck_count1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFEAAFEFEFEFEFEAA)) 
    \pend_lvl_num[0]_i_1 
       (.I0(\i_tck_lvl_reg[0]_0 ),
        .I1(\pend_lvl_num_reg[5] [0]),
        .I2(\pend_lvl_num[0]_i_2_n_0 ),
        .I3(\pend_lvl_num[0]_i_3_n_0 ),
        .I4(nxt_pend_lvl_tree[0]),
        .I5(\i_psv_lvl_reg[1]_0 [0]),
        .O(\high_num2_reg[4] [0]));
  LUT6 #(
    .INIT(64'h0307030703070303)) 
    \pend_lvl_num[0]_i_2 
       (.I0(\pend_lvl_tree_reg[0]_0 ),
        .I1(\i_tck_lvl_reg[1]_0 [0]),
        .I2(\pend_lvl_tree[0]_i_3_n_0 ),
        .I3(\pend_lvl_tree[0]_i_4_n_0 ),
        .I4(\i_svc_lvl_reg[0]_0 ),
        .I5(\pend_lvl_tree[0]_i_5_n_0 ),
        .O(\pend_lvl_num[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD5FFFFD5)) 
    \pend_lvl_num[0]_i_3 
       (.I0(\pend_lvl_tree_reg[0] [0]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(nxt_pend_lvl_tree[1]),
        .I4(\i_psv_lvl_reg[1]_0 [1]),
        .O(\pend_lvl_num[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pend_lvl_num[1]_i_1 
       (.I0(\pend_lvl_num_reg[5] [1]),
        .I1(\i_psv_lvl_reg[0]_0 ),
        .I2(\i_tck_lvl_reg[0]_0 ),
        .O(\high_num2_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \pend_lvl_num[2]_i_1 
       (.I0(\i_psv_lvl_reg[0]_0 ),
        .I1(\pend_lvl_num_reg[5] [2]),
        .I2(\i_tck_lvl_reg[0]_0 ),
        .O(\high_num2_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pend_lvl_num[3]_i_1 
       (.I0(\pend_lvl_num_reg[5] [3]),
        .I1(\i_psv_lvl_reg[0]_0 ),
        .I2(\i_tck_lvl_reg[0]_0 ),
        .O(\high_num2_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \pend_lvl_num[5]_i_1 
       (.I0(\pend_lvl_num_reg[5] [4]),
        .I1(\i_psv_lvl_reg[0]_0 ),
        .I2(\i_tck_lvl_reg[0]_0 ),
        .O(\high_num2_reg[4] [4]));
  LUT6 #(
    .INIT(64'h030303FF135713FF)) 
    \pend_lvl_num[5]_i_2 
       (.I0(\pend_lvl_num[5]_i_4_n_0 ),
        .I1(\pend_lvl_num[0]_i_3_n_0 ),
        .I2(\i_psv_lvl_reg[1]_0 [0]),
        .I3(\pend_lvl_tree[0]_i_3_n_0 ),
        .I4(\i_tck_lvl_reg[1]_0 [0]),
        .I5(\pend_lvl_tree_reg[0]_0 ),
        .O(\i_psv_lvl_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000000054FFFF)) 
    \pend_lvl_num[5]_i_3 
       (.I0(\pend_lvl_tree_reg[0]_0 ),
        .I1(\i_tck_lvl_reg[1]_0 [0]),
        .I2(\pend_lvl_tree[0]_i_3_n_0 ),
        .I3(\pend_lvl_tree[0]_i_4_n_0 ),
        .I4(\i_svc_lvl_reg[0]_0 ),
        .I5(\pend_lvl_tree[0]_i_5_n_0 ),
        .O(\i_tck_lvl_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \pend_lvl_num[5]_i_4 
       (.I0(\i_svc_lvl_reg[0]_0 ),
        .I1(\pend_lvl_tree[0]_i_5_n_0 ),
        .O(\pend_lvl_num[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0054005400540000)) 
    \pend_lvl_tree[0]_i_1 
       (.I0(\pend_lvl_tree_reg[0]_0 ),
        .I1(\i_tck_lvl_reg[1]_0 [0]),
        .I2(\pend_lvl_tree[0]_i_3_n_0 ),
        .I3(\pend_lvl_tree[0]_i_4_n_0 ),
        .I4(\i_svc_lvl_reg[0]_0 ),
        .I5(\pend_lvl_tree[0]_i_5_n_0 ),
        .O(nxt_pend_lvl_tree[0]));
  LUT5 #(
    .INIT(32'hD5FFFFD5)) 
    \pend_lvl_tree[0]_i_3 
       (.I0(\pend_lvl_tree_reg[0] [1]),
        .I1(dbg_debugen),
        .I2(c_maskints),
        .I3(nxt_pend_lvl_tree[1]),
        .I4(\i_tck_lvl_reg[1]_0 [1]),
        .O(\pend_lvl_tree[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0041414100000000)) 
    \pend_lvl_tree[0]_i_4 
       (.I0(\i_psv_lvl_reg[1]_0 [0]),
        .I1(\i_psv_lvl_reg[1]_0 [1]),
        .I2(nxt_pend_lvl_tree[1]),
        .I3(c_maskints),
        .I4(dbg_debugen),
        .I5(\pend_lvl_tree_reg[0] [0]),
        .O(\pend_lvl_tree[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \pend_lvl_tree[0]_i_5 
       (.I0(\i_svc_lvl_reg[1]_0 ),
        .I1(\pend_lvl_tree[1]_i_2_n_0 ),
        .I2(\pend_lvl_tree_reg[1] ),
        .O(\pend_lvl_tree[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \pend_lvl_tree[1]_i_1 
       (.I0(\pend_lvl_tree_reg[1] ),
        .I1(\i_svc_lvl_reg[1]_0 ),
        .I2(\pend_lvl_tree[1]_i_2_n_0 ),
        .O(nxt_pend_lvl_tree[1]));
  LUT6 #(
    .INIT(64'h11F111F111F1FFFF)) 
    \pend_lvl_tree[1]_i_2 
       (.I0(\i_tck_lvl_reg[1]_0 [1]),
        .I1(\pend_lvl_tree_reg[1]_0 ),
        .I2(en_pend2),
        .I3(\pend_lvl_tree_reg[1]_1 ),
        .I4(\pend_lvl_tree_reg[1]_2 ),
        .I5(\i_psv_lvl_reg[1]_0 [1]),
        .O(\pend_lvl_tree[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    tck_cnt_flag_i_1
       (.I0(tck_cnt_flag_reg_1),
        .I1(tck_to_zero),
        .I2(tck_cnt_flag),
        .O(tck_cnt_flag_i_1_n_0));
  FDCE tck_cnt_flag_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(tck_cnt_flag_reg_0),
        .D(tck_cnt_flag_i_1_n_0),
        .Q(tck_cnt_flag));
  LUT4 #(
    .INIT(16'h000E)) 
    \tck_count[0]_i_1 
       (.I0(\tck_count[23]_i_4_n_0 ),
        .I1(tck_reload[0]),
        .I2(\tck_count_reg[0]_0 ),
        .I3(\tck_count_reg_n_0_[0] ),
        .O(nxt_tck_count[0]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[10]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[10]),
        .I3(nxt_tck_count1[10]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[10]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[11]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[11]),
        .I3(nxt_tck_count1[11]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[11]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[12]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [4]),
        .I3(nxt_tck_count1[12]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[12]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[13]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [5]),
        .I3(nxt_tck_count1[13]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[13]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[14]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [6]),
        .I3(nxt_tck_count1[14]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[14]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[15]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [7]),
        .I3(nxt_tck_count1[15]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[15]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[16]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [8]),
        .I3(nxt_tck_count1[16]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[16]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[17]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [9]),
        .I3(nxt_tck_count1[17]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[17]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[18]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[18]),
        .I3(nxt_tck_count1[18]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[18]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[19]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[19]),
        .I3(nxt_tck_count1[19]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[19]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[1]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[1]),
        .I3(nxt_tck_count1[1]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[1]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[20]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[20]),
        .I3(nxt_tck_count1[20]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[20]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[21]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[21]),
        .I3(nxt_tck_count1[21]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[21]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[22]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [10]),
        .I3(nxt_tck_count1[22]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[22]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[23]_i_2 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [11]),
        .I3(nxt_tck_count1[23]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tck_count[23]_i_4 
       (.I0(\tck_count[23]_i_5_n_0 ),
        .I1(\tck_count_reg_n_0_[2] ),
        .I2(\tck_count_reg_n_0_[18] ),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(\tck_count[23]_i_6_n_0 ),
        .O(\tck_count[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tck_count[23]_i_5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\tck_count_reg_n_0_[1] ),
        .I3(Q[6]),
        .O(\tck_count[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tck_count[23]_i_6 
       (.I0(\tck_count[23]_i_7_n_0 ),
        .I1(\tck_count[23]_i_8_n_0 ),
        .I2(\tck_count[23]_i_9_n_0 ),
        .I3(\tck_count_reg_n_0_[11] ),
        .I4(\tck_count_reg_n_0_[10] ),
        .I5(\tck_count_reg_n_0_[21] ),
        .O(\tck_count[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tck_count[23]_i_7 
       (.I0(\tck_count_reg_n_0_[5] ),
        .I1(Q[8]),
        .I2(Q[2]),
        .I3(Q[10]),
        .O(\tck_count[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tck_count[23]_i_8 
       (.I0(\tck_count_reg_n_0_[9] ),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[5]),
        .O(\tck_count[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tck_count[23]_i_9 
       (.I0(\tck_count_reg_n_0_[8] ),
        .I1(\tck_count_reg_n_0_[19] ),
        .I2(\tck_count_reg_n_0_[20] ),
        .I3(Q[11]),
        .O(\tck_count[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[2]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[2]),
        .I3(nxt_tck_count1[2]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[2]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[3]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [0]),
        .I3(nxt_tck_count1[3]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[3]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[4]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [1]),
        .I3(nxt_tck_count1[4]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[4]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[5]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[5]),
        .I3(nxt_tck_count1[5]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[5]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[6]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [2]),
        .I3(nxt_tck_count1[6]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[6]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[7]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(\tck_reload_reg[23]_0 [3]),
        .I3(nxt_tck_count1[7]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[7]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[8]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[8]),
        .I3(nxt_tck_count1[8]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[8]));
  LUT5 #(
    .INIT(32'h0000FE10)) 
    \tck_count[9]_i_1 
       (.I0(\tck_count_reg_n_0_[0] ),
        .I1(\tck_count[23]_i_4_n_0 ),
        .I2(tck_reload[9]),
        .I3(nxt_tck_count1[9]),
        .I4(\tck_count_reg[0]_0 ),
        .O(nxt_tck_count[9]));
  FDCE \tck_count_reg[0] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[0]),
        .Q(\tck_count_reg_n_0_[0] ));
  FDCE \tck_count_reg[10] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[10]),
        .Q(\tck_count_reg_n_0_[10] ));
  FDCE \tck_count_reg[11] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[11]),
        .Q(\tck_count_reg_n_0_[11] ));
  FDCE \tck_count_reg[12] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[12]),
        .Q(Q[4]));
  FDCE \tck_count_reg[13] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[13]),
        .Q(Q[5]));
  FDCE \tck_count_reg[14] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[14]),
        .Q(Q[6]));
  FDCE \tck_count_reg[15] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[15]),
        .Q(Q[7]));
  FDCE \tck_count_reg[16] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[16]),
        .Q(Q[8]));
  FDCE \tck_count_reg[17] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[17]),
        .Q(Q[9]));
  FDCE \tck_count_reg[18] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[18]),
        .Q(\tck_count_reg_n_0_[18] ));
  FDCE \tck_count_reg[19] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[19]),
        .Q(\tck_count_reg_n_0_[19] ));
  FDCE \tck_count_reg[1] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[1]),
        .Q(\tck_count_reg_n_0_[1] ));
  FDCE \tck_count_reg[20] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[20]),
        .Q(\tck_count_reg_n_0_[20] ));
  FDCE \tck_count_reg[21] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[21]),
        .Q(\tck_count_reg_n_0_[21] ));
  FDCE \tck_count_reg[22] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[22]),
        .Q(Q[10]));
  FDCE \tck_count_reg[23] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[23]),
        .Q(Q[11]));
  FDCE \tck_count_reg[2] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[2]),
        .Q(\tck_count_reg_n_0_[2] ));
  FDCE \tck_count_reg[3] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[3]),
        .Q(Q[0]));
  FDCE \tck_count_reg[4] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[4]),
        .Q(Q[1]));
  FDCE \tck_count_reg[5] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[5]),
        .Q(\tck_count_reg_n_0_[5] ));
  FDCE \tck_count_reg[6] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[6]),
        .Q(Q[2]));
  FDCE \tck_count_reg[7] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[7]),
        .Q(Q[3]));
  FDCE \tck_count_reg[8] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[8]),
        .Q(\tck_count_reg_n_0_[8] ));
  FDCE \tck_count_reg[9] 
       (.C(HCLK),
        .CE(\tck_count_reg[23]_0 ),
        .CLR(tck_cnt_flag_reg_0),
        .D(nxt_tck_count[9]),
        .Q(\tck_count_reg_n_0_[9] ));
  FDCE tck_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\i_tck_lvl_reg[0]_1 ),
        .D(tck_en_reg_0),
        .Q(p_6_in[0]));
  FDCE tck_int_en_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(tck_cnt_flag_reg_0),
        .D(tck_int_en_reg_0),
        .Q(p_6_in[1]));
  FDCE \tck_reload_reg[0] 
       (.C(HCLK),
        .CE(E),
        .CLR(\i_tck_lvl_reg[0]_1 ),
        .D(HWDATAsysppb[0]),
        .Q(tck_reload[0]));
  FDCE \tck_reload_reg[10] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[10]),
        .Q(tck_reload[10]));
  FDCE \tck_reload_reg[11] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[11]),
        .Q(tck_reload[11]));
  FDCE \tck_reload_reg[12] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[12]),
        .Q(\tck_reload_reg[23]_0 [4]));
  FDCE \tck_reload_reg[13] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[13]),
        .Q(\tck_reload_reg[23]_0 [5]));
  FDCE \tck_reload_reg[14] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[14]),
        .Q(\tck_reload_reg[23]_0 [6]));
  FDCE \tck_reload_reg[15] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[15]),
        .Q(\tck_reload_reg[23]_0 [7]));
  FDCE \tck_reload_reg[16] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[16]),
        .Q(\tck_reload_reg[23]_0 [8]));
  FDCE \tck_reload_reg[17] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[17]),
        .Q(\tck_reload_reg[23]_0 [9]));
  FDCE \tck_reload_reg[18] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[18]),
        .Q(tck_reload[18]));
  FDCE \tck_reload_reg[19] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[19]),
        .Q(tck_reload[19]));
  FDCE \tck_reload_reg[1] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[1]),
        .Q(tck_reload[1]));
  FDCE \tck_reload_reg[20] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[20]),
        .Q(tck_reload[20]));
  FDCE \tck_reload_reg[21] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[21]),
        .Q(tck_reload[21]));
  FDCE \tck_reload_reg[22] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[23]_1 ),
        .D(HWDATAsysppb[22]),
        .Q(\tck_reload_reg[23]_0 [10]));
  FDCE \tck_reload_reg[23] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[23]_1 ),
        .D(HWDATAsysppb[23]),
        .Q(\tck_reload_reg[23]_0 [11]));
  FDCE \tck_reload_reg[2] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[2]),
        .Q(tck_reload[2]));
  FDCE \tck_reload_reg[3] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[3]),
        .Q(\tck_reload_reg[23]_0 [0]));
  FDCE \tck_reload_reg[4] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[4]),
        .Q(\tck_reload_reg[23]_0 [1]));
  FDCE \tck_reload_reg[5] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[5]),
        .Q(tck_reload[5]));
  FDCE \tck_reload_reg[6] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[6]),
        .Q(\tck_reload_reg[23]_0 [2]));
  FDCE \tck_reload_reg[7] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[7]),
        .Q(\tck_reload_reg[23]_0 [3]));
  FDCE \tck_reload_reg[8] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[8]),
        .Q(tck_reload[8]));
  FDCE \tck_reload_reg[9] 
       (.C(HCLK),
        .CE(E),
        .CLR(\tck_reload_reg[15]_0 ),
        .D(HWDATAsysppb[9]),
        .Q(tck_reload[9]));
endmodule

(* ORIG_REF_NAME = "cm1_nvic_main" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic_main
   (nvic_excpt_pend,
    nvic_lockup,
    i_biu_wfault_reg,
    \i_svc_lvl_reg[1] ,
    r_hdf_actv_reg_0,
    \i_mcode_dec_reg[1] ,
    int_actv,
    HCLK,
    lockup_pend_reg_0,
    hdf_actv,
    nmi_actv,
    r_nmi_actv_reg_0,
    lockup_pend_reg_1,
    nvic_excpt_clr_actv,
    locked_up,
    \latched_excpt_num_reg[5] ,
    biu_wfault,
    int_fault_ex,
    instr_faulted,
    svc_lvl_0,
    pend_tree,
    nvic_primask,
    Q,
    \excpt_state_reg[4] ,
    \r_int_actv_lvl_reg[1]_0 ,
    \r_int_actv_lvl_reg[1]_1 );
  output nvic_excpt_pend;
  output nvic_lockup;
  output i_biu_wfault_reg;
  output \i_svc_lvl_reg[1] ;
  output r_hdf_actv_reg_0;
  output \i_mcode_dec_reg[1] ;
  input int_actv;
  input HCLK;
  input lockup_pend_reg_0;
  input hdf_actv;
  input nmi_actv;
  input r_nmi_actv_reg_0;
  input lockup_pend_reg_1;
  input nvic_excpt_clr_actv;
  input locked_up;
  input [1:0]\latched_excpt_num_reg[5] ;
  input biu_wfault;
  input int_fault_ex;
  input instr_faulted;
  input [1:0]svc_lvl_0;
  input pend_tree;
  input nvic_primask;
  input [1:0]Q;
  input [0:0]\excpt_state_reg[4] ;
  input [1:0]\r_int_actv_lvl_reg[1]_0 ;
  input \r_int_actv_lvl_reg[1]_1 ;

  wire HCLK;
  wire [1:0]Q;
  wire biu_wfault;
  wire [0:0]\excpt_state_reg[4] ;
  wire hdf_actv;
  wire i_biu_wfault_reg;
  wire \i_mcode_dec_reg[1] ;
  wire \i_pend_state[2]_i_8_n_0 ;
  wire \i_svc_lvl_reg[1] ;
  wire instr_faulted;
  wire int_actv;
  wire int_fault_ex;
  wire \latched_excpt_num[5]_i_4_n_0 ;
  wire \latched_excpt_num[5]_i_6_n_0 ;
  wire [1:0]\latched_excpt_num_reg[5] ;
  wire locked_up;
  wire lockup_pend;
  wire lockup_pend_reg_0;
  wire lockup_pend_reg_1;
  wire nmi_actv;
  wire nvic_excpt_clr_actv;
  wire nvic_excpt_pend;
  wire nvic_lockup;
  wire nvic_primask;
  wire nxt_lockup_pend;
  wire pend_tree;
  wire r_hdf_actv;
  wire r_hdf_actv_reg_0;
  wire r_int_actv;
  wire [1:0]r_int_actv_lvl;
  wire [1:0]\r_int_actv_lvl_reg[1]_0 ;
  wire \r_int_actv_lvl_reg[1]_1 ;
  wire r_nmi_actv;
  wire r_nmi_actv_reg_0;
  wire [1:0]svc_lvl_0;

  LUT2 #(
    .INIT(4'h1)) 
    \excpt_state[4]_i_2 
       (.I0(nvic_lockup),
        .I1(\excpt_state_reg[4] ),
        .O(\i_mcode_dec_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_pend_state[1]_i_3 
       (.I0(r_hdf_actv),
        .I1(r_nmi_actv),
        .O(r_hdf_actv_reg_0));
  LUT6 #(
    .INIT(64'hEFAAEFAAAEAAEFAA)) 
    \i_pend_state[2]_i_5 
       (.I0(\i_pend_state[2]_i_8_n_0 ),
        .I1(svc_lvl_0[1]),
        .I2(r_int_actv_lvl[1]),
        .I3(r_int_actv),
        .I4(r_int_actv_lvl[0]),
        .I5(svc_lvl_0[0]),
        .O(\i_svc_lvl_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_pend_state[2]_i_8 
       (.I0(nvic_primask),
        .I1(r_nmi_actv),
        .I2(r_hdf_actv),
        .O(\i_pend_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000444555555555)) 
    \latched_excpt_num[5]_i_1 
       (.I0(nvic_lockup),
        .I1(\latched_excpt_num_reg[5] [0]),
        .I2(i_biu_wfault_reg),
        .I3(r_hdf_actv),
        .I4(r_nmi_actv),
        .I5(\latched_excpt_num[5]_i_4_n_0 ),
        .O(nvic_excpt_pend));
  LUT6 #(
    .INIT(64'h00000000FFFFFF01)) 
    \latched_excpt_num[5]_i_3 
       (.I0(biu_wfault),
        .I1(int_fault_ex),
        .I2(instr_faulted),
        .I3(r_hdf_actv),
        .I4(r_nmi_actv),
        .I5(\latched_excpt_num_reg[5] [1]),
        .O(i_biu_wfault_reg));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \latched_excpt_num[5]_i_4 
       (.I0(\latched_excpt_num[5]_i_6_n_0 ),
        .I1(pend_tree),
        .I2(nvic_primask),
        .I3(r_nmi_actv),
        .I4(r_hdf_actv),
        .O(\latched_excpt_num[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB0F000B0)) 
    \latched_excpt_num[5]_i_6 
       (.I0(Q[0]),
        .I1(r_int_actv_lvl[0]),
        .I2(r_int_actv),
        .I3(r_int_actv_lvl[1]),
        .I4(Q[1]),
        .O(\latched_excpt_num[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF0E)) 
    lockup_pend_i_1
       (.I0(r_nmi_actv),
        .I1(r_hdf_actv),
        .I2(lockup_pend_reg_1),
        .I3(lockup_pend),
        .I4(nvic_excpt_clr_actv),
        .I5(locked_up),
        .O(nxt_lockup_pend));
  FDCE lockup_pend_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(lockup_pend_reg_0),
        .D(nxt_lockup_pend),
        .Q(lockup_pend));
  FDCE r_hdf_actv_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(lockup_pend_reg_0),
        .D(hdf_actv),
        .Q(r_hdf_actv));
  FDCE \r_int_actv_lvl_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_nmi_actv_reg_0),
        .D(\r_int_actv_lvl_reg[1]_0 [0]),
        .Q(r_int_actv_lvl[0]));
  FDCE \r_int_actv_lvl_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\r_int_actv_lvl_reg[1]_1 ),
        .D(\r_int_actv_lvl_reg[1]_0 [1]),
        .Q(r_int_actv_lvl[1]));
  FDCE r_int_actv_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(lockup_pend_reg_0),
        .D(int_actv),
        .Q(r_int_actv));
  FDCE r_nmi_actv_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_nmi_actv_reg_0),
        .D(nmi_actv),
        .Q(r_nmi_actv));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEAAAA)) 
    use_dp_ipsr_i_3
       (.I0(lockup_pend),
        .I1(biu_wfault),
        .I2(int_fault_ex),
        .I3(instr_faulted),
        .I4(r_hdf_actv),
        .I5(r_nmi_actv),
        .O(nvic_lockup));
endmodule

(* ORIG_REF_NAME = "cm1_nvic_tree" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_nvic_tree
   (en_pend2,
    pend_tree,
    \pend_lvl_num_reg[5]_0 ,
    Q,
    \high_num2_reg[4]_0 ,
    \high_lvl2_reg[1]_0 ,
    \high_lvl2_reg[1]_1 ,
    \pend_lvl_tree_reg[1]_0 ,
    HCLK,
    \pend_lvl_tree_reg[0]_0 ,
    nxt_pend_tree,
    \high_num2_reg[0]_0 ,
    \latched_excpt_num_reg[5] ,
    D,
    \pend_lvl_num_reg[4]_0 ,
    \pend_lvl_num_reg[4]_1 ,
    \pend_lvl_tree_reg[1]_1 ,
    \high_lvl1_reg[1]_0 ,
    \high_irq1_reg[16]_0 ,
    \pend_lvl_num_reg[1]_0 ,
    \high_irq1_reg[31]_0 );
  output [0:0]en_pend2;
  output pend_tree;
  output [3:0]\pend_lvl_num_reg[5]_0 ;
  output [5:0]Q;
  output [4:0]\high_num2_reg[4]_0 ;
  output \high_lvl2_reg[1]_0 ;
  output [0:0]\high_lvl2_reg[1]_1 ;
  output [1:0]\pend_lvl_tree_reg[1]_0 ;
  input HCLK;
  input \pend_lvl_tree_reg[0]_0 ;
  input nxt_pend_tree;
  input \high_num2_reg[0]_0 ;
  input \latched_excpt_num_reg[5] ;
  input [4:0]D;
  input \pend_lvl_num_reg[4]_0 ;
  input \pend_lvl_num_reg[4]_1 ;
  input [1:0]\pend_lvl_tree_reg[1]_1 ;
  input [1:0]\high_lvl1_reg[1]_0 ;
  input \high_irq1_reg[16]_0 ;
  input \pend_lvl_num_reg[1]_0 ;
  input [31:0]\high_irq1_reg[31]_0 ;

  wire [4:0]D;
  wire HCLK;
  wire [5:0]Q;
  wire [0:0]en_pend2;
  wire [31:0]high_irq1;
  wire \high_irq1_reg[16]_0 ;
  wire [31:0]\high_irq1_reg[31]_0 ;
  wire [1:0]high_lvl1;
  wire [1:0]\high_lvl1_reg[1]_0 ;
  wire \high_lvl2_reg[1]_0 ;
  wire [0:0]\high_lvl2_reg[1]_1 ;
  wire \high_num2[0]_i_1_n_0 ;
  wire \high_num2[0]_i_2_n_0 ;
  wire \high_num2[0]_i_3_n_0 ;
  wire \high_num2[0]_i_4_n_0 ;
  wire \high_num2[0]_i_5_n_0 ;
  wire \high_num2[0]_i_6_n_0 ;
  wire \high_num2[0]_i_7_n_0 ;
  wire \high_num2[0]_i_8_n_0 ;
  wire \high_num2[1]_i_1_n_0 ;
  wire \high_num2[1]_i_2_n_0 ;
  wire \high_num2[1]_i_3_n_0 ;
  wire \high_num2[1]_i_4_n_0 ;
  wire \high_num2[1]_i_5_n_0 ;
  wire \high_num2[1]_i_6_n_0 ;
  wire \high_num2[1]_i_7_n_0 ;
  wire \high_num2[1]_i_8_n_0 ;
  wire \high_num2[1]_i_9_n_0 ;
  wire \high_num2[2]_i_1_n_0 ;
  wire \high_num2[2]_i_2_n_0 ;
  wire \high_num2[2]_i_3_n_0 ;
  wire \high_num2[2]_i_4_n_0 ;
  wire \high_num2[2]_i_5_n_0 ;
  wire \high_num2[3]_i_1_n_0 ;
  wire \high_num2[3]_i_2_n_0 ;
  wire \high_num2[3]_i_3_n_0 ;
  wire \high_num2[3]_i_4_n_0 ;
  wire \high_num2[3]_i_5_n_0 ;
  wire \high_num2[3]_i_6_n_0 ;
  wire \high_num2[4]_i_1_n_0 ;
  wire \high_num2_reg[0]_0 ;
  wire [4:0]\high_num2_reg[4]_0 ;
  wire high_pend1;
  wire high_pend2_i_2_n_0;
  wire high_pend2_i_3_n_0;
  wire high_pend2_i_4_n_0;
  wire high_pend2_i_5_n_0;
  wire high_pend2_i_6_n_0;
  wire \latched_excpt_num_reg[5] ;
  wire [6:6]lvl2;
  wire [4:4]nxt_pend_lvl_num;
  wire nxt_pend_tree;
  wire \pend_lvl_num_reg[1]_0 ;
  wire \pend_lvl_num_reg[4]_0 ;
  wire \pend_lvl_num_reg[4]_1 ;
  wire [3:0]\pend_lvl_num_reg[5]_0 ;
  wire \pend_lvl_tree_reg[0]_0 ;
  wire [1:0]\pend_lvl_tree_reg[1]_0 ;
  wire [1:0]\pend_lvl_tree_reg[1]_1 ;
  wire pend_tree;

  FDCE \high_irq1_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [0]),
        .Q(high_irq1[0]));
  FDCE \high_irq1_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [10]),
        .Q(high_irq1[10]));
  FDCE \high_irq1_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [11]),
        .Q(high_irq1[11]));
  FDCE \high_irq1_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [12]),
        .Q(high_irq1[12]));
  FDCE \high_irq1_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [13]),
        .Q(high_irq1[13]));
  FDCE \high_irq1_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [14]),
        .Q(high_irq1[14]));
  FDCE \high_irq1_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [15]),
        .Q(high_irq1[15]));
  FDCE \high_irq1_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [16]),
        .Q(high_irq1[16]));
  FDCE \high_irq1_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [17]),
        .Q(high_irq1[17]));
  FDCE \high_irq1_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [18]),
        .Q(high_irq1[18]));
  FDCE \high_irq1_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [19]),
        .Q(high_irq1[19]));
  FDCE \high_irq1_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [1]),
        .Q(high_irq1[1]));
  FDCE \high_irq1_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [20]),
        .Q(high_irq1[20]));
  FDCE \high_irq1_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [21]),
        .Q(high_irq1[21]));
  FDCE \high_irq1_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [22]),
        .Q(high_irq1[22]));
  FDCE \high_irq1_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [23]),
        .Q(high_irq1[23]));
  FDCE \high_irq1_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [24]),
        .Q(high_irq1[24]));
  FDCE \high_irq1_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [25]),
        .Q(high_irq1[25]));
  FDCE \high_irq1_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [26]),
        .Q(high_irq1[26]));
  FDCE \high_irq1_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [27]),
        .Q(high_irq1[27]));
  FDCE \high_irq1_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [28]),
        .Q(high_irq1[28]));
  FDCE \high_irq1_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [29]),
        .Q(high_irq1[29]));
  FDCE \high_irq1_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [2]),
        .Q(high_irq1[2]));
  FDCE \high_irq1_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [30]),
        .Q(high_irq1[30]));
  FDCE \high_irq1_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [31]),
        .Q(high_irq1[31]));
  FDCE \high_irq1_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [3]),
        .Q(high_irq1[3]));
  FDCE \high_irq1_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [4]),
        .Q(high_irq1[4]));
  FDCE \high_irq1_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [5]),
        .Q(high_irq1[5]));
  FDCE \high_irq1_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [6]),
        .Q(high_irq1[6]));
  FDCE \high_irq1_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [7]),
        .Q(high_irq1[7]));
  FDCE \high_irq1_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [8]),
        .Q(high_irq1[8]));
  FDCE \high_irq1_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_irq1_reg[31]_0 [9]),
        .Q(high_irq1[9]));
  FDPE \high_lvl1_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\high_lvl1_reg[1]_0 [0]),
        .PRE(\high_num2_reg[0]_0 ),
        .Q(high_lvl1[0]));
  FDPE \high_lvl1_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\high_lvl1_reg[1]_0 [1]),
        .PRE(\high_num2_reg[0]_0 ),
        .Q(high_lvl1[1]));
  FDPE \high_lvl2_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(high_lvl1[0]),
        .PRE(\pend_lvl_tree_reg[0]_0 ),
        .Q(lvl2));
  FDPE \high_lvl2_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(high_lvl1[1]),
        .PRE(\pend_lvl_tree_reg[0]_0 ),
        .Q(\high_lvl2_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAABA)) 
    \high_num2[0]_i_1 
       (.I0(\high_num2[0]_i_2_n_0 ),
        .I1(\high_num2[3]_i_2_n_0 ),
        .I2(high_irq1[9]),
        .I3(high_irq1[8]),
        .I4(\high_num2[0]_i_3_n_0 ),
        .I5(\high_num2[0]_i_4_n_0 ),
        .O(\high_num2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAB0000AAAA)) 
    \high_num2[0]_i_2 
       (.I0(high_irq1[1]),
        .I1(high_irq1[6]),
        .I2(high_irq1[4]),
        .I3(high_irq1[2]),
        .I4(high_irq1[0]),
        .I5(high_irq1[7]),
        .O(\high_num2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101011111110)) 
    \high_num2[0]_i_3 
       (.I0(high_irq1[12]),
        .I1(high_pend2_i_2_n_0),
        .I2(high_irq1[13]),
        .I3(high_irq1[15]),
        .I4(\high_num2[0]_i_5_n_0 ),
        .I5(high_irq1[14]),
        .O(\high_num2[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F04FFFF0F040F04)) 
    \high_num2[0]_i_4 
       (.I0(high_irq1[4]),
        .I1(high_irq1[5]),
        .I2(\high_num2[0]_i_6_n_0 ),
        .I3(high_irq1[3]),
        .I4(high_pend2_i_2_n_0),
        .I5(high_irq1[11]),
        .O(\high_num2[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \high_num2[0]_i_5 
       (.I0(high_irq1[17]),
        .I1(high_irq1[19]),
        .I2(\high_num2[0]_i_7_n_0 ),
        .I3(high_irq1[20]),
        .I4(high_irq1[18]),
        .I5(high_irq1[16]),
        .O(\high_num2[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_num2[0]_i_6 
       (.I0(high_irq1[0]),
        .I1(high_irq1[2]),
        .O(\high_num2[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \high_num2[0]_i_7 
       (.I0(high_irq1[22]),
        .I1(high_irq1[24]),
        .I2(\high_num2[0]_i_8_n_0 ),
        .I3(high_irq1[25]),
        .I4(high_irq1[23]),
        .I5(high_irq1[21]),
        .O(\high_num2[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \high_num2[0]_i_8 
       (.I0(high_irq1[27]),
        .I1(high_irq1[29]),
        .I2(high_irq1[31]),
        .I3(high_irq1[30]),
        .I4(high_irq1[28]),
        .I5(high_irq1[26]),
        .O(\high_num2[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \high_num2[1]_i_1 
       (.I0(high_irq1[1]),
        .I1(high_irq1[0]),
        .I2(high_irq1[2]),
        .I3(high_irq1[3]),
        .I4(\high_num2[1]_i_2_n_0 ),
        .O(\high_num2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \high_num2[1]_i_2 
       (.I0(high_irq1[5]),
        .I1(high_irq1[4]),
        .I2(high_irq1[6]),
        .I3(high_irq1[7]),
        .I4(\high_num2[1]_i_3_n_0 ),
        .O(\high_num2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110111011111110)) 
    \high_num2[1]_i_3 
       (.I0(high_irq1[9]),
        .I1(high_irq1[8]),
        .I2(high_irq1[10]),
        .I3(high_irq1[11]),
        .I4(\high_num2[1]_i_4_n_0 ),
        .I5(\high_num2[1]_i_5_n_0 ),
        .O(\high_num2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    \high_num2[1]_i_4 
       (.I0(high_irq1[16]),
        .I1(high_irq1[17]),
        .I2(\high_num2[1]_i_6_n_0 ),
        .I3(high_irq1[19]),
        .I4(high_irq1[18]),
        .I5(\high_num2[1]_i_7_n_0 ),
        .O(\high_num2[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_num2[1]_i_5 
       (.I0(high_irq1[12]),
        .I1(high_irq1[13]),
        .O(\high_num2[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEEFE)) 
    \high_num2[1]_i_6 
       (.I0(high_irq1[22]),
        .I1(high_irq1[23]),
        .I2(\high_num2[1]_i_8_n_0 ),
        .I3(high_irq1[25]),
        .I4(high_irq1[24]),
        .I5(\high_num2[1]_i_9_n_0 ),
        .O(\high_num2[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \high_num2[1]_i_7 
       (.I0(high_irq1[14]),
        .I1(high_irq1[15]),
        .O(\high_num2[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \high_num2[1]_i_8 
       (.I0(high_irq1[28]),
        .I1(high_irq1[29]),
        .I2(high_irq1[30]),
        .I3(high_irq1[31]),
        .I4(high_irq1[27]),
        .I5(high_irq1[26]),
        .O(\high_num2[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_num2[1]_i_9 
       (.I0(high_irq1[20]),
        .I1(high_irq1[21]),
        .O(\high_num2[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \high_num2[2]_i_1 
       (.I0(high_irq1[0]),
        .I1(high_irq1[2]),
        .I2(high_irq1[1]),
        .I3(high_irq1[3]),
        .I4(\high_num2[2]_i_2_n_0 ),
        .I5(\high_num2[2]_i_3_n_0 ),
        .O(\high_num2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_num2[2]_i_2 
       (.I0(high_irq1[7]),
        .I1(high_irq1[5]),
        .I2(high_irq1[6]),
        .I3(high_irq1[4]),
        .O(\high_num2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \high_num2[2]_i_3 
       (.I0(high_pend2_i_5_n_0),
        .I1(high_pend2_i_6_n_0),
        .I2(\high_num2[3]_i_6_n_0 ),
        .I3(\high_num2[2]_i_4_n_0 ),
        .I4(\high_num2[2]_i_5_n_0 ),
        .I5(\high_num2[3]_i_3_n_0 ),
        .O(\high_num2[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_num2[2]_i_4 
       (.I0(high_irq1[25]),
        .I1(high_irq1[24]),
        .I2(high_irq1[27]),
        .I3(high_irq1[26]),
        .O(\high_num2[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_num2[2]_i_5 
       (.I0(high_irq1[17]),
        .I1(high_irq1[16]),
        .I2(high_irq1[19]),
        .I3(high_irq1[18]),
        .O(\high_num2[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1110111011111110)) 
    \high_num2[3]_i_1 
       (.I0(\high_num2[3]_i_2_n_0 ),
        .I1(high_pend2_i_3_n_0),
        .I2(\high_num2[3]_i_3_n_0 ),
        .I3(high_pend2_i_5_n_0),
        .I4(\high_num2[3]_i_4_n_0 ),
        .I5(\high_num2[3]_i_5_n_0 ),
        .O(\high_num2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_num2[3]_i_2 
       (.I0(high_irq1[6]),
        .I1(high_irq1[4]),
        .I2(high_irq1[2]),
        .I3(high_irq1[0]),
        .O(\high_num2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_num2[3]_i_3 
       (.I0(high_irq1[11]),
        .I1(high_irq1[9]),
        .I2(high_irq1[10]),
        .I3(high_irq1[8]),
        .O(\high_num2[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \high_num2[3]_i_4 
       (.I0(high_irq1[26]),
        .I1(high_irq1[27]),
        .I2(high_irq1[24]),
        .I3(high_irq1[25]),
        .I4(\high_num2[3]_i_6_n_0 ),
        .O(\high_num2[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \high_num2[3]_i_5 
       (.I0(high_irq1[18]),
        .I1(high_irq1[19]),
        .I2(high_irq1[16]),
        .I3(high_irq1[17]),
        .I4(high_pend2_i_6_n_0),
        .O(\high_num2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_num2[3]_i_6 
       (.I0(high_irq1[29]),
        .I1(high_irq1[28]),
        .I2(high_irq1[31]),
        .I3(high_irq1[30]),
        .O(\high_num2[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \high_num2[4]_i_1 
       (.I0(high_pend2_i_2_n_0),
        .I1(high_irq1[9]),
        .I2(high_irq1[11]),
        .I3(high_pend2_i_5_n_0),
        .I4(high_pend2_i_3_n_0),
        .I5(high_pend2_i_4_n_0),
        .O(\high_num2[4]_i_1_n_0 ));
  FDCE \high_num2_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_num2_reg[0]_0 ),
        .D(\high_num2[0]_i_1_n_0 ),
        .Q(\high_num2_reg[4]_0 [0]));
  FDCE \high_num2_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_num2[1]_i_1_n_0 ),
        .Q(\high_num2_reg[4]_0 [1]));
  FDCE \high_num2_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_num2[2]_i_1_n_0 ),
        .Q(\high_num2_reg[4]_0 [2]));
  FDCE \high_num2_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_irq1_reg[16]_0 ),
        .D(\high_num2[3]_i_1_n_0 ),
        .Q(\high_num2_reg[4]_0 [3]));
  FDCE \high_num2_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_num2_reg[0]_0 ),
        .D(\high_num2[4]_i_1_n_0 ),
        .Q(\high_num2_reg[4]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    high_pend2_i_1
       (.I0(high_pend2_i_2_n_0),
        .I1(high_pend2_i_3_n_0),
        .I2(high_irq1[11]),
        .I3(high_irq1[9]),
        .I4(high_pend2_i_4_n_0),
        .I5(high_pend2_i_5_n_0),
        .O(high_pend1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    high_pend2_i_2
       (.I0(high_irq1[0]),
        .I1(high_irq1[2]),
        .I2(high_irq1[4]),
        .I3(high_irq1[6]),
        .I4(high_irq1[10]),
        .I5(high_irq1[8]),
        .O(high_pend2_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    high_pend2_i_3
       (.I0(high_irq1[7]),
        .I1(high_irq1[5]),
        .I2(high_irq1[3]),
        .I3(high_irq1[1]),
        .O(high_pend2_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    high_pend2_i_4
       (.I0(high_pend2_i_6_n_0),
        .I1(high_irq1[17]),
        .I2(high_irq1[16]),
        .I3(high_irq1[19]),
        .I4(high_irq1[18]),
        .I5(\high_num2[3]_i_4_n_0 ),
        .O(high_pend2_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    high_pend2_i_5
       (.I0(high_irq1[13]),
        .I1(high_irq1[12]),
        .I2(high_irq1[15]),
        .I3(high_irq1[14]),
        .O(high_pend2_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    high_pend2_i_6
       (.I0(high_irq1[21]),
        .I1(high_irq1[20]),
        .I2(high_irq1[23]),
        .I3(high_irq1[22]),
        .O(high_pend2_i_6_n_0));
  FDCE high_pend2_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\pend_lvl_tree_reg[0]_0 ),
        .D(high_pend1),
        .Q(en_pend2));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \latched_excpt_num[2]_i_1 
       (.I0(Q[2]),
        .I1(\latched_excpt_num_reg[5] ),
        .O(\pend_lvl_num_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \latched_excpt_num[3]_i_1 
       (.I0(Q[3]),
        .I1(\latched_excpt_num_reg[5] ),
        .O(\pend_lvl_num_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \latched_excpt_num[4]_i_1 
       (.I0(Q[4]),
        .I1(\latched_excpt_num_reg[5] ),
        .O(\pend_lvl_num_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \latched_excpt_num[5]_i_2 
       (.I0(Q[5]),
        .I1(\latched_excpt_num_reg[5] ),
        .O(\pend_lvl_num_reg[5]_0 [3]));
  LUT4 #(
    .INIT(16'h0006)) 
    \pend_lvl_num[4]_i_1 
       (.I0(en_pend2),
        .I1(\high_num2_reg[4]_0 [4]),
        .I2(\pend_lvl_num_reg[4]_0 ),
        .I3(\pend_lvl_num_reg[4]_1 ),
        .O(nxt_pend_lvl_num));
  FDCE \pend_lvl_num_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\pend_lvl_tree_reg[0]_0 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \pend_lvl_num_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\pend_lvl_num_reg[1]_0 ),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \pend_lvl_num_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\pend_lvl_num_reg[1]_0 ),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \pend_lvl_num_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\pend_lvl_num_reg[1]_0 ),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \pend_lvl_num_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\pend_lvl_num_reg[1]_0 ),
        .D(nxt_pend_lvl_num),
        .Q(Q[4]));
  FDCE \pend_lvl_num_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\pend_lvl_num_reg[1]_0 ),
        .D(D[4]),
        .Q(Q[5]));
  LUT4 #(
    .INIT(16'h0090)) 
    \pend_lvl_tree[0]_i_2 
       (.I0(\high_lvl2_reg[1]_1 ),
        .I1(\pend_lvl_tree_reg[1]_1 [1]),
        .I2(en_pend2),
        .I3(lvl2),
        .O(\high_lvl2_reg[1]_0 ));
  FDPE \pend_lvl_tree_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\pend_lvl_tree_reg[1]_1 [0]),
        .PRE(\pend_lvl_tree_reg[0]_0 ),
        .Q(\pend_lvl_tree_reg[1]_0 [0]));
  FDPE \pend_lvl_tree_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\pend_lvl_tree_reg[1]_1 [1]),
        .PRE(\pend_lvl_tree_reg[0]_0 ),
        .Q(\pend_lvl_tree_reg[1]_0 [1]));
  FDCE pend_tree_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(\high_num2_reg[0]_0 ),
        .D(nxt_pend_tree),
        .Q(pend_tree));
endmodule

(* ORIG_REF_NAME = "cm1_reg_bank" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_reg_bank
   (zero_a_ex_reg,
    zero_a_ex_reg_0,
    zero_a_ex_reg_1,
    \pc_reg[28] ,
    zero_a_ex_reg_2,
    zero_a_ex_reg_3,
    zero_a_ex_reg_4,
    zero_a_ex_reg_5,
    zero_a_ex_reg_6,
    zero_a_ex_reg_7,
    zero_a_ex_reg_8,
    zero_a_ex_reg_9,
    zero_a_ex_reg_10,
    zero_a_ex_reg_11,
    zero_a_ex_reg_12,
    zero_a_ex_reg_13,
    zero_a_ex_reg_14,
    zero_a_ex_reg_15,
    zero_a_ex_reg_16,
    zero_a_ex_reg_17,
    zero_a_ex_reg_18,
    zero_a_ex_reg_19,
    D,
    O,
    invert_b_ex_reg,
    use_imm_ex_reg,
    branch_ex_reg,
    \rptr_a_ex_reg[3]_0 ,
    b_reg_0,
    ze_half_wb_reg,
    ze_half_wb_reg_0,
    ze_half_wb_reg_1,
    ze_half_wb_reg_2,
    ze_half_wb_reg_3,
    ze_half_wb_reg_4,
    ze_half_wb_reg_5,
    ze_half_wb_reg_6,
    ze_half_wb_reg_7,
    ze_half_wb_reg_8,
    ze_half_wb_reg_9,
    ze_half_wb_reg_10,
    ze_half_wb_reg_11,
    ze_half_wb_reg_12,
    ze_half_wb_reg_13,
    ze_half_wb_reg_14,
    ls_half_ex_reg,
    ls_half_ex_reg_0,
    ls_half_ex_reg_1,
    ls_half_ex_reg_2,
    ls_half_ex_reg_3,
    ls_half_ex_reg_4,
    ls_byte_ex_reg,
    ls_byte_ex_reg_0,
    invert_b_ex_reg_0,
    \mem_held_addr_reg[31]_i_1_0 ,
    z_flag,
    c_flag,
    v_flag,
    \mem_held_addr_reg[31] ,
    \mem_held_addr_reg[31]_0 ,
    \mem_held_addr_reg[31]_1 ,
    \mem_held_addr_reg[27] ,
    \mem_held_addr_reg[27]_0 ,
    \mem_held_addr_reg[23] ,
    \mem_held_addr_reg[19] ,
    \mem_held_addr_reg[15] ,
    \mem_held_addr_reg[15]_0 ,
    \mem_held_addr_reg[11] ,
    \mem_held_addr_reg[7] ,
    \HADDR_reg[15] ,
    biu_addr_mux_ctl_ex,
    seq_fetch_addr,
    \pc_reg[4] ,
    \HADDR_reg[14] ,
    \HADDR_reg[13] ,
    \HADDR_reg[12] ,
    \HADDR_reg[11] ,
    \HADDR_reg[10] ,
    \HADDR_reg[9] ,
    \HADDR_reg[8] ,
    \HADDR_reg[7] ,
    \HADDR_reg[6] ,
    \HADDR_reg[5] ,
    \HADDR_reg[4] ,
    \rot3_reg[24] ,
    \rot3_reg[24]_0 ,
    \pc_reg[23] ,
    \pc_reg[22] ,
    \pc_reg[21] ,
    \pc_reg[20] ,
    \pc_reg[19] ,
    \pc_reg[18] ,
    \pc_reg[17] ,
    \pc_reg[16] ,
    zero_a_ex,
    au_a_use_pc_ex,
    Q,
    \rot3_reg[24]_1 ,
    \rot3[30]_i_5_0 ,
    use_imm_ex,
    \hold_reg1_reg[31] ,
    ze_half_wb,
    \hold_reg1_reg[30] ,
    \hold_reg1_reg[23] ,
    \hold_reg1_reg[16] ,
    \hold_reg1_reg[17] ,
    \hold_reg1_reg[18] ,
    \hold_reg1_reg[19] ,
    \hold_reg1_reg[20] ,
    \hold_reg1_reg[21] ,
    \hold_reg1_reg[22] ,
    \hold_reg1_reg[24] ,
    \hold_reg1_reg[25] ,
    \hold_reg1_reg[26] ,
    \hold_reg1_reg[27] ,
    \hold_reg1_reg[28] ,
    \hold_reg1_reg[29] ,
    \hold_reg1_reg[30]_0 ,
    ls_half_ex,
    ls_byte_ex,
    \wdata_reg[27] ,
    CO,
    \mem_held_addr_reg[19]_0 ,
    \mem_held_addr_reg[7]_0 ,
    \mem_held_addr_reg[11]_0 ,
    \mem_held_addr_reg[15]_1 ,
    S,
    \mem_held_addr_reg[31]_2 ,
    z_flag_wf,
    sel_wf_z,
    z_flag_mux,
    c_flag_wf,
    sel_wf_c,
    c_flag_mux,
    v_flag_wf,
    sel_wf_v,
    v_flag_au,
    E,
    rf_wdata,
    HCLK,
    \reg_file_a_reg[14][0]_0 ,
    \reg_file_a_reg[13][0]_0 ,
    \reg_file_a_reg[12][0]_0 ,
    \reg_file_a_reg[11][0]_0 ,
    \reg_file_a_reg[10][0]_0 ,
    \reg_file_a_reg[9][0]_0 ,
    \reg_file_a_reg[8][0]_0 ,
    \reg_file_a_reg[7][0]_0 ,
    \reg_file_a_reg[6][0]_0 ,
    \reg_file_a_reg[5][0]_0 ,
    \reg_file_a_reg[4][0]_0 ,
    \reg_file_a_reg[3][0]_0 ,
    \reg_file_a_reg[2][0]_0 ,
    \reg_file_a_reg[1][0]_0 ,
    \reg_file_a_reg[0][0]_0 ,
    \rptr_a_ex_reg[3]_1 ,
    w_enable_ex,
    wptr_ex,
    nxt_rptr_b_ex);
  output zero_a_ex_reg;
  output zero_a_ex_reg_0;
  output zero_a_ex_reg_1;
  output [4:0]\pc_reg[28] ;
  output [2:0]zero_a_ex_reg_2;
  output zero_a_ex_reg_3;
  output zero_a_ex_reg_4;
  output zero_a_ex_reg_5;
  output zero_a_ex_reg_6;
  output zero_a_ex_reg_7;
  output zero_a_ex_reg_8;
  output zero_a_ex_reg_9;
  output zero_a_ex_reg_10;
  output zero_a_ex_reg_11;
  output zero_a_ex_reg_12;
  output zero_a_ex_reg_13;
  output zero_a_ex_reg_14;
  output zero_a_ex_reg_15;
  output zero_a_ex_reg_16;
  output zero_a_ex_reg_17;
  output [0:0]zero_a_ex_reg_18;
  output zero_a_ex_reg_19;
  output [19:0]D;
  output [3:0]O;
  output [19:0]invert_b_ex_reg;
  output [31:0]use_imm_ex_reg;
  output [19:0]branch_ex_reg;
  output [31:0]\rptr_a_ex_reg[3]_0 ;
  output [31:0]b_reg_0;
  output ze_half_wb_reg;
  output ze_half_wb_reg_0;
  output ze_half_wb_reg_1;
  output ze_half_wb_reg_2;
  output ze_half_wb_reg_3;
  output ze_half_wb_reg_4;
  output ze_half_wb_reg_5;
  output ze_half_wb_reg_6;
  output ze_half_wb_reg_7;
  output ze_half_wb_reg_8;
  output ze_half_wb_reg_9;
  output ze_half_wb_reg_10;
  output ze_half_wb_reg_11;
  output ze_half_wb_reg_12;
  output ze_half_wb_reg_13;
  output ze_half_wb_reg_14;
  output ls_half_ex_reg;
  output ls_half_ex_reg_0;
  output ls_half_ex_reg_1;
  output ls_half_ex_reg_2;
  output ls_half_ex_reg_3;
  output ls_half_ex_reg_4;
  output ls_byte_ex_reg;
  output ls_byte_ex_reg_0;
  output [0:0]invert_b_ex_reg_0;
  output [0:0]\mem_held_addr_reg[31]_i_1_0 ;
  output z_flag;
  output c_flag;
  output v_flag;
  input [11:0]\mem_held_addr_reg[31] ;
  input \mem_held_addr_reg[31]_0 ;
  input \mem_held_addr_reg[31]_1 ;
  input \mem_held_addr_reg[27] ;
  input \mem_held_addr_reg[27]_0 ;
  input \mem_held_addr_reg[23] ;
  input \mem_held_addr_reg[19] ;
  input \mem_held_addr_reg[15] ;
  input \mem_held_addr_reg[15]_0 ;
  input \mem_held_addr_reg[11] ;
  input \mem_held_addr_reg[7] ;
  input \HADDR_reg[15] ;
  input [0:0]biu_addr_mux_ctl_ex;
  input [19:0]seq_fetch_addr;
  input \pc_reg[4] ;
  input \HADDR_reg[14] ;
  input \HADDR_reg[13] ;
  input \HADDR_reg[12] ;
  input \HADDR_reg[11] ;
  input \HADDR_reg[10] ;
  input \HADDR_reg[9] ;
  input \HADDR_reg[8] ;
  input \HADDR_reg[7] ;
  input \HADDR_reg[6] ;
  input \HADDR_reg[5] ;
  input \HADDR_reg[4] ;
  input \rot3_reg[24] ;
  input \rot3_reg[24]_0 ;
  input \pc_reg[23] ;
  input \pc_reg[22] ;
  input \pc_reg[21] ;
  input \pc_reg[20] ;
  input \pc_reg[19] ;
  input \pc_reg[18] ;
  input \pc_reg[17] ;
  input \pc_reg[16] ;
  input zero_a_ex;
  input au_a_use_pc_ex;
  input [22:0]Q;
  input \rot3_reg[24]_1 ;
  input [0:0]\rot3[30]_i_5_0 ;
  input use_imm_ex;
  input \hold_reg1_reg[31] ;
  input ze_half_wb;
  input [1:0]\hold_reg1_reg[30] ;
  input \hold_reg1_reg[23] ;
  input \hold_reg1_reg[16] ;
  input \hold_reg1_reg[17] ;
  input \hold_reg1_reg[18] ;
  input \hold_reg1_reg[19] ;
  input \hold_reg1_reg[20] ;
  input \hold_reg1_reg[21] ;
  input \hold_reg1_reg[22] ;
  input \hold_reg1_reg[24] ;
  input \hold_reg1_reg[25] ;
  input \hold_reg1_reg[26] ;
  input \hold_reg1_reg[27] ;
  input \hold_reg1_reg[28] ;
  input \hold_reg1_reg[29] ;
  input \hold_reg1_reg[30]_0 ;
  input ls_half_ex;
  input ls_byte_ex;
  input \wdata_reg[27] ;
  input [0:0]CO;
  input [4:0]\mem_held_addr_reg[19]_0 ;
  input [0:0]\mem_held_addr_reg[7]_0 ;
  input [1:0]\mem_held_addr_reg[11]_0 ;
  input [0:0]\mem_held_addr_reg[15]_1 ;
  input [1:0]S;
  input [0:0]\mem_held_addr_reg[31]_2 ;
  input z_flag_wf;
  input sel_wf_z;
  input z_flag_mux;
  input c_flag_wf;
  input sel_wf_c;
  input c_flag_mux;
  input v_flag_wf;
  input sel_wf_v;
  input v_flag_au;
  input [0:0]E;
  input [31:0]rf_wdata;
  input HCLK;
  input [0:0]\reg_file_a_reg[14][0]_0 ;
  input [0:0]\reg_file_a_reg[13][0]_0 ;
  input [0:0]\reg_file_a_reg[12][0]_0 ;
  input [0:0]\reg_file_a_reg[11][0]_0 ;
  input [0:0]\reg_file_a_reg[10][0]_0 ;
  input [0:0]\reg_file_a_reg[9][0]_0 ;
  input [0:0]\reg_file_a_reg[8][0]_0 ;
  input [0:0]\reg_file_a_reg[7][0]_0 ;
  input [0:0]\reg_file_a_reg[6][0]_0 ;
  input [0:0]\reg_file_a_reg[5][0]_0 ;
  input [0:0]\reg_file_a_reg[4][0]_0 ;
  input [0:0]\reg_file_a_reg[3][0]_0 ;
  input [0:0]\reg_file_a_reg[2][0]_0 ;
  input [0:0]\reg_file_a_reg[1][0]_0 ;
  input [0:0]\reg_file_a_reg[0][0]_0 ;
  input [3:0]\rptr_a_ex_reg[3]_1 ;
  input w_enable_ex;
  input [3:0]wptr_ex;
  input [3:0]nxt_rptr_b_ex;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire \HADDR_reg[10] ;
  wire \HADDR_reg[11] ;
  wire \HADDR_reg[12] ;
  wire \HADDR_reg[13] ;
  wire \HADDR_reg[14] ;
  wire \HADDR_reg[15] ;
  wire \HADDR_reg[4] ;
  wire \HADDR_reg[5] ;
  wire \HADDR_reg[6] ;
  wire \HADDR_reg[7] ;
  wire \HADDR_reg[8] ;
  wire \HADDR_reg[9] ;
  wire HCLK;
  wire [3:0]O;
  wire [22:0]Q;
  wire [1:0]S;
  wire \a_term[0]_i_4_n_0 ;
  wire \a_term[0]_i_5_n_0 ;
  wire \a_term[0]_i_6_n_0 ;
  wire \a_term[0]_i_7_n_0 ;
  wire \a_term[10]_i_4_n_0 ;
  wire \a_term[10]_i_5_n_0 ;
  wire \a_term[10]_i_6_n_0 ;
  wire \a_term[10]_i_7_n_0 ;
  wire \a_term[11]_i_4_n_0 ;
  wire \a_term[11]_i_5_n_0 ;
  wire \a_term[11]_i_6_n_0 ;
  wire \a_term[11]_i_7_n_0 ;
  wire \a_term[12]_i_4_n_0 ;
  wire \a_term[12]_i_5_n_0 ;
  wire \a_term[12]_i_6_n_0 ;
  wire \a_term[12]_i_7_n_0 ;
  wire \a_term[13]_i_4_n_0 ;
  wire \a_term[13]_i_5_n_0 ;
  wire \a_term[13]_i_6_n_0 ;
  wire \a_term[13]_i_7_n_0 ;
  wire \a_term[14]_i_4_n_0 ;
  wire \a_term[14]_i_5_n_0 ;
  wire \a_term[14]_i_6_n_0 ;
  wire \a_term[14]_i_7_n_0 ;
  wire \a_term[15]_i_4_n_0 ;
  wire \a_term[15]_i_5_n_0 ;
  wire \a_term[15]_i_6_n_0 ;
  wire \a_term[15]_i_7_n_0 ;
  wire \a_term[16]_i_4_n_0 ;
  wire \a_term[16]_i_5_n_0 ;
  wire \a_term[16]_i_6_n_0 ;
  wire \a_term[16]_i_7_n_0 ;
  wire \a_term[17]_i_4_n_0 ;
  wire \a_term[17]_i_5_n_0 ;
  wire \a_term[17]_i_6_n_0 ;
  wire \a_term[17]_i_7_n_0 ;
  wire \a_term[18]_i_4_n_0 ;
  wire \a_term[18]_i_5_n_0 ;
  wire \a_term[18]_i_6_n_0 ;
  wire \a_term[18]_i_7_n_0 ;
  wire \a_term[19]_i_4_n_0 ;
  wire \a_term[19]_i_5_n_0 ;
  wire \a_term[19]_i_6_n_0 ;
  wire \a_term[19]_i_7_n_0 ;
  wire \a_term[1]_i_4_n_0 ;
  wire \a_term[1]_i_5_n_0 ;
  wire \a_term[1]_i_6_n_0 ;
  wire \a_term[1]_i_7_n_0 ;
  wire \a_term[20]_i_4_n_0 ;
  wire \a_term[20]_i_5_n_0 ;
  wire \a_term[20]_i_6_n_0 ;
  wire \a_term[20]_i_7_n_0 ;
  wire \a_term[21]_i_4_n_0 ;
  wire \a_term[21]_i_5_n_0 ;
  wire \a_term[21]_i_6_n_0 ;
  wire \a_term[21]_i_7_n_0 ;
  wire \a_term[22]_i_4_n_0 ;
  wire \a_term[22]_i_5_n_0 ;
  wire \a_term[22]_i_6_n_0 ;
  wire \a_term[22]_i_7_n_0 ;
  wire \a_term[23]_i_4_n_0 ;
  wire \a_term[23]_i_5_n_0 ;
  wire \a_term[23]_i_6_n_0 ;
  wire \a_term[23]_i_7_n_0 ;
  wire \a_term[24]_i_4_n_0 ;
  wire \a_term[24]_i_5_n_0 ;
  wire \a_term[24]_i_6_n_0 ;
  wire \a_term[24]_i_7_n_0 ;
  wire \a_term[25]_i_4_n_0 ;
  wire \a_term[25]_i_5_n_0 ;
  wire \a_term[25]_i_6_n_0 ;
  wire \a_term[25]_i_7_n_0 ;
  wire \a_term[26]_i_4_n_0 ;
  wire \a_term[26]_i_5_n_0 ;
  wire \a_term[26]_i_6_n_0 ;
  wire \a_term[26]_i_7_n_0 ;
  wire \a_term[27]_i_4_n_0 ;
  wire \a_term[27]_i_5_n_0 ;
  wire \a_term[27]_i_6_n_0 ;
  wire \a_term[27]_i_7_n_0 ;
  wire \a_term[28]_i_4_n_0 ;
  wire \a_term[28]_i_5_n_0 ;
  wire \a_term[28]_i_6_n_0 ;
  wire \a_term[28]_i_7_n_0 ;
  wire \a_term[29]_i_4_n_0 ;
  wire \a_term[29]_i_5_n_0 ;
  wire \a_term[29]_i_6_n_0 ;
  wire \a_term[29]_i_7_n_0 ;
  wire \a_term[2]_i_4_n_0 ;
  wire \a_term[2]_i_5_n_0 ;
  wire \a_term[2]_i_6_n_0 ;
  wire \a_term[2]_i_7_n_0 ;
  wire \a_term[30]_i_4_n_0 ;
  wire \a_term[30]_i_5_n_0 ;
  wire \a_term[30]_i_6_n_0 ;
  wire \a_term[30]_i_7_n_0 ;
  wire \a_term[31]_i_4_n_0 ;
  wire \a_term[31]_i_5_n_0 ;
  wire \a_term[31]_i_6_n_0 ;
  wire \a_term[31]_i_7_n_0 ;
  wire \a_term[3]_i_4_n_0 ;
  wire \a_term[3]_i_5_n_0 ;
  wire \a_term[3]_i_6_n_0 ;
  wire \a_term[3]_i_7_n_0 ;
  wire \a_term[4]_i_4_n_0 ;
  wire \a_term[4]_i_5_n_0 ;
  wire \a_term[4]_i_6_n_0 ;
  wire \a_term[4]_i_7_n_0 ;
  wire \a_term[5]_i_4_n_0 ;
  wire \a_term[5]_i_5_n_0 ;
  wire \a_term[5]_i_6_n_0 ;
  wire \a_term[5]_i_7_n_0 ;
  wire \a_term[6]_i_4_n_0 ;
  wire \a_term[6]_i_5_n_0 ;
  wire \a_term[6]_i_6_n_0 ;
  wire \a_term[6]_i_7_n_0 ;
  wire \a_term[7]_i_4_n_0 ;
  wire \a_term[7]_i_5_n_0 ;
  wire \a_term[7]_i_6_n_0 ;
  wire \a_term[7]_i_7_n_0 ;
  wire \a_term[8]_i_4_n_0 ;
  wire \a_term[8]_i_5_n_0 ;
  wire \a_term[8]_i_6_n_0 ;
  wire \a_term[8]_i_7_n_0 ;
  wire \a_term[9]_i_4_n_0 ;
  wire \a_term[9]_i_5_n_0 ;
  wire \a_term[9]_i_6_n_0 ;
  wire \a_term[9]_i_7_n_0 ;
  wire \a_term_reg[0]_i_2_n_0 ;
  wire \a_term_reg[0]_i_3_n_0 ;
  wire \a_term_reg[10]_i_2_n_0 ;
  wire \a_term_reg[10]_i_3_n_0 ;
  wire \a_term_reg[11]_i_2_n_0 ;
  wire \a_term_reg[11]_i_3_n_0 ;
  wire \a_term_reg[12]_i_2_n_0 ;
  wire \a_term_reg[12]_i_3_n_0 ;
  wire \a_term_reg[13]_i_2_n_0 ;
  wire \a_term_reg[13]_i_3_n_0 ;
  wire \a_term_reg[14]_i_2_n_0 ;
  wire \a_term_reg[14]_i_3_n_0 ;
  wire \a_term_reg[15]_i_2_n_0 ;
  wire \a_term_reg[15]_i_3_n_0 ;
  wire \a_term_reg[16]_i_2_n_0 ;
  wire \a_term_reg[16]_i_3_n_0 ;
  wire \a_term_reg[17]_i_2_n_0 ;
  wire \a_term_reg[17]_i_3_n_0 ;
  wire \a_term_reg[18]_i_2_n_0 ;
  wire \a_term_reg[18]_i_3_n_0 ;
  wire \a_term_reg[19]_i_2_n_0 ;
  wire \a_term_reg[19]_i_3_n_0 ;
  wire \a_term_reg[1]_i_2_n_0 ;
  wire \a_term_reg[1]_i_3_n_0 ;
  wire \a_term_reg[20]_i_2_n_0 ;
  wire \a_term_reg[20]_i_3_n_0 ;
  wire \a_term_reg[21]_i_2_n_0 ;
  wire \a_term_reg[21]_i_3_n_0 ;
  wire \a_term_reg[22]_i_2_n_0 ;
  wire \a_term_reg[22]_i_3_n_0 ;
  wire \a_term_reg[23]_i_2_n_0 ;
  wire \a_term_reg[23]_i_3_n_0 ;
  wire \a_term_reg[24]_i_2_n_0 ;
  wire \a_term_reg[24]_i_3_n_0 ;
  wire \a_term_reg[25]_i_2_n_0 ;
  wire \a_term_reg[25]_i_3_n_0 ;
  wire \a_term_reg[26]_i_2_n_0 ;
  wire \a_term_reg[26]_i_3_n_0 ;
  wire \a_term_reg[27]_i_2_n_0 ;
  wire \a_term_reg[27]_i_3_n_0 ;
  wire \a_term_reg[28]_i_2_n_0 ;
  wire \a_term_reg[28]_i_3_n_0 ;
  wire \a_term_reg[29]_i_2_n_0 ;
  wire \a_term_reg[29]_i_3_n_0 ;
  wire \a_term_reg[2]_i_2_n_0 ;
  wire \a_term_reg[2]_i_3_n_0 ;
  wire \a_term_reg[30]_i_2_n_0 ;
  wire \a_term_reg[30]_i_3_n_0 ;
  wire \a_term_reg[31]_i_2_n_0 ;
  wire \a_term_reg[31]_i_3_n_0 ;
  wire \a_term_reg[3]_i_2_n_0 ;
  wire \a_term_reg[3]_i_3_n_0 ;
  wire \a_term_reg[4]_i_2_n_0 ;
  wire \a_term_reg[4]_i_3_n_0 ;
  wire \a_term_reg[5]_i_2_n_0 ;
  wire \a_term_reg[5]_i_3_n_0 ;
  wire \a_term_reg[6]_i_2_n_0 ;
  wire \a_term_reg[6]_i_3_n_0 ;
  wire \a_term_reg[7]_i_2_n_0 ;
  wire \a_term_reg[7]_i_3_n_0 ;
  wire \a_term_reg[8]_i_2_n_0 ;
  wire \a_term_reg[8]_i_3_n_0 ;
  wire \a_term_reg[9]_i_2_n_0 ;
  wire \a_term_reg[9]_i_3_n_0 ;
  wire au_a_use_pc_ex;
  wire [30:5]au_in_a;
  wire [31:0]b_reg_0;
  wire [0:0]biu_addr_mux_ctl_ex;
  wire [19:0]branch_ex_reg;
  wire c_flag;
  wire c_flag_mux;
  wire c_flag_wf;
  wire \hold_reg1_reg[16] ;
  wire \hold_reg1_reg[17] ;
  wire \hold_reg1_reg[18] ;
  wire \hold_reg1_reg[19] ;
  wire \hold_reg1_reg[20] ;
  wire \hold_reg1_reg[21] ;
  wire \hold_reg1_reg[22] ;
  wire \hold_reg1_reg[23] ;
  wire \hold_reg1_reg[24] ;
  wire \hold_reg1_reg[25] ;
  wire \hold_reg1_reg[26] ;
  wire \hold_reg1_reg[27] ;
  wire \hold_reg1_reg[28] ;
  wire \hold_reg1_reg[29] ;
  wire [1:0]\hold_reg1_reg[30] ;
  wire \hold_reg1_reg[30]_0 ;
  wire \hold_reg1_reg[31] ;
  wire [19:0]invert_b_ex_reg;
  wire [0:0]invert_b_ex_reg_0;
  wire ls_byte_ex;
  wire ls_byte_ex_reg;
  wire ls_byte_ex_reg_0;
  wire ls_half_ex;
  wire ls_half_ex_reg;
  wire ls_half_ex_reg_0;
  wire ls_half_ex_reg_1;
  wire ls_half_ex_reg_2;
  wire ls_half_ex_reg_3;
  wire ls_half_ex_reg_4;
  wire \mem_held_addr[11]_i_6_n_0 ;
  wire \mem_held_addr[11]_i_7_n_0 ;
  wire \mem_held_addr[15]_i_6_n_0 ;
  wire \mem_held_addr[15]_i_7_n_0 ;
  wire \mem_held_addr[15]_i_8_n_0 ;
  wire \mem_held_addr[19]_i_7_n_0 ;
  wire \mem_held_addr[19]_i_9_n_0 ;
  wire \mem_held_addr[23]_i_6_n_0 ;
  wire \mem_held_addr[23]_i_7_n_0 ;
  wire \mem_held_addr[23]_i_8_n_0 ;
  wire \mem_held_addr[23]_i_9_n_0 ;
  wire \mem_held_addr[31]_i_6_n_0 ;
  wire \mem_held_addr[31]_i_7_n_0 ;
  wire \mem_held_addr[31]_i_8_n_0 ;
  wire \mem_held_addr[31]_i_9_n_0 ;
  wire \mem_held_addr[7]_i_6_n_0 ;
  wire \mem_held_addr[7]_i_7_n_0 ;
  wire \mem_held_addr[7]_i_8_n_0 ;
  wire \mem_held_addr_reg[11] ;
  wire [1:0]\mem_held_addr_reg[11]_0 ;
  wire \mem_held_addr_reg[11]_i_1_n_0 ;
  wire \mem_held_addr_reg[11]_i_1_n_1 ;
  wire \mem_held_addr_reg[11]_i_1_n_2 ;
  wire \mem_held_addr_reg[11]_i_1_n_3 ;
  wire \mem_held_addr_reg[15] ;
  wire \mem_held_addr_reg[15]_0 ;
  wire [0:0]\mem_held_addr_reg[15]_1 ;
  wire \mem_held_addr_reg[15]_i_1_n_0 ;
  wire \mem_held_addr_reg[15]_i_1_n_1 ;
  wire \mem_held_addr_reg[15]_i_1_n_2 ;
  wire \mem_held_addr_reg[15]_i_1_n_3 ;
  wire \mem_held_addr_reg[19] ;
  wire [4:0]\mem_held_addr_reg[19]_0 ;
  wire \mem_held_addr_reg[19]_i_1_n_0 ;
  wire \mem_held_addr_reg[19]_i_1_n_1 ;
  wire \mem_held_addr_reg[19]_i_1_n_2 ;
  wire \mem_held_addr_reg[19]_i_1_n_3 ;
  wire \mem_held_addr_reg[23] ;
  wire \mem_held_addr_reg[23]_i_1_n_1 ;
  wire \mem_held_addr_reg[23]_i_1_n_2 ;
  wire \mem_held_addr_reg[23]_i_1_n_3 ;
  wire \mem_held_addr_reg[27] ;
  wire \mem_held_addr_reg[27]_0 ;
  wire [11:0]\mem_held_addr_reg[31] ;
  wire \mem_held_addr_reg[31]_0 ;
  wire \mem_held_addr_reg[31]_1 ;
  wire [0:0]\mem_held_addr_reg[31]_2 ;
  wire [0:0]\mem_held_addr_reg[31]_i_1_0 ;
  wire \mem_held_addr_reg[31]_i_1_n_0 ;
  wire \mem_held_addr_reg[31]_i_1_n_1 ;
  wire \mem_held_addr_reg[31]_i_1_n_2 ;
  wire \mem_held_addr_reg[31]_i_1_n_3 ;
  wire \mem_held_addr_reg[7] ;
  wire [0:0]\mem_held_addr_reg[7]_0 ;
  wire \mem_held_addr_reg[7]_i_1_n_0 ;
  wire \mem_held_addr_reg[7]_i_1_n_1 ;
  wire \mem_held_addr_reg[7]_i_1_n_2 ;
  wire \mem_held_addr_reg[7]_i_1_n_3 ;
  wire [3:0]nxt_rptr_b_ex;
  wire \pc_reg[16] ;
  wire \pc_reg[17] ;
  wire \pc_reg[18] ;
  wire \pc_reg[19] ;
  wire \pc_reg[20] ;
  wire \pc_reg[21] ;
  wire \pc_reg[22] ;
  wire \pc_reg[23] ;
  wire [4:0]\pc_reg[28] ;
  wire \pc_reg[4] ;
  wire [0:0]\reg_file_a_reg[0][0]_0 ;
  wire [31:0]\reg_file_a_reg[0]_15 ;
  wire [0:0]\reg_file_a_reg[10][0]_0 ;
  wire [31:0]\reg_file_a_reg[10]_5 ;
  wire [0:0]\reg_file_a_reg[11][0]_0 ;
  wire [31:0]\reg_file_a_reg[11]_4 ;
  wire [0:0]\reg_file_a_reg[12][0]_0 ;
  wire [31:0]\reg_file_a_reg[12]_3 ;
  wire [0:0]\reg_file_a_reg[13][0]_0 ;
  wire [31:0]\reg_file_a_reg[13]_2 ;
  wire [0:0]\reg_file_a_reg[14][0]_0 ;
  wire [31:0]\reg_file_a_reg[14]_1 ;
  wire [31:0]\reg_file_a_reg[15]_0 ;
  wire [0:0]\reg_file_a_reg[1][0]_0 ;
  wire [31:0]\reg_file_a_reg[1]_14 ;
  wire [0:0]\reg_file_a_reg[2][0]_0 ;
  wire [31:0]\reg_file_a_reg[2]_13 ;
  wire [0:0]\reg_file_a_reg[3][0]_0 ;
  wire [31:0]\reg_file_a_reg[3]_12 ;
  wire [0:0]\reg_file_a_reg[4][0]_0 ;
  wire [31:0]\reg_file_a_reg[4]_11 ;
  wire [0:0]\reg_file_a_reg[5][0]_0 ;
  wire [31:0]\reg_file_a_reg[5]_10 ;
  wire [0:0]\reg_file_a_reg[6][0]_0 ;
  wire [31:0]\reg_file_a_reg[6]_9 ;
  wire [0:0]\reg_file_a_reg[7][0]_0 ;
  wire [31:0]\reg_file_a_reg[7]_8 ;
  wire [0:0]\reg_file_a_reg[8][0]_0 ;
  wire [31:0]\reg_file_a_reg[8]_7 ;
  wire [0:0]\reg_file_a_reg[9][0]_0 ;
  wire [31:0]\reg_file_a_reg[9]_6 ;
  wire [31:0]rf_wdata;
  wire \rot3[12]_i_2_n_0 ;
  wire \rot3[13]_i_2_n_0 ;
  wire \rot3[14]_i_2_n_0 ;
  wire \rot3[14]_i_3_n_0 ;
  wire \rot3[15]_i_2_n_0 ;
  wire \rot3[15]_i_3_n_0 ;
  wire \rot3[16]_i_2_n_0 ;
  wire \rot3[16]_i_3_n_0 ;
  wire \rot3[17]_i_2_n_0 ;
  wire \rot3[17]_i_3_n_0 ;
  wire \rot3[18]_i_2_n_0 ;
  wire \rot3[18]_i_3_n_0 ;
  wire \rot3[19]_i_2_n_0 ;
  wire \rot3[19]_i_3_n_0 ;
  wire \rot3[20]_i_2_n_0 ;
  wire \rot3[20]_i_3_n_0 ;
  wire \rot3[21]_i_2_n_0 ;
  wire \rot3[21]_i_3_n_0 ;
  wire \rot3[22]_i_2_n_0 ;
  wire \rot3[22]_i_3_n_0 ;
  wire \rot3[23]_i_2_n_0 ;
  wire \rot3[23]_i_3_n_0 ;
  wire \rot3[24]_i_2_n_0 ;
  wire \rot3[24]_i_3_n_0 ;
  wire \rot3[25]_i_2_n_0 ;
  wire \rot3[25]_i_3_n_0 ;
  wire \rot3[26]_i_2_n_0 ;
  wire \rot3[26]_i_3_n_0 ;
  wire \rot3[27]_i_2_n_0 ;
  wire \rot3[27]_i_3_n_0 ;
  wire \rot3[28]_i_2_n_0 ;
  wire \rot3[28]_i_3_n_0 ;
  wire \rot3[28]_i_4_n_0 ;
  wire \rot3[28]_i_5_n_0 ;
  wire \rot3[28]_i_6_n_0 ;
  wire \rot3[29]_i_2_n_0 ;
  wire \rot3[29]_i_3_n_0 ;
  wire \rot3[29]_i_4_n_0 ;
  wire \rot3[29]_i_5_n_0 ;
  wire \rot3[29]_i_6_n_0 ;
  wire \rot3[30]_i_10_n_0 ;
  wire \rot3[30]_i_11_n_0 ;
  wire \rot3[30]_i_12_n_0 ;
  wire \rot3[30]_i_13_n_0 ;
  wire \rot3[30]_i_2_n_0 ;
  wire \rot3[30]_i_3_n_0 ;
  wire \rot3[30]_i_4_n_0 ;
  wire [0:0]\rot3[30]_i_5_0 ;
  wire \rot3[30]_i_5_n_0 ;
  wire \rot3[30]_i_6_n_0 ;
  wire \rot3[30]_i_7_n_0 ;
  wire \rot3[30]_i_8_n_0 ;
  wire \rot3[30]_i_9_n_0 ;
  wire \rot3[31]_i_10_n_0 ;
  wire \rot3[31]_i_11_n_0 ;
  wire \rot3[31]_i_12_n_0 ;
  wire \rot3[31]_i_13_n_0 ;
  wire \rot3[31]_i_2_n_0 ;
  wire \rot3[31]_i_3_n_0 ;
  wire \rot3[31]_i_4_n_0 ;
  wire \rot3[31]_i_5_n_0 ;
  wire \rot3[31]_i_6_n_0 ;
  wire \rot3[31]_i_7_n_0 ;
  wire \rot3[31]_i_8_n_0 ;
  wire \rot3[31]_i_9_n_0 ;
  wire \rot3_reg[24] ;
  wire \rot3_reg[24]_0 ;
  wire \rot3_reg[24]_1 ;
  wire [3:0]rptr_a_ex;
  wire [31:0]\rptr_a_ex_reg[3]_0 ;
  wire [3:0]\rptr_a_ex_reg[3]_1 ;
  wire [3:0]rptr_b_ex;
  wire sel_wf_c;
  wire sel_wf_v;
  wire sel_wf_z;
  wire [19:0]seq_fetch_addr;
  wire use_imm_ex;
  wire [31:0]use_imm_ex_reg;
  wire v_flag;
  wire v_flag_au;
  wire v_flag_wf;
  wire w_enable_ex;
  wire \wdata_reg[27] ;
  wire [3:0]wptr_ex;
  wire z_flag;
  wire z_flag_mux;
  wire z_flag_wf;
  wire ze_half_wb;
  wire ze_half_wb_reg;
  wire ze_half_wb_reg_0;
  wire ze_half_wb_reg_1;
  wire ze_half_wb_reg_10;
  wire ze_half_wb_reg_11;
  wire ze_half_wb_reg_12;
  wire ze_half_wb_reg_13;
  wire ze_half_wb_reg_14;
  wire ze_half_wb_reg_2;
  wire ze_half_wb_reg_3;
  wire ze_half_wb_reg_4;
  wire ze_half_wb_reg_5;
  wire ze_half_wb_reg_6;
  wire ze_half_wb_reg_7;
  wire ze_half_wb_reg_8;
  wire ze_half_wb_reg_9;
  wire zero_a_ex;
  wire zero_a_ex_reg;
  wire zero_a_ex_reg_0;
  wire zero_a_ex_reg_1;
  wire zero_a_ex_reg_10;
  wire zero_a_ex_reg_11;
  wire zero_a_ex_reg_12;
  wire zero_a_ex_reg_13;
  wire zero_a_ex_reg_14;
  wire zero_a_ex_reg_15;
  wire zero_a_ex_reg_16;
  wire zero_a_ex_reg_17;
  wire [0:0]zero_a_ex_reg_18;
  wire zero_a_ex_reg_19;
  wire [2:0]zero_a_ex_reg_2;
  wire zero_a_ex_reg_3;
  wire zero_a_ex_reg_4;
  wire zero_a_ex_reg_5;
  wire zero_a_ex_reg_6;
  wire zero_a_ex_reg_7;
  wire zero_a_ex_reg_8;
  wire zero_a_ex_reg_9;
  wire [3:1]NLW_c_flag_mux_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_c_flag_mux_reg_i_2_O_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_file_b_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[10]_i_1 
       (.I0(invert_b_ex_reg[6]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[10] ),
        .O(branch_ex_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[11]_i_1 
       (.I0(invert_b_ex_reg[7]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[11] ),
        .O(branch_ex_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[12]_i_1 
       (.I0(O[0]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[12] ),
        .O(branch_ex_reg[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[13]_i_1 
       (.I0(O[1]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[13] ),
        .O(branch_ex_reg[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[14]_i_1 
       (.I0(O[2]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[14] ),
        .O(branch_ex_reg[10]));
  LUT3 #(
    .INIT(8'hA3)) 
    \HADDR[15]_i_1 
       (.I0(O[3]),
        .I1(\HADDR_reg[15] ),
        .I2(biu_addr_mux_ctl_ex),
        .O(branch_ex_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[16]_i_1 
       (.I0(invert_b_ex_reg[8]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\pc_reg[16] ),
        .O(branch_ex_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[17]_i_1 
       (.I0(invert_b_ex_reg[9]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\pc_reg[17] ),
        .O(branch_ex_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[18]_i_1 
       (.I0(invert_b_ex_reg[10]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\pc_reg[18] ),
        .O(branch_ex_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[19]_i_1 
       (.I0(invert_b_ex_reg[11]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\pc_reg[19] ),
        .O(branch_ex_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[20]_i_1 
       (.I0(invert_b_ex_reg[12]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\pc_reg[20] ),
        .O(branch_ex_reg[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[21]_i_1 
       (.I0(invert_b_ex_reg[13]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\pc_reg[21] ),
        .O(branch_ex_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[22]_i_1 
       (.I0(invert_b_ex_reg[14]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\pc_reg[22] ),
        .O(branch_ex_reg[18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[23]_i_1 
       (.I0(invert_b_ex_reg[15]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\pc_reg[23] ),
        .O(branch_ex_reg[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[4]_i_1 
       (.I0(invert_b_ex_reg[0]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[4] ),
        .O(branch_ex_reg[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[5]_i_1 
       (.I0(invert_b_ex_reg[1]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[5] ),
        .O(branch_ex_reg[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[6]_i_1 
       (.I0(invert_b_ex_reg[2]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[6] ),
        .O(branch_ex_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[7]_i_1 
       (.I0(invert_b_ex_reg[3]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[7] ),
        .O(branch_ex_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[8]_i_1 
       (.I0(invert_b_ex_reg[4]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[8] ),
        .O(branch_ex_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \HADDR[9]_i_1 
       (.I0(invert_b_ex_reg[5]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[9] ),
        .O(branch_ex_reg[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[0]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [0]),
        .I1(\reg_file_a_reg[2]_13 [0]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [0]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [0]),
        .O(\a_term[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[0]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [0]),
        .I1(\reg_file_a_reg[6]_9 [0]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [0]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [0]),
        .O(\a_term[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[0]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [0]),
        .I1(\reg_file_a_reg[10]_5 [0]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [0]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [0]),
        .O(\a_term[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[0]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [0]),
        .I1(\reg_file_a_reg[14]_1 [0]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [0]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [0]),
        .O(\a_term[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[10]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [10]),
        .I1(\reg_file_a_reg[2]_13 [10]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [10]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [10]),
        .O(\a_term[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[10]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [10]),
        .I1(\reg_file_a_reg[6]_9 [10]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [10]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [10]),
        .O(\a_term[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[10]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [10]),
        .I1(\reg_file_a_reg[10]_5 [10]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [10]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [10]),
        .O(\a_term[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[10]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [10]),
        .I1(\reg_file_a_reg[14]_1 [10]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [10]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [10]),
        .O(\a_term[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[11]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [11]),
        .I1(\reg_file_a_reg[2]_13 [11]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [11]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [11]),
        .O(\a_term[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[11]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [11]),
        .I1(\reg_file_a_reg[6]_9 [11]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [11]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [11]),
        .O(\a_term[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[11]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [11]),
        .I1(\reg_file_a_reg[10]_5 [11]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [11]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [11]),
        .O(\a_term[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[11]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [11]),
        .I1(\reg_file_a_reg[14]_1 [11]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [11]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [11]),
        .O(\a_term[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[12]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [12]),
        .I1(\reg_file_a_reg[2]_13 [12]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [12]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [12]),
        .O(\a_term[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[12]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [12]),
        .I1(\reg_file_a_reg[6]_9 [12]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [12]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [12]),
        .O(\a_term[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[12]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [12]),
        .I1(\reg_file_a_reg[10]_5 [12]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [12]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [12]),
        .O(\a_term[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[12]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [12]),
        .I1(\reg_file_a_reg[14]_1 [12]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [12]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [12]),
        .O(\a_term[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[13]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [13]),
        .I1(\reg_file_a_reg[2]_13 [13]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [13]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [13]),
        .O(\a_term[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[13]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [13]),
        .I1(\reg_file_a_reg[6]_9 [13]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [13]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [13]),
        .O(\a_term[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[13]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [13]),
        .I1(\reg_file_a_reg[10]_5 [13]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [13]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [13]),
        .O(\a_term[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[13]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [13]),
        .I1(\reg_file_a_reg[14]_1 [13]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [13]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [13]),
        .O(\a_term[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[14]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [14]),
        .I1(\reg_file_a_reg[2]_13 [14]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [14]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [14]),
        .O(\a_term[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[14]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [14]),
        .I1(\reg_file_a_reg[6]_9 [14]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [14]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [14]),
        .O(\a_term[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[14]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [14]),
        .I1(\reg_file_a_reg[10]_5 [14]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [14]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [14]),
        .O(\a_term[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[14]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [14]),
        .I1(\reg_file_a_reg[14]_1 [14]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [14]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [14]),
        .O(\a_term[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[15]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [15]),
        .I1(\reg_file_a_reg[2]_13 [15]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [15]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [15]),
        .O(\a_term[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[15]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [15]),
        .I1(\reg_file_a_reg[6]_9 [15]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [15]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [15]),
        .O(\a_term[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[15]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [15]),
        .I1(\reg_file_a_reg[10]_5 [15]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [15]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [15]),
        .O(\a_term[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[15]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [15]),
        .I1(\reg_file_a_reg[14]_1 [15]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [15]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [15]),
        .O(\a_term[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[16]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [16]),
        .I1(\reg_file_a_reg[2]_13 [16]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [16]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [16]),
        .O(\a_term[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[16]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [16]),
        .I1(\reg_file_a_reg[6]_9 [16]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [16]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [16]),
        .O(\a_term[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[16]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [16]),
        .I1(\reg_file_a_reg[10]_5 [16]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [16]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [16]),
        .O(\a_term[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[16]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [16]),
        .I1(\reg_file_a_reg[14]_1 [16]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [16]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [16]),
        .O(\a_term[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[17]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [17]),
        .I1(\reg_file_a_reg[2]_13 [17]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [17]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [17]),
        .O(\a_term[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[17]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [17]),
        .I1(\reg_file_a_reg[6]_9 [17]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [17]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [17]),
        .O(\a_term[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[17]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [17]),
        .I1(\reg_file_a_reg[10]_5 [17]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [17]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [17]),
        .O(\a_term[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[17]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [17]),
        .I1(\reg_file_a_reg[14]_1 [17]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [17]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [17]),
        .O(\a_term[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[18]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [18]),
        .I1(\reg_file_a_reg[2]_13 [18]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [18]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [18]),
        .O(\a_term[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[18]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [18]),
        .I1(\reg_file_a_reg[6]_9 [18]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [18]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [18]),
        .O(\a_term[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[18]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [18]),
        .I1(\reg_file_a_reg[10]_5 [18]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [18]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [18]),
        .O(\a_term[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[18]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [18]),
        .I1(\reg_file_a_reg[14]_1 [18]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [18]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [18]),
        .O(\a_term[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[19]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [19]),
        .I1(\reg_file_a_reg[2]_13 [19]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [19]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [19]),
        .O(\a_term[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[19]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [19]),
        .I1(\reg_file_a_reg[6]_9 [19]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [19]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [19]),
        .O(\a_term[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[19]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [19]),
        .I1(\reg_file_a_reg[10]_5 [19]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [19]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [19]),
        .O(\a_term[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[19]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [19]),
        .I1(\reg_file_a_reg[14]_1 [19]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [19]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [19]),
        .O(\a_term[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[1]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [1]),
        .I1(\reg_file_a_reg[2]_13 [1]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [1]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [1]),
        .O(\a_term[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[1]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [1]),
        .I1(\reg_file_a_reg[6]_9 [1]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [1]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [1]),
        .O(\a_term[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[1]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [1]),
        .I1(\reg_file_a_reg[10]_5 [1]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [1]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [1]),
        .O(\a_term[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[1]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [1]),
        .I1(\reg_file_a_reg[14]_1 [1]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [1]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [1]),
        .O(\a_term[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[20]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [20]),
        .I1(\reg_file_a_reg[2]_13 [20]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [20]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [20]),
        .O(\a_term[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[20]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [20]),
        .I1(\reg_file_a_reg[6]_9 [20]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [20]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [20]),
        .O(\a_term[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[20]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [20]),
        .I1(\reg_file_a_reg[10]_5 [20]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [20]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [20]),
        .O(\a_term[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[20]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [20]),
        .I1(\reg_file_a_reg[14]_1 [20]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [20]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [20]),
        .O(\a_term[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[21]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [21]),
        .I1(\reg_file_a_reg[2]_13 [21]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [21]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [21]),
        .O(\a_term[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[21]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [21]),
        .I1(\reg_file_a_reg[6]_9 [21]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [21]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [21]),
        .O(\a_term[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[21]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [21]),
        .I1(\reg_file_a_reg[10]_5 [21]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [21]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [21]),
        .O(\a_term[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[21]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [21]),
        .I1(\reg_file_a_reg[14]_1 [21]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [21]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [21]),
        .O(\a_term[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[22]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [22]),
        .I1(\reg_file_a_reg[2]_13 [22]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [22]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [22]),
        .O(\a_term[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[22]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [22]),
        .I1(\reg_file_a_reg[6]_9 [22]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [22]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [22]),
        .O(\a_term[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[22]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [22]),
        .I1(\reg_file_a_reg[10]_5 [22]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [22]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [22]),
        .O(\a_term[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[22]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [22]),
        .I1(\reg_file_a_reg[14]_1 [22]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [22]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [22]),
        .O(\a_term[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[23]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [23]),
        .I1(\reg_file_a_reg[2]_13 [23]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [23]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [23]),
        .O(\a_term[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[23]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [23]),
        .I1(\reg_file_a_reg[6]_9 [23]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [23]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [23]),
        .O(\a_term[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[23]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [23]),
        .I1(\reg_file_a_reg[10]_5 [23]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [23]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [23]),
        .O(\a_term[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[23]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [23]),
        .I1(\reg_file_a_reg[14]_1 [23]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [23]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [23]),
        .O(\a_term[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[24]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [24]),
        .I1(\reg_file_a_reg[2]_13 [24]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [24]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [24]),
        .O(\a_term[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[24]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [24]),
        .I1(\reg_file_a_reg[6]_9 [24]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [24]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [24]),
        .O(\a_term[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[24]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [24]),
        .I1(\reg_file_a_reg[10]_5 [24]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [24]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [24]),
        .O(\a_term[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[24]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [24]),
        .I1(\reg_file_a_reg[14]_1 [24]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [24]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [24]),
        .O(\a_term[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[25]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [25]),
        .I1(\reg_file_a_reg[2]_13 [25]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [25]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [25]),
        .O(\a_term[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[25]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [25]),
        .I1(\reg_file_a_reg[6]_9 [25]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [25]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [25]),
        .O(\a_term[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[25]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [25]),
        .I1(\reg_file_a_reg[10]_5 [25]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [25]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [25]),
        .O(\a_term[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[25]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [25]),
        .I1(\reg_file_a_reg[14]_1 [25]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [25]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [25]),
        .O(\a_term[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[26]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [26]),
        .I1(\reg_file_a_reg[2]_13 [26]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [26]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [26]),
        .O(\a_term[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[26]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [26]),
        .I1(\reg_file_a_reg[6]_9 [26]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [26]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [26]),
        .O(\a_term[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[26]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [26]),
        .I1(\reg_file_a_reg[10]_5 [26]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [26]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [26]),
        .O(\a_term[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[26]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [26]),
        .I1(\reg_file_a_reg[14]_1 [26]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [26]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [26]),
        .O(\a_term[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[27]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [27]),
        .I1(\reg_file_a_reg[2]_13 [27]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [27]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [27]),
        .O(\a_term[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[27]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [27]),
        .I1(\reg_file_a_reg[6]_9 [27]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [27]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [27]),
        .O(\a_term[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[27]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [27]),
        .I1(\reg_file_a_reg[10]_5 [27]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [27]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [27]),
        .O(\a_term[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[27]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [27]),
        .I1(\reg_file_a_reg[14]_1 [27]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [27]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [27]),
        .O(\a_term[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[28]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [28]),
        .I1(\reg_file_a_reg[2]_13 [28]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [28]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [28]),
        .O(\a_term[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[28]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [28]),
        .I1(\reg_file_a_reg[6]_9 [28]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [28]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [28]),
        .O(\a_term[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[28]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [28]),
        .I1(\reg_file_a_reg[10]_5 [28]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [28]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [28]),
        .O(\a_term[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[28]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [28]),
        .I1(\reg_file_a_reg[14]_1 [28]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [28]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [28]),
        .O(\a_term[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[29]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [29]),
        .I1(\reg_file_a_reg[2]_13 [29]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [29]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [29]),
        .O(\a_term[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[29]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [29]),
        .I1(\reg_file_a_reg[6]_9 [29]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [29]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [29]),
        .O(\a_term[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[29]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [29]),
        .I1(\reg_file_a_reg[10]_5 [29]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [29]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [29]),
        .O(\a_term[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[29]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [29]),
        .I1(\reg_file_a_reg[14]_1 [29]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [29]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [29]),
        .O(\a_term[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[2]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [2]),
        .I1(\reg_file_a_reg[2]_13 [2]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [2]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [2]),
        .O(\a_term[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[2]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [2]),
        .I1(\reg_file_a_reg[6]_9 [2]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [2]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [2]),
        .O(\a_term[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[2]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [2]),
        .I1(\reg_file_a_reg[10]_5 [2]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [2]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [2]),
        .O(\a_term[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[2]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [2]),
        .I1(\reg_file_a_reg[14]_1 [2]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [2]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [2]),
        .O(\a_term[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[30]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [30]),
        .I1(\reg_file_a_reg[2]_13 [30]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [30]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [30]),
        .O(\a_term[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[30]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [30]),
        .I1(\reg_file_a_reg[6]_9 [30]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [30]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [30]),
        .O(\a_term[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[30]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [30]),
        .I1(\reg_file_a_reg[10]_5 [30]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [30]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [30]),
        .O(\a_term[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[30]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [30]),
        .I1(\reg_file_a_reg[14]_1 [30]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [30]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [30]),
        .O(\a_term[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[31]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [31]),
        .I1(\reg_file_a_reg[2]_13 [31]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [31]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [31]),
        .O(\a_term[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[31]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [31]),
        .I1(\reg_file_a_reg[6]_9 [31]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [31]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [31]),
        .O(\a_term[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[31]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [31]),
        .I1(\reg_file_a_reg[10]_5 [31]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [31]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [31]),
        .O(\a_term[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[31]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [31]),
        .I1(\reg_file_a_reg[14]_1 [31]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [31]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [31]),
        .O(\a_term[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[3]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [3]),
        .I1(\reg_file_a_reg[2]_13 [3]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [3]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [3]),
        .O(\a_term[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[3]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [3]),
        .I1(\reg_file_a_reg[6]_9 [3]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [3]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [3]),
        .O(\a_term[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[3]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [3]),
        .I1(\reg_file_a_reg[10]_5 [3]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [3]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [3]),
        .O(\a_term[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[3]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [3]),
        .I1(\reg_file_a_reg[14]_1 [3]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [3]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [3]),
        .O(\a_term[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[4]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [4]),
        .I1(\reg_file_a_reg[2]_13 [4]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [4]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [4]),
        .O(\a_term[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[4]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [4]),
        .I1(\reg_file_a_reg[6]_9 [4]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [4]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [4]),
        .O(\a_term[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[4]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [4]),
        .I1(\reg_file_a_reg[10]_5 [4]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [4]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [4]),
        .O(\a_term[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[4]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [4]),
        .I1(\reg_file_a_reg[14]_1 [4]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [4]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [4]),
        .O(\a_term[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[5]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [5]),
        .I1(\reg_file_a_reg[2]_13 [5]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [5]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [5]),
        .O(\a_term[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[5]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [5]),
        .I1(\reg_file_a_reg[6]_9 [5]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [5]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [5]),
        .O(\a_term[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[5]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [5]),
        .I1(\reg_file_a_reg[10]_5 [5]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [5]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [5]),
        .O(\a_term[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[5]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [5]),
        .I1(\reg_file_a_reg[14]_1 [5]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [5]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [5]),
        .O(\a_term[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[6]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [6]),
        .I1(\reg_file_a_reg[2]_13 [6]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [6]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [6]),
        .O(\a_term[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[6]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [6]),
        .I1(\reg_file_a_reg[6]_9 [6]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [6]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [6]),
        .O(\a_term[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[6]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [6]),
        .I1(\reg_file_a_reg[10]_5 [6]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [6]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [6]),
        .O(\a_term[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[6]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [6]),
        .I1(\reg_file_a_reg[14]_1 [6]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [6]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [6]),
        .O(\a_term[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[7]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [7]),
        .I1(\reg_file_a_reg[2]_13 [7]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [7]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [7]),
        .O(\a_term[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[7]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [7]),
        .I1(\reg_file_a_reg[6]_9 [7]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [7]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [7]),
        .O(\a_term[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[7]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [7]),
        .I1(\reg_file_a_reg[10]_5 [7]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [7]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [7]),
        .O(\a_term[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[7]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [7]),
        .I1(\reg_file_a_reg[14]_1 [7]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [7]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [7]),
        .O(\a_term[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[8]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [8]),
        .I1(\reg_file_a_reg[2]_13 [8]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [8]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [8]),
        .O(\a_term[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[8]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [8]),
        .I1(\reg_file_a_reg[6]_9 [8]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [8]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [8]),
        .O(\a_term[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[8]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [8]),
        .I1(\reg_file_a_reg[10]_5 [8]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [8]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [8]),
        .O(\a_term[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[8]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [8]),
        .I1(\reg_file_a_reg[14]_1 [8]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [8]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [8]),
        .O(\a_term[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[9]_i_4 
       (.I0(\reg_file_a_reg[3]_12 [9]),
        .I1(\reg_file_a_reg[2]_13 [9]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[1]_14 [9]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[0]_15 [9]),
        .O(\a_term[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[9]_i_5 
       (.I0(\reg_file_a_reg[7]_8 [9]),
        .I1(\reg_file_a_reg[6]_9 [9]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[5]_10 [9]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[4]_11 [9]),
        .O(\a_term[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[9]_i_6 
       (.I0(\reg_file_a_reg[11]_4 [9]),
        .I1(\reg_file_a_reg[10]_5 [9]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[9]_6 [9]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[8]_7 [9]),
        .O(\a_term[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_term[9]_i_7 
       (.I0(\reg_file_a_reg[15]_0 [9]),
        .I1(\reg_file_a_reg[14]_1 [9]),
        .I2(rptr_a_ex[1]),
        .I3(\reg_file_a_reg[13]_2 [9]),
        .I4(rptr_a_ex[0]),
        .I5(\reg_file_a_reg[12]_3 [9]),
        .O(\a_term[9]_i_7_n_0 ));
  MUXF8 \a_term_reg[0]_i_1 
       (.I0(\a_term_reg[0]_i_2_n_0 ),
        .I1(\a_term_reg[0]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [0]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[0]_i_2 
       (.I0(\a_term[0]_i_4_n_0 ),
        .I1(\a_term[0]_i_5_n_0 ),
        .O(\a_term_reg[0]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[0]_i_3 
       (.I0(\a_term[0]_i_6_n_0 ),
        .I1(\a_term[0]_i_7_n_0 ),
        .O(\a_term_reg[0]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[10]_i_1 
       (.I0(\a_term_reg[10]_i_2_n_0 ),
        .I1(\a_term_reg[10]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [10]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[10]_i_2 
       (.I0(\a_term[10]_i_4_n_0 ),
        .I1(\a_term[10]_i_5_n_0 ),
        .O(\a_term_reg[10]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[10]_i_3 
       (.I0(\a_term[10]_i_6_n_0 ),
        .I1(\a_term[10]_i_7_n_0 ),
        .O(\a_term_reg[10]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[11]_i_1 
       (.I0(\a_term_reg[11]_i_2_n_0 ),
        .I1(\a_term_reg[11]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [11]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[11]_i_2 
       (.I0(\a_term[11]_i_4_n_0 ),
        .I1(\a_term[11]_i_5_n_0 ),
        .O(\a_term_reg[11]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[11]_i_3 
       (.I0(\a_term[11]_i_6_n_0 ),
        .I1(\a_term[11]_i_7_n_0 ),
        .O(\a_term_reg[11]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[12]_i_1 
       (.I0(\a_term_reg[12]_i_2_n_0 ),
        .I1(\a_term_reg[12]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [12]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[12]_i_2 
       (.I0(\a_term[12]_i_4_n_0 ),
        .I1(\a_term[12]_i_5_n_0 ),
        .O(\a_term_reg[12]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[12]_i_3 
       (.I0(\a_term[12]_i_6_n_0 ),
        .I1(\a_term[12]_i_7_n_0 ),
        .O(\a_term_reg[12]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[13]_i_1 
       (.I0(\a_term_reg[13]_i_2_n_0 ),
        .I1(\a_term_reg[13]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [13]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[13]_i_2 
       (.I0(\a_term[13]_i_4_n_0 ),
        .I1(\a_term[13]_i_5_n_0 ),
        .O(\a_term_reg[13]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[13]_i_3 
       (.I0(\a_term[13]_i_6_n_0 ),
        .I1(\a_term[13]_i_7_n_0 ),
        .O(\a_term_reg[13]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[14]_i_1 
       (.I0(\a_term_reg[14]_i_2_n_0 ),
        .I1(\a_term_reg[14]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [14]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[14]_i_2 
       (.I0(\a_term[14]_i_4_n_0 ),
        .I1(\a_term[14]_i_5_n_0 ),
        .O(\a_term_reg[14]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[14]_i_3 
       (.I0(\a_term[14]_i_6_n_0 ),
        .I1(\a_term[14]_i_7_n_0 ),
        .O(\a_term_reg[14]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[15]_i_1 
       (.I0(\a_term_reg[15]_i_2_n_0 ),
        .I1(\a_term_reg[15]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [15]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[15]_i_2 
       (.I0(\a_term[15]_i_4_n_0 ),
        .I1(\a_term[15]_i_5_n_0 ),
        .O(\a_term_reg[15]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[15]_i_3 
       (.I0(\a_term[15]_i_6_n_0 ),
        .I1(\a_term[15]_i_7_n_0 ),
        .O(\a_term_reg[15]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[16]_i_1 
       (.I0(\a_term_reg[16]_i_2_n_0 ),
        .I1(\a_term_reg[16]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [16]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[16]_i_2 
       (.I0(\a_term[16]_i_4_n_0 ),
        .I1(\a_term[16]_i_5_n_0 ),
        .O(\a_term_reg[16]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[16]_i_3 
       (.I0(\a_term[16]_i_6_n_0 ),
        .I1(\a_term[16]_i_7_n_0 ),
        .O(\a_term_reg[16]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[17]_i_1 
       (.I0(\a_term_reg[17]_i_2_n_0 ),
        .I1(\a_term_reg[17]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [17]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[17]_i_2 
       (.I0(\a_term[17]_i_4_n_0 ),
        .I1(\a_term[17]_i_5_n_0 ),
        .O(\a_term_reg[17]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[17]_i_3 
       (.I0(\a_term[17]_i_6_n_0 ),
        .I1(\a_term[17]_i_7_n_0 ),
        .O(\a_term_reg[17]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[18]_i_1 
       (.I0(\a_term_reg[18]_i_2_n_0 ),
        .I1(\a_term_reg[18]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [18]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[18]_i_2 
       (.I0(\a_term[18]_i_4_n_0 ),
        .I1(\a_term[18]_i_5_n_0 ),
        .O(\a_term_reg[18]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[18]_i_3 
       (.I0(\a_term[18]_i_6_n_0 ),
        .I1(\a_term[18]_i_7_n_0 ),
        .O(\a_term_reg[18]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[19]_i_1 
       (.I0(\a_term_reg[19]_i_2_n_0 ),
        .I1(\a_term_reg[19]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [19]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[19]_i_2 
       (.I0(\a_term[19]_i_4_n_0 ),
        .I1(\a_term[19]_i_5_n_0 ),
        .O(\a_term_reg[19]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[19]_i_3 
       (.I0(\a_term[19]_i_6_n_0 ),
        .I1(\a_term[19]_i_7_n_0 ),
        .O(\a_term_reg[19]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[1]_i_1 
       (.I0(\a_term_reg[1]_i_2_n_0 ),
        .I1(\a_term_reg[1]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [1]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[1]_i_2 
       (.I0(\a_term[1]_i_4_n_0 ),
        .I1(\a_term[1]_i_5_n_0 ),
        .O(\a_term_reg[1]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[1]_i_3 
       (.I0(\a_term[1]_i_6_n_0 ),
        .I1(\a_term[1]_i_7_n_0 ),
        .O(\a_term_reg[1]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[20]_i_1 
       (.I0(\a_term_reg[20]_i_2_n_0 ),
        .I1(\a_term_reg[20]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [20]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[20]_i_2 
       (.I0(\a_term[20]_i_4_n_0 ),
        .I1(\a_term[20]_i_5_n_0 ),
        .O(\a_term_reg[20]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[20]_i_3 
       (.I0(\a_term[20]_i_6_n_0 ),
        .I1(\a_term[20]_i_7_n_0 ),
        .O(\a_term_reg[20]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[21]_i_1 
       (.I0(\a_term_reg[21]_i_2_n_0 ),
        .I1(\a_term_reg[21]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [21]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[21]_i_2 
       (.I0(\a_term[21]_i_4_n_0 ),
        .I1(\a_term[21]_i_5_n_0 ),
        .O(\a_term_reg[21]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[21]_i_3 
       (.I0(\a_term[21]_i_6_n_0 ),
        .I1(\a_term[21]_i_7_n_0 ),
        .O(\a_term_reg[21]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[22]_i_1 
       (.I0(\a_term_reg[22]_i_2_n_0 ),
        .I1(\a_term_reg[22]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [22]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[22]_i_2 
       (.I0(\a_term[22]_i_4_n_0 ),
        .I1(\a_term[22]_i_5_n_0 ),
        .O(\a_term_reg[22]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[22]_i_3 
       (.I0(\a_term[22]_i_6_n_0 ),
        .I1(\a_term[22]_i_7_n_0 ),
        .O(\a_term_reg[22]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[23]_i_1 
       (.I0(\a_term_reg[23]_i_2_n_0 ),
        .I1(\a_term_reg[23]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [23]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[23]_i_2 
       (.I0(\a_term[23]_i_4_n_0 ),
        .I1(\a_term[23]_i_5_n_0 ),
        .O(\a_term_reg[23]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[23]_i_3 
       (.I0(\a_term[23]_i_6_n_0 ),
        .I1(\a_term[23]_i_7_n_0 ),
        .O(\a_term_reg[23]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[24]_i_1 
       (.I0(\a_term_reg[24]_i_2_n_0 ),
        .I1(\a_term_reg[24]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [24]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[24]_i_2 
       (.I0(\a_term[24]_i_4_n_0 ),
        .I1(\a_term[24]_i_5_n_0 ),
        .O(\a_term_reg[24]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[24]_i_3 
       (.I0(\a_term[24]_i_6_n_0 ),
        .I1(\a_term[24]_i_7_n_0 ),
        .O(\a_term_reg[24]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[25]_i_1 
       (.I0(\a_term_reg[25]_i_2_n_0 ),
        .I1(\a_term_reg[25]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [25]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[25]_i_2 
       (.I0(\a_term[25]_i_4_n_0 ),
        .I1(\a_term[25]_i_5_n_0 ),
        .O(\a_term_reg[25]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[25]_i_3 
       (.I0(\a_term[25]_i_6_n_0 ),
        .I1(\a_term[25]_i_7_n_0 ),
        .O(\a_term_reg[25]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[26]_i_1 
       (.I0(\a_term_reg[26]_i_2_n_0 ),
        .I1(\a_term_reg[26]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [26]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[26]_i_2 
       (.I0(\a_term[26]_i_4_n_0 ),
        .I1(\a_term[26]_i_5_n_0 ),
        .O(\a_term_reg[26]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[26]_i_3 
       (.I0(\a_term[26]_i_6_n_0 ),
        .I1(\a_term[26]_i_7_n_0 ),
        .O(\a_term_reg[26]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[27]_i_1 
       (.I0(\a_term_reg[27]_i_2_n_0 ),
        .I1(\a_term_reg[27]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [27]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[27]_i_2 
       (.I0(\a_term[27]_i_4_n_0 ),
        .I1(\a_term[27]_i_5_n_0 ),
        .O(\a_term_reg[27]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[27]_i_3 
       (.I0(\a_term[27]_i_6_n_0 ),
        .I1(\a_term[27]_i_7_n_0 ),
        .O(\a_term_reg[27]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[28]_i_1 
       (.I0(\a_term_reg[28]_i_2_n_0 ),
        .I1(\a_term_reg[28]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [28]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[28]_i_2 
       (.I0(\a_term[28]_i_4_n_0 ),
        .I1(\a_term[28]_i_5_n_0 ),
        .O(\a_term_reg[28]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[28]_i_3 
       (.I0(\a_term[28]_i_6_n_0 ),
        .I1(\a_term[28]_i_7_n_0 ),
        .O(\a_term_reg[28]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[29]_i_1 
       (.I0(\a_term_reg[29]_i_2_n_0 ),
        .I1(\a_term_reg[29]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [29]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[29]_i_2 
       (.I0(\a_term[29]_i_4_n_0 ),
        .I1(\a_term[29]_i_5_n_0 ),
        .O(\a_term_reg[29]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[29]_i_3 
       (.I0(\a_term[29]_i_6_n_0 ),
        .I1(\a_term[29]_i_7_n_0 ),
        .O(\a_term_reg[29]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[2]_i_1 
       (.I0(\a_term_reg[2]_i_2_n_0 ),
        .I1(\a_term_reg[2]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [2]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[2]_i_2 
       (.I0(\a_term[2]_i_4_n_0 ),
        .I1(\a_term[2]_i_5_n_0 ),
        .O(\a_term_reg[2]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[2]_i_3 
       (.I0(\a_term[2]_i_6_n_0 ),
        .I1(\a_term[2]_i_7_n_0 ),
        .O(\a_term_reg[2]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[30]_i_1 
       (.I0(\a_term_reg[30]_i_2_n_0 ),
        .I1(\a_term_reg[30]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [30]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[30]_i_2 
       (.I0(\a_term[30]_i_4_n_0 ),
        .I1(\a_term[30]_i_5_n_0 ),
        .O(\a_term_reg[30]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[30]_i_3 
       (.I0(\a_term[30]_i_6_n_0 ),
        .I1(\a_term[30]_i_7_n_0 ),
        .O(\a_term_reg[30]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[31]_i_1 
       (.I0(\a_term_reg[31]_i_2_n_0 ),
        .I1(\a_term_reg[31]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [31]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[31]_i_2 
       (.I0(\a_term[31]_i_4_n_0 ),
        .I1(\a_term[31]_i_5_n_0 ),
        .O(\a_term_reg[31]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[31]_i_3 
       (.I0(\a_term[31]_i_6_n_0 ),
        .I1(\a_term[31]_i_7_n_0 ),
        .O(\a_term_reg[31]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[3]_i_1 
       (.I0(\a_term_reg[3]_i_2_n_0 ),
        .I1(\a_term_reg[3]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [3]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[3]_i_2 
       (.I0(\a_term[3]_i_4_n_0 ),
        .I1(\a_term[3]_i_5_n_0 ),
        .O(\a_term_reg[3]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[3]_i_3 
       (.I0(\a_term[3]_i_6_n_0 ),
        .I1(\a_term[3]_i_7_n_0 ),
        .O(\a_term_reg[3]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[4]_i_1 
       (.I0(\a_term_reg[4]_i_2_n_0 ),
        .I1(\a_term_reg[4]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [4]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[4]_i_2 
       (.I0(\a_term[4]_i_4_n_0 ),
        .I1(\a_term[4]_i_5_n_0 ),
        .O(\a_term_reg[4]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[4]_i_3 
       (.I0(\a_term[4]_i_6_n_0 ),
        .I1(\a_term[4]_i_7_n_0 ),
        .O(\a_term_reg[4]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[5]_i_1 
       (.I0(\a_term_reg[5]_i_2_n_0 ),
        .I1(\a_term_reg[5]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [5]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[5]_i_2 
       (.I0(\a_term[5]_i_4_n_0 ),
        .I1(\a_term[5]_i_5_n_0 ),
        .O(\a_term_reg[5]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[5]_i_3 
       (.I0(\a_term[5]_i_6_n_0 ),
        .I1(\a_term[5]_i_7_n_0 ),
        .O(\a_term_reg[5]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[6]_i_1 
       (.I0(\a_term_reg[6]_i_2_n_0 ),
        .I1(\a_term_reg[6]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [6]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[6]_i_2 
       (.I0(\a_term[6]_i_4_n_0 ),
        .I1(\a_term[6]_i_5_n_0 ),
        .O(\a_term_reg[6]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[6]_i_3 
       (.I0(\a_term[6]_i_6_n_0 ),
        .I1(\a_term[6]_i_7_n_0 ),
        .O(\a_term_reg[6]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[7]_i_1 
       (.I0(\a_term_reg[7]_i_2_n_0 ),
        .I1(\a_term_reg[7]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [7]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[7]_i_2 
       (.I0(\a_term[7]_i_4_n_0 ),
        .I1(\a_term[7]_i_5_n_0 ),
        .O(\a_term_reg[7]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[7]_i_3 
       (.I0(\a_term[7]_i_6_n_0 ),
        .I1(\a_term[7]_i_7_n_0 ),
        .O(\a_term_reg[7]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[8]_i_1 
       (.I0(\a_term_reg[8]_i_2_n_0 ),
        .I1(\a_term_reg[8]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [8]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[8]_i_2 
       (.I0(\a_term[8]_i_4_n_0 ),
        .I1(\a_term[8]_i_5_n_0 ),
        .O(\a_term_reg[8]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[8]_i_3 
       (.I0(\a_term[8]_i_6_n_0 ),
        .I1(\a_term[8]_i_7_n_0 ),
        .O(\a_term_reg[8]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF8 \a_term_reg[9]_i_1 
       (.I0(\a_term_reg[9]_i_2_n_0 ),
        .I1(\a_term_reg[9]_i_3_n_0 ),
        .O(\rptr_a_ex_reg[3]_0 [9]),
        .S(rptr_a_ex[3]));
  MUXF7 \a_term_reg[9]_i_2 
       (.I0(\a_term[9]_i_4_n_0 ),
        .I1(\a_term[9]_i_5_n_0 ),
        .O(\a_term_reg[9]_i_2_n_0 ),
        .S(rptr_a_ex[2]));
  MUXF7 \a_term_reg[9]_i_3 
       (.I0(\a_term[9]_i_6_n_0 ),
        .I1(\a_term[9]_i_7_n_0 ),
        .O(\a_term_reg[9]_i_3_n_0 ),
        .S(rptr_a_ex[2]));
  CARRY4 c_flag_mux_reg_i_2
       (.CI(\mem_held_addr_reg[31]_i_1_n_0 ),
        .CO({NLW_c_flag_mux_reg_i_2_CO_UNCONNECTED[3:1],\mem_held_addr_reg[31]_i_1_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_c_flag_mux_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[11]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [10]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[4]),
        .O(zero_a_ex_reg_14));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \mem_held_addr[11]_i_2 
       (.I0(Q[5]),
        .I1(\rptr_a_ex_reg[3]_0 [11]),
        .I2(zero_a_ex),
        .I3(au_a_use_pc_ex),
        .O(\pc_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[11]_i_3 
       (.I0(zero_a_ex_reg_14),
        .O(au_in_a[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[11]_i_6 
       (.I0(\pc_reg[28] [1]),
        .I1(\mem_held_addr_reg[11] ),
        .O(\mem_held_addr[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[11]_i_7 
       (.I0(zero_a_ex_reg_14),
        .I1(\mem_held_addr_reg[31] [3]),
        .O(\mem_held_addr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[15]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [13]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[6]),
        .O(zero_a_ex_reg_13));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[15]_i_12 
       (.I0(\rptr_a_ex_reg[3]_0 [14]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[7]),
        .O(zero_a_ex_reg_12));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \mem_held_addr[15]_i_2 
       (.I0(Q[8]),
        .I1(\rptr_a_ex_reg[3]_0 [15]),
        .I2(zero_a_ex),
        .I3(au_a_use_pc_ex),
        .O(\pc_reg[28] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[15]_i_4 
       (.I0(zero_a_ex_reg_13),
        .O(au_in_a[13]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[15]_i_6 
       (.I0(\pc_reg[28] [2]),
        .I1(\mem_held_addr_reg[15] ),
        .O(\mem_held_addr[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[15]_i_7 
       (.I0(zero_a_ex_reg_12),
        .I1(\mem_held_addr_reg[31] [4]),
        .O(\mem_held_addr[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[15]_i_8 
       (.I0(zero_a_ex_reg_13),
        .I1(\mem_held_addr_reg[15]_0 ),
        .O(\mem_held_addr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[19]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [18]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[10]),
        .O(zero_a_ex_reg_10));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[19]_i_14 
       (.I0(\rptr_a_ex_reg[3]_0 [16]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[9]),
        .O(zero_a_ex_reg_11));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \mem_held_addr[19]_i_2 
       (.I0(Q[11]),
        .I1(\rptr_a_ex_reg[3]_0 [19]),
        .I2(zero_a_ex),
        .I3(au_a_use_pc_ex),
        .O(\pc_reg[28] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[19]_i_3 
       (.I0(zero_a_ex_reg_10),
        .O(au_in_a[18]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[19]_i_7 
       (.I0(zero_a_ex_reg_10),
        .I1(\mem_held_addr_reg[19] ),
        .O(\mem_held_addr[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[19]_i_9 
       (.I0(zero_a_ex_reg_11),
        .I1(\mem_held_addr_reg[31] [5]),
        .O(\mem_held_addr[19]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[23]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [20]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[12]),
        .O(zero_a_ex_reg_9));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[23]_i_11 
       (.I0(\rptr_a_ex_reg[3]_0 [23]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[15]),
        .O(zero_a_ex_reg_6));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[23]_i_12 
       (.I0(\rptr_a_ex_reg[3]_0 [22]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[14]),
        .O(zero_a_ex_reg_7));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[23]_i_13 
       (.I0(\rptr_a_ex_reg[3]_0 [21]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[13]),
        .O(zero_a_ex_reg_8));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[23]_i_5 
       (.I0(zero_a_ex_reg_9),
        .O(au_in_a[20]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[23]_i_6 
       (.I0(zero_a_ex_reg_6),
        .I1(\mem_held_addr_reg[31] [8]),
        .O(\mem_held_addr[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[23]_i_7 
       (.I0(zero_a_ex_reg_7),
        .I1(\mem_held_addr_reg[31] [7]),
        .O(\mem_held_addr[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[23]_i_8 
       (.I0(zero_a_ex_reg_8),
        .I1(\mem_held_addr_reg[31] [6]),
        .O(\mem_held_addr[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[23]_i_9 
       (.I0(zero_a_ex_reg_9),
        .I1(\mem_held_addr_reg[23] ),
        .O(\mem_held_addr[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[27]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [27]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[18]),
        .O(zero_a_ex_reg_3));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[27]_i_12 
       (.I0(\rptr_a_ex_reg[3]_0 [26]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[17]),
        .O(zero_a_ex_reg_4));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[27]_i_14 
       (.I0(\rptr_a_ex_reg[3]_0 [24]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[16]),
        .O(zero_a_ex_reg_5));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[27]_i_6 
       (.I0(zero_a_ex_reg_3),
        .I1(\mem_held_addr_reg[27] ),
        .O(zero_a_ex_reg_2[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[27]_i_7 
       (.I0(zero_a_ex_reg_4),
        .I1(\mem_held_addr_reg[31] [9]),
        .O(zero_a_ex_reg_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[27]_i_9 
       (.I0(zero_a_ex_reg_5),
        .I1(\mem_held_addr_reg[27]_0 ),
        .O(zero_a_ex_reg_2[0]));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[31]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [30]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[21]),
        .O(zero_a_ex_reg_0));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[31]_i_11 
       (.I0(\rptr_a_ex_reg[3]_0 [29]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[20]),
        .O(zero_a_ex_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[31]_i_3 
       (.I0(zero_a_ex_reg_0),
        .O(au_in_a[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[31]_i_4 
       (.I0(zero_a_ex_reg_1),
        .O(au_in_a[29]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \mem_held_addr[31]_i_5 
       (.I0(Q[19]),
        .I1(\rptr_a_ex_reg[3]_0 [28]),
        .I2(zero_a_ex),
        .I3(au_a_use_pc_ex),
        .O(\pc_reg[28] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[31]_i_6 
       (.I0(zero_a_ex_reg),
        .I1(\mem_held_addr_reg[31] [11]),
        .O(\mem_held_addr[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[31]_i_7 
       (.I0(zero_a_ex_reg_0),
        .I1(\mem_held_addr_reg[31] [10]),
        .O(\mem_held_addr[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[31]_i_8 
       (.I0(zero_a_ex_reg_1),
        .I1(\mem_held_addr_reg[31]_0 ),
        .O(\mem_held_addr[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[31]_i_9 
       (.I0(\pc_reg[28] [4]),
        .I1(\mem_held_addr_reg[31]_1 ),
        .O(\mem_held_addr[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[3]_i_11 
       (.I0(\rptr_a_ex_reg[3]_0 [3]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[0]),
        .O(zero_a_ex_reg_19));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[3]_i_3 
       (.I0(zero_a_ex_reg_19),
        .O(\pc_reg[28] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[3]_i_7 
       (.I0(zero_a_ex_reg_19),
        .I1(\mem_held_addr_reg[31] [0]),
        .O(zero_a_ex_reg_18));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[7]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [7]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[3]),
        .O(zero_a_ex_reg_15));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[7]_i_11 
       (.I0(\rptr_a_ex_reg[3]_0 [6]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[2]),
        .O(zero_a_ex_reg_16));
  LUT4 #(
    .INIT(16'h0DFD)) 
    \mem_held_addr[7]_i_12 
       (.I0(\rptr_a_ex_reg[3]_0 [5]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[1]),
        .O(zero_a_ex_reg_17));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[7]_i_2 
       (.I0(zero_a_ex_reg_15),
        .O(au_in_a[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[7]_i_3 
       (.I0(zero_a_ex_reg_16),
        .O(au_in_a[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_held_addr[7]_i_4 
       (.I0(zero_a_ex_reg_17),
        .O(au_in_a[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_held_addr[7]_i_6 
       (.I0(zero_a_ex_reg_15),
        .I1(\mem_held_addr_reg[7] ),
        .O(\mem_held_addr[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[7]_i_7 
       (.I0(zero_a_ex_reg_16),
        .I1(\mem_held_addr_reg[31] [2]),
        .O(\mem_held_addr[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_held_addr[7]_i_8 
       (.I0(zero_a_ex_reg_17),
        .I1(\mem_held_addr_reg[31] [1]),
        .O(\mem_held_addr[7]_i_8_n_0 ));
  CARRY4 \mem_held_addr_reg[11]_i_1 
       (.CI(\mem_held_addr_reg[7]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[11]_i_1_n_0 ,\mem_held_addr_reg[11]_i_1_n_1 ,\mem_held_addr_reg[11]_i_1_n_2 ,\mem_held_addr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc_reg[28] [1],au_in_a[10],\mem_held_addr_reg[19]_0 [2:1]}),
        .O(invert_b_ex_reg[7:4]),
        .S({\mem_held_addr[11]_i_6_n_0 ,\mem_held_addr[11]_i_7_n_0 ,\mem_held_addr_reg[11]_0 }));
  CARRY4 \mem_held_addr_reg[15]_i_1 
       (.CI(\mem_held_addr_reg[11]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[15]_i_1_n_0 ,\mem_held_addr_reg[15]_i_1_n_1 ,\mem_held_addr_reg[15]_i_1_n_2 ,\mem_held_addr_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc_reg[28] [2],\mem_held_addr_reg[31] [4],au_in_a[13],\mem_held_addr_reg[19]_0 [3]}),
        .O(O),
        .S({\mem_held_addr[15]_i_6_n_0 ,\mem_held_addr[15]_i_7_n_0 ,\mem_held_addr[15]_i_8_n_0 ,\mem_held_addr_reg[15]_1 }));
  CARRY4 \mem_held_addr_reg[19]_i_1 
       (.CI(\mem_held_addr_reg[15]_i_1_n_0 ),
        .CO({\mem_held_addr_reg[19]_i_1_n_0 ,\mem_held_addr_reg[19]_i_1_n_1 ,\mem_held_addr_reg[19]_i_1_n_2 ,\mem_held_addr_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc_reg[28] [3],au_in_a[18],\mem_held_addr_reg[19]_0 [4],\mem_held_addr_reg[31] [5]}),
        .O(invert_b_ex_reg[11:8]),
        .S({S[1],\mem_held_addr[19]_i_7_n_0 ,S[0],\mem_held_addr[19]_i_9_n_0 }));
  CARRY4 \mem_held_addr_reg[23]_i_1 
       (.CI(\mem_held_addr_reg[19]_i_1_n_0 ),
        .CO({invert_b_ex_reg_0,\mem_held_addr_reg[23]_i_1_n_1 ,\mem_held_addr_reg[23]_i_1_n_2 ,\mem_held_addr_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_held_addr_reg[31] [8:6],au_in_a[20]}),
        .O(invert_b_ex_reg[15:12]),
        .S({\mem_held_addr[23]_i_6_n_0 ,\mem_held_addr[23]_i_7_n_0 ,\mem_held_addr[23]_i_8_n_0 ,\mem_held_addr[23]_i_9_n_0 }));
  CARRY4 \mem_held_addr_reg[31]_i_1 
       (.CI(\mem_held_addr_reg[31]_2 ),
        .CO({\mem_held_addr_reg[31]_i_1_n_0 ,\mem_held_addr_reg[31]_i_1_n_1 ,\mem_held_addr_reg[31]_i_1_n_2 ,\mem_held_addr_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_held_addr_reg[31] [11],au_in_a[30:29],\pc_reg[28] [4]}),
        .O(invert_b_ex_reg[19:16]),
        .S({\mem_held_addr[31]_i_6_n_0 ,\mem_held_addr[31]_i_7_n_0 ,\mem_held_addr[31]_i_8_n_0 ,\mem_held_addr[31]_i_9_n_0 }));
  CARRY4 \mem_held_addr_reg[7]_i_1 
       (.CI(CO),
        .CO({\mem_held_addr_reg[7]_i_1_n_0 ,\mem_held_addr_reg[7]_i_1_n_1 ,\mem_held_addr_reg[7]_i_1_n_2 ,\mem_held_addr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({au_in_a[7:5],\mem_held_addr_reg[19]_0 [0]}),
        .O(invert_b_ex_reg[3:0]),
        .S({\mem_held_addr[7]_i_6_n_0 ,\mem_held_addr[7]_i_7_n_0 ,\mem_held_addr[7]_i_8_n_0 ,\mem_held_addr_reg[7]_0 }));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[10]_i_1 
       (.I0(invert_b_ex_reg[6]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[10] ),
        .I3(seq_fetch_addr[6]),
        .I4(\pc_reg[4] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[11]_i_1 
       (.I0(invert_b_ex_reg[7]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[11] ),
        .I3(seq_fetch_addr[7]),
        .I4(\pc_reg[4] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[12]_i_1 
       (.I0(O[0]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[12] ),
        .I3(seq_fetch_addr[8]),
        .I4(\pc_reg[4] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[13]_i_1 
       (.I0(O[1]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[13] ),
        .I3(seq_fetch_addr[9]),
        .I4(\pc_reg[4] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[14]_i_1 
       (.I0(O[2]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[14] ),
        .I3(seq_fetch_addr[10]),
        .I4(\pc_reg[4] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFF00A3A3)) 
    \pc[15]_i_1 
       (.I0(O[3]),
        .I1(\HADDR_reg[15] ),
        .I2(biu_addr_mux_ctl_ex),
        .I3(seq_fetch_addr[11]),
        .I4(\pc_reg[4] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[16]_i_1 
       (.I0(seq_fetch_addr[12]),
        .I1(\pc_reg[4] ),
        .I2(invert_b_ex_reg[8]),
        .I3(biu_addr_mux_ctl_ex),
        .I4(\pc_reg[16] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[17]_i_1 
       (.I0(seq_fetch_addr[13]),
        .I1(\pc_reg[4] ),
        .I2(invert_b_ex_reg[9]),
        .I3(biu_addr_mux_ctl_ex),
        .I4(\pc_reg[17] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[18]_i_1 
       (.I0(seq_fetch_addr[14]),
        .I1(\pc_reg[4] ),
        .I2(invert_b_ex_reg[10]),
        .I3(biu_addr_mux_ctl_ex),
        .I4(\pc_reg[18] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[19]_i_1 
       (.I0(seq_fetch_addr[15]),
        .I1(\pc_reg[4] ),
        .I2(invert_b_ex_reg[11]),
        .I3(biu_addr_mux_ctl_ex),
        .I4(\pc_reg[19] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[20]_i_1 
       (.I0(seq_fetch_addr[16]),
        .I1(\pc_reg[4] ),
        .I2(invert_b_ex_reg[12]),
        .I3(biu_addr_mux_ctl_ex),
        .I4(\pc_reg[20] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[21]_i_1 
       (.I0(seq_fetch_addr[17]),
        .I1(\pc_reg[4] ),
        .I2(invert_b_ex_reg[13]),
        .I3(biu_addr_mux_ctl_ex),
        .I4(\pc_reg[21] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[22]_i_1 
       (.I0(seq_fetch_addr[18]),
        .I1(\pc_reg[4] ),
        .I2(invert_b_ex_reg[14]),
        .I3(biu_addr_mux_ctl_ex),
        .I4(\pc_reg[22] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[23]_i_1 
       (.I0(seq_fetch_addr[19]),
        .I1(\pc_reg[4] ),
        .I2(invert_b_ex_reg[15]),
        .I3(biu_addr_mux_ctl_ex),
        .I4(\pc_reg[23] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[4]_i_1 
       (.I0(invert_b_ex_reg[0]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[4] ),
        .I3(seq_fetch_addr[0]),
        .I4(\pc_reg[4] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[5]_i_1 
       (.I0(invert_b_ex_reg[1]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[5] ),
        .I3(seq_fetch_addr[1]),
        .I4(\pc_reg[4] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[6]_i_1 
       (.I0(invert_b_ex_reg[2]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[6] ),
        .I3(seq_fetch_addr[2]),
        .I4(\pc_reg[4] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[7]_i_1 
       (.I0(invert_b_ex_reg[3]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[7] ),
        .I3(seq_fetch_addr[3]),
        .I4(\pc_reg[4] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[8]_i_1 
       (.I0(invert_b_ex_reg[4]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[8] ),
        .I3(seq_fetch_addr[4]),
        .I4(\pc_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \pc[9]_i_1 
       (.I0(invert_b_ex_reg[5]),
        .I1(biu_addr_mux_ctl_ex),
        .I2(\HADDR_reg[9] ),
        .I3(seq_fetch_addr[5]),
        .I4(\pc_reg[4] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][16]_i_3 
       (.I0(\hold_reg1_reg[16] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [24]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [8]),
        .O(ze_half_wb_reg_1));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][17]_i_3 
       (.I0(\hold_reg1_reg[17] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [25]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [9]),
        .O(ze_half_wb_reg_2));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][18]_i_3 
       (.I0(\hold_reg1_reg[18] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [26]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [10]),
        .O(ze_half_wb_reg_3));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][19]_i_3 
       (.I0(\hold_reg1_reg[19] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [27]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [11]),
        .O(ze_half_wb_reg_4));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][20]_i_3 
       (.I0(\hold_reg1_reg[20] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [28]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [12]),
        .O(ze_half_wb_reg_5));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][21]_i_3 
       (.I0(\hold_reg1_reg[21] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [29]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [13]),
        .O(ze_half_wb_reg_6));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][22]_i_3 
       (.I0(\hold_reg1_reg[22] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [30]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [14]),
        .O(ze_half_wb_reg_7));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][23]_i_3 
       (.I0(\hold_reg1_reg[23] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [31]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [15]),
        .O(ze_half_wb_reg_0));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][24]_i_3 
       (.I0(\hold_reg1_reg[24] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [16]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [0]),
        .O(ze_half_wb_reg_8));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][25]_i_3 
       (.I0(\hold_reg1_reg[25] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [17]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [1]),
        .O(ze_half_wb_reg_9));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][26]_i_3 
       (.I0(\hold_reg1_reg[26] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [18]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [2]),
        .O(ze_half_wb_reg_10));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][27]_i_3 
       (.I0(\hold_reg1_reg[27] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [19]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [3]),
        .O(ze_half_wb_reg_11));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][28]_i_3 
       (.I0(\hold_reg1_reg[28] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [20]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [4]),
        .O(ze_half_wb_reg_12));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][29]_i_3 
       (.I0(\hold_reg1_reg[29] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [21]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [5]),
        .O(ze_half_wb_reg_13));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][30]_i_3 
       (.I0(\hold_reg1_reg[30]_0 ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [22]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [6]),
        .O(ze_half_wb_reg_14));
  LUT6 #(
    .INIT(64'h3030310100003101)) 
    \reg_file_a[15][31]_i_4 
       (.I0(\hold_reg1_reg[31] ),
        .I1(ze_half_wb),
        .I2(\hold_reg1_reg[30] [0]),
        .I3(\rptr_a_ex_reg[3]_0 [23]),
        .I4(\hold_reg1_reg[30] [1]),
        .I5(\rptr_a_ex_reg[3]_0 [7]),
        .O(ze_half_wb_reg));
  FDRE \reg_file_a_reg[0][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[0]_15 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[0]_15 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[0]_15 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[0]_15 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[0]_15 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[0]_15 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[0]_15 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[0]_15 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[0]_15 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[0]_15 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[0]_15 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[0]_15 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[0]_15 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[0]_15 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[0]_15 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[0]_15 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[0]_15 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[0]_15 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[0]_15 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[0]_15 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[0]_15 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[0]_15 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[0]_15 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[0]_15 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[0]_15 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[0]_15 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[0]_15 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[0]_15 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[0]_15 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[0]_15 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[0]_15 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[0][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[0][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[0]_15 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[10]_5 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[10]_5 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[10]_5 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[10]_5 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[10]_5 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[10]_5 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[10]_5 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[10]_5 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[10]_5 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[10]_5 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[10]_5 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[10]_5 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[10]_5 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[10]_5 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[10]_5 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[10]_5 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[10]_5 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[10]_5 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[10]_5 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[10]_5 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[10]_5 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[10]_5 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[10]_5 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[10]_5 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[10]_5 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[10]_5 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[10]_5 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[10]_5 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[10]_5 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[10]_5 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[10]_5 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[10][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[10][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[10]_5 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[11]_4 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[11]_4 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[11]_4 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[11]_4 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[11]_4 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[11]_4 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[11]_4 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[11]_4 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[11]_4 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[11]_4 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[11]_4 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[11]_4 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[11]_4 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[11]_4 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[11]_4 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[11]_4 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[11]_4 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[11]_4 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[11]_4 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[11]_4 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[11]_4 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[11]_4 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[11]_4 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[11]_4 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[11]_4 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[11]_4 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[11]_4 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[11]_4 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[11]_4 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[11]_4 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[11]_4 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[11][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[11][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[11]_4 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[12]_3 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[12]_3 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[12]_3 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[12]_3 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[12]_3 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[12]_3 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[12]_3 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[12]_3 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[12]_3 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[12]_3 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[12]_3 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[12]_3 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[12]_3 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[12]_3 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[12]_3 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[12]_3 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[12]_3 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[12]_3 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[12]_3 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[12]_3 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[12]_3 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[12]_3 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[12]_3 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[12]_3 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[12]_3 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[12]_3 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[12]_3 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[12]_3 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[12]_3 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[12]_3 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[12]_3 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[12][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[12][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[12]_3 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[13]_2 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[13]_2 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[13]_2 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[13]_2 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[13]_2 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[13]_2 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[13]_2 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[13]_2 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[13]_2 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[13]_2 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[13]_2 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[13]_2 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[13]_2 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[13]_2 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[13]_2 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[13]_2 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[13]_2 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[13]_2 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[13]_2 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[13]_2 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[13]_2 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[13]_2 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[13]_2 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[13]_2 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[13]_2 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[13]_2 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[13]_2 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[13]_2 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[13]_2 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[13]_2 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[13]_2 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[13][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[13][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[13]_2 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[14]_1 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[14]_1 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[14]_1 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[14]_1 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[14]_1 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[14]_1 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[14]_1 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[14]_1 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[14]_1 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[14]_1 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[14]_1 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[14]_1 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[14]_1 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[14]_1 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[14]_1 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[14]_1 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[14]_1 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[14]_1 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[14]_1 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[14]_1 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[14]_1 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[14]_1 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[14]_1 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[14]_1 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[14]_1 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[14]_1 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[14]_1 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[14]_1 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[14]_1 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[14]_1 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[14]_1 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[14][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[14][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[14]_1 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][0] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][10] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][11] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][12] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][13] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][14] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][15] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][16] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[15]_0 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][17] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[15]_0 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][18] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[15]_0 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][19] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[15]_0 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][1] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][20] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[15]_0 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][21] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[15]_0 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][22] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[15]_0 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][23] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[15]_0 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][24] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[15]_0 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][25] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[15]_0 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][26] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[15]_0 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][27] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[15]_0 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][28] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[15]_0 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][29] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[15]_0 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][2] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][30] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[15]_0 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][31] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[15]_0 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][3] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][4] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][5] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][6] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][7] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][8] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[15][9] 
       (.C(HCLK),
        .CE(E),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[1]_14 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[1]_14 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[1]_14 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[1]_14 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[1]_14 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[1]_14 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[1]_14 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[1]_14 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[1]_14 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[1]_14 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[1]_14 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[1]_14 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[1]_14 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[1]_14 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[1]_14 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[1]_14 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[1]_14 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[1]_14 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[1]_14 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[1]_14 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[1]_14 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[1]_14 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[1]_14 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[1]_14 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[1]_14 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[1]_14 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[1]_14 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[1]_14 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[1]_14 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[1]_14 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[1]_14 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[1][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[1][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[1]_14 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[2]_13 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[2]_13 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[2]_13 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[2]_13 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[2]_13 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[2]_13 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[2]_13 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[2]_13 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[2]_13 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[2]_13 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[2]_13 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[2]_13 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[2]_13 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[2]_13 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[2]_13 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[2]_13 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[2]_13 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[2]_13 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[2]_13 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[2]_13 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[2]_13 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[2]_13 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[2]_13 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[2]_13 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[2]_13 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[2]_13 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[2]_13 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[2]_13 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[2]_13 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[2]_13 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[2]_13 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[2][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[2][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[2]_13 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[3]_12 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[3]_12 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[3]_12 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[3]_12 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[3]_12 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[3]_12 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[3]_12 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[3]_12 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[3]_12 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[3]_12 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[3]_12 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[3]_12 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[3]_12 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[3]_12 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[3]_12 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[3]_12 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[3]_12 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[3]_12 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[3]_12 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[3]_12 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[3]_12 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[3]_12 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[3]_12 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[3]_12 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[3]_12 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[3]_12 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[3]_12 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[3]_12 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[3]_12 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[3]_12 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[3]_12 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[3][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[3][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[3]_12 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[4]_11 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[4]_11 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[4]_11 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[4]_11 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[4]_11 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[4]_11 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[4]_11 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[4]_11 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[4]_11 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[4]_11 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[4]_11 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[4]_11 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[4]_11 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[4]_11 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[4]_11 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[4]_11 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[4]_11 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[4]_11 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[4]_11 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[4]_11 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[4]_11 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[4]_11 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[4]_11 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[4]_11 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[4]_11 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[4]_11 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[4]_11 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[4]_11 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[4]_11 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[4]_11 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[4]_11 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[4][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[4][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[4]_11 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[5]_10 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[5]_10 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[5]_10 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[5]_10 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[5]_10 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[5]_10 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[5]_10 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[5]_10 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[5]_10 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[5]_10 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[5]_10 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[5]_10 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[5]_10 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[5]_10 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[5]_10 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[5]_10 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[5]_10 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[5]_10 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[5]_10 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[5]_10 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[5]_10 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[5]_10 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[5]_10 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[5]_10 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[5]_10 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[5]_10 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[5]_10 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[5]_10 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[5]_10 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[5]_10 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[5]_10 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[5][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[5][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[5]_10 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[6]_9 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[6]_9 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[6]_9 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[6]_9 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[6]_9 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[6]_9 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[6]_9 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[6]_9 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[6]_9 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[6]_9 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[6]_9 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[6]_9 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[6]_9 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[6]_9 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[6]_9 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[6]_9 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[6]_9 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[6]_9 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[6]_9 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[6]_9 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[6]_9 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[6]_9 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[6]_9 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[6]_9 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[6]_9 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[6]_9 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[6]_9 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[6]_9 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[6]_9 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[6]_9 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[6]_9 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[6][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[6][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[6]_9 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[7]_8 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[7]_8 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[7]_8 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[7]_8 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[7]_8 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[7]_8 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[7]_8 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[7]_8 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[7]_8 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[7]_8 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[7]_8 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[7]_8 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[7]_8 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[7]_8 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[7]_8 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[7]_8 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[7]_8 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[7]_8 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[7]_8 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[7]_8 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[7]_8 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[7]_8 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[7]_8 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[7]_8 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[7]_8 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[7]_8 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[7]_8 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[7]_8 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[7]_8 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[7]_8 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[7]_8 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[7][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[7][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[7]_8 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[8]_7 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[8]_7 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[8]_7 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[8]_7 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[8]_7 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[8]_7 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[8]_7 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[8]_7 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[8]_7 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[8]_7 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[8]_7 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[8]_7 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[8]_7 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[8]_7 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[8]_7 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[8]_7 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[8]_7 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[8]_7 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[8]_7 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[8]_7 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[8]_7 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[8]_7 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[8]_7 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[8]_7 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[8]_7 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[8]_7 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[8]_7 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[8]_7 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[8]_7 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[8]_7 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[8]_7 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[8][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[8][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[8]_7 [9]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][0] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[0]),
        .Q(\reg_file_a_reg[9]_6 [0]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][10] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[10]),
        .Q(\reg_file_a_reg[9]_6 [10]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][11] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[11]),
        .Q(\reg_file_a_reg[9]_6 [11]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][12] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[12]),
        .Q(\reg_file_a_reg[9]_6 [12]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][13] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[13]),
        .Q(\reg_file_a_reg[9]_6 [13]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][14] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[14]),
        .Q(\reg_file_a_reg[9]_6 [14]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][15] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[15]),
        .Q(\reg_file_a_reg[9]_6 [15]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][16] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[16]),
        .Q(\reg_file_a_reg[9]_6 [16]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][17] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[17]),
        .Q(\reg_file_a_reg[9]_6 [17]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][18] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[18]),
        .Q(\reg_file_a_reg[9]_6 [18]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][19] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[19]),
        .Q(\reg_file_a_reg[9]_6 [19]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][1] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[1]),
        .Q(\reg_file_a_reg[9]_6 [1]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][20] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[20]),
        .Q(\reg_file_a_reg[9]_6 [20]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][21] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[21]),
        .Q(\reg_file_a_reg[9]_6 [21]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][22] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[22]),
        .Q(\reg_file_a_reg[9]_6 [22]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][23] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[23]),
        .Q(\reg_file_a_reg[9]_6 [23]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][24] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[24]),
        .Q(\reg_file_a_reg[9]_6 [24]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][25] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[25]),
        .Q(\reg_file_a_reg[9]_6 [25]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][26] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[26]),
        .Q(\reg_file_a_reg[9]_6 [26]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][27] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[27]),
        .Q(\reg_file_a_reg[9]_6 [27]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][28] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[28]),
        .Q(\reg_file_a_reg[9]_6 [28]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][29] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[29]),
        .Q(\reg_file_a_reg[9]_6 [29]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][2] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[2]),
        .Q(\reg_file_a_reg[9]_6 [2]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][30] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[30]),
        .Q(\reg_file_a_reg[9]_6 [30]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][31] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[31]),
        .Q(\reg_file_a_reg[9]_6 [31]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][3] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[3]),
        .Q(\reg_file_a_reg[9]_6 [3]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][4] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[4]),
        .Q(\reg_file_a_reg[9]_6 [4]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][5] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[5]),
        .Q(\reg_file_a_reg[9]_6 [5]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][6] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[6]),
        .Q(\reg_file_a_reg[9]_6 [6]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][7] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[7]),
        .Q(\reg_file_a_reg[9]_6 [7]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][8] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[8]),
        .Q(\reg_file_a_reg[9]_6 [8]),
        .R(1'b0));
  FDRE \reg_file_a_reg[9][9] 
       (.C(HCLK),
        .CE(\reg_file_a_reg[9][0]_0 ),
        .D(rf_wdata[9]),
        .Q(\reg_file_a_reg[9]_6 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M reg_file_b_reg_0_15_0_5
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[1:0]),
        .DIB(rf_wdata[3:2]),
        .DIC(rf_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[1:0]),
        .DOB(b_reg_0[3:2]),
        .DOC(b_reg_0[5:4]),
        .DOD(NLW_reg_file_b_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M reg_file_b_reg_0_15_12_17
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[13:12]),
        .DIB(rf_wdata[15:14]),
        .DIC(rf_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[13:12]),
        .DOB(b_reg_0[15:14]),
        .DOC(b_reg_0[17:16]),
        .DOD(NLW_reg_file_b_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M reg_file_b_reg_0_15_18_23
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[19:18]),
        .DIB(rf_wdata[21:20]),
        .DIC(rf_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[19:18]),
        .DOB(b_reg_0[21:20]),
        .DOC(b_reg_0[23:22]),
        .DOD(NLW_reg_file_b_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M reg_file_b_reg_0_15_24_29
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[25:24]),
        .DIB(rf_wdata[27:26]),
        .DIC(rf_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[25:24]),
        .DOB(b_reg_0[27:26]),
        .DOC(b_reg_0[29:28]),
        .DOD(NLW_reg_file_b_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M reg_file_b_reg_0_15_30_31
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[31:30]),
        .DOB(NLW_reg_file_b_reg_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_reg_file_b_reg_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_reg_file_b_reg_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M reg_file_b_reg_0_15_6_11
       (.ADDRA({1'b0,rptr_b_ex}),
        .ADDRB({1'b0,rptr_b_ex}),
        .ADDRC({1'b0,rptr_b_ex}),
        .ADDRD({1'b0,wptr_ex}),
        .DIA(rf_wdata[7:6]),
        .DIB(rf_wdata[9:8]),
        .DIC(rf_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(b_reg_0[7:6]),
        .DOB(b_reg_0[9:8]),
        .DOC(b_reg_0[11:10]),
        .DOD(NLW_reg_file_b_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(HCLK),
        .WE(w_enable_ex));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[0]_i_1 
       (.I0(\rot3[28]_i_3_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[28]_i_4_n_0 ),
        .I3(\rot3[12]_i_2_n_0 ),
        .I4(\rot3[28]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[0]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[10]_i_1 
       (.I0(\rot3[14]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[30]_i_2_n_0 ),
        .I3(\rot3[22]_i_2_n_0 ),
        .I4(\rot3[18]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[10]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[11]_i_1 
       (.I0(\rot3[15]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[31]_i_2_n_0 ),
        .I3(\rot3[23]_i_2_n_0 ),
        .I4(\rot3[19]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[11]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[12]_i_1 
       (.I0(\rot3[16]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[12]_i_2_n_0 ),
        .I3(\rot3[24]_i_2_n_0 ),
        .I4(\rot3[20]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[12]_i_2 
       (.I0(\rot3[30]_i_7_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[14]_i_3_n_0 ),
        .O(\rot3[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[13]_i_1 
       (.I0(\rot3[17]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[13]_i_2_n_0 ),
        .I3(\rot3[25]_i_2_n_0 ),
        .I4(\rot3[21]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[13]_i_2 
       (.I0(\rot3[31]_i_7_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[15]_i_3_n_0 ),
        .O(\rot3[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[14]_i_1 
       (.I0(\rot3[18]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[14]_i_2_n_0 ),
        .I3(\rot3[26]_i_2_n_0 ),
        .I4(\rot3[22]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[14]_i_2 
       (.I0(\rot3[14]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[16]_i_3_n_0 ),
        .O(\rot3[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[14]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [14]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [15]),
        .O(\rot3[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[15]_i_1 
       (.I0(\rot3[19]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[15]_i_2_n_0 ),
        .I3(\rot3[27]_i_2_n_0 ),
        .I4(\rot3[23]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[15]_i_2 
       (.I0(\rot3[15]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[17]_i_3_n_0 ),
        .O(\rot3[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[15]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [15]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [16]),
        .O(\rot3[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[16]_i_1 
       (.I0(\rot3[20]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[16]_i_2_n_0 ),
        .I3(\rot3[28]_i_5_n_0 ),
        .I4(\rot3[24]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[16]_i_2 
       (.I0(\rot3[16]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[18]_i_3_n_0 ),
        .O(\rot3[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[16]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [16]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [17]),
        .O(\rot3[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[17]_i_1 
       (.I0(\rot3[21]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[17]_i_2_n_0 ),
        .I3(\rot3[29]_i_5_n_0 ),
        .I4(\rot3[25]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[17]_i_2 
       (.I0(\rot3[17]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[19]_i_3_n_0 ),
        .O(\rot3[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[17]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [17]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [18]),
        .O(\rot3[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[18]_i_1 
       (.I0(\rot3[22]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[18]_i_2_n_0 ),
        .I3(\rot3[30]_i_5_n_0 ),
        .I4(\rot3[26]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[18]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[18]_i_2 
       (.I0(\rot3[18]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[20]_i_3_n_0 ),
        .O(\rot3[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[18]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [18]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [19]),
        .O(\rot3[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[19]_i_1 
       (.I0(\rot3[23]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[19]_i_2_n_0 ),
        .I3(\rot3[31]_i_5_n_0 ),
        .I4(\rot3[27]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[19]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[19]_i_2 
       (.I0(\rot3[19]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[21]_i_3_n_0 ),
        .O(\rot3[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[19]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [19]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [20]),
        .O(\rot3[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[1]_i_1 
       (.I0(\rot3[29]_i_3_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[29]_i_4_n_0 ),
        .I3(\rot3[13]_i_2_n_0 ),
        .I4(\rot3[29]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[1]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[20]_i_1 
       (.I0(\rot3[24]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[20]_i_2_n_0 ),
        .I3(\rot3[28]_i_4_n_0 ),
        .I4(\rot3[28]_i_5_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[20]_i_2 
       (.I0(\rot3[20]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[22]_i_3_n_0 ),
        .O(\rot3[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[20]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [20]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [21]),
        .O(\rot3[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[21]_i_1 
       (.I0(\rot3[25]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[21]_i_2_n_0 ),
        .I3(\rot3[29]_i_4_n_0 ),
        .I4(\rot3[29]_i_5_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[21]_i_2 
       (.I0(\rot3[21]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[23]_i_3_n_0 ),
        .O(\rot3[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[21]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [21]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [22]),
        .O(\rot3[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[22]_i_1 
       (.I0(\rot3[26]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[22]_i_2_n_0 ),
        .I3(\rot3[30]_i_4_n_0 ),
        .I4(\rot3[30]_i_5_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[22]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[22]_i_2 
       (.I0(\rot3[22]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[24]_i_3_n_0 ),
        .O(\rot3[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[22]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [22]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [23]),
        .O(\rot3[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[23]_i_1 
       (.I0(\rot3[27]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[23]_i_2_n_0 ),
        .I3(\rot3[31]_i_4_n_0 ),
        .I4(\rot3[31]_i_5_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[23]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[23]_i_2 
       (.I0(\rot3[23]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[25]_i_3_n_0 ),
        .O(\rot3[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[23]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [23]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [24]),
        .O(\rot3[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[24]_i_1 
       (.I0(\rot3[28]_i_3_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[28]_i_4_n_0 ),
        .I3(\rot3[28]_i_5_n_0 ),
        .I4(\rot3[24]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[24]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[24]_i_2 
       (.I0(\rot3[24]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[26]_i_3_n_0 ),
        .O(\rot3[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[24]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [24]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [25]),
        .O(\rot3[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[25]_i_1 
       (.I0(\rot3[29]_i_3_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[29]_i_4_n_0 ),
        .I3(\rot3[29]_i_5_n_0 ),
        .I4(\rot3[25]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[25]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[25]_i_2 
       (.I0(\rot3[25]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[27]_i_3_n_0 ),
        .O(\rot3[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[25]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [25]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [26]),
        .O(\rot3[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[26]_i_1 
       (.I0(\rot3[30]_i_3_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[30]_i_4_n_0 ),
        .I3(\rot3[30]_i_5_n_0 ),
        .I4(\rot3[26]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[26]_i_2 
       (.I0(\rot3[26]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[28]_i_6_n_0 ),
        .O(\rot3[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[26]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [26]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [27]),
        .O(\rot3[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[27]_i_1 
       (.I0(\rot3[31]_i_3_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[31]_i_4_n_0 ),
        .I3(\rot3[31]_i_5_n_0 ),
        .I4(\rot3[27]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[27]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[27]_i_2 
       (.I0(\rot3[27]_i_3_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[29]_i_6_n_0 ),
        .O(\rot3[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[27]_i_3 
       (.I0(\rptr_a_ex_reg[3]_0 [27]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [28]),
        .O(\rot3[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[28]_i_1 
       (.I0(\rot3[28]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[28]_i_3_n_0 ),
        .I3(\rot3[28]_i_4_n_0 ),
        .I4(\rot3[28]_i_5_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[28]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[28]_i_2 
       (.I0(\rot3[30]_i_9_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[30]_i_6_n_0 ),
        .O(\rot3[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[28]_i_3 
       (.I0(\rot3[30]_i_11_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[30]_i_8_n_0 ),
        .O(\rot3[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[28]_i_4 
       (.I0(\rot3[30]_i_13_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[30]_i_10_n_0 ),
        .O(\rot3[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[28]_i_5 
       (.I0(\rot3[28]_i_6_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[30]_i_12_n_0 ),
        .O(\rot3[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[28]_i_6 
       (.I0(\rptr_a_ex_reg[3]_0 [28]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [29]),
        .O(\rot3[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[29]_i_1 
       (.I0(\rot3[29]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[29]_i_3_n_0 ),
        .I3(\rot3[29]_i_4_n_0 ),
        .I4(\rot3[29]_i_5_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[29]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[29]_i_2 
       (.I0(\rot3[31]_i_9_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[31]_i_6_n_0 ),
        .O(\rot3[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[29]_i_3 
       (.I0(\rot3[31]_i_11_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[31]_i_8_n_0 ),
        .O(\rot3[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[29]_i_4 
       (.I0(\rot3[31]_i_13_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[31]_i_10_n_0 ),
        .O(\rot3[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[29]_i_5 
       (.I0(\rot3[29]_i_6_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[31]_i_12_n_0 ),
        .O(\rot3[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[29]_i_6 
       (.I0(\rptr_a_ex_reg[3]_0 [29]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [30]),
        .O(\rot3[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[2]_i_1 
       (.I0(\rot3[30]_i_3_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[30]_i_4_n_0 ),
        .I3(\rot3[14]_i_2_n_0 ),
        .I4(\rot3[30]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[30]_i_1 
       (.I0(\rot3[30]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[30]_i_3_n_0 ),
        .I3(\rot3[30]_i_4_n_0 ),
        .I4(\rot3[30]_i_5_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[30]));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[30]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [2]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [3]),
        .O(\rot3[30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[30]_i_11 
       (.I0(\rptr_a_ex_reg[3]_0 [4]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [5]),
        .O(\rot3[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[30]_i_12 
       (.I0(\rptr_a_ex_reg[3]_0 [30]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [31]),
        .O(\rot3[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[30]_i_13 
       (.I0(\rptr_a_ex_reg[3]_0 [0]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [1]),
        .O(\rot3[30]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[30]_i_2 
       (.I0(\rot3[30]_i_6_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[30]_i_7_n_0 ),
        .O(\rot3[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[30]_i_3 
       (.I0(\rot3[30]_i_8_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[30]_i_9_n_0 ),
        .O(\rot3[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[30]_i_4 
       (.I0(\rot3[30]_i_10_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[30]_i_11_n_0 ),
        .O(\rot3[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[30]_i_5 
       (.I0(\rot3[30]_i_12_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[30]_i_13_n_0 ),
        .O(\rot3[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[30]_i_6 
       (.I0(\rptr_a_ex_reg[3]_0 [10]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [11]),
        .O(\rot3[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[30]_i_7 
       (.I0(\rptr_a_ex_reg[3]_0 [12]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [13]),
        .O(\rot3[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[30]_i_8 
       (.I0(\rptr_a_ex_reg[3]_0 [6]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [7]),
        .O(\rot3[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[30]_i_9 
       (.I0(\rptr_a_ex_reg[3]_0 [8]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [9]),
        .O(\rot3[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rot3[31]_i_1 
       (.I0(\rot3[31]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[31]_i_3_n_0 ),
        .I3(\rot3[31]_i_4_n_0 ),
        .I4(\rot3[31]_i_5_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[31]));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[31]_i_10 
       (.I0(\rptr_a_ex_reg[3]_0 [3]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [4]),
        .O(\rot3[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[31]_i_11 
       (.I0(\rptr_a_ex_reg[3]_0 [5]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [6]),
        .O(\rot3[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[31]_i_12 
       (.I0(\rptr_a_ex_reg[3]_0 [31]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [0]),
        .O(\rot3[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[31]_i_13 
       (.I0(\rptr_a_ex_reg[3]_0 [1]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [2]),
        .O(\rot3[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[31]_i_2 
       (.I0(\rot3[31]_i_6_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[31]_i_7_n_0 ),
        .O(\rot3[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[31]_i_3 
       (.I0(\rot3[31]_i_8_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[31]_i_9_n_0 ),
        .O(\rot3[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[31]_i_4 
       (.I0(\rot3[31]_i_10_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[31]_i_11_n_0 ),
        .O(\rot3[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rot3[31]_i_5 
       (.I0(\rot3[31]_i_12_n_0 ),
        .I1(\rot3_reg[24]_1 ),
        .I2(\rot3[31]_i_13_n_0 ),
        .O(\rot3[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[31]_i_6 
       (.I0(\rptr_a_ex_reg[3]_0 [11]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [12]),
        .O(\rot3[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[31]_i_7 
       (.I0(\rptr_a_ex_reg[3]_0 [13]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [14]),
        .O(\rot3[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[31]_i_8 
       (.I0(\rptr_a_ex_reg[3]_0 [7]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [8]),
        .O(\rot3[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \rot3[31]_i_9 
       (.I0(\rptr_a_ex_reg[3]_0 [9]),
        .I1(b_reg_0[0]),
        .I2(\rot3[30]_i_5_0 ),
        .I3(use_imm_ex),
        .I4(\rptr_a_ex_reg[3]_0 [10]),
        .O(\rot3[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[3]_i_1 
       (.I0(\rot3[31]_i_3_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[31]_i_4_n_0 ),
        .I3(\rot3[15]_i_2_n_0 ),
        .I4(\rot3[31]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[3]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[4]_i_1 
       (.I0(\rot3[28]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[28]_i_3_n_0 ),
        .I3(\rot3[16]_i_2_n_0 ),
        .I4(\rot3[12]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[4]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[5]_i_1 
       (.I0(\rot3[29]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[29]_i_3_n_0 ),
        .I3(\rot3[17]_i_2_n_0 ),
        .I4(\rot3[13]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[5]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[6]_i_1 
       (.I0(\rot3[30]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[30]_i_3_n_0 ),
        .I3(\rot3[18]_i_2_n_0 ),
        .I4(\rot3[14]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[6]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[7]_i_1 
       (.I0(\rot3[31]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[31]_i_3_n_0 ),
        .I3(\rot3[19]_i_2_n_0 ),
        .I4(\rot3[15]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[7]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[8]_i_1 
       (.I0(\rot3[12]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[28]_i_2_n_0 ),
        .I3(\rot3[20]_i_2_n_0 ),
        .I4(\rot3[16]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[8]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rot3[9]_i_1 
       (.I0(\rot3[13]_i_2_n_0 ),
        .I1(\rot3_reg[24] ),
        .I2(\rot3[29]_i_2_n_0 ),
        .I3(\rot3[21]_i_2_n_0 ),
        .I4(\rot3[17]_i_2_n_0 ),
        .I5(\rot3_reg[24]_0 ),
        .O(use_imm_ex_reg[9]));
  FDRE \rptr_a_ex_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\rptr_a_ex_reg[3]_1 [0]),
        .Q(rptr_a_ex[0]),
        .R(1'b0));
  FDRE \rptr_a_ex_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\rptr_a_ex_reg[3]_1 [1]),
        .Q(rptr_a_ex[1]),
        .R(1'b0));
  FDRE \rptr_a_ex_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\rptr_a_ex_reg[3]_1 [2]),
        .Q(rptr_a_ex[2]),
        .R(1'b0));
  FDRE \rptr_a_ex_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .D(\rptr_a_ex_reg[3]_1 [3]),
        .Q(rptr_a_ex[3]),
        .R(1'b0));
  FDRE \rptr_b_ex_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_rptr_b_ex[0]),
        .Q(rptr_b_ex[0]),
        .R(1'b0));
  FDRE \rptr_b_ex_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_rptr_b_ex[1]),
        .Q(rptr_b_ex[1]),
        .R(1'b0));
  FDRE \rptr_b_ex_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_rptr_b_ex[2]),
        .Q(rptr_b_ex[2]),
        .R(1'b0));
  FDRE \rptr_b_ex_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .D(nxt_rptr_b_ex[3]),
        .Q(rptr_b_ex[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0DFD)) 
    v_flag_au_i_2
       (.I0(\rptr_a_ex_reg[3]_0 [31]),
        .I1(zero_a_ex),
        .I2(au_a_use_pc_ex),
        .I3(Q[22]),
        .O(zero_a_ex_reg));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \wdata[24]_i_2 
       (.I0(b_reg_0[24]),
        .I1(ls_half_ex),
        .I2(b_reg_0[8]),
        .I3(b_reg_0[0]),
        .I4(ls_byte_ex),
        .O(ls_half_ex_reg));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdata[25]_i_2 
       (.I0(b_reg_0[1]),
        .I1(ls_byte_ex),
        .I2(b_reg_0[9]),
        .O(ls_byte_ex_reg_0));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \wdata[26]_i_2 
       (.I0(b_reg_0[26]),
        .I1(ls_half_ex),
        .I2(b_reg_0[10]),
        .I3(\wdata_reg[27] ),
        .I4(ls_byte_ex),
        .I5(b_reg_0[2]),
        .O(ls_half_ex_reg_0));
  LUT6 #(
    .INIT(64'hAFAFAFAFFF0FCFCF)) 
    \wdata[27]_i_2 
       (.I0(b_reg_0[3]),
        .I1(b_reg_0[27]),
        .I2(\wdata_reg[27] ),
        .I3(b_reg_0[11]),
        .I4(ls_half_ex),
        .I5(ls_byte_ex),
        .O(ls_half_ex_reg_1));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wdata[28]_i_2 
       (.I0(b_reg_0[12]),
        .I1(ls_half_ex),
        .I2(b_reg_0[28]),
        .I3(b_reg_0[4]),
        .I4(ls_byte_ex),
        .O(ls_half_ex_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    \wdata[28]_i_4 
       (.I0(v_flag_wf),
        .I1(sel_wf_v),
        .I2(v_flag_au),
        .O(v_flag));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \wdata[29]_i_2 
       (.I0(b_reg_0[29]),
        .I1(ls_half_ex),
        .I2(b_reg_0[13]),
        .I3(b_reg_0[5]),
        .I4(ls_byte_ex),
        .O(ls_half_ex_reg_3));
  LUT3 #(
    .INIT(8'hB8)) 
    \wdata[29]_i_4 
       (.I0(c_flag_wf),
        .I1(sel_wf_c),
        .I2(c_flag_mux),
        .O(c_flag));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdata[30]_i_2 
       (.I0(b_reg_0[6]),
        .I1(ls_byte_ex),
        .I2(b_reg_0[14]),
        .O(ls_byte_ex_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \wdata[30]_i_5 
       (.I0(z_flag_wf),
        .I1(sel_wf_z),
        .I2(z_flag_mux),
        .O(z_flag));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \wdata[31]_i_2 
       (.I0(b_reg_0[15]),
        .I1(ls_half_ex),
        .I2(b_reg_0[31]),
        .I3(b_reg_0[7]),
        .I4(ls_byte_ex),
        .O(ls_half_ex_reg_4));
endmodule

(* ORIG_REF_NAME = "cm1_shifter" *) 
module m1_for_arty_a7_cm1_ecu_0_0_cm1_shifter
   (m_ext_ex2_reg_0,
    m_ext_ex2_reg_1,
    m_ext_ex2_reg_2,
    m_ext_ex2_reg_3,
    m_ext_ex2_reg_4,
    m_ext_ex2_reg_5,
    m_ext_ex2_reg_6,
    m_ext_ex2_reg_7,
    m_ext_ex2_reg_8,
    m_ext_ex2_reg_9,
    m_ext_ex2_reg_10,
    m_ext_ex2_reg_11,
    m_ext_ex2_reg_12,
    m_ext_ex2_reg_13,
    m_ext_ex2_reg_14,
    m_ext_ex2_reg_15,
    m_ext_ex2_reg_16,
    m_ext_ex2_reg_17,
    m_ext_ex2_reg_18,
    m_ext_ex2_reg_19,
    m_ext_ex2_reg_20,
    m_ext_ex2_reg_21,
    m_ext_ex2_reg_22,
    m_ext_ex2_reg_23,
    m_ext_ex2_reg_24,
    m_ext_ex2_reg_25,
    m_ext_ex2_reg_26,
    m_ext_ex2_reg_27,
    m_ext_ex2_reg_28,
    m_ext_ex2_reg_29,
    m_ext_ex2_reg_30,
    m_ext_ex2_reg_31,
    m_ext_ex2_reg_32,
    m_ext_ex2_reg_33,
    m_invert,
    HCLK,
    r_amt4_ex2_reg_0,
    m_ext,
    r_amt4_ex2_reg_1,
    c_flag_mux_reg,
    c_flag_mux_reg_0,
    carry_in_ex,
    c_flag_mux_reg_1,
    c_flag_mux_i_4_0,
    \m_amt_ex2_reg[4]_0 ,
    D);
  output m_ext_ex2_reg_0;
  output m_ext_ex2_reg_1;
  output m_ext_ex2_reg_2;
  output m_ext_ex2_reg_3;
  output m_ext_ex2_reg_4;
  output m_ext_ex2_reg_5;
  output m_ext_ex2_reg_6;
  output m_ext_ex2_reg_7;
  output m_ext_ex2_reg_8;
  output m_ext_ex2_reg_9;
  output m_ext_ex2_reg_10;
  output m_ext_ex2_reg_11;
  output m_ext_ex2_reg_12;
  output m_ext_ex2_reg_13;
  output m_ext_ex2_reg_14;
  output m_ext_ex2_reg_15;
  output m_ext_ex2_reg_16;
  output m_ext_ex2_reg_17;
  output m_ext_ex2_reg_18;
  output m_ext_ex2_reg_19;
  output m_ext_ex2_reg_20;
  output m_ext_ex2_reg_21;
  output m_ext_ex2_reg_22;
  output m_ext_ex2_reg_23;
  output m_ext_ex2_reg_24;
  output m_ext_ex2_reg_25;
  output m_ext_ex2_reg_26;
  output m_ext_ex2_reg_27;
  output m_ext_ex2_reg_28;
  output m_ext_ex2_reg_29;
  output m_ext_ex2_reg_30;
  output m_ext_ex2_reg_31;
  output m_ext_ex2_reg_32;
  output m_ext_ex2_reg_33;
  input m_invert;
  input HCLK;
  input r_amt4_ex2_reg_0;
  input m_ext;
  input r_amt4_ex2_reg_1;
  input c_flag_mux_reg;
  input c_flag_mux_reg_0;
  input carry_in_ex;
  input c_flag_mux_reg_1;
  input c_flag_mux_i_4_0;
  input [4:0]\m_amt_ex2_reg[4]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire HCLK;
  wire c_flag_mux_i_4_0;
  wire c_flag_mux_i_9_n_0;
  wire c_flag_mux_reg;
  wire c_flag_mux_reg_0;
  wire c_flag_mux_reg_1;
  wire carry_in_ex;
  wire \dp_ipsr_1to0[1]_i_7_n_0 ;
  wire \dp_ipsr_7to2[2]_i_6_n_0 ;
  wire \dp_ipsr_7to2[3]_i_5_n_0 ;
  wire \dp_ipsr_7to2[4]_i_5_n_0 ;
  wire \dp_ipsr_7to2[5]_i_5_n_0 ;
  wire \dp_ipsr_7to2[6]_i_6_n_0 ;
  wire \dp_ipsr_7to2[7]_i_6_n_0 ;
  wire [4:0]m_amt_ex2;
  wire [4:0]\m_amt_ex2_reg[4]_0 ;
  wire m_ext;
  wire m_ext_ex2;
  wire m_ext_ex2_reg_0;
  wire m_ext_ex2_reg_1;
  wire m_ext_ex2_reg_10;
  wire m_ext_ex2_reg_11;
  wire m_ext_ex2_reg_12;
  wire m_ext_ex2_reg_13;
  wire m_ext_ex2_reg_14;
  wire m_ext_ex2_reg_15;
  wire m_ext_ex2_reg_16;
  wire m_ext_ex2_reg_17;
  wire m_ext_ex2_reg_18;
  wire m_ext_ex2_reg_19;
  wire m_ext_ex2_reg_2;
  wire m_ext_ex2_reg_20;
  wire m_ext_ex2_reg_21;
  wire m_ext_ex2_reg_22;
  wire m_ext_ex2_reg_23;
  wire m_ext_ex2_reg_24;
  wire m_ext_ex2_reg_25;
  wire m_ext_ex2_reg_26;
  wire m_ext_ex2_reg_27;
  wire m_ext_ex2_reg_28;
  wire m_ext_ex2_reg_29;
  wire m_ext_ex2_reg_3;
  wire m_ext_ex2_reg_30;
  wire m_ext_ex2_reg_31;
  wire m_ext_ex2_reg_32;
  wire m_ext_ex2_reg_33;
  wire m_ext_ex2_reg_4;
  wire m_ext_ex2_reg_5;
  wire m_ext_ex2_reg_6;
  wire m_ext_ex2_reg_7;
  wire m_ext_ex2_reg_8;
  wire m_ext_ex2_reg_9;
  wire m_invert;
  wire m_invert_ex2;
  wire r_amt4_ex2;
  wire r_amt4_ex2_reg_0;
  wire r_amt4_ex2_reg_1;
  wire \reg_file_a[15][10]_i_7_n_0 ;
  wire \reg_file_a[15][11]_i_7_n_0 ;
  wire \reg_file_a[15][12]_i_7_n_0 ;
  wire \reg_file_a[15][13]_i_7_n_0 ;
  wire \reg_file_a[15][14]_i_7_n_0 ;
  wire \reg_file_a[15][15]_i_9_n_0 ;
  wire \reg_file_a[15][17]_i_6_n_0 ;
  wire \reg_file_a[15][18]_i_6_n_0 ;
  wire \reg_file_a[15][19]_i_6_n_0 ;
  wire \reg_file_a[15][20]_i_6_n_0 ;
  wire \reg_file_a[15][21]_i_6_n_0 ;
  wire \reg_file_a[15][22]_i_6_n_0 ;
  wire \reg_file_a[15][23]_i_6_n_0 ;
  wire \reg_file_a[15][24]_i_6_n_0 ;
  wire \reg_file_a[15][25]_i_6_n_0 ;
  wire \reg_file_a[15][26]_i_7_n_0 ;
  wire \reg_file_a[15][27]_i_7_n_0 ;
  wire \reg_file_a[15][28]_i_6_n_0 ;
  wire \reg_file_a[15][29]_i_6_n_0 ;
  wire \reg_file_a[15][30]_i_6_n_0 ;
  wire \reg_file_a[15][31]_i_7_n_0 ;
  wire \reg_file_a[15][8]_i_7_n_0 ;
  wire \reg_file_a[15][9]_i_7_n_0 ;
  wire [31:0]rot3;
  wire z_flag_mux_i_22_n_0;
  wire z_flag_mux_i_23_n_0;
  wire z_flag_mux_i_24_n_0;
  wire z_flag_mux_i_29_n_0;
  wire z_flag_mux_i_30_n_0;
  wire z_flag_mux_i_31_n_0;
  wire z_flag_mux_i_34_n_0;

  LUT6 #(
    .INIT(64'hFB0BFBFBF8080808)) 
    c_flag_mux_i_4
       (.I0(m_ext_ex2),
        .I1(c_flag_mux_reg),
        .I2(c_flag_mux_reg_0),
        .I3(carry_in_ex),
        .I4(c_flag_mux_reg_1),
        .I5(c_flag_mux_i_9_n_0),
        .O(m_ext_ex2_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    c_flag_mux_i_9
       (.I0(rot3[16]),
        .I1(rot3[0]),
        .I2(c_flag_mux_i_4_0),
        .I3(rot3[15]),
        .I4(r_amt4_ex2),
        .I5(rot3[31]),
        .O(c_flag_mux_i_9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dbg_reg_wdata[0]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(rot3[16]),
        .I3(r_amt4_ex2),
        .I4(rot3[0]),
        .O(m_ext_ex2_reg_33));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dp_ipsr_1to0[1]_i_6 
       (.I0(m_ext_ex2),
        .I1(\dp_ipsr_1to0[1]_i_7_n_0 ),
        .I2(rot3[17]),
        .I3(r_amt4_ex2),
        .I4(rot3[1]),
        .O(m_ext_ex2_reg_21));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \dp_ipsr_1to0[1]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[3]),
        .I3(m_amt_ex2[0]),
        .I4(m_amt_ex2[1]),
        .I5(m_amt_ex2[2]),
        .O(\dp_ipsr_1to0[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dp_ipsr_7to2[2]_i_5 
       (.I0(m_ext_ex2),
        .I1(\dp_ipsr_7to2[2]_i_6_n_0 ),
        .I2(rot3[18]),
        .I3(r_amt4_ex2),
        .I4(rot3[2]),
        .O(m_ext_ex2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \dp_ipsr_7to2[2]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[3]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[1]),
        .O(\dp_ipsr_7to2[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dp_ipsr_7to2[3]_i_4 
       (.I0(m_ext_ex2),
        .I1(\dp_ipsr_7to2[3]_i_5_n_0 ),
        .I2(rot3[19]),
        .I3(r_amt4_ex2),
        .I4(rot3[3]),
        .O(m_ext_ex2_reg_6));
  LUT6 #(
    .INIT(64'h56AAAAAAAAAAAAAA)) 
    \dp_ipsr_7to2[3]_i_5 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[1]),
        .I2(m_amt_ex2[0]),
        .I3(m_amt_ex2[3]),
        .I4(m_amt_ex2[4]),
        .I5(m_amt_ex2[2]),
        .O(\dp_ipsr_7to2[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \dp_ipsr_7to2[4]_i_4 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(\dp_ipsr_7to2[4]_i_5_n_0 ),
        .I3(rot3[20]),
        .I4(r_amt4_ex2),
        .I5(rot3[4]),
        .O(m_ext_ex2_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dp_ipsr_7to2[4]_i_5 
       (.I0(m_amt_ex2[3]),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[2]),
        .O(\dp_ipsr_7to2[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dp_ipsr_7to2[5]_i_4 
       (.I0(m_ext_ex2),
        .I1(\dp_ipsr_7to2[5]_i_5_n_0 ),
        .I2(rot3[21]),
        .I3(r_amt4_ex2),
        .I4(rot3[5]),
        .O(m_ext_ex2_reg_30));
  LUT6 #(
    .INIT(64'h6A6A6AAA6AAA6AAA)) 
    \dp_ipsr_7to2[5]_i_5 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[3]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[0]),
        .I5(m_amt_ex2[1]),
        .O(\dp_ipsr_7to2[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dp_ipsr_7to2[6]_i_4 
       (.I0(m_ext_ex2),
        .I1(\dp_ipsr_7to2[6]_i_6_n_0 ),
        .I2(rot3[22]),
        .I3(r_amt4_ex2),
        .I4(rot3[6]),
        .O(m_ext_ex2_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h1EF0F0F0)) 
    \dp_ipsr_7to2[6]_i_6 
       (.I0(m_amt_ex2[2]),
        .I1(m_amt_ex2[1]),
        .I2(m_invert_ex2),
        .I3(m_amt_ex2[3]),
        .I4(m_amt_ex2[4]),
        .O(\dp_ipsr_7to2[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dp_ipsr_7to2[7]_i_5 
       (.I0(m_ext_ex2),
        .I1(\dp_ipsr_7to2[7]_i_6_n_0 ),
        .I2(rot3[23]),
        .I3(r_amt4_ex2),
        .I4(rot3[7]),
        .O(m_ext_ex2_reg_15));
  LUT6 #(
    .INIT(64'h5556AAAAAAAAAAAA)) 
    \dp_ipsr_7to2[7]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[0]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[4]),
        .I5(m_amt_ex2[3]),
        .O(\dp_ipsr_7to2[7]_i_6_n_0 ));
  FDCE \m_amt_ex2_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\m_amt_ex2_reg[4]_0 [0]),
        .Q(m_amt_ex2[0]));
  FDCE \m_amt_ex2_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\m_amt_ex2_reg[4]_0 [1]),
        .Q(m_amt_ex2[1]));
  FDCE \m_amt_ex2_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\m_amt_ex2_reg[4]_0 [2]),
        .Q(m_amt_ex2[2]));
  FDCE \m_amt_ex2_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\m_amt_ex2_reg[4]_0 [3]),
        .Q(m_amt_ex2[3]));
  FDCE \m_amt_ex2_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(\m_amt_ex2_reg[4]_0 [4]),
        .Q(m_amt_ex2[4]));
  FDCE m_ext_ex2_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(m_ext),
        .Q(m_ext_ex2));
  FDCE m_invert_ex2_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(m_invert),
        .Q(m_invert_ex2));
  FDCE r_amt4_ex2_reg
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(r_amt4_ex2_reg_1),
        .Q(r_amt4_ex2));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \reg_file_a[15][10]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(\reg_file_a[15][10]_i_7_n_0 ),
        .I3(rot3[26]),
        .I4(r_amt4_ex2),
        .I5(rot3[10]),
        .O(m_ext_ex2_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \reg_file_a[15][10]_i_7 
       (.I0(m_amt_ex2[4]),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[3]),
        .O(\reg_file_a[15][10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][11]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][11]_i_7_n_0 ),
        .I2(rot3[27]),
        .I3(r_amt4_ex2),
        .I4(rot3[11]),
        .O(m_ext_ex2_reg_7));
  LUT6 #(
    .INIT(64'h5566AAAA5666AAAA)) 
    \reg_file_a[15][11]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[4]),
        .I5(m_amt_ex2[0]),
        .O(\reg_file_a[15][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \reg_file_a[15][12]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(\reg_file_a[15][12]_i_7_n_0 ),
        .I3(rot3[28]),
        .I4(r_amt4_ex2),
        .I5(rot3[12]),
        .O(m_ext_ex2_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \reg_file_a[15][12]_i_7 
       (.I0(m_amt_ex2[4]),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[3]),
        .O(\reg_file_a[15][12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][13]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][13]_i_7_n_0 ),
        .I2(rot3[29]),
        .I3(r_amt4_ex2),
        .I4(rot3[13]),
        .O(m_ext_ex2_reg_11));
  LUT6 #(
    .INIT(64'h0015FFEAFFFF0000)) 
    \reg_file_a[15][13]_i_7 
       (.I0(m_amt_ex2[3]),
        .I1(m_amt_ex2[1]),
        .I2(m_amt_ex2[0]),
        .I3(m_amt_ex2[2]),
        .I4(m_invert_ex2),
        .I5(m_amt_ex2[4]),
        .O(\reg_file_a[15][13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][14]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][14]_i_7_n_0 ),
        .I2(rot3[30]),
        .I3(r_amt4_ex2),
        .I4(rot3[14]),
        .O(m_ext_ex2_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \reg_file_a[15][14]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[3]),
        .O(\reg_file_a[15][14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][15]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][15]_i_9_n_0 ),
        .I2(rot3[31]),
        .I3(r_amt4_ex2),
        .I4(rot3[15]),
        .O(m_ext_ex2_reg_8));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \reg_file_a[15][15]_i_9 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[0]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[3]),
        .I5(m_amt_ex2[4]),
        .O(\reg_file_a[15][15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \reg_file_a[15][16]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(m_amt_ex2[4]),
        .I3(rot3[0]),
        .I4(r_amt4_ex2),
        .I5(rot3[16]),
        .O(m_ext_ex2_reg_32));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][17]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][17]_i_6_n_0 ),
        .I2(rot3[1]),
        .I3(r_amt4_ex2),
        .I4(rot3[17]),
        .O(m_ext_ex2_reg_5));
  LUT6 #(
    .INIT(64'h5666666666666666)) 
    \reg_file_a[15][17]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[0]),
        .I3(m_amt_ex2[1]),
        .I4(m_amt_ex2[3]),
        .I5(m_amt_ex2[2]),
        .O(\reg_file_a[15][17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \reg_file_a[15][18]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(\reg_file_a[15][18]_i_6_n_0 ),
        .I3(rot3[2]),
        .I4(r_amt4_ex2),
        .I5(rot3[18]),
        .O(m_ext_ex2_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \reg_file_a[15][18]_i_6 
       (.I0(m_amt_ex2[2]),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[4]),
        .O(\reg_file_a[15][18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][19]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][19]_i_6_n_0 ),
        .I2(rot3[3]),
        .I3(r_amt4_ex2),
        .I4(rot3[19]),
        .O(m_ext_ex2_reg_16));
  LUT6 #(
    .INIT(64'h55565A5A5A5A5A5A)) 
    \reg_file_a[15][19]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[1]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[0]),
        .I4(m_amt_ex2[3]),
        .I5(m_amt_ex2[2]),
        .O(\reg_file_a[15][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \reg_file_a[15][20]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(\reg_file_a[15][20]_i_6_n_0 ),
        .I3(rot3[4]),
        .I4(r_amt4_ex2),
        .I5(rot3[20]),
        .O(m_ext_ex2_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \reg_file_a[15][20]_i_6 
       (.I0(m_amt_ex2[3]),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[4]),
        .O(\reg_file_a[15][20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][21]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][21]_i_6_n_0 ),
        .I2(rot3[5]),
        .I3(r_amt4_ex2),
        .I4(rot3[21]),
        .O(m_ext_ex2_reg_22));
  LUT6 #(
    .INIT(64'h1111EEEE1333ECCC)) 
    \reg_file_a[15][21]_i_6 
       (.I0(m_amt_ex2[3]),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[0]),
        .I3(m_amt_ex2[1]),
        .I4(m_invert_ex2),
        .I5(m_amt_ex2[2]),
        .O(\reg_file_a[15][21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][22]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][22]_i_6_n_0 ),
        .I2(rot3[6]),
        .I3(r_amt4_ex2),
        .I4(rot3[22]),
        .O(m_ext_ex2_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h55565A5A)) 
    \reg_file_a[15][22]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[1]),
        .I2(m_amt_ex2[4]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[3]),
        .O(\reg_file_a[15][22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][23]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][23]_i_6_n_0 ),
        .I2(rot3[7]),
        .I3(r_amt4_ex2),
        .I4(rot3[23]),
        .O(m_ext_ex2_reg_9));
  LUT6 #(
    .INIT(64'h555555565555AAAA)) 
    \reg_file_a[15][23]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[0]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[4]),
        .I5(m_amt_ex2[3]),
        .O(\reg_file_a[15][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \reg_file_a[15][24]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(\reg_file_a[15][24]_i_6_n_0 ),
        .I3(rot3[8]),
        .I4(r_amt4_ex2),
        .I5(rot3[24]),
        .O(m_ext_ex2_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_file_a[15][24]_i_6 
       (.I0(m_amt_ex2[4]),
        .I1(m_amt_ex2[3]),
        .O(\reg_file_a[15][24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][25]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][25]_i_6_n_0 ),
        .I2(rot3[9]),
        .I3(r_amt4_ex2),
        .I4(rot3[25]),
        .O(m_ext_ex2_reg_29));
  LUT6 #(
    .INIT(64'h5555555555556AAA)) 
    \reg_file_a[15][25]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[0]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[2]),
        .I4(m_amt_ex2[4]),
        .I5(m_amt_ex2[3]),
        .O(\reg_file_a[15][25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][26]_i_6 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][26]_i_7_n_0 ),
        .I2(rot3[10]),
        .I3(r_amt4_ex2),
        .I4(rot3[26]),
        .O(m_ext_ex2_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h0111FEEE)) 
    \reg_file_a[15][26]_i_7 
       (.I0(m_amt_ex2[4]),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[2]),
        .I4(m_invert_ex2),
        .O(\reg_file_a[15][26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][27]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][27]_i_7_n_0 ),
        .I2(rot3[11]),
        .I3(r_amt4_ex2),
        .I4(rot3[27]),
        .O(m_ext_ex2_reg_31));
  LUT6 #(
    .INIT(64'h555555555555666A)) 
    \reg_file_a[15][27]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[2]),
        .I2(m_amt_ex2[0]),
        .I3(m_amt_ex2[1]),
        .I4(m_amt_ex2[4]),
        .I5(m_amt_ex2[3]),
        .O(\reg_file_a[15][27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][28]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][28]_i_6_n_0 ),
        .I2(rot3[12]),
        .I3(r_amt4_ex2),
        .I4(rot3[28]),
        .O(m_ext_ex2_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \reg_file_a[15][28]_i_6 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[4]),
        .I2(m_amt_ex2[3]),
        .I3(m_amt_ex2[2]),
        .O(\reg_file_a[15][28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][29]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][29]_i_6_n_0 ),
        .I2(rot3[13]),
        .I3(r_amt4_ex2),
        .I4(rot3[29]),
        .O(m_ext_ex2_reg_12));
  LUT6 #(
    .INIT(64'h00000111FFFFFEEE)) 
    \reg_file_a[15][29]_i_6 
       (.I0(m_amt_ex2[4]),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[0]),
        .I4(m_amt_ex2[2]),
        .I5(m_invert_ex2),
        .O(\reg_file_a[15][29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBE82BEBEBE828282)) 
    \reg_file_a[15][30]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(\reg_file_a[15][30]_i_6_n_0 ),
        .I3(rot3[14]),
        .I4(r_amt4_ex2),
        .I5(rot3[30]),
        .O(m_ext_ex2_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_file_a[15][30]_i_6 
       (.I0(m_amt_ex2[2]),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[1]),
        .I3(m_amt_ex2[4]),
        .O(\reg_file_a[15][30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][31]_i_6 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][31]_i_7_n_0 ),
        .I2(rot3[15]),
        .I3(r_amt4_ex2),
        .I4(rot3[31]),
        .O(m_ext_ex2_reg_4));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \reg_file_a[15][31]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[0]),
        .I2(m_amt_ex2[2]),
        .I3(m_amt_ex2[3]),
        .I4(m_amt_ex2[1]),
        .I5(m_amt_ex2[4]),
        .O(\reg_file_a[15][31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \reg_file_a[15][8]_i_5 
       (.I0(m_ext_ex2),
        .I1(m_invert_ex2),
        .I2(\reg_file_a[15][8]_i_7_n_0 ),
        .I3(rot3[24]),
        .I4(r_amt4_ex2),
        .I5(rot3[8]),
        .O(m_ext_ex2_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_file_a[15][8]_i_7 
       (.I0(m_amt_ex2[4]),
        .I1(m_amt_ex2[3]),
        .O(\reg_file_a[15][8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_file_a[15][9]_i_5 
       (.I0(m_ext_ex2),
        .I1(\reg_file_a[15][9]_i_7_n_0 ),
        .I2(rot3[25]),
        .I3(r_amt4_ex2),
        .I4(rot3[9]),
        .O(m_ext_ex2_reg_3));
  LUT6 #(
    .INIT(64'h56666666AAAAAAAA)) 
    \reg_file_a[15][9]_i_7 
       (.I0(m_invert_ex2),
        .I1(m_amt_ex2[3]),
        .I2(m_amt_ex2[2]),
        .I3(m_amt_ex2[1]),
        .I4(m_amt_ex2[0]),
        .I5(m_amt_ex2[4]),
        .O(\reg_file_a[15][9]_i_7_n_0 ));
  FDCE \rot3_reg[0] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[0]),
        .Q(rot3[0]));
  FDCE \rot3_reg[10] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[10]),
        .Q(rot3[10]));
  FDCE \rot3_reg[11] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[11]),
        .Q(rot3[11]));
  FDCE \rot3_reg[12] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[12]),
        .Q(rot3[12]));
  FDCE \rot3_reg[13] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[13]),
        .Q(rot3[13]));
  FDCE \rot3_reg[14] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[14]),
        .Q(rot3[14]));
  FDCE \rot3_reg[15] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[15]),
        .Q(rot3[15]));
  FDCE \rot3_reg[16] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[16]),
        .Q(rot3[16]));
  FDCE \rot3_reg[17] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[17]),
        .Q(rot3[17]));
  FDCE \rot3_reg[18] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[18]),
        .Q(rot3[18]));
  FDCE \rot3_reg[19] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[19]),
        .Q(rot3[19]));
  FDCE \rot3_reg[1] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[1]),
        .Q(rot3[1]));
  FDCE \rot3_reg[20] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[20]),
        .Q(rot3[20]));
  FDCE \rot3_reg[21] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[21]),
        .Q(rot3[21]));
  FDCE \rot3_reg[22] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[22]),
        .Q(rot3[22]));
  FDCE \rot3_reg[23] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[23]),
        .Q(rot3[23]));
  FDCE \rot3_reg[24] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[24]),
        .Q(rot3[24]));
  FDCE \rot3_reg[25] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[25]),
        .Q(rot3[25]));
  FDCE \rot3_reg[26] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[26]),
        .Q(rot3[26]));
  FDCE \rot3_reg[27] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[27]),
        .Q(rot3[27]));
  FDCE \rot3_reg[28] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[28]),
        .Q(rot3[28]));
  FDCE \rot3_reg[29] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[29]),
        .Q(rot3[29]));
  FDCE \rot3_reg[2] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[2]),
        .Q(rot3[2]));
  FDCE \rot3_reg[30] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[30]),
        .Q(rot3[30]));
  FDCE \rot3_reg[31] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[31]),
        .Q(rot3[31]));
  FDCE \rot3_reg[3] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[3]),
        .Q(rot3[3]));
  FDCE \rot3_reg[4] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[4]),
        .Q(rot3[4]));
  FDCE \rot3_reg[5] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[5]),
        .Q(rot3[5]));
  FDCE \rot3_reg[6] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[6]),
        .Q(rot3[6]));
  FDCE \rot3_reg[7] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[7]),
        .Q(rot3[7]));
  FDCE \rot3_reg[8] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[8]),
        .Q(rot3[8]));
  FDCE \rot3_reg[9] 
       (.C(HCLK),
        .CE(1'b1),
        .CLR(r_amt4_ex2_reg_0),
        .D(D[9]),
        .Q(rot3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_10
       (.I0(z_flag_mux_i_22_n_0),
        .I1(z_flag_mux_i_23_n_0),
        .I2(z_flag_mux_i_24_n_0),
        .I3(m_ext_ex2_reg_2),
        .I4(m_ext_ex2_reg_3),
        .I5(m_ext_ex2_reg_4),
        .O(m_ext_ex2_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_22
       (.I0(m_ext_ex2_reg_5),
        .I1(z_flag_mux_i_29_n_0),
        .I2(m_ext_ex2_reg_6),
        .I3(m_ext_ex2_reg_7),
        .I4(m_ext_ex2_reg_8),
        .I5(m_ext_ex2_reg_9),
        .O(z_flag_mux_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_23
       (.I0(z_flag_mux_i_30_n_0),
        .I1(m_ext_ex2_reg_18),
        .I2(m_ext_ex2_reg_19),
        .I3(m_ext_ex2_reg_20),
        .I4(m_ext_ex2_reg_21),
        .I5(m_ext_ex2_reg_22),
        .O(z_flag_mux_i_23_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    z_flag_mux_i_24
       (.I0(m_ext_ex2_reg_10),
        .I1(m_ext_ex2_reg_11),
        .I2(m_ext_ex2_reg_12),
        .I3(m_ext_ex2_reg_13),
        .I4(z_flag_mux_i_31_n_0),
        .O(z_flag_mux_i_24_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_29
       (.I0(m_ext_ex2_reg_14),
        .I1(m_ext_ex2_reg_15),
        .I2(m_ext_ex2_reg_16),
        .I3(m_ext_ex2_reg_17),
        .O(z_flag_mux_i_29_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    z_flag_mux_i_30
       (.I0(m_ext_ex2_reg_23),
        .I1(m_ext_ex2_reg_24),
        .I2(m_ext_ex2_reg_25),
        .I3(m_ext_ex2_reg_26),
        .O(z_flag_mux_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    z_flag_mux_i_31
       (.I0(m_ext_ex2_reg_27),
        .I1(z_flag_mux_i_34_n_0),
        .I2(m_ext_ex2_reg_28),
        .I3(m_ext_ex2_reg_29),
        .I4(m_ext_ex2_reg_30),
        .I5(m_ext_ex2_reg_31),
        .O(z_flag_mux_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEE8A80FD4C)) 
    z_flag_mux_i_34
       (.I0(m_amt_ex2[4]),
        .I1(rot3[0]),
        .I2(r_amt4_ex2),
        .I3(rot3[16]),
        .I4(m_invert_ex2),
        .I5(m_ext_ex2),
        .O(z_flag_mux_i_34_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
