<?xml version="1.0" encoding="UTF-8"?>
<!-- $Id: issues.xml,v 1.22 2005/07/05 04:02:13 thomasrthurman Exp $ -->
<?xml-stylesheet type="text/xsl" href="../../../../xsl/projmg/issues_file.xsl"?>
<!DOCTYPE issues SYSTEM "../../../../dtd/projmg/issues.dtd">
<issues module="layered_interconnect_module_design">

<!--
Description of how the issues files is given in: stepmod\help\issues.htm
 id - an identifer of the isssue unique to this file
 type - the primary XML element in module.xml that the issue is against.
        Either: 
            general | keywords | contacts | purpose |
            inscope | outscope | normrefs | definition |
            abbreviations | arm | armexpg | arm_lf |
            armexpg_lf | mapping_table | mim  | mimexpg |
            mim_lf | mimexpg_lf | usage_guide | bibliography
 linkend - the target of the comment 
 category - editorial | minor_technical | major_technical | repository 
 by - person raising the issue
 date - date issue raised yy-mm-dd
 status - status of issue. Either "open" or "closed"
 seds - if "yes" then the issue has been raised as a SEDS.
        The id should be the id of the SEDS in the SC4 database

Comment - is a comment raised by someone about the issue

<issue
  id=""
  type=""
  linkend=""
  category=""
  by=""
  date=""
  status="open"
  seds="no">
  <description>

  </description>

<comment
   by="" 
   date="">
<description>
</description>
</comment>
 </issue>
-->

<!-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ -->
<!-- +++++++++++++++++++   ISSUES                  ++++++++++++++ -->
<!-- ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ -->
<issue
  id="1"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Adjacent_stratum_surface_embedded_component_surface_definition.wr:WR2"
  category="minor_technical"
  by="Viktoras Kovaliovas"
  date="2004-12-27"
  status="closed"
  seds="no">
  <description>
There is no such type single_datum.
  </description>
<comment
   by="T. Thurman" 
   date="2005-01-10">
<description>
where rule deleted
</description>
</comment>
 </issue>

<issue
  id="2"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Default_component_termination_passage_definition.wr:WR3"
  category="minor_technical"
  by="Viktoras Kovaliovas"
  date="2004-12-27"
  status="closed"
  seds="no">
  <description>
This rule has been removed from express, but it looks like it should exist.
  </description>

<comment
   by="T. Thurman" 
   date="2005-01-10">
<description>
Agree.  The rule shall exist.
The rule states that the material that makes up the passage shall be conductive.
<p> 
WR3: SIZEOF ( QUERY ( mi &lt;* USEDIN ( SELF , 'GENERIC_MATERIAL_ASPECTS_ARM.' + 'MATERIAL_IDENTIFICATION.' + 'ITEMS' ) | ( 'CONDUCTIVITY_MATERIAL_ASPECTS.' + 'MATERIAL_IDENTIFICATION_WITH_CONDUCTIVITY_CLASSIFICATION' IN TYPEOF ( mi ) ) ) = 1 ) ;
</p>
<p>The above expres is not correct. It is only included here to capture it.</p>
</description>
</comment>
<comment
   by="T. Thurman" 
   date="2005-01-25">
<description>
rule and description have been updated.
</description>
</comment>

 </issue>


<issue
  id="3"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Default_via_definition.wr:WR3"
  category="minor_technical"
  by="Viktoras Kovaliovas"
  date="2004-12-27"
  status="closed"
  seds="no">
  <description>
This rule has been removed from express, but it looks like it should exist.
  </description>
<comment
   by="T. Thurman" 
   date="2005-01-10">
<description>
Agree.  The rule shall exist.
The rule states that there shall be exactly one material assigned to the default_via_definition.  It inherits the property from the supertype that it shall be classified as conductive so this rule doesn't need to say that.
<p> 
It may be useful to use a DERIVEd attribute deposition_material here.
</p>
</description>
</comment>
<comment
   by="T. Thurman" 
   date="2005-01-25">
<description>
rule and description have been updated.
</description>
</comment>
 </issue>

<issue
  id="4"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Intra_stratum_join_relationship"
  category="minor_technical"
  by="Viktoras Kovaliovas"
  date="2004-12-28"
  status="closed"
  seds="no">
  <description>
Why did this WR was removed: All Layer_connection_points specified shall be on the same Design_layer_stratum?
  </description>
<comment
   by="T. Thurman" 
   date="2005-01-16">
<description>
where rule wr2 added; update arm.xml and descriptions.xml
</description>
</comment>
<comment
   by="T. Thurman" 
   date="2005-01-26">
<description>
documentation complete</description>
</comment>
 </issue>

<issue
  id="5"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Laminate_component.wr:WR2"
  category="minor_technical"
  by="Viktoras Kovaliovas"
  date="2004-12-28"
  status="closed"
  seds="no">
  <description>
The result of this WR is always TRUE.
  </description>
<comment
   by="T. Thurman" 
   date="2005-01-16">
<description>
where rule rewritten.  now states that if laminate_component participates in
a padstack occurrence then the assembly_component_relationship shall be the
Padstack_occurrence_sub_assembly_relationship that relates it to the padstack_occurrence.
xml and descriptions need to be updated.
</description>
</comment>
  <comment
   by="T. Thurman" 
   date="2005-01-26">
<description>
documentation complete
</description>
</comment>
 </issue>

<issue
  id="6"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Laminate_component.wr:WR3"
  category="minor_technical"
  by="Viktoras Kovaliovas"
  date="2004-12-28"
  status="closed"
  seds="no">
  <description>
The result of this WR is always TRUE.
  </description>
<comment
   by="T. Thurman" 
   date="2005-01-16">
<description>
where rule rewritten.  now states that if laminate_component participates in
a footprint occurrence then the assembly_component_relationship shall be the
Footprint_occurrence_sub_assembly_relationship that relates it to the footprint_occurrence.
xml and descriptions need to be updated.
</description>
</comment>
  <comment
   by="T. Thurman" 
   date="2005-01-26">
<description>
documentation complete
</description>
</comment>
 </issue>

<issue
  id="7"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Laminate_component.wr:WR4"
  category="minor_technical"
  by="Viktoras Kovaliovas"
  date="2004-12-28"
  status="closed"
  seds="no">
  <description>
This WR allows laminate_component to be assembled by all possible ways.
  </description>
<comment
   by="T. Thurman" 
   date="2005-01-16">
<description>
where rule deleted
</description>
</comment>
 </issue>
 
<issue
  id="8"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Passage_technology.wr:WR1"
  category="minor_technical"
  by="Viktoras Kovaliovas"
  date="2004-12-28"
  status="closed"
  seds="no">
  <description>
This rule has been removed from express, but it looks like it should exist.
  </description>
<comment
   by="T. Thurman" 
   date="2005-01-10">
<description>
Agree.  The rule shall exist.
The rule states that there may be no more than one material assigned to the Passage_technology and that if a material is assigned, then that material shall have a conductivity classification
<p> 
It may be useful to use a DERIVEd attribute deposition_material here.
</p>
</description>
</comment>
<comment
   by="T.Thurman" 
   date="2005-01-18">
<description>
<p>material attribute migrated to Passage_technology so following proposed rules are needed:</p>
<p>WR2: Each passage that is plated shall have deposition_material provided.</p>
<p>WR3: Each passage that has maximum_as_finished_deposition_thickness provided shall have deposition_material provided.</p>
<p>WR4: Each passage that has minimum_as_finished_deposition_thickness provided shall have deposition_material provided.</p>
<p>WR5: If plated_passage has a value of TRUE Passage_technology shall reference Material_conductivity_classification that equals "conductive".</p>
</description>
</comment>
<comment
   by="T.Thurman" 
   date="2005-01-18">
<description>
arm express updated, arm.xml and descriptions.xml need to be updated per previous comment
</description>
</comment>
<comment
   by="V. Kovaliovas" 
   date="2005-01-26">
<description>
updated express and arm.xml
</description>
</comment>
<comment
   by="T.Thurman" 
   date="2005-01-18">
<description>
arm express updated, arm.xml and descriptions.xml need to be updated per previous comment
</description>
</comment>
</issue>
 
<issue
  id="10"
  type="arm"
  linkend="layered_interconnect_module_design:arm:Layered_interconnect_module_design_arm.Passage_technology"
  category="major_technical"
  by="T. Thurman"
  date="2001-01-16"
  status="closed"
  seds="no">
  <description>
Had to add a name attribute back in, and unique rule back in.
need to have xml and descriptions updated.
mapping affected
  </description>
  <comment
   by="T. Thurman" 
   date="2005-01-26">
<description>
documentation complete
</description>
</comment>
 </issue>
 
<issue
  id="11"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Laminate_component"
  category="major_technical"
  by="J. Budreckyte"
  date="2005-03-09"
  status="closed"
  seds="no">
  <description>
  Conductive_interconnect_element_with_pre_defined_transitions
 (CIEWPDT) is laminate_component and assembly_component.
 This means that CIEWPDT must have link to the ASSEMBLY (Inverse attribute of
 assembly_component). Probably it should be Interconnect_module_design_view.
 But CIEWPDT can be realized in PCB_design_view through another route ->
 Stratum_feature->Stratum->PCB_design_view.
  
  We shall have a RULE that the two paths shall end up at the same design view.
  The IS version of 210 has no such rule, leaving it to the imagination of
  the implementors.
  </description>
 </issue>

<issue
  id="12"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Conductive_interconnect_element"
  category="major_technical"
  by="J. Budreckyte"
  date="2005-03-09"
  status="open"
  seds="no">
  <description>
  Conductive_interconnect_element_with_pre_defined_transitions
 (CIEWPDT) is laminate_component and assembly_component.
 This means that CIEWPDT must have link to the ASSEMBLY (Inverse attribute of
 assembly_component). Probably it should be Interconnect_module_design_view.
 But CIEWPDT can be realized in PCB_design_view through another route ->
 Stratum_feature->Stratum->PCB_design_view.
  
  We shall have a RULE that the two paths shall end up at the same design view.
  The IS version of 210 has no such rule, leaving it to the imagination of
  the implementors.
  </description>
 </issue>

<issue
  id="13"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Material_removal_laminate_component"
  category="major_technical"
  by="J. Budreckyte"
  date="2005-03-09"
  status="open"
  seds="no">
  <description>
  Conductive_interconnect_element_with_pre_defined_transitions
 (CIEWPDT) is laminate_component and assembly_component.
 This means that CIEWPDT must have link to the ASSEMBLY (Inverse attribute of
 assembly_component). Probably it should be Interconnect_module_design_view.
 But CIEWPDT can be realized in PCB_design_view through another route ->
 Stratum_feature->Stratum->PCB_design_view.
  
  We shall have a RULE that the two paths shall end up at the same design view.
  The IS version of 210 has no such rule, leaving it to the imagination of
  the implementors.
  </description>
 </issue>

<issue
  id="14"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Stratum_feature_template_component"
  category="major_technical"
  by="J. Budreckyte"
  date="2005-03-09"
  status="open"
  seds="no">
  <description>
  Conductive_interconnect_element_with_pre_defined_transitions
 (CIEWPDT) is laminate_component and assembly_component.
 This means that CIEWPDT must have link to the ASSEMBLY (Inverse attribute of
 assembly_component). Probably it should be Interconnect_module_design_view.
 But CIEWPDT can be realized in PCB_design_view through another route ->
 Stratum_feature->Stratum->PCB_design_view.
  
  We shall have a RULE that the two paths shall end up at the same design view.
  The IS version of 210 has no such rule, leaving it to the imagination of
  the implementors.
  </description>
 </issue>

<issue
  id="15"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Probe_access_area"
  category="major_technical"
  by="J. Budreckyte"
  date="2005-03-09"
  status="open"
  seds="no">
  <description>
  Conductive_interconnect_element_with_pre_defined_transitions
 (CIEWPDT) is laminate_component and assembly_component.
 This means that CIEWPDT must have link to the ASSEMBLY (Inverse attribute of
 assembly_component). Probably it should be Interconnect_module_design_view.
 But CIEWPDT can be realized in PCB_design_view through another route ->
 Stratum_feature->Stratum->PCB_design_view.
  
  We shall have a RULE that the two paths shall end up at the same design view.
  The IS version of 210 has no such rule, leaving it to the imagination of
  the implementors.
  </description>
 </issue>

<issue
  id="15"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Special_symbol_laminate_component"
  category="major_technical"
  by="J. Budreckyte"
  date="2005-03-09"
  status="open"
  seds="no">
  <description>
  Conductive_interconnect_element_with_pre_defined_transitions
 (CIEWPDT) is laminate_component and assembly_component.
 This means that CIEWPDT must have link to the ASSEMBLY (Inverse attribute of
 assembly_component). Probably it should be Interconnect_module_design_view.
 But CIEWPDT can be realized in PCB_design_view through another route ->
 Stratum_feature->Stratum->PCB_design_view.
  
  We shall have a RULE that the two paths shall end up at the same design view.
  The IS version of 210 has no such rule, leaving it to the imagination of
  the implementors.
  </description>
 </issue>
<issue
  id="16"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Adjacent_stratum_surface_embedded_component_surface_definition"
  category="editorial"
  by="T. Thurman"
  date="2005-05-10"
  status="closed"
  seds="no">
  <description>
definition for precedent_item and subsequent_item are identical and should not beâ€¦  
(from wg12-review.doc)
  </description>
  <comment
   by="TT" 
   date="2005-05-15">
<description>
    corrected
</description>
</comment>
  
 </issue>
 
<issue
  id="17"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Default_unsupported_passage_definition"
  category="major_technical"
  by="T. Thurman"
  date="2005-05-10"
  status="closed"
  seds="no">
  <description>
The attribute minimum_as_finished_passage_extent is no longer on Passage_technology.  It is now on Passage_technology_parameters.      
DERIVE
      minimum_as_finished_passage_extent : length_data_element := SELF\Passage_technology.minimum_as_finished_passage_extent;
 </description>
  <comment
   by="TT" 
   date="2005-07-04">
<description>
    corrected express
</description>
</comment>
 </issue>

<issue
  id="18"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Laminate_component.wr:WR2"
  category="major_technical"
  by="T. Thurman"
  date="2005-05-10"
  status="closed"
  seds="no">
  <description>
<p>error report from eep on arm shortform file</p>
TYPE ERROR: at line 9183 Operand types for = are incompatible
TYPE ERROR: at line 9183 Expression will not return a logical value
TYPE ERROR: at line 9185 Operand types for = are incompatible
TYPE ERROR: at line 9185 Expression will not return a logical value

 </description>
<comment
   by="T.Thurman" 
   date="2005-05-10">
<description>
<p>proposed solution</p>
padstack_occurrence_sub_assembly_relationship should be a subtype of Next_assembly_usage which is a subtype of Assembly_component_relationship.
footprint_occurrence_sub_assembly_relationship should be a subtype of Next_assembly_usage which is a subtype of Assembly_component_relationship.

Laminate_component.padstack_occurrence_assembly needs to be revised to be derived from Assembly_component.occurrence_contexts : SET[1:?] OF Assembly_component_relationship FOR related_view;
Laminate_component.footprint_occurence_assembly needs to be revised.
<p>results proposed for attributes:</p>
DERIVE
Laminate_component.padstack_occurrence_assembly : Padstack_occurrence_sub_assembly_relationship := SELF\Assembly_component.occurrence_contexts[1];
Laminate_component.footprint_occurrence_assembly : Footprint_occurrence_sub_assembly_relationship := SELF\Assembly_component.occurrence_contexts[1];
</description>
</comment>
<comment
   by="T.Thurman" 
   date="2005-05-10">
<description>
same issue for WR3
</description>
</comment>
<comment
   by="T.Thurman" 
   date="2005-05-10">
<description>
better solution is to not have footprint_occurrence and padstack_occurrence be subtypes of Assembly_group_component at all.
That would eliminate these rules.  This proposal would require adding terminals to Footprint_occurrence and Padstack_occurrence directly rather than relying
on the indirect terminals of the Laminate_components they are composed of.
See separate issues logged against Footprint_occurrence and Padstack_occurrence.
</description>
</comment>
 </issue>
 
<issue
  id="19"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Laminate_group_component_make_from_relationship.wr:WR1"
  category="minor_technical"
  by="T. Thurman"
  date="2005-05-10"
  status="closed"
  seds="no">
  <description>
<p>error report from eep on arm shortform file</p>
REFERENCE ERROR: at line 9215 "components" is ambiguous with conflicting underlying types,
it occurs in the following entities in the same sub/supertype graph
assembly_group_component, physical_document_definition
 </description>
 </issue>
<issue
  id="20"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Laminate_group_component_make_from_relationship.wr:WR2"
  category="minor_technical"
  by="T. Thurman"
  date="2005-05-10"
  status="closed"
  seds="no">
  <description>
<p>error report from eep on arm shortform file</p>
REFERENCE ERROR: at line 9217 "components" is ambiguous with conflicting underlying types,
it occurs in the following entities in the same sub/supertype graph
assembly_group_component, physical_document_definition
 </description>
 </issue>
<issue
  id="21"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Footprint_occurrence"
  category="major_technical"
  by="T. Thurman"
  date="2005-05-10"
  status="closed"
  seds="no">
  <description>
Footprint_occurrence references a footprint_occurrence_sub_assembly_relationship instead of a Next_assembly_usage subtype.
The rules are extremely complex to keep this sorted out.
 </description>
<comment
   by="T.Thurman" 
   date="2005-05-10">
<description>
Options:
1-make Assembly_group_component also a subtype of Assembly_definition
2-remove Footprint_occurrence from being a subtype of Assembly_group_component; Make it just a subtype of Assembly_component.
Proposal:
Do the second, and replace explicit structure to Laminate_component with explicit structure to new ao Footprint_occurrence_terminal,
adding to possibility to have this new terminal also in fabricated_feature_select so that it
can be referenced by Fabrication_joint so that correct stratum and stratum_feature can
be derived.
</description>
</comment>
 </issue>
<issue
  id="22"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Padstack_occurrence"
  category="major_technical"
  by="T. Thurman"
  date="2005-05-10"
  status="closed"
  seds="no">
  <description>
Padstack_occurrence references a padstack_occurrence_sub_assembly_relationship instead of a Next_assembly_usage subtype.
The rules are extremely complex to keep this sorted out.
 </description>
<comment
   by="T.Thurman" 
   date="2005-05-10">
<description>
Options:
1-make Assembly_group_component also a subtype of Assembly_definition
2-remove Padstack_occurrence from being a subtype of Assembly_group_component; Make it just a subtype of Assembly_component.
Proposal:
Do the second, and replace explicit structure to Laminate_component with explicit structure to new ao Padstack_occurrence_terminal,
adding to possibility to have this new terminal also in fabricated_feature_select so that it
can be referenced by Fabrication_joint so that correct stratum and stratum_feature can be derived.
</description>
</comment>
 </issue>

<issue
  id="23"
  type="mapping_table"
  linkend="ae entity=Inter_stratum_feature_template"
  category="minor_technical"
  by="Giedrius Liutkus"
  date="2005-05-12"
  status="open"
  seds="no">
  <description>
Mapping of Inter_stratum_feature_template.of_passage_technology contains
part_template_definition, which is a subtype of product_definition_shape. So we can simplify the mapping and avoid few redudant entities in the mapping path.	
 move to bugzilla have Giedrius look at redundant parentheses around mapping</description>
 </issue>
 
<issue
  id="24"
  type="arm"
  linkend="Layered_interconnect_module_design_arm.Design_layer_stratum"
  category="minor_technical"
  by="TT"
  date="2005-05-13"
  status="closed"
  seds="no">
  <description>
two IPs need to be included from sgml yet:
<p>The material of the Design_layer_stratum of_technology shall be the same as the material of the library_definition.</p>

<p>The Design_layer_stratum library_definition base_design must be a Design_layer_stratum.</p>
dgn will do
  </description>
 </issue>
 
</issues>
