<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM8_Lib: CLK_TypeDef Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../STM8_logo.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM8_Lib
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">SDCC &amp; Cosmic compiler STM8A/S software library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CLK_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a03b7fd46fd368803caea7d6b73af4381"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a47ca7b4a30c35aa6298e2421f8536860"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3c45b3b0fecf2209887b63b4da20693d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a3c45b3b0fecf2209887b63b4da20693d">HSIEN</a>: 1</td></tr>
<tr class="memdesc:a3c45b3b0fecf2209887b63b4da20693d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable.  <a href="#a3c45b3b0fecf2209887b63b4da20693d"></a><br/></td></tr>
<tr class="memitem:adb5cb4fd0084c84881d5be57e7b8041b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#adb5cb4fd0084c84881d5be57e7b8041b">HSIRDY</a>: 1</td></tr>
<tr class="memdesc:adb5cb4fd0084c84881d5be57e7b8041b"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal oscillator ready flag.  <a href="#adb5cb4fd0084c84881d5be57e7b8041b"></a><br/></td></tr>
<tr class="memitem:a8c4779ae8f9a6142b9d9768b25bc8d6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a8c4779ae8f9a6142b9d9768b25bc8d6e">FHW</a>: 1</td></tr>
<tr class="memdesc:a8c4779ae8f9a6142b9d9768b25bc8d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast wakeup from Halt/Active-halt modes enable.  <a href="#a8c4779ae8f9a6142b9d9768b25bc8d6e"></a><br/></td></tr>
<tr class="memitem:aa7eb8165bcc73920ddce0054df91b8f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#aa7eb8165bcc73920ddce0054df91b8f4">LSIEN</a>: 1</td></tr>
<tr class="memdesc:aa7eb8165bcc73920ddce0054df91b8f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal RC oscillator enable.  <a href="#aa7eb8165bcc73920ddce0054df91b8f4"></a><br/></td></tr>
<tr class="memitem:aba2d50d76f565d6df074f84259226f34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#aba2d50d76f565d6df074f84259226f34">LSIRDY</a>: 1</td></tr>
<tr class="memdesc:aba2d50d76f565d6df074f84259226f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal oscillator ready flag.  <a href="#aba2d50d76f565d6df074f84259226f34"></a><br/></td></tr>
<tr class="memitem:ac7f017a2a87bb05af267b30cfa00480e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ac7f017a2a87bb05af267b30cfa00480e">REGAH</a>: 1</td></tr>
<tr class="memdesc:ac7f017a2a87bb05af267b30cfa00480e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator power off in Active-halt mode enable.  <a href="#ac7f017a2a87bb05af267b30cfa00480e"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a47ca7b4a30c35aa6298e2421f8536860"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a47ca7b4a30c35aa6298e2421f8536860">reg</a></td></tr>
<tr class="memdesc:a47ca7b4a30c35aa6298e2421f8536860"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a47ca7b4a30c35aa6298e2421f8536860"></a><br/></td></tr>
<tr class="memitem:a03b7fd46fd368803caea7d6b73af4381"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a03b7fd46fd368803caea7d6b73af4381">ICKR</a></td></tr>
<tr class="memitem:ae9e02bec035a29db0696e85a22b5c87b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a6ea687bb7ece679b119659a5a597ed8a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab72e04372caa0af5dd0797edcc29d428"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ab72e04372caa0af5dd0797edcc29d428">HSEEN</a>: 1</td></tr>
<tr class="memdesc:ab72e04372caa0af5dd0797edcc29d428"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator enable.  <a href="#ab72e04372caa0af5dd0797edcc29d428"></a><br/></td></tr>
<tr class="memitem:a623afa5e3d0549a75ed61547c37ad315"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a623afa5e3d0549a75ed61547c37ad315">HSERDY</a>: 1</td></tr>
<tr class="memdesc:a623afa5e3d0549a75ed61547c37ad315"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator ready.  <a href="#a623afa5e3d0549a75ed61547c37ad315"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 6</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a6ea687bb7ece679b119659a5a597ed8a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a6ea687bb7ece679b119659a5a597ed8a">reg</a></td></tr>
<tr class="memdesc:a6ea687bb7ece679b119659a5a597ed8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a6ea687bb7ece679b119659a5a597ed8a"></a><br/></td></tr>
<tr class="memitem:ae9e02bec035a29db0696e85a22b5c87b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ae9e02bec035a29db0696e85a22b5c87b">ECKR</a></td></tr>
<tr class="memitem:ab948b9e112b210bd40afd853bfd491bc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:abb6758fc6761498f821faf76859cd309"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a71178c4ec59b21a46a094054e8afcdf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a71178c4ec59b21a46a094054e8afcdf3">CKM</a>: 8</td></tr>
<tr class="memdesc:a71178c4ec59b21a46a094054e8afcdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status bits.  <a href="#a71178c4ec59b21a46a094054e8afcdf3"></a><br/></td></tr>
<tr class="memitem:abb6758fc6761498f821faf76859cd309"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#abb6758fc6761498f821faf76859cd309">reg</a></td></tr>
<tr class="memdesc:abb6758fc6761498f821faf76859cd309"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#abb6758fc6761498f821faf76859cd309"></a><br/></td></tr>
<tr class="memitem:ab948b9e112b210bd40afd853bfd491bc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ab948b9e112b210bd40afd853bfd491bc">CMSR</a></td></tr>
<tr class="memitem:a5ef65357d8c63264d383be11d19a5bb3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a2fab7003e0ab4616cac7f99dcdc2cf92"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aca2a23ae303f174ddccc67683d6a3d02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#aca2a23ae303f174ddccc67683d6a3d02">SWI</a>: 8</td></tr>
<tr class="memdesc:aca2a23ae303f174ddccc67683d6a3d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master selection bits.  <a href="#aca2a23ae303f174ddccc67683d6a3d02"></a><br/></td></tr>
<tr class="memitem:a2fab7003e0ab4616cac7f99dcdc2cf92"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a2fab7003e0ab4616cac7f99dcdc2cf92">reg</a></td></tr>
<tr class="memdesc:a2fab7003e0ab4616cac7f99dcdc2cf92"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a2fab7003e0ab4616cac7f99dcdc2cf92"></a><br/></td></tr>
<tr class="memitem:a5ef65357d8c63264d383be11d19a5bb3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a5ef65357d8c63264d383be11d19a5bb3">SWR</a></td></tr>
<tr class="memitem:a37b34e5d55577cbe5d3e54c9797a4bad"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a3c7fb382dd788de001c5ca054dd73532"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a08d671174040d4e465c294befca73b27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a08d671174040d4e465c294befca73b27">SWBSY</a>: 1</td></tr>
<tr class="memdesc:a08d671174040d4e465c294befca73b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch busy flag.  <a href="#a08d671174040d4e465c294befca73b27"></a><br/></td></tr>
<tr class="memitem:a97e1f05b0e08f0af334c69e8b1a862eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a97e1f05b0e08f0af334c69e8b1a862eb">SWEN</a>: 1</td></tr>
<tr class="memdesc:a97e1f05b0e08f0af334c69e8b1a862eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch start/stop enable.  <a href="#a97e1f05b0e08f0af334c69e8b1a862eb"></a><br/></td></tr>
<tr class="memitem:a87663de0c51e0e7ace2b519d86505e8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a87663de0c51e0e7ace2b519d86505e8a">SWIEN</a>: 1</td></tr>
<tr class="memdesc:a87663de0c51e0e7ace2b519d86505e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt enable.  <a href="#a87663de0c51e0e7ace2b519d86505e8a"></a><br/></td></tr>
<tr class="memitem:aa3d5d0f70e40f845a3cd390683a3bcf0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#aa3d5d0f70e40f845a3cd390683a3bcf0">SWIF</a>: 1</td></tr>
<tr class="memdesc:aa3d5d0f70e40f845a3cd390683a3bcf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt flag.  <a href="#aa3d5d0f70e40f845a3cd390683a3bcf0"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a3c7fb382dd788de001c5ca054dd73532"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a3c7fb382dd788de001c5ca054dd73532">reg</a></td></tr>
<tr class="memdesc:a3c7fb382dd788de001c5ca054dd73532"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a3c7fb382dd788de001c5ca054dd73532"></a><br/></td></tr>
<tr class="memitem:a37b34e5d55577cbe5d3e54c9797a4bad"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a37b34e5d55577cbe5d3e54c9797a4bad">SWCR</a></td></tr>
<tr class="memitem:aec4579ec43f1c4f1edaa0bb4a88895eb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a49ca5808fb609e9cf768e46a23005b3e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a285712acd136d7f8257dece3a78fbb51"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a285712acd136d7f8257dece3a78fbb51">CPUDIV</a>: 3</td></tr>
<tr class="memdesc:a285712acd136d7f8257dece3a78fbb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler.  <a href="#a285712acd136d7f8257dece3a78fbb51"></a><br/></td></tr>
<tr class="memitem:ac5e59125d9399268c0fe611cee583001"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ac5e59125d9399268c0fe611cee583001">HSIDIV</a>: 2</td></tr>
<tr class="memdesc:ac5e59125d9399268c0fe611cee583001"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler.  <a href="#ac5e59125d9399268c0fe611cee583001"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 3</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a49ca5808fb609e9cf768e46a23005b3e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a49ca5808fb609e9cf768e46a23005b3e">reg</a></td></tr>
<tr class="memdesc:a49ca5808fb609e9cf768e46a23005b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a49ca5808fb609e9cf768e46a23005b3e"></a><br/></td></tr>
<tr class="memitem:aec4579ec43f1c4f1edaa0bb4a88895eb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#aec4579ec43f1c4f1edaa0bb4a88895eb">CKDIVR</a></td></tr>
<tr class="memitem:af3ea28f53e4af771f076ce4e9ad6969a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:acf0a97d227689b50094fa4b6aaadf370"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1d080fdf2f5fedf37e4d71fe8291cff9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a1d080fdf2f5fedf37e4d71fe8291cff9">PCKEN_I2C</a>: 1</td></tr>
<tr class="memdesc:a1d080fdf2f5fedf37e4d71fe8291cff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C  <a href="#a1d080fdf2f5fedf37e4d71fe8291cff9"></a><br/></td></tr>
<tr class="memitem:ab90f6310f33126cd13d35a114318bfbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ab90f6310f33126cd13d35a114318bfbf">PCKEN_SPI</a>: 1</td></tr>
<tr class="memdesc:ab90f6310f33126cd13d35a114318bfbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI  <a href="#ab90f6310f33126cd13d35a114318bfbf"></a><br/></td></tr>
<tr class="memitem:a00d552a45c623a6823764303d8d7b44b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a00d552a45c623a6823764303d8d7b44b">PCKEN_UART1</a>: 1</td></tr>
<tr class="memdesc:a00d552a45c623a6823764303d8d7b44b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART1  <a href="#a00d552a45c623a6823764303d8d7b44b"></a><br/></td></tr>
<tr class="memitem:afa7a36ae830b5ea52edfa122af267681"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#afa7a36ae830b5ea52edfa122af267681">PCKEN_UART2</a>: 1</td></tr>
<tr class="memdesc:afa7a36ae830b5ea52edfa122af267681"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART2  <a href="#afa7a36ae830b5ea52edfa122af267681"></a><br/></td></tr>
<tr class="memitem:a42146b6f2d13674e875a3ea60c18fb4b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a42146b6f2d13674e875a3ea60c18fb4b">PCKEN_TIM4_TIM6</a>: 1</td></tr>
<tr class="memdesc:a42146b6f2d13674e875a3ea60c18fb4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4/TIM6  <a href="#a42146b6f2d13674e875a3ea60c18fb4b"></a><br/></td></tr>
<tr class="memitem:a3c036224924703b9f80f926e1a2103a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a3c036224924703b9f80f926e1a2103a5">PCKEN_TIM2_TIM5</a>: 1</td></tr>
<tr class="memdesc:a3c036224924703b9f80f926e1a2103a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4/TIM6  <a href="#a3c036224924703b9f80f926e1a2103a5"></a><br/></td></tr>
<tr class="memitem:ac45c1c338bd9a02d727961617a65f951"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ac45c1c338bd9a02d727961617a65f951">PCKEN_TIM3</a>: 1</td></tr>
<tr class="memdesc:ac45c1c338bd9a02d727961617a65f951"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3  <a href="#ac45c1c338bd9a02d727961617a65f951"></a><br/></td></tr>
<tr class="memitem:a08ca8747fe961e95d6f47dfb4b5054e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a08ca8747fe961e95d6f47dfb4b5054e2">PCKEN_TIM1</a>: 1</td></tr>
<tr class="memdesc:a08ca8747fe961e95d6f47dfb4b5054e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM1  <a href="#a08ca8747fe961e95d6f47dfb4b5054e2"></a><br/></td></tr>
<tr class="memitem:acf0a97d227689b50094fa4b6aaadf370"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#acf0a97d227689b50094fa4b6aaadf370">reg</a></td></tr>
<tr class="memdesc:acf0a97d227689b50094fa4b6aaadf370"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#acf0a97d227689b50094fa4b6aaadf370"></a><br/></td></tr>
<tr class="memitem:af3ea28f53e4af771f076ce4e9ad6969a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#af3ea28f53e4af771f076ce4e9ad6969a">PCKENR1</a></td></tr>
<tr class="memitem:ab44429960e1e53d64ce34be567bc481c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a379957cb71c4a3db9b253a240c13fd7a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab462d9e1b2a81aafc292f82b9bb87006"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ab462d9e1b2a81aafc292f82b9bb87006">CSSEN</a>: 1</td></tr>
<tr class="memdesc:ab462d9e1b2a81aafc292f82b9bb87006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system enable.  <a href="#ab462d9e1b2a81aafc292f82b9bb87006"></a><br/></td></tr>
<tr class="memitem:a975417eeb6791fe9ca4e6ac0300f6561"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a975417eeb6791fe9ca4e6ac0300f6561">AUX</a>: 1</td></tr>
<tr class="memdesc:a975417eeb6791fe9ca4e6ac0300f6561"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary oscillator connected to master clock.  <a href="#a975417eeb6791fe9ca4e6ac0300f6561"></a><br/></td></tr>
<tr class="memitem:acb98d1a230fdc3f2a418d1cf56a37d63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#acb98d1a230fdc3f2a418d1cf56a37d63">CSSDIE</a>: 1</td></tr>
<tr class="memdesc:acb98d1a230fdc3f2a418d1cf56a37d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection interrupt enable.  <a href="#acb98d1a230fdc3f2a418d1cf56a37d63"></a><br/></td></tr>
<tr class="memitem:add9d9d1d4be7c1e3ff8d61b23cd061e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#add9d9d1d4be7c1e3ff8d61b23cd061e5">CSSD</a>: 1</td></tr>
<tr class="memdesc:add9d9d1d4be7c1e3ff8d61b23cd061e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection.  <a href="#add9d9d1d4be7c1e3ff8d61b23cd061e5"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a379957cb71c4a3db9b253a240c13fd7a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a379957cb71c4a3db9b253a240c13fd7a">reg</a></td></tr>
<tr class="memdesc:a379957cb71c4a3db9b253a240c13fd7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a379957cb71c4a3db9b253a240c13fd7a"></a><br/></td></tr>
<tr class="memitem:ab44429960e1e53d64ce34be567bc481c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ab44429960e1e53d64ce34be567bc481c">CSSR</a></td></tr>
<tr class="memitem:a9d852d5155e18d05b6d159fdfccd84ab"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a934c77d72e6282e3a13ea4880a291a7d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a40e964d0424ec59d2507eee8ef51810a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a40e964d0424ec59d2507eee8ef51810a">CCOEN</a>: 1</td></tr>
<tr class="memdesc:a40e964d0424ec59d2507eee8ef51810a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable.  <a href="#a40e964d0424ec59d2507eee8ef51810a"></a><br/></td></tr>
<tr class="memitem:a3831979296209080135902f1142109ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a3831979296209080135902f1142109ba">CCOSEL</a>: 4</td></tr>
<tr class="memdesc:a3831979296209080135902f1142109ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection.  <a href="#a3831979296209080135902f1142109ba"></a><br/></td></tr>
<tr class="memitem:ad9568ab0a5059b5fab817d3fd7c4656b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ad9568ab0a5059b5fab817d3fd7c4656b">CCORDY</a>: 1</td></tr>
<tr class="memdesc:ad9568ab0a5059b5fab817d3fd7c4656b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output ready.  <a href="#ad9568ab0a5059b5fab817d3fd7c4656b"></a><br/></td></tr>
<tr class="memitem:a86acc577532a1f5badf8e246536969ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a86acc577532a1f5badf8e246536969ff">CCOBSY</a>: 1</td></tr>
<tr class="memdesc:a86acc577532a1f5badf8e246536969ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output busy.  <a href="#a86acc577532a1f5badf8e246536969ff"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a934c77d72e6282e3a13ea4880a291a7d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a934c77d72e6282e3a13ea4880a291a7d">reg</a></td></tr>
<tr class="memdesc:a934c77d72e6282e3a13ea4880a291a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a934c77d72e6282e3a13ea4880a291a7d"></a><br/></td></tr>
<tr class="memitem:a9d852d5155e18d05b6d159fdfccd84ab"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a9d852d5155e18d05b6d159fdfccd84ab">CCOR</a></td></tr>
<tr class="memitem:af21264180c5dbc570d3f9322e7774ccd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a8f272060f8a208d65a542f641be120e9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a95e8f4c53266328ea0991f71fa705246"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a95e8f4c53266328ea0991f71fa705246">PCKEN_AWU</a>: 1</td></tr>
<tr class="memdesc:a95e8f4c53266328ea0991f71fa705246"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU  <a href="#a95e8f4c53266328ea0991f71fa705246"></a><br/></td></tr>
<tr class="memitem:a3f992afbb63dd490d7030752de0efbc1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a3f992afbb63dd490d7030752de0efbc1">PCKEN_ADC</a>: 1</td></tr>
<tr class="memdesc:a3f992afbb63dd490d7030752de0efbc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable ADC  <a href="#a3f992afbb63dd490d7030752de0efbc1"></a><br/></td></tr>
<tr class="memitem:ac1cfe56aaf6ec50a16af32c4812ade73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#ac1cfe56aaf6ec50a16af32c4812ade73">res2</a>: 3</td></tr>
<tr class="memdesc:ac1cfe56aaf6ec50a16af32c4812ade73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#ac1cfe56aaf6ec50a16af32c4812ade73"></a><br/></td></tr>
<tr class="memitem:a07df7ef4de7fc47bde0b94091be64b1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a07df7ef4de7fc47bde0b94091be64b1a">PCKEN_CAN</a>: 1</td></tr>
<tr class="memdesc:a07df7ef4de7fc47bde0b94091be64b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable CAN  <a href="#a07df7ef4de7fc47bde0b94091be64b1a"></a><br/></td></tr>
<tr class="memitem:a8f272060f8a208d65a542f641be120e9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a8f272060f8a208d65a542f641be120e9">reg</a></td></tr>
<tr class="memdesc:a8f272060f8a208d65a542f641be120e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a8f272060f8a208d65a542f641be120e9"></a><br/></td></tr>
<tr class="memitem:af21264180c5dbc570d3f9322e7774ccd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#af21264180c5dbc570d3f9322e7774ccd">PCKENR2</a></td></tr>
<tr class="memitem:a1d75e77b05179ab98a0466a33c90c794"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a9870c8d95c72468a0910525680a81eb1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a107317a689f15326b8a5a600698fc459"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a107317a689f15326b8a5a600698fc459">HSITRIM</a>: 4</td></tr>
<tr class="memdesc:a107317a689f15326b8a5a600698fc459"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value (some devices only support 3 bits, see DS!)  <a href="#a107317a689f15326b8a5a600698fc459"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a9870c8d95c72468a0910525680a81eb1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a9870c8d95c72468a0910525680a81eb1">reg</a></td></tr>
<tr class="memdesc:a9870c8d95c72468a0910525680a81eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a9870c8d95c72468a0910525680a81eb1"></a><br/></td></tr>
<tr class="memitem:a1d75e77b05179ab98a0466a33c90c794"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a1d75e77b05179ab98a0466a33c90c794">HSITRIMR</a></td></tr>
<tr class="memitem:af2ee911e7f2ae2bf3127dd89edc247ad"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a4f57a33c74789760cc4f6b3c202d5596"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a28c8d3c49307bae4c2e0ad06000c51f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a28c8d3c49307bae4c2e0ad06000c51f1">SWIMCLK</a>: 1</td></tr>
<tr class="memdesc:a28c8d3c49307bae4c2e0ad06000c51f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock divider.  <a href="#a28c8d3c49307bae4c2e0ad06000c51f1"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 7</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a4f57a33c74789760cc4f6b3c202d5596"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#a4f57a33c74789760cc4f6b3c202d5596">reg</a></td></tr>
<tr class="memdesc:a4f57a33c74789760cc4f6b3c202d5596"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a4f57a33c74789760cc4f6b3c202d5596"></a><br/></td></tr>
<tr class="memitem:af2ee911e7f2ae2bf3127dd89edc247ad"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/struct_c_l_k___type_def.html#af2ee911e7f2ae2bf3127dd89edc247ad">SWIMCCR</a></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>struct containing clock module registers (CLK) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00294">294</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>
</div><h2>Field Documentation</h2>
<a class="anchor" id="a975417eeb6791fe9ca4e6ac0300f6561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary oscillator connected to master clock. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00428">428</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96f44d20f1dbf1c8785a7bc99a46164c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> byte</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bytewise access to register </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00300">300</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86acc577532a1f5badf8e246536969ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CCOBSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output busy. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00448">448</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40e964d0424ec59d2507eee8ef51810a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CCOEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00445">445</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d852d5155e18d05b6d159fdfccd84ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configurable clock output register (CLK_CCOR) </p>

</div>
</div>
<a class="anchor" id="ad9568ab0a5059b5fab817d3fd7c4656b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CCORDY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output ready. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00447">447</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3831979296209080135902f1142109ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CCOSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output selection. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00446">446</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec4579ec43f1c4f1edaa0bb4a88895eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CKDIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock divider register (CLK_CKDIVR) </p>

</div>
</div>
<a class="anchor" id="a71178c4ec59b21a46a094054e8afcdf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CKM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock master status bits. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00344">344</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab948b9e112b210bd40afd853bfd491bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CMSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock master status register (CLK_CMSR) </p>

</div>
</div>
<a class="anchor" id="a285712acd136d7f8257dece3a78fbb51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CPUDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU clock prescaler. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00390">390</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="add9d9d1d4be7c1e3ff8d61b23cd061e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CSSD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system detection. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00430">430</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb98d1a230fdc3f2a418d1cf56a37d63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CSSDIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system detection interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00429">429</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab462d9e1b2a81aafc292f82b9bb87006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CSSEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00427">427</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab44429960e1e53d64ce34be567bc481c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock security system register (CLK_CSSR) </p>

</div>
</div>
<a class="anchor" id="ae9e02bec035a29db0696e85a22b5c87b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   ECKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External clock register (CLK_ECKR) </p>

</div>
</div>
<a class="anchor" id="a8c4779ae8f9a6142b9d9768b25bc8d6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FHW</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast wakeup from Halt/Active-halt modes enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00306">306</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab72e04372caa0af5dd0797edcc29d428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HSEEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed external crystal oscillator enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00324">324</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a623afa5e3d0549a75ed61547c37ad315"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HSERDY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed external crystal oscillator ready. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00325">325</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5e59125d9399268c0fe611cee583001"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HSIDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal clock prescaler. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00391">391</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c45b3b0fecf2209887b63b4da20693d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HSIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal RC oscillator enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00304">304</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb5cb4fd0084c84881d5be57e7b8041b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HSIRDY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal oscillator ready flag. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00305">305</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a107317a689f15326b8a5a600698fc459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HSITRIM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI trimming value (some devices only support 3 bits, see DS!) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00494">494</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1d75e77b05179ab98a0466a33c90c794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   HSITRIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock calibration trimming register (CLK_HSITRIMR) </p>

</div>
</div>
<a class="anchor" id="a03b7fd46fd368803caea7d6b73af4381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   ICKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal clock register (CLK_ICKR) </p>

</div>
</div>
<a class="anchor" id="aa7eb8165bcc73920ddce0054df91b8f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LSIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low speed internal RC oscillator enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00307">307</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba2d50d76f565d6df074f84259226f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LSIRDY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low speed internal oscillator ready flag. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00308">308</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f992afbb63dd490d7030752de0efbc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_ADC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable ADC </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00465">465</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95e8f4c53266328ea0991f71fa705246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_AWU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable AWU </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00464">464</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07df7ef4de7fc47bde0b94091be64b1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_CAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable CAN </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00467">467</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1d080fdf2f5fedf37e4d71fe8291cff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_I2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable I2C </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00406">406</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab90f6310f33126cd13d35a114318bfbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_SPI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable SPI </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00407">407</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08ca8747fe961e95d6f47dfb4b5054e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_TIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM1 </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00413">413</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c036224924703b9f80f926e1a2103a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_TIM2_TIM5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM4/TIM6 </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00411">411</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac45c1c338bd9a02d727961617a65f951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_TIM3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM3 </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00412">412</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42146b6f2d13674e875a3ea60c18fb4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_TIM4_TIM6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM4/TIM6 </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00410">410</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00d552a45c623a6823764303d8d7b44b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_UART1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable UART1 </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00408">408</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa7a36ae830b5ea52edfa122af267681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PCKEN_UART2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable UART2 </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00409">409</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3ea28f53e4af771f076ce4e9ad6969a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   PCKENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock gating register 1 (CLK_PCKENR1) </p>

</div>
</div>
<a class="anchor" id="af21264180c5dbc570d3f9322e7774ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   PCKENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral clock gating register 2 (CLK_PCKENR2) </p>

</div>
</div>
<a class="anchor" id="a47ca7b4a30c35aa6298e2421f8536860"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a6ea687bb7ece679b119659a5a597ed8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="abb6758fc6761498f821faf76859cd309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a2fab7003e0ab4616cac7f99dcdc2cf92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a3c7fb382dd788de001c5ca054dd73532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a49ca5808fb609e9cf768e46a23005b3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="acf0a97d227689b50094fa4b6aaadf370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a379957cb71c4a3db9b253a240c13fd7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a934c77d72e6282e3a13ea4880a291a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a8f272060f8a208d65a542f641be120e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a9870c8d95c72468a0910525680a81eb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a4f57a33c74789760cc4f6b3c202d5596"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="ac7f017a2a87bb05af267b30cfa00480e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> REGAH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator power off in Active-halt mode enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00309">309</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29850f3918435f089b2e206b9da59936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved, must be kept cleared. </p>
<p>Reserved.</p>
<p>Reserved register (1B) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00310">310</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1cfe56aaf6ec50a16af32c4812ade73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> res2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>
<p>Reserved register (1B). Was CAN clock control (obsolete as of STM8 UM rev 7) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00466">466</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08d671174040d4e465c294befca73b27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SWBSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch busy flag. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00372">372</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37b34e5d55577cbe5d3e54c9797a4bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Switch control register (CLK_SWCR) </p>

</div>
</div>
<a class="anchor" id="a97e1f05b0e08f0af334c69e8b1a862eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SWEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch start/stop enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00373">373</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca2a23ae303f174ddccc67683d6a3d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SWI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock master selection bits. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00358">358</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87663de0c51e0e7ace2b519d86505e8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SWIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock switch interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00374">374</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3d5d0f70e40f845a3cd390683a3bcf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SWIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock switch interrupt flag. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00375">375</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="af2ee911e7f2ae2bf3127dd89edc247ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SWIMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWIM clock control register (CLK_SWIMCCR) </p>

</div>
</div>
<a class="anchor" id="a28c8d3c49307bae4c2e0ad06000c51f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SWIMCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWIM clock divider. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l00509">509</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ef65357d8c63264d383be11d19a5bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock master switch register (CLK_SWR) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 20 2015 21:51:27 for STM8_Lib by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.1.2
</small></address>
</body>
</html>
