# GPU Usage

## RCCL (AMD ROCm)

### Standard verbs transport (preferred)

Use RCCL's built-in InfiniBand transport through the OdinLink verbs preload.
OdinLink has no kernel uverbs device, so a normal rdma-core plugin cannot
discover it by itself.

~~~bash
export LD_LIBRARY_PATH=/path/to/build/lib:/path/to/build/verbs
export LD_PRELOAD=/path/to/build/verbs/libodl_tb5_verbs.so
export NCCL_NET_PLUGIN=IB
export NCCL_IB_HCA=odl_tb5_0
export NCCL_DEBUG=INFO
~~~

The custom ODL_TB5 RCCL plugin uses an old plugin interface and is retained
only as a legacy path.

For distributed llama.cpp, see [llama.cpp over OdinLink verbs](LLAMA_CPP_RDMA.md).
Its cross-node path is RPC-RDMA; llama.cpp's HIP/RCCL option only joins GPUs
visible to one process.
## NCCL (NVIDIA CUDA / PyTorch)

### Option 1: Built-in Verbs Transport (Recommended)

NCCL has a built-in `IB` (InfiniBand Verbs) transport that discovers RDMA
devices automatically via `ibv_get_device_list`. Inject the standalone OdinLink provider into the NCCL process.

```bash
export LD_LIBRARY_PATH=/path/to/build/lib:/path/to/build/verbs
export LD_PRELOAD=/path/to/build/verbs/libodl_tb5_verbs.so

# NCCL discovers ODL automatically via verbs
export NCCL_NET_PLUGIN=IB
export NCCL_IB_HCA=odl_tb5_0             # Restrict to ODL device
export NCCL_IB_TIMEOUT=22
export NCCL_IB_RETRY_CNT=7

# Run your NCCL application
torchrun --nproc_per_node=1 --nnodes=2 \
    --node_rank=0 --master_addr=192.168.1.1 --master_port=12345 \
    your_training_script.py
```

The verbs provider implements all operations NCCL's IB transport needs:
`ibv_reg_mr`, `ibv_create_qp`, `ibv_post_send`, `ibv_post_recv`,
`ibv_poll_cq`. This is the standard, well-tested path.

### Option 2: Custom Plugin (Legacy)

The custom NCCL plugin provides a DMA-buf-based zero-copy path for CUDA
memory. It bypasses the verbs stack for direct kernel driver access.

```bash
export NCCL_NET_PLUGIN=ODL_TB5
export NCCL_PLUGIN_DIR=/path/to/build/nccl
```

### Prerequisites
- NVIDIA GPU with `nvidia-drm` modeset enabled (`nvidia-drm.modeset=1`)
- CUDA 11.7+ for `cuMemGetHandleForAddressRange` (DMA-buf FD export)
- NCCL 2.12+ (supports net plugin v4/v5)

### Environment Variables

| Variable | Description |
|----------|-------------|
| `NCCL_NET_PLUGIN=ODL_TB5` | Enables the OdinLink TB5 NCCL plugin |
| `NCCL_PLUGIN_DIR=/path/` | Directory containing `libnccl-net-ODL_TB5.so` |
| `NCCL_DEBUG=INFO` | Enables NCCL debug logging |
| `NCCL_NET_DISABLE=0` | Ensures network transport is not disabled |

### How It Works

1. `regMr` registers CUDA memory with the plugin, exporting it as a Linux
   DMA-buf FD via `cuMemGetHandleForAddressRange`
2. `isend`/`irecv` pass the DMA-buf FD to the kernel driver, which programs
   the TB5 NHI DMA engine to transfer directly between GPU and the Thunderbolt link
3. The transfer is zero-copy — GPU memory is read/written directly by the
   Thunderbolt DMA engine, with no CPU involvement

### Limitations

- `isend`/`irecv` are currently synchronous (block until DMA completes).
  True async support requires kernel-side non-blocking DMA-buf submission.
- Multi-buffer `irecv` (v4 API) handles `n=1` in practice. Allocate one
  buffer per NCCL channel for optimal performance.
- CUDA memory registration requires `cuMemGetHandleForAddressRange` (CUDA 11.7+).
  If unavailable, the plugin falls back to staging through host memory.

### PyTorch Distributed Training over TB5

```python
import torch
import torch.distributed as dist

dist.init_process_group(
    backend='nccl',
    init_method='tcp://192.168.1.1:12345',
    world_size=2,
    rank=0  # or 1 on the second machine
)

model = torch.nn.Linear(1000, 1000).cuda()
model = torch.nn.parallel.DistributedDataParallel(model)
```

NCCL automatically uses the OdinLink TB5 plugin via `NCCL_NET_PLUGIN`.

Both RCCL and NCCL plugins export shared-memory statistics at
`/run/odl_tb5/{rccl,nccl}_stats`.
