Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sun Jul 19 17:49:53 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             151 |           53 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             121 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+
|    Clock Signal   |                   Enable Signal                  |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  tx_clk           |                                                  | tx_singleencoder0_code6b[3]_i_1_n_0              |                1 |              4 |
|  tx_clk           | clockdomainsrenamer_next_state                   | gtp_gtprxinit_drpvalue                           |                1 |              4 |
|  write_clk_1_BUFG | clockdomainsrenamer2_next_state                  | reset_IBUF                                       |                2 |              6 |
|  tx_clk           | gtp_gtprxinit_pll_reset_timer_count[5]_i_2_n_0   | gtp_gtprxinit_pll_reset_timer_count[5]_i_1_n_0   |                2 |              6 |
|  sys_clk_1_BUFG   | gtp_tx_init_pll_reset_timer_count[6]_i_2_n_0     | gtp_tx_init_pll_reset_timer_count[6]_i_1_n_0     |                3 |              7 |
|  sys_clk_1_BUFG   |                                                  | int_rst                                          |                3 |              8 |
|  tx_clk           | gtp_gtprxinit_cdr_stable_timer_count[10]_i_2_n_0 | gtp_gtprxinit_cdr_stable_timer_count[10]_i_1_n_0 |                4 |             11 |
|  write_clk_1_BUFG |                                                  |                                                  |                4 |             12 |
|  sys_clk_1_BUFG   |                                                  |                                                  |                3 |             14 |
|  tx_clk           | gtp_gtprxinit_drpvalue_gtp_next_value_ce1        | gtp_gtprxinit_drpvalue                           |                4 |             16 |
|  sys_clk_1_BUFG   | gtp_tx_init_ready_timer_count[0]_i_2_n_0         | gtp_tx_init_ready_timer_count[0]_i_1_n_0         |                5 |             18 |
|  write_clk_1_BUFG |                                                  | reset_IBUF                                       |                7 |             18 |
|  tx_clk           | tx_crc_encoder_crc_cur[19]_i_2_n_0               | tx_crc_encoder_crc_cur[19]_i_1_n_0               |                8 |             20 |
|  write_clk_1_BUFG | write_fifo                                       | reset_IBUF                                       |               10 |             33 |
|  tx_clk           |                                                  |                                                  |               12 |             36 |
|  tx_clk           |                                                  | reset_IBUF                                       |               42 |            121 |
+-------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+


