
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004289    0.208707    0.068997    4.068997 ^ ena (in)
                                                         ena (net)
                      0.208707    0.000000    4.068997 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019177    0.605199    0.604968    4.673965 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.605199    0.000455    4.674419 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035326    0.581522    0.469002    5.143421 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.581522    0.000404    5.143826 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004178    0.746477    0.531892    5.675718 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.746477    0.000084    5.675802 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.675802   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000369   20.994865 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.894865   clock uncertainty
                                  0.000000   20.894865   clock reconvergence pessimism
                                 -0.696221   20.198643   library setup time
                                             20.198643   data required time
---------------------------------------------------------------------------------------------
                                             20.198643   data required time
                                             -5.675802   data arrival time
---------------------------------------------------------------------------------------------
                                             14.522842   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004289    0.208707    0.068997    4.068997 ^ ena (in)
                                                         ena (net)
                      0.208707    0.000000    4.068997 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019177    0.605199    0.604968    4.673965 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.605199    0.000455    4.674419 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035326    0.581522    0.469002    5.143421 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.581522    0.000418    5.143840 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003609    0.707458    0.507424    5.651264 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.707458    0.000036    5.651299 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.651299   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000364   20.994860 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.894859   clock uncertainty
                                  0.000000   20.894859   clock reconvergence pessimism
                                 -0.690789   20.204071   library setup time
                                             20.204071   data required time
---------------------------------------------------------------------------------------------
                                             20.204071   data required time
                                             -5.651299   data arrival time
---------------------------------------------------------------------------------------------
                                             14.552771   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027276    0.248709    0.111424    0.111424 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000    0.111424 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254    0.566678 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001013    0.567691 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803    0.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000608    0.995103 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.029673    0.940982    2.103976    3.099079 ^ _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.940982    0.000532    3.099611 ^ _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015502    0.616983    1.016921    4.116532 ^ _159_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _078_ (net)
                      0.616983    0.000166    4.116698 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.021270    0.694665    0.842544    4.959241 ^ _162_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _080_ (net)
                      0.694665    0.000540    4.959782 ^ _164_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005885    0.442436    0.346440    5.306221 v _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.442436    0.000121    5.306342 v _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003878    0.463074    0.375547    5.681890 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.463074    0.000040    5.681929 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.681929   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000616   20.995111 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.895111   clock uncertainty
                                  0.000000   20.895111   clock reconvergence pessimism
                                 -0.650236   20.244877   library setup time
                                             20.244877   data required time
---------------------------------------------------------------------------------------------
                                             20.244877   data required time
                                             -5.681929   data arrival time
---------------------------------------------------------------------------------------------
                                             14.562947   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027276    0.248709    0.111424    0.111424 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000    0.111424 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254    0.566678 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001013    0.567691 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803    0.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000608    0.995103 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.029673    0.940982    2.103976    3.099079 ^ _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.940982    0.000532    3.099611 ^ _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015502    0.616983    1.016921    4.116532 ^ _159_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _078_ (net)
                      0.616983    0.000166    4.116698 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.021270    0.694665    0.842544    4.959241 ^ _162_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _080_ (net)
                      0.694665    0.000548    4.959789 ^ _166_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007900    0.484872    0.291913    5.251702 v _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.484872    0.000180    5.251882 v _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003350    0.438755    0.366203    5.618084 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.438755    0.000032    5.618117 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.618117   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000631   20.995127 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.895126   clock uncertainty
                                  0.000000   20.895126   clock reconvergence pessimism
                                 -0.645216   20.249910   library setup time
                                             20.249910   data required time
---------------------------------------------------------------------------------------------
                                             20.249910   data required time
                                             -5.618117   data arrival time
---------------------------------------------------------------------------------------------
                                             14.631794   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004289    0.208707    0.068997    4.068997 ^ ena (in)
                                                         ena (net)
                      0.208707    0.000000    4.068997 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019177    0.605199    0.604968    4.673965 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.605199    0.000455    4.674419 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035326    0.581522    0.469002    5.143421 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.581522    0.000671    5.144093 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004520    0.492670    0.425956    5.570049 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.492670    0.000053    5.570102 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.570102   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000608   20.995104 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.895103   clock uncertainty
                                  0.000000   20.895103   clock reconvergence pessimism
                                 -0.656347   20.238756   library setup time
                                             20.238756   data required time
---------------------------------------------------------------------------------------------
                                             20.238756   data required time
                                             -5.570102   data arrival time
---------------------------------------------------------------------------------------------
                                             14.668655   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004289    0.208707    0.068997    4.068997 ^ ena (in)
                                                         ena (net)
                      0.208707    0.000000    4.068997 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019177    0.605199    0.604968    4.673965 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.605199    0.000455    4.674419 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035326    0.581522    0.469002    5.143421 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.581522    0.000610    5.144032 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003783    0.463377    0.396732    5.540764 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.463377    0.000070    5.540834 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.540834   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000552   20.995049 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.895048   clock uncertainty
                                  0.000000   20.895048   clock reconvergence pessimism
                                 -0.650299   20.244749   library setup time
                                             20.244749   data required time
---------------------------------------------------------------------------------------------
                                             20.244749   data required time
                                             -5.540834   data arrival time
---------------------------------------------------------------------------------------------
                                             14.703915   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004289    0.208707    0.068997    4.068997 ^ ena (in)
                                                         ena (net)
                      0.208707    0.000000    4.068997 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019177    0.605199    0.604968    4.673965 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.605199    0.000374    4.674338 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004386    0.438868    0.332529    5.006867 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.438868    0.000043    5.006911 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003553    0.582420    0.492138    5.499049 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.582420    0.000065    5.499114 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.499114   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.000984   20.567661 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032372    0.178066    0.424421   20.992083 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178066    0.000416   20.992498 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892500   clock uncertainty
                                  0.000000   20.892500   clock reconvergence pessimism
                                 -0.674156   20.218344   library setup time
                                             20.218344   data required time
---------------------------------------------------------------------------------------------
                                             20.218344   data required time
                                             -5.499114   data arrival time
---------------------------------------------------------------------------------------------
                                             14.719229   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664220    0.000695    5.691627 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.077600    0.606837    0.828057    6.519684 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.606839    0.001693    6.521378 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.521378   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.000984   20.567661 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032372    0.178066    0.424421   20.992083 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178066    0.000199   20.992283 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892282   clock uncertainty
                                  0.000000   20.892282   clock reconvergence pessimism
                                  0.404572   21.296854   library recovery time
                                             21.296854   data required time
---------------------------------------------------------------------------------------------
                                             21.296854   data required time
                                             -6.521378   data arrival time
---------------------------------------------------------------------------------------------
                                             14.775477   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664220    0.000695    5.691627 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.077600    0.606837    0.828057    6.519684 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.606839    0.001665    6.521349 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.521349   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.000984   20.567661 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032372    0.178066    0.424421   20.992083 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178066    0.000426   20.992510 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892509   clock uncertainty
                                  0.000000   20.892509   clock reconvergence pessimism
                                  0.404572   21.297083   library recovery time
                                             21.297083   data required time
---------------------------------------------------------------------------------------------
                                             21.297083   data required time
                                             -6.521349   data arrival time
---------------------------------------------------------------------------------------------
                                             14.775733   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664220    0.000695    5.691627 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.077600    0.606837    0.828057    6.519684 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.606838    0.001468    6.521152 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.521152   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000364   20.994860 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.894859   clock uncertainty
                                  0.000000   20.894859   clock reconvergence pessimism
                                  0.405115   21.299976   library recovery time
                                             21.299976   data required time
---------------------------------------------------------------------------------------------
                                             21.299976   data required time
                                             -6.521152   data arrival time
---------------------------------------------------------------------------------------------
                                             14.778824   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664220    0.000695    5.691627 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.077600    0.606837    0.828057    6.519684 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.606838    0.001463    6.521147 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.521147   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000369   20.994865 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.894865   clock uncertainty
                                  0.000000   20.894865   clock reconvergence pessimism
                                  0.405115   21.299980   library recovery time
                                             21.299980   data required time
---------------------------------------------------------------------------------------------
                                             21.299980   data required time
                                             -6.521147   data arrival time
---------------------------------------------------------------------------------------------
                                             14.778834   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664256    0.004590    5.695521 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.695521   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.000984   20.567661 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032372    0.178066    0.424421   20.992083 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178066    0.000627   20.992710 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892710   clock uncertainty
                                  0.000000   20.892710   clock reconvergence pessimism
                                  0.398514   21.291224   library recovery time
                                             21.291224   data required time
---------------------------------------------------------------------------------------------
                                             21.291224   data required time
                                             -5.695521   data arrival time
---------------------------------------------------------------------------------------------
                                             15.595703   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664255    0.004539    5.695470 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.695470   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.000984   20.567661 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032372    0.178066    0.424421   20.992083 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178066    0.000785   20.992868 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892868   clock uncertainty
                                  0.000000   20.892868   clock reconvergence pessimism
                                  0.398514   21.291382   library recovery time
                                             21.291382   data required time
---------------------------------------------------------------------------------------------
                                             21.291382   data required time
                                             -5.695470   data arrival time
---------------------------------------------------------------------------------------------
                                             15.595911   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664253    0.004449    5.695381 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.695381   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.000984   20.567661 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032372    0.178066    0.424421   20.992083 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178067    0.000817   20.992901 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892900   clock uncertainty
                                  0.000000   20.892900   clock reconvergence pessimism
                                  0.398514   21.291414   library recovery time
                                             21.291414   data required time
---------------------------------------------------------------------------------------------
                                             21.291414   data required time
                                             -5.695381   data arrival time
---------------------------------------------------------------------------------------------
                                             15.596033   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664252    0.004360    5.695291 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.695291   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.000984   20.567661 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032372    0.178066    0.424421   20.992083 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178067    0.000821   20.992905 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892904   clock uncertainty
                                  0.000000   20.892904   clock reconvergence pessimism
                                  0.398514   21.291418   library recovery time
                                             21.291418   data required time
---------------------------------------------------------------------------------------------
                                             21.291418   data required time
                                             -5.695291   data arrival time
---------------------------------------------------------------------------------------------
                                             15.596126   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664249    0.004238    5.695170 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.695170   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000631   20.995127 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.895126   clock uncertainty
                                  0.000000   20.895126   clock reconvergence pessimism
                                  0.399064   21.294189   library recovery time
                                             21.294189   data required time
---------------------------------------------------------------------------------------------
                                             21.294189   data required time
                                             -5.695170   data arrival time
---------------------------------------------------------------------------------------------
                                             15.599021   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664239    0.003695    5.694627 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.694627   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000616   20.995111 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.895111   clock uncertainty
                                  0.000000   20.895111   clock reconvergence pessimism
                                  0.399065   21.294178   library recovery time
                                             21.294178   data required time
---------------------------------------------------------------------------------------------
                                             21.294178   data required time
                                             -5.694627   data arrival time
---------------------------------------------------------------------------------------------
                                             15.599550   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664237    0.003581    5.694512 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.694512   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000608   20.995104 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.895103   clock uncertainty
                                  0.000000   20.895103   clock reconvergence pessimism
                                  0.399065   21.294168   library recovery time
                                             21.294168   data required time
---------------------------------------------------------------------------------------------
                                             21.294168   data required time
                                             -5.694512   data arrival time
---------------------------------------------------------------------------------------------
                                             15.599657   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713701    0.001820    4.827602 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087055    0.664220    0.863329    5.690931 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.664230    0.003041    5.693973 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.693973   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.001014   20.567692 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034380    0.181102    0.426803   20.994495 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181102    0.000552   20.995049 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.895048   clock uncertainty
                                  0.000000   20.895048   clock reconvergence pessimism
                                  0.399066   21.294113   library recovery time
                                             21.294113   data required time
---------------------------------------------------------------------------------------------
                                             21.294113   data required time
                                             -5.693973   data arrival time
---------------------------------------------------------------------------------------------
                                             15.600141   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004270    0.208187    0.068703    4.068703 ^ rst_n (in)
                                                         rst_n (net)
                      0.208187    0.000000    4.068703 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047479    0.713686    0.757079    4.825782 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.713705    0.002040    4.827822 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.827822   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027276    0.248709    0.111424   20.111423 ^ clk (in)
                                                         clk (net)
                      0.248710    0.000000   20.111423 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050525    0.205518    0.455254   20.566677 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205520    0.000984   20.567661 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032372    0.178066    0.424421   20.992083 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178066    0.000416   20.992498 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892500   clock uncertainty
                                  0.000000   20.892500   clock reconvergence pessimism
                                  0.393296   21.285795   library recovery time
                                             21.285795   data required time
---------------------------------------------------------------------------------------------
                                             21.285795   data required time
                                             -4.827822   data arrival time
---------------------------------------------------------------------------------------------
                                             16.457973   slack (MET)



