;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	ADD -591, <20
	ADD 210, 30
	SUB @121, 103
	SUB 0, @2
	CMP <0, @2
	CMP @121, 103
	DJN -1, @-20
	CMP @121, 103
	SLT 270, 0
	SPL 100, 201
	SUB #-0, 900
	ADD -1, <-20
	SUB @125, 105
	SUB @125, 105
	SPL 0, <2
	SPL 0, <2
	CMP @121, 103
	CMP @121, 103
	CMP @121, 103
	ADD -1, <-20
	ADD 15, 2
	CMP 0, -0
	CMP @115, 105
	ADD 5, @2
	SUB <0, @2
	ADD -1, <-20
	ADD -1, <-20
	SUB 100, 201
	SLT #270, <1
	SPL 100, 201
	SLT -201, 900
	ADD 210, 60
	SUB <0, @2
	SUB 0, 911
	CMP @121, 103
	ADD 270, 9
	CMP 0, -0
	SUB @21, 1
	MOV -1, <-20
	SUB @121, 103
	SLT 100, @70
	ADD 250, 51
	SPL 0, <332
	CMP -207, <-121
