<dec f='llvm/lld/ELF/SyntheticSections.h' l='1130' type='lld::elf::ARMExidxSyntheticSection *'/>
<offset>512</offset>
<use f='llvm/lld/ELF/Writer.cpp' l='197' u='r' c='_ZL17combineEhSectionsv'/>
<use f='llvm/lld/ELF/Writer.cpp' l='198' u='r' c='_ZL17combineEhSectionsv'/>
<use f='llvm/lld/ELF/Writer.cpp' l='491' u='w' c='_ZL23createSyntheticSectionsv'/>
<use f='llvm/lld/ELF/Writer.cpp' l='492' c='_ZL23createSyntheticSectionsv'/>
<use f='llvm/lld/ELF/Writer.cpp' l='1112' u='r' c='_ZN12_GLOBAL__N_16Writer13forEachRelSecEN4llvm12function_refIFvRN3lld3elf16InputSectionBaseEEEE'/>
<use f='llvm/lld/ELF/Writer.cpp' l='1112' u='r' c='_ZN12_GLOBAL__N_16Writer13forEachRelSecEN4llvm12function_refIFvRN3lld3elf16InputSectionBaseEEEE'/>
<use f='llvm/lld/ELF/Writer.cpp' l='1113' u='r' c='_ZN12_GLOBAL__N_16Writer13forEachRelSecEN4llvm12function_refIFvRN3lld3elf16InputSectionBaseEEEE'/>
<use f='llvm/lld/ELF/Writer.cpp' l='2018' u='r' c='_ZN12_GLOBAL__N_16Writer16finalizeSectionsEv'/>
