`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 19 2021 16:41:34 KST (Jan 19 2021 07:41:34 UTC)

module st_weight_addr_gen_Add_1Ux1U_1U_1(in2, in1, out1);
  input in2, in1;
  output out1;
  wire in2, in1;
  wire out1;
  wire inc_add_23_2_n_0;
  MXI2X1 inc_add_23_2_g7(.A (inc_add_23_2_n_0), .B (in1), .S0 (in2), .Y
       (out1));
  CLKINVX4 inc_add_23_2_g8(.A (in1), .Y (inc_add_23_2_n_0));
endmodule


