{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673296208610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673296208611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  9 22:30:07 2023 " "Processing started: Mon Jan  9 22:30:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673296208611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296208611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296208611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673296208921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673296208921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor4.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor4 " "Found entity 1: Subtractor4" {  } { { "Subtractor4.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Subtractor4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch_seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Seven_Seg " "Found entity 1: STOPWATCH_Seven_Seg" {  } { { "STOPWATCH_Seven_Seg.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/STOPWATCH_Seven_Seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH " "Found entity 1: STOPWATCH" {  } { { "STOPWATCH.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/STOPWATCH.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a seven_seg_decoder.sv(4) " "Verilog HDL Declaration information at seven_seg_decoder.sv(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "seven_seg_decoder.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/seven_seg_decoder.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673296214588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/seven_seg_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file s1_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 S1_block " "Found entity 1: S1_block" {  } { { "S1_block.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S1_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s0_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file s0_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 S0_block " "Found entity 1: S0_block" {  } { { "S0_block.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S0_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4_syncr.sv 1 1 " "Found 1 design units, including 1 entities, in source file register4_syncr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register4_SyncR " "Found entity 1: Register4_SyncR" {  } { { "Register4_SyncR.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Register4_SyncR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or3_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file or3_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OR3_mod " "Found entity 1: OR3_mod" {  } { { "OR3_mod.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/OR3_mod.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor4_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor4_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOR4_mod " "Found entity 1: NOR4_mod" {  } { { "NOR4_mod.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/NOR4_mod.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m1_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file m1_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M1_block " "Found entity 1: M1_block" {  } { { "M1_block.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/M1_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m0_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file m0_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M0_block " "Found entity 1: M0_block" {  } { { "M0_block.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/M0_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "JK_FF.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/JK_FF.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.sv 1 1 " "Found 1 design units, including 1 entities, in source file fa4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "FA4.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/FA4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.sv 1 1 " "Found 1 design units, including 1 entities, in source file fa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/FA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error1_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file error1_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Error1_out " "Found entity 1: Error1_out" {  } { { "Error1_out.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Error1_out.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error1.sv 1 1 " "Found 1 design units, including 1 entities, in source file error1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Error1 " "Found entity 1: Error1" {  } { { "Error1.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Error1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_mod " "Found entity 1: DFF_mod" {  } { { "DFF_mod.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/DFF_mod.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_syncr.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_syncr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_SyncR " "Found entity 1: D_FF_SyncR" {  } { { "D_FF_SyncR.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/D_FF_SyncR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator4.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator4 " "Found entity 1: Comparator4" {  } { { "Comparator4.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Comparator4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividor.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_dividor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_dividor " "Found entity 1: clock_dividor" {  } { { "clock_dividor.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/clock_dividor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clckdividerhalfhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clckdividerhalfhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clckdividerhalfhz " "Found entity 1: clckdividerhalfhz" {  } { { "clckdividerhalfhz.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/clckdividerhalfhz.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clckdivider2hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clckdivider2hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clckdivider2hz " "Found entity 1: clckdivider2hz" {  } { { "clckdivider2hz.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/clckdivider2hz.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clckdivider1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clckdivider1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clckdivider1hz " "Found entity 1: clckdivider1hz" {  } { { "clckdivider1hz.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/clckdivider1hz.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file and4_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND4_mod " "Found entity 1: AND4_mod" {  } { { "AND4_mod.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/AND4_mod.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/stopwatch_leds.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/stopwatch_leds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_LEDS " "Found entity 1: STOPWATCH_LEDS" {  } { { "output_files/STOPWATCH_LEDS.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1s.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1S " "Found entity 1: MUX2_1S" {  } { { "MUX2_1S.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX2_1S.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_14s.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_14s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_14S " "Found entity 1: MUX2_14S" {  } { { "MUX2_14S.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX2_14S.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673296214673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296214673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk STOPWATCH_Seven_Seg.sv(10) " "Verilog HDL Implicit Net warning at STOPWATCH_Seven_Seg.sv(10): created implicit net for \"clk\"" {  } { { "STOPWATCH_Seven_Seg.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/STOPWATCH_Seven_Seg.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M40_out S1_block.sv(38) " "Verilog HDL Implicit Net warning at S1_block.sv(38): created implicit net for \"M40_out\"" {  } { { "S1_block.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S1_block.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M41_out M1_block.sv(33) " "Verilog HDL Implicit Net warning at M1_block.sv(33): created implicit net for \"M41_out\"" {  } { { "M1_block.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/M1_block.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 JK_FF.sv(12) " "Verilog HDL Implicit Net warning at JK_FF.sv(12): created implicit net for \"and2\"" {  } { { "JK_FF.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/JK_FF.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk STOPWATCH_LEDS.sv(11) " "Verilog HDL Implicit Net warning at STOPWATCH_LEDS.sv(11): created implicit net for \"clk\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STOPWATCH " "Elaborating entity \"STOPWATCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673296214707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seven_segment_flag STOPWATCH.sv(6) " "Verilog HDL or VHDL warning at STOPWATCH.sv(6): object \"seven_segment_flag\" assigned a value but never read" {  } { { "STOPWATCH.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/STOPWATCH.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673296214714 "|STOPWATCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOPWATCH_LEDS STOPWATCH_LEDS:K1 " "Elaborating entity \"STOPWATCH_LEDS\" for hierarchy \"STOPWATCH_LEDS:K1\"" {  } { { "STOPWATCH.sv" "K1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/STOPWATCH.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_dividor STOPWATCH_LEDS:K1\|clock_dividor:H1 " "Elaborating entity \"clock_dividor\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clckdivider1hz STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider1hz:clk1 " "Elaborating entity \"clckdivider1hz\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider1hz:clk1\"" {  } { { "clock_dividor.sv" "clk1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/clock_dividor.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clckdividerhalfhz STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdividerhalfhz:clk2 " "Elaborating entity \"clckdividerhalfhz\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdividerhalfhz:clk2\"" {  } { { "clock_dividor.sv" "clk2" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/clock_dividor.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clckdivider2hz STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider2hz:clk3 " "Elaborating entity \"clckdivider2hz\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider2hz:clk3\"" {  } { { "clock_dividor.sv" "clk3" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/clock_dividor.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux " "Elaborating entity \"MUX4\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\"" {  } { { "clock_dividor.sv" "mux" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/clock_dividor.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M1 " "Elaborating entity \"MUX2\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M1\"" {  } { { "MUX4.sv" "M1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX4.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_mod STOPWATCH_LEDS:K1\|DFF_mod:H2 " "Elaborating entity \"DFF_mod\" for hierarchy \"STOPWATCH_LEDS:K1\|DFF_mod:H2\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H2" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S0_block STOPWATCH_LEDS:K1\|S0_block:H3 " "Elaborating entity \"S0_block\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H3" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 STOPWATCH_LEDS:K1\|S0_block:H3\|MUX2:M1 " "Elaborating entity \"MUX2\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|MUX2:M1\"" {  } { { "S0_block.sv" "M1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S0_block.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4 STOPWATCH_LEDS:K1\|S0_block:H3\|FA4:M2 " "Elaborating entity \"FA4\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|FA4:M2\"" {  } { { "S0_block.sv" "M2" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S0_block.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA STOPWATCH_LEDS:K1\|S0_block:H3\|FA4:M2\|FA:A1 " "Elaborating entity \"FA\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|FA4:M2\|FA:A1\"" {  } { { "FA4.sv" "A1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/FA4.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND4_mod STOPWATCH_LEDS:K1\|S0_block:H3\|AND4_mod:M3 " "Elaborating entity \"AND4_mod\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|AND4_mod:M3\"" {  } { { "S0_block.sv" "M3" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S0_block.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR3_mod STOPWATCH_LEDS:K1\|S0_block:H3\|OR3_mod:M9 " "Elaborating entity \"OR3_mod\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|OR3_mod:M9\"" {  } { { "S0_block.sv" "M9" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S0_block.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4_SyncR STOPWATCH_LEDS:K1\|S0_block:H3\|Register4_SyncR:RR " "Elaborating entity \"Register4_SyncR\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|Register4_SyncR:RR\"" {  } { { "S0_block.sv" "RR" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S0_block.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_SyncR STOPWATCH_LEDS:K1\|S0_block:H3\|Register4_SyncR:RR\|D_FF_SyncR:M1 " "Elaborating entity \"D_FF_SyncR\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|Register4_SyncR:RR\|D_FF_SyncR:M1\"" {  } { { "Register4_SyncR.sv" "M1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Register4_SyncR.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_block STOPWATCH_LEDS:K1\|S1_block:H4 " "Elaborating entity \"S1_block\" for hierarchy \"STOPWATCH_LEDS:K1\|S1_block:H4\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H4" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator4 STOPWATCH_LEDS:K1\|S1_block:H4\|Comparator4:M11 " "Elaborating entity \"Comparator4\" for hierarchy \"STOPWATCH_LEDS:K1\|S1_block:H4\|Comparator4:M11\"" {  } { { "S1_block.sv" "M11" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S1_block.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor4 STOPWATCH_LEDS:K1\|S1_block:H4\|Comparator4:M11\|Subtractor4:M1 " "Elaborating entity \"Subtractor4\" for hierarchy \"STOPWATCH_LEDS:K1\|S1_block:H4\|Comparator4:M11\|Subtractor4:M1\"" {  } { { "Comparator4.sv" "M1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Comparator4.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 STOPWATCH_LEDS:K1\|S1_block:H4\|MUX4:M25 " "Elaborating entity \"MUX4\" for hierarchy \"STOPWATCH_LEDS:K1\|S1_block:H4\|MUX4:M25\"" {  } { { "S1_block.sv" "M25" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/S1_block.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M0_block STOPWATCH_LEDS:K1\|M0_block:H5 " "Elaborating entity \"M0_block\" for hierarchy \"STOPWATCH_LEDS:K1\|M0_block:H5\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H5" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M1_block STOPWATCH_LEDS:K1\|M1_block:H6 " "Elaborating entity \"M1_block\" for hierarchy \"STOPWATCH_LEDS:K1\|M1_block:H6\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H6" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error1_out STOPWATCH_LEDS:K1\|Error1_out:H7 " "Elaborating entity \"Error1_out\" for hierarchy \"STOPWATCH_LEDS:K1\|Error1_out:H7\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H7" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error1 STOPWATCH_LEDS:K1\|Error1_out:H7\|Error1:M20 " "Elaborating entity \"Error1\" for hierarchy \"STOPWATCH_LEDS:K1\|Error1_out:H7\|Error1:M20\"" {  } { { "Error1_out.sv" "M20" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Error1_out.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FF STOPWATCH_LEDS:K1\|Error1_out:H7\|JK_FF:M1 " "Elaborating entity \"JK_FF\" for hierarchy \"STOPWATCH_LEDS:K1\|Error1_out:H7\|JK_FF:M1\"" {  } { { "Error1_out.sv" "M1" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/Error1_out.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:KS0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:KS0\"" {  } { { "STOPWATCH.sv" "KS0" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/STOPWATCH.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296214914 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[3\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[3\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y1\[3\]" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673296214955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[2\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[2\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y1\[2\]" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673296214955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[1\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[1\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y1\[1\]" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673296214955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[3\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[3\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y2\[3\]" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673296214955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[2\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[2\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y2\[2\]" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673296214955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[1\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[1\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y2\[1\]" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673296214955 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1673296214955 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M3\|y\[0\] " "Found clock multiplexer STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M3\|y\[0\]" {  } { { "MUX2.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX2.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673296215112 "|STOPWATCH|STOPWATCH_LEDS:K1|clock_dividor:H1|MUX4:mux|MUX2:M3|y[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M2\|y\[0\] " "Found clock multiplexer STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M2\|y\[0\]" {  } { { "MUX2.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX2.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673296215112 "|STOPWATCH|STOPWATCH_LEDS:K1|clock_dividor:H1|MUX4:mux|MUX2:M2|y[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M1\|y\[0\] " "Found clock multiplexer STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M1\|y\[0\]" {  } { { "MUX2.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/MUX2.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673296215112 "|STOPWATCH|STOPWATCH_LEDS:K1|clock_dividor:H1|MUX4:mux|MUX2:M1|y[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1673296215112 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673296215416 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q~_emulated STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q~1 " "Register \"STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q\" is converted into an equivalent circuit using register \"STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q~_emulated\" and latch \"STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q~1\"" {  } { { "DFF_mod.sv" "" { Text "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/DFF_mod.sv" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1673296215426 "|STOPWATCH|STOPWATCH_LEDS:K1|DFF_mod:H2|Q"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1673296215426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673296215592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/stopwatch.map.smsg " "Generated suppressed messages file D:/CIE 239 - Phase 2 - Team 6/FPGA_Project/output_files/stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296216019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673296216106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673296216106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673296216136 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673296216136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673296216136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673296216136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673296216150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  9 22:30:16 2023 " "Processing ended: Mon Jan  9 22:30:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673296216150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673296216150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673296216150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673296216150 ""}
