<stg><name>net</name>


<trans_list>

<trans id="436" from="1" to="2">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="2" to="3">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="3" to="76">
<condition id="357">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="3" to="4">
<condition id="430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="4" to="5">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="5" to="6">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="6" to="7">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="7" to="8">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="8" to="9">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="9" to="10">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="10" to="11">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="11" to="12">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="12" to="13">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="13" to="14">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="14" to="15">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="15" to="16">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="16" to="17">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="17" to="18">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="18" to="19">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="19" to="20">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="20" to="21">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="21" to="22">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="22" to="23">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="23" to="24">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="24" to="25">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="25" to="26">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="26" to="27">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="27" to="28">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="28" to="29">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="29" to="30">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="30" to="31">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="31" to="32">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="32" to="33">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="33" to="34">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="34" to="35">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="35" to="36">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="36" to="37">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="37" to="38">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="38" to="39">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="39" to="40">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="40" to="41">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="41" to="42">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="42" to="43">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="43" to="44">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="44" to="45">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="45" to="46">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="46" to="47">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="47" to="48">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="48" to="49">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="49" to="50">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="50" to="51">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="51" to="52">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="52" to="53">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="53" to="54">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="54" to="55">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="55" to="56">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="56" to="57">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="57" to="58">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="58" to="59">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="59" to="60">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="60" to="61">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="61" to="62">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="62" to="63">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="63" to="64">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="64" to="65">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="65" to="66">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="66" to="67">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="67" to="68">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="68" to="69">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="69" to="70">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="70" to="71">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="71" to="72">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="72" to="73">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="73" to="74">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="74" to="75">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="75" to="3">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="32">
<![CDATA[
:0  %output_conv_1_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="output_conv_1_0_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="32">
<![CDATA[
:1  %output_conv_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="output_conv_1_1_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
:2  %row_c2_1 = alloca i32

]]></node>
<StgValue><ssdm name="row_c2_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="32">
<![CDATA[
:3  %v = alloca i8

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32">
<![CDATA[
:4  %col_c2_1 = alloca i32

]]></node>
<StgValue><ssdm name="col_c2_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="64">
<![CDATA[
:20  %img_input_data_stream_0_V = alloca i8, align 1

]]></node>
<StgValue><ssdm name="img_input_data_stream_0_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="64">
<![CDATA[
:23  %img_input_data_stream_1_V = alloca i8, align 1

]]></node>
<StgValue><ssdm name="img_input_data_stream_1_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="64">
<![CDATA[
:26  %img_input_data_stream_2_V = alloca i8, align 1

]]></node>
<StgValue><ssdm name="img_input_data_stream_2_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:32  call fastcc void @"net_AXIvideo2Mat<32, 28, 28, 4096>"(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i8* %img_input_data_stream_0_V, i8* %img_input_data_stream_1_V, i8* %img_input_data_stream_2_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  store i32 0, i32* %col_c2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  store i32 0, i32* %row_c2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !151

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !155

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !159

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !167

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !171

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !175

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !179

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !187

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !191

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !195

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !199

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @net_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:21  %empty = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @img_input_OC_data_stream_LF_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_input_data_stream_0_V, i8* %img_input_data_stream_0_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i8* %img_input_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:24  %empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @img_input_OC_data_stream_LF_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_input_data_stream_1_V, i8* %img_input_data_stream_1_V)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i8* %img_input_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:27  %empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @img_input_OC_data_stream_LF_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_input_data_stream_2_V, i8* %img_input_data_stream_2_V)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i8* %img_input_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:32  call fastcc void @"net_AXIvideo2Mat<32, 28, 28, 4096>"(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i8* %img_input_data_stream_0_V, i8* %img_input_data_stream_1_V, i8* %img_input_data_stream_2_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge23 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %row_assign = phi i5 [ 0, %0 ], [ %row_assign_mid2, %._crit_edge23 ]

]]></node>
<StgValue><ssdm name="row_assign"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:2  %col_assign = phi i5 [ 0, %0 ], [ %col, %._crit_edge23 ]

]]></node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %tmp_i = icmp ugt i5 %row_assign, 2

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %tmp_5_i = icmp ult i5 %row_assign, -7

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:5  %tmp3 = and i1 %tmp_5_i, %tmp_i

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:6  %exitcond_flatten = icmp eq i10 %indvar_flatten, -240

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:7  %indvar_flatten_next = add i10 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %exitcond_flatten, label %4, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:2  %row = add i5 %row_assign, 1

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %exitcond4 = icmp eq i5 %col_assign, -4

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:5  %col_assign_mid2 = select i1 %exitcond4, i5 0, i5 %col_assign

]]></node>
<StgValue><ssdm name="col_assign_mid2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:6  %tmp_i_mid1 = icmp ugt i5 %row, 2

]]></node>
<StgValue><ssdm name="tmp_i_mid1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:7  %tmp_5_i_mid1 = icmp ult i5 %row, -7

]]></node>
<StgValue><ssdm name="tmp_5_i_mid1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:8  %tmp3_mid1 = and i1 %tmp_5_i_mid1, %tmp_i_mid1

]]></node>
<StgValue><ssdm name="tmp3_mid1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:9  %tmp3_mid2 = select i1 %exitcond4, i1 %tmp3_mid1, i1 %tmp3

]]></node>
<StgValue><ssdm name="tmp3_mid2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:10  %row_assign_mid2 = select i1 %exitcond4, i5 %row, i5 %row_assign

]]></node>
<StgValue><ssdm name="row_assign_mid2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:19  %tmp_6_i = icmp ugt i5 %col_assign_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:20  %tmp_8_i = icmp ult i5 %col_assign_mid2, -7

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:21  %tmp2 = and i1 %tmp_6_i, %tmp_8_i

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:22  %compute_1 = and i1 %tmp3_mid2, %tmp2

]]></node>
<StgValue><ssdm name="compute_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:86  %tmp_26 = icmp eq i5 %col_assign_mid2, -1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:87  %tmp_27 = icmp eq i5 %col_assign_mid2, -2

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:88  %tmp_28 = or i1 %tmp_27, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:89  %tmp_29 = icmp eq i5 %col_assign_mid2, -3

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:90  %tmp_30 = or i1 %tmp_29, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:91  %tmp_31 = icmp eq i5 %col_assign_mid2, -5

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:92  %tmp_32 = or i1 %tmp_31, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:93  %tmp_33 = icmp eq i5 %col_assign_mid2, -6

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:94  %tmp_34 = or i1 %tmp_33, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:95  %tmp_35 = icmp eq i5 %col_assign_mid2, -7

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:96  %tmp_36 = or i1 %tmp_35, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:97  %tmp_37 = icmp eq i5 %col_assign_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:98  %tmp_38 = or i1 %tmp_37, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:99  %tmp_39 = icmp eq i5 %col_assign_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:100  %tmp_40 = or i1 %tmp_39, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:101  %tmp_41 = icmp eq i5 %col_assign_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:102  %tmp_42 = or i1 %tmp_41, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:103  br i1 %tmp_42, label %._crit_edge_ifconv, label %switch.early.test

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:0  %tmp_43 = icmp eq i5 %row_assign_mid2, -1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:1  %tmp_44 = icmp eq i5 %row_assign_mid2, -2

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:2  %tmp_45 = or i1 %tmp_44, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:3  %tmp_46 = icmp eq i5 %row_assign_mid2, -3

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:4  %tmp_47 = or i1 %tmp_46, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:5  %tmp_48 = icmp eq i5 %row_assign_mid2, -4

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:6  %tmp_49 = or i1 %tmp_48, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:7  %tmp_50 = icmp eq i5 %row_assign_mid2, -5

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:8  %tmp_51 = or i1 %tmp_50, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:9  %tmp_52 = icmp eq i5 %row_assign_mid2, -6

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:10  %tmp_53 = or i1 %tmp_52, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:11  %tmp_54 = icmp eq i5 %row_assign_mid2, -7

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:12  %tmp_55 = or i1 %tmp_54, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:13  %tmp_56 = icmp eq i5 %row_assign_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:14  %tmp_57 = or i1 %tmp_56, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:15  %tmp_58 = icmp eq i5 %row_assign_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:16  %tmp_59 = or i1 %tmp_58, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:17  %tmp_60 = icmp eq i5 %row_assign_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:18  %tmp_61 = or i1 %tmp_60, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test:19  br i1 %tmp_61, label %._crit_edge_ifconv, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32">
<![CDATA[
:0  %col_c2_1_load = load i32* %col_c2_1

]]></node>
<StgValue><ssdm name="col_c2_1_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3 = add nsw i32 1, %col_c2_1_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:9  %tmp_63 = icmp eq i5 %col_assign_mid2, -1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:10  %tmp_64 = icmp eq i5 %col_assign_mid2, -2

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:11  %tmp_65 = or i1 %tmp_64, %tmp_63

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:12  %tmp_66 = icmp eq i5 %col_assign_mid2, -3

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:13  %tmp_67 = or i1 %tmp_66, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:14  %tmp_68 = icmp eq i5 %col_assign_mid2, -5

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:15  %tmp_69 = or i1 %tmp_68, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:16  %tmp_70 = icmp eq i5 %col_assign_mid2, -6

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:17  %tmp_71 = or i1 %tmp_70, %tmp_69

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:18  %tmp_72 = icmp eq i5 %col_assign_mid2, -7

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:19  %tmp_73 = or i1 %tmp_72, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:20  %tmp_74 = icmp eq i5 %col_assign_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:21  %tmp_75 = or i1 %tmp_74, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:22  %tmp_76 = icmp eq i5 %col_assign_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:23  %tmp_77 = or i1 %tmp_76, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:24  %tmp_78 = icmp eq i5 %col_assign_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:25  %tmp_79 = or i1 %tmp_78, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv:26  br i1 %tmp_79, label %"conv<1u, 3u, 2u, 26u, unsigned char, unsigned char>.exit", label %switch.early.test18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:0  %tmp_80 = icmp eq i5 %row_assign_mid2, -1

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:1  %tmp_81 = icmp eq i5 %row_assign_mid2, -2

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:2  %tmp_82 = or i1 %tmp_81, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:3  %tmp_83 = icmp eq i5 %row_assign_mid2, -3

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:4  %tmp_84 = or i1 %tmp_83, %tmp_82

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:5  %tmp_85 = icmp eq i5 %row_assign_mid2, -4

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:6  %tmp_86 = or i1 %tmp_85, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:7  %tmp_87 = icmp eq i5 %row_assign_mid2, -5

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:8  %tmp_88 = or i1 %tmp_87, %tmp_86

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:9  %tmp_89 = icmp eq i5 %row_assign_mid2, -6

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:10  %tmp_90 = or i1 %tmp_89, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:11  %tmp_91 = icmp eq i5 %row_assign_mid2, -7

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:12  %tmp_92 = or i1 %tmp_91, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:13  %tmp_93 = icmp eq i5 %row_assign_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:14  %tmp_94 = or i1 %tmp_93, %tmp_92

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:15  %tmp_95 = icmp eq i5 %row_assign_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:16  %tmp_96 = or i1 %tmp_95, %tmp_94

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test18:17  %tmp_97 = icmp eq i5 %row_assign_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test18:18  %tmp_98 = or i1 %tmp_97, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test18:19  br i1 %tmp_98, label %"conv<1u, 3u, 2u, 26u, unsigned char, unsigned char>.exit", label %.preheader15.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1809)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:23  %tmp_i1_cast = zext i5 %col_assign_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_i1_cast"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:24  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %col_assign_mid2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:25  %p_shl_cast = zext i7 %tmp_4 to i8

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:26  %tmp_7 = sub i8 %p_shl_cast, %tmp_i1_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:27  %tmp_7_cast5 = sext i8 %tmp_7 to i9

]]></node>
<StgValue><ssdm name="tmp_7_cast5"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:29  %tmp_8 = add i8 %tmp_7, 84

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:30  %tmp_8_cast = zext i8 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %line_buffer_1_addr = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_8_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:33  %tmp_9 = add i9 %tmp_7_cast5, 168

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:34  %tmp_9_cast = sext i9 %tmp_9 to i64

]]></node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %line_buffer_1_addr_2 = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_9_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:54  %line_buffer_1_load = load i8* %line_buffer_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:56  %line_buffer_1_load_1 = load i8* %line_buffer_1_addr_2, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge23:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1809, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge23:1  %col = add i5 %col_assign_mid2, 1

]]></node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="232" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:36  %tmp_s = add i8 %tmp_7, 85

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:37  %tmp_10_cast = zext i8 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %line_buffer_1_addr_3 = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_10_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr_3"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:42  %tmp_10 = add i9 %tmp_7_cast5, 169

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:43  %tmp_12_cast = sext i9 %tmp_10 to i64

]]></node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %line_buffer_1_addr_5 = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_12_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr_5"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:54  %line_buffer_1_load = load i8* %line_buffer_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:56  %line_buffer_1_load_1 = load i8* %line_buffer_1_addr_2, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_1"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:59  %line_buffer_1_load_2 = load i8* %line_buffer_1_addr_3, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:61  %line_buffer_1_load_3 = load i8* %line_buffer_1_addr_5, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_3"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="243" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:45  %tmp_11 = add i8 %tmp_7, 86

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:46  %tmp_13_cast = zext i8 %tmp_11 to i64

]]></node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:47  %line_buffer_1_addr_6 = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_13_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:51  %tmp_13 = add i9 %tmp_7_cast5, 170

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:52  %tmp_15_cast = sext i9 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:53  %line_buffer_1_addr_8 = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_15_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr_8"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:59  %line_buffer_1_load_2 = load i8* %line_buffer_1_addr_3, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_2"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:61  %line_buffer_1_load_3 = load i8* %line_buffer_1_addr_5, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_3"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:64  %line_buffer_1_load_4 = load i8* %line_buffer_1_addr_6, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_4"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:66  %line_buffer_1_load_5 = load i8* %line_buffer_1_addr_8, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_5"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:28  %tmp_7_cast = sext i8 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %line_buffer_1_addr_1 = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_7_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:55  store i8 %line_buffer_1_load, i8* %line_buffer_1_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:57  store i8 %line_buffer_1_load_1, i8* %line_buffer_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:64  %line_buffer_1_load_4 = load i8* %line_buffer_1_addr_6, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_4"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:66  %line_buffer_1_load_5 = load i8* %line_buffer_1_addr_8, align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_load_5"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:13  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader.preheader:14  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  %tmp_101 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_input_data_stream_0_V)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:16  %tmp_102 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_input_data_stream_1_V)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:17  %tmp_103 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_input_data_stream_2_V)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:18  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1811, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:39  %tmp_1 = add i9 %tmp_7_cast5, 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:40  %tmp_11_cast = sext i9 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:41  %line_buffer_1_addr_4 = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_11_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr_4"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:58  store i8 %tmp_101, i8* %line_buffer_1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:60  store i8 %line_buffer_1_load_2, i8* %line_buffer_1_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="8" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="273" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:62  store i8 %line_buffer_1_load_3, i8* %line_buffer_1_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:63  store i8 %tmp_102, i8* %line_buffer_1_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="9" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %output_conv_1_1_1_load = load i8* %output_conv_1_1_1

]]></node>
<StgValue><ssdm name="output_conv_1_1_1_load"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:48  %tmp_12 = add i9 %tmp_7_cast5, 2

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:49  %tmp_14_cast = sext i9 %tmp_12 to i64

]]></node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %line_buffer_1_addr_7 = getelementptr [252 x i8]* @line_buffer_1, i64 0, i64 %tmp_14_cast

]]></node>
<StgValue><ssdm name="line_buffer_1_addr_7"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:65  store i8 %line_buffer_1_load_4, i8* %line_buffer_1_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:67  store i8 %line_buffer_1_load_5, i8* %line_buffer_1_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:69  %tmp_33_0_1_0_i = sub i8 %output_conv_1_1_1_load, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_33_0_1_0_i"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:70  %tmp_33_0_1_2_2_i = sub i8 %tmp_33_0_1_0_i, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_33_0_1_2_2_i"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:71  %tmp_29_0_1_i = add i8 %tmp_33_0_1_2_2_i, -5

]]></node>
<StgValue><ssdm name="tmp_29_0_1_i"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:72  %tmp_33_1_1_0_i = sub i8 %tmp_29_0_1_i, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_33_1_1_0_i"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:73  %tmp_33_1_1_2_2_i = sub i8 %tmp_33_1_1_0_i, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_33_1_1_2_2_i"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:75  %tmp5 = add i8 %tmp_103, %tmp_102

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:76  %tmp4 = add i8 %tmp_101, %tmp5

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:0  %output_conv_1_0_1_load = load i8* %output_conv_1_0_1

]]></node>
<StgValue><ssdm name="output_conv_1_0_1_load"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:68  store i8 %tmp_103, i8* %line_buffer_1_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:74  %tmp_29_1_1_i = add i8 %tmp_33_1_1_2_2_i, -5

]]></node>
<StgValue><ssdm name="tmp_29_1_1_i"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:77  %tmp6 = add i8 %output_conv_1_0_1_load, 30

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:78  %tmp_29_2_i = add i8 %tmp4, %tmp6

]]></node>
<StgValue><ssdm name="tmp_29_2_i"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:79  %tmp_33_2_1_0_i = sub i8 %tmp_29_1_1_i, %tmp_103

]]></node>
<StgValue><ssdm name="tmp_33_2_1_0_i"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:80  %tmp_33_2_1_2_2_i = sub i8 %tmp_33_2_1_0_i, %tmp_103

]]></node>
<StgValue><ssdm name="tmp_33_2_1_2_2_i"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="compute_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:81  %tmp_29_2_1_i = add i8 %tmp_33_2_1_2_2_i, -5

]]></node>
<StgValue><ssdm name="tmp_29_2_1_i"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:82  %output_conv_1_0 = select i1 %compute_1, i8 %tmp_29_2_i, i8 %output_conv_1_0_1_load

]]></node>
<StgValue><ssdm name="output_conv_1_0"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:83  %output_conv_1_1 = select i1 %compute_1, i8 %tmp_29_2_1_i, i8 %output_conv_1_1_1_load

]]></node>
<StgValue><ssdm name="output_conv_1_1"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:84  store i8 %output_conv_1_1, i8* %output_conv_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:85  store i8 %output_conv_1_0, i8* %output_conv_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="11" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="305" st_id="12" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="306" st_id="13" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="307" st_id="14" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="308" st_id="15" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="309" st_id="16" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="310" st_id="17" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="311" st_id="18" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="312" st_id="19" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="313" st_id="20" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="314" st_id="21" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="315" st_id="22" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="316" st_id="23" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="317" st_id="24" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="318" st_id="25" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="319" st_id="26" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="320" st_id="27" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="321" st_id="28" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="322" st_id="29" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="323" st_id="30" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="324" st_id="31" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="325" st_id="32" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="326" st_id="33" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="327" st_id="34" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="328" st_id="35" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="329" st_id="36" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="330" st_id="37" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="331" st_id="38" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %col_c2 = srem i32 %tmp_3, 26

]]></node>
<StgValue><ssdm name="col_c2"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="6" op_0_bw="6">
<![CDATA[
:3  %tmp_62 = trunc i32 %col_c2 to i6

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_5 = icmp eq i6 %tmp_62, 0

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_5, label %2, label %._crit_edge_ifconv.pre

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="6" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.pre:0  store i32 %col_c2, i32* %col_c2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv.pre:1  br label %._crit_edge_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32">
<![CDATA[
:0  %row_c2_1_load = load i32* %row_c2_1

]]></node>
<StgValue><ssdm name="row_c2_1_load"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_6 = add nsw i32 %row_c2_1_load, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %col_c2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="341" st_id="39" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="342" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1  %col_c2_1_load_1 = load i32* %col_c2_1

]]></node>
<StgValue><ssdm name="col_c2_1_load_1"/></StgValue>
</operation>

<operation id="343" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="32">
<![CDATA[
.preheader15.preheader.i:2  %tmp_99 = trunc i32 %col_c2_1_load_1 to i8

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader15.preheader.i:3  %tmp_17_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_99, i1 false)

]]></node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="345" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.preheader.i:4  %tmp_16 = add i9 52, %tmp_17_cast

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="346" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="64" op_0_bw="9">
<![CDATA[
.preheader15.preheader.i:5  %tmp_18_cast = sext i9 %tmp_16 to i64

]]></node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="347" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader.i:6  %line_buffer_addr = getelementptr [156 x i8]* @line_buffer, i64 0, i64 %tmp_18_cast

]]></node>
<StgValue><ssdm name="line_buffer_addr"/></StgValue>
</operation>

<operation id="348" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="8" op_0_bw="8">
<![CDATA[
.preheader15.preheader.i:20  %line_buffer_load = load i8* %line_buffer_addr, align 2

]]></node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="349" st_id="40" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="350" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %tmp_6_i1 = icmp sgt i32 %col_c2_1_load_1, 2

]]></node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="351" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %tmp_8_i1 = icmp slt i32 %col_c2_1_load_1, 23

]]></node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>

<operation id="352" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader15.preheader.i:0  %tmp_14 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %col_c2_1_load_1, i1 false)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="353" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="64" op_0_bw="33">
<![CDATA[
.preheader15.preheader.i:1  %tmp_15 = zext i33 %tmp_14 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="354" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader.i:7  %line_buffer_addr_1 = getelementptr [156 x i8]* @line_buffer, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="line_buffer_addr_1"/></StgValue>
</operation>

<operation id="355" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="8" op_0_bw="8">
<![CDATA[
.preheader15.preheader.i:20  %line_buffer_load = load i8* %line_buffer_addr, align 2

]]></node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="356" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader15.preheader.i:21  store i8 %line_buffer_load, i8* %line_buffer_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="357" st_id="41" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="358" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.preheader.i:8  %tmp_17 = add i9 104, %tmp_17_cast

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="359" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="9">
<![CDATA[
.preheader15.preheader.i:9  %tmp_19_cast = sext i9 %tmp_17 to i64

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="360" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader.i:10  %line_buffer_addr_2 = getelementptr [156 x i8]* @line_buffer, i64 0, i64 %tmp_19_cast

]]></node>
<StgValue><ssdm name="line_buffer_addr_2"/></StgValue>
</operation>

<operation id="361" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.preheader.i:11  %tmp_18 = add i9 53, %tmp_17_cast

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="362" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="9">
<![CDATA[
.preheader15.preheader.i:12  %tmp_20_cast = sext i9 %tmp_18 to i64

]]></node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="363" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader.i:13  %line_buffer_addr_3 = getelementptr [156 x i8]* @line_buffer, i64 0, i64 %tmp_20_cast

]]></node>
<StgValue><ssdm name="line_buffer_addr_3"/></StgValue>
</operation>

<operation id="364" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.preheader.i:17  %tmp_21 = add i9 105, %tmp_17_cast

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="365" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="64" op_0_bw="9">
<![CDATA[
.preheader15.preheader.i:18  %tmp_23_cast = sext i9 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="366" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader.i:19  %line_buffer_addr_5 = getelementptr [156 x i8]* @line_buffer, i64 0, i64 %tmp_23_cast

]]></node>
<StgValue><ssdm name="line_buffer_addr_5"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="8">
<![CDATA[
.preheader15.preheader.i:22  %line_buffer_load_1 = load i8* %line_buffer_addr_2, align 2

]]></node>
<StgValue><ssdm name="line_buffer_load_1"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="8" op_0_bw="8">
<![CDATA[
.preheader15.preheader.i:25  %line_buffer_load_2 = load i8* %line_buffer_addr_3, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="369" st_id="42" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="8">
<![CDATA[
.preheader15.preheader.i:22  %line_buffer_load_1 = load i8* %line_buffer_addr_2, align 2

]]></node>
<StgValue><ssdm name="line_buffer_load_1"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader15.preheader.i:23  store i8 %line_buffer_load_1, i8* %line_buffer_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader15.preheader.i:24  store i8 %output_conv_1_0, i8* %line_buffer_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="8" op_0_bw="8">
<![CDATA[
.preheader15.preheader.i:25  %line_buffer_load_2 = load i8* %line_buffer_addr_3, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="374" st_id="43" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader15.preheader.i:14  %tmp_19 = or i33 %tmp_14, 1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="376" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="33">
<![CDATA[
.preheader15.preheader.i:15  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i31.i33(i31 0, i33 %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.preheader.i:16  %line_buffer_addr_4 = getelementptr [156 x i8]* @line_buffer, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="line_buffer_addr_4"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader15.preheader.i:26  store i8 %line_buffer_load_2, i8* %line_buffer_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="379" st_id="44" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="8" op_0_bw="8">
<![CDATA[
.preheader15.preheader.i:27  %line_buffer_load_3 = load i8* %line_buffer_addr_5, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="381" st_id="45" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="382" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="8" op_0_bw="8">
<![CDATA[
.preheader15.preheader.i:27  %line_buffer_load_3 = load i8* %line_buffer_addr_5, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_3"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader15.preheader.i:28  store i8 %line_buffer_load_3, i8* %line_buffer_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader15.preheader.i:29  store i8 %output_conv_1_1, i8* %line_buffer_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="385" st_id="46" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="386" st_id="47" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="387" st_id="48" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="388" st_id="49" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="389" st_id="50" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="390" st_id="51" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="391" st_id="52" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="392" st_id="53" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="393" st_id="54" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="394" st_id="55" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="395" st_id="56" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="396" st_id="57" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="397" st_id="58" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="398" st_id="59" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="399" st_id="60" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="400" st_id="61" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="401" st_id="62" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="402" st_id="63" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="403" st_id="64" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="404" st_id="65" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="405" st_id="66" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="406" st_id="67" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="407" st_id="68" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="408" st_id="69" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="409" st_id="70" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="410" st_id="71" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="411" st_id="72" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="412" st_id="73" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %row_c2 = srem i32 %tmp_6, 26

]]></node>
<StgValue><ssdm name="row_c2"/></StgValue>
</operation>

<operation id="413" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %row_c2, i32* %row_c2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="tmp_61" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="415" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:0  %row_c2_1_load_1 = load i32* %row_c2_1

]]></node>
<StgValue><ssdm name="row_c2_1_load_1"/></StgValue>
</operation>

<operation id="416" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %tmp_i2 = icmp sgt i32 %row_c2_1_load_1, 2

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="417" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp_5_i1 = icmp slt i32 %row_c2_1_load_1, 23

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="418" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:6  %tmp7 = and i1 %tmp_6_i1, %tmp_8_i1

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="419" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:7  %tmp8 = and i1 %tmp_5_i1, %tmp_i2

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="420" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:8  %compute_2 = and i1 %tmp8, %tmp7

]]></node>
<StgValue><ssdm name="compute_2"/></StgValue>
</operation>

<operation id="421" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.preheader.i:30  br i1 %compute_2, label %.preheader9.preheader.0.i, label %._crit_edge23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="8">
<![CDATA[
.preheader9.preheader.0.i:0  %v_load = load i8* %v

]]></node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="423" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader9.preheader.0.i:1  %tmp9 = add i8 %v_load, %output_conv_1_0

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="424" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader9.preheader.0.i:2  %tmp10 = add i8 %tmp9, %output_conv_1_0

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="425" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader9.preheader.0.i:3  %tmp_100 = shl i8 %output_conv_1_1, 1

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="426" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader9.preheader.0.i:4  %tmp12 = add i8 40, %tmp_100

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="427" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader9.preheader.0.i:5  %tmp_43_1_i = add i8 %tmp12, %tmp10

]]></node>
<StgValue><ssdm name="tmp_43_1_i"/></StgValue>
</operation>

<operation id="428" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader9.preheader.0.i:6  store i8 %tmp_43_1_i, i8* %v

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader.0.i:7  br label %"conv<1u, 3u, 2u, 26u, unsigned char, unsigned char>.exit"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp><and_exp><literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv<1u, 3u, 2u, 26u, unsigned char, unsigned char>.exit:0  br i1 %compute_2, label %3, label %._crit_edge23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="431" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="8" op_0_bw="8">
<![CDATA[
:0  %v_load_1 = load i8* %v

]]></node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>

<operation id="432" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:1  %tmp_data_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 0, i8 %v_load_1, i8 %v_load_1, i8 %v_load_1)

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="433" st_id="75" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i32 %tmp_data_V, i4 undef, i4 undef, i1 undef, i1 false, i1 undef, i1 undef)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="compute_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="435" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
