// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA128_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.748750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=1743,HLS_SYN_LUT=6292,HLS_VERSION=2018_2}" *)

module HTA128_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [7:0] group_tree_V_1_d0;
wire   [7:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [7:0] group_tree_V_0_d0;
wire   [7:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [7:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [7:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_d0;
wire   [7:0] addr_tree_map_V_q0;
reg   [4:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [7:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state28;
wire   [0:0] tmp_24_fu_2139_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
wire   [7:0] op_V_assign_log_2_64bit_fu_1159_ap_return;
reg   [31:0] reg_966;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state28_io;
reg   [3:0] p_03241_2_in_reg_991;
reg   [63:0] p_03245_1_in_reg_1000;
reg   [12:0] p_03217_1_in_in_reg_1009;
reg   [63:0] p_03189_4_reg_1018;
reg   [4:0] reg_1255;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state31;
wire   [15:0] size_V_fu_1269_p1;
reg   [15:0] size_V_reg_3030;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1273_p1;
reg   [15:0] free_target_V_reg_3035;
reg   [15:0] p_Result_3_fu_1283_p4;
reg   [15:0] p_Result_3_reg_3042;
wire   [0:0] tmp_fu_1293_p2;
reg   [0:0] tmp_reg_3048;
wire    ap_CS_fsm_state3;
wire   [63:0] p_4_cast_fu_1330_p1;
reg   [63:0] p_4_cast_reg_3058;
wire   [0:0] tmp_86_fu_1334_p1;
reg   [0:0] tmp_86_reg_3063;
wire   [63:0] newIndex4_fu_1348_p1;
reg   [63:0] newIndex4_reg_3068;
wire   [0:0] tmp_6_fu_1354_p2;
reg   [0:0] tmp_6_reg_3086;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3100;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_14_fu_1365_p3;
reg   [0:0] tmp_14_reg_3110;
reg   [7:0] addr_tree_map_V_load_reg_3115;
wire   [12:0] loc1_V_10_fu_1373_p1;
reg   [12:0] loc1_V_10_reg_3124;
wire   [10:0] loc1_V_9_cast_cast_fu_1377_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3130;
wire   [63:0] newIndex2_fu_1391_p1;
reg   [63:0] newIndex2_reg_3135;
wire  signed [63:0] tmp_V_fu_1417_p1;
reg  signed [63:0] tmp_V_reg_3156;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_8_fu_1432_p2;
reg   [63:0] tmp_8_reg_3164;
reg   [12:0] p_Result_4_fu_1440_p4;
wire    ap_CS_fsm_state7;
wire   [1:0] rec_bits_V_fu_1458_p1;
wire   [11:0] loc1_V_fu_1462_p4;
reg   [11:0] loc1_V_reg_3179;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1472_p1;
reg   [12:0] loc1_V_11_reg_3184;
wire   [0:0] tmp_107_fu_1476_p1;
reg   [0:0] tmp_107_reg_3189;
wire   [3:0] now1_V_1_fu_1480_p2;
reg   [3:0] now1_V_1_reg_3194;
wire   [0:0] tmp_27_fu_1486_p2;
reg   [0:0] tmp_27_reg_3199;
wire   [63:0] newIndex_fu_1502_p1;
reg   [63:0] newIndex_reg_3203;
wire   [63:0] tmp_39_fu_1550_p2;
reg   [63:0] tmp_39_reg_3219;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_5_fu_1556_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1584_p2;
reg   [12:0] p_Repl2_s_reg_3234;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_7_fu_1590_p2;
reg   [3:0] p_Repl2_7_reg_3240;
wire   [63:0] mask_V_load26_phi_ca_fu_1626_p3;
wire   [0:0] tmp_125_fu_1596_p3;
wire   [1:0] tmp_129_fu_1604_p1;
wire   [63:0] tmp_85_fu_1634_p5;
wire   [63:0] tmp_84_fu_1646_p5;
wire   [63:0] mask_V_load27_phi_ca_fu_1658_p3;
wire   [0:0] tmp_134_fu_1666_p1;
reg   [0:0] tmp_134_reg_3271;
wire   [63:0] newIndex15_fu_1680_p1;
reg   [63:0] newIndex15_reg_3276;
wire   [63:0] r_V_23_fu_1689_p2;
reg   [63:0] r_V_23_reg_3292;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_17_fu_1702_p2;
reg   [63:0] r_V_17_reg_3297;
wire   [31:0] cnt_fu_1708_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] tmp_12_fu_1763_p3;
reg   [12:0] tmp_12_reg_3308;
wire   [12:0] r_V_fu_1789_p1;
reg   [12:0] r_V_reg_3313;
wire   [12:0] loc_tree_V_5_fu_1801_p2;
reg   [12:0] loc_tree_V_5_reg_3318;
wire    ap_CS_fsm_state15;
wire   [63:0] newIndex6_fu_1831_p1;
reg   [63:0] newIndex6_reg_3323;
wire   [0:0] tmp_80_fu_1837_p1;
reg   [0:0] tmp_80_reg_3344;
wire    ap_CS_fsm_state16;
wire   [7:0] p_6_fu_1848_p2;
reg   [7:0] p_6_reg_3348;
wire   [63:0] TMP_0_V_1_fu_1854_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_6_fu_1860_p4;
wire   [63:0] r_V_11_cast_fu_1875_p1;
wire   [3:0] now1_V_2_fu_1879_p2;
reg   [3:0] now1_V_2_reg_3369;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1885_p1;
reg   [1:0] rec_bits_V_3_reg_3374;
wire   [0:0] tmp_22_fu_1903_p2;
reg   [0:0] tmp_22_reg_3379;
wire   [63:0] TMP_0_V_4_fu_1943_p2;
reg   [63:0] TMP_0_V_4_reg_3383;
reg   [12:0] p_Result_7_fu_1949_p4;
reg   [12:0] p_Result_7_reg_3389;
wire   [63:0] r_V_6_fu_1962_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [7:0] tmp_104_fu_1967_p1;
reg   [7:0] tmp_104_reg_3400;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_2001_p1;
reg   [63:0] newIndex11_reg_3408;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_71_fu_1985_p2;
wire   [63:0] TMP_0_V_7_fu_2007_p1;
wire   [0:0] tmp_117_fu_2024_p1;
reg   [0:0] tmp_117_reg_3429;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_74_fu_2036_p2;
reg   [63:0] tmp_74_reg_3433;
wire   [1:0] rec_bits_V_2_fu_2065_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2069_p2;
wire   [10:0] tmp_78_fu_2085_p1;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire   [63:0] tmp_V_1_fu_2133_p2;
reg   [63:0] tmp_V_1_reg_3465;
wire    ap_CS_fsm_state27;
reg   [0:0] tmp_24_reg_3473;
wire   [0:0] grp_fu_1225_p3;
reg   [0:0] tmp_108_reg_3477;
wire   [12:0] r_V_12_fu_2158_p1;
wire   [63:0] TMP_0_V_fu_2167_p2;
wire   [63:0] newIndex8_fu_2199_p1;
reg   [63:0] newIndex8_reg_3501;
wire    ap_CS_fsm_state30;
wire   [0:0] tmp_111_fu_2205_p1;
reg   [0:0] tmp_111_reg_3527;
wire   [7:0] TMP_1_V_1_fu_2233_p2;
reg   [7:0] TMP_1_V_1_reg_3531;
wire   [7:0] tmp_68_fu_2251_p2;
reg   [7:0] tmp_68_reg_3542;
wire   [2:0] tmp_55_fu_2358_p3;
reg   [2:0] tmp_55_reg_3548;
wire    ap_CS_fsm_state32;
wire   [12:0] new_loc1_V_fu_2404_p2;
reg   [12:0] new_loc1_V_reg_3553;
wire   [12:0] r_V_10_fu_2450_p3;
reg   [12:0] r_V_10_reg_3559;
reg   [0:0] tmp_120_reg_3564;
wire    ap_CS_fsm_state34;
wire   [3:0] now1_V_6_fu_2481_p2;
wire   [3:0] now2_V_3_fu_2491_p2;
wire   [63:0] newIndex13_fu_2534_p1;
reg   [63:0] newIndex13_reg_3612;
wire   [0:0] tmp_131_fu_2540_p3;
reg   [0:0] tmp_131_reg_3628;
wire    ap_CS_fsm_state35;
wire   [0:0] op2_assign_8_fu_2554_p2;
reg   [0:0] op2_assign_8_reg_3632;
wire   [0:0] tmp_83_fu_2560_p2;
reg   [0:0] tmp_83_reg_3637;
wire   [63:0] rhs_V_6_fu_2680_p2;
reg   [63:0] rhs_V_6_reg_3641;
wire   [63:0] newIndex17_fu_2696_p1;
reg   [63:0] newIndex17_reg_3647;
wire   [0:0] tmp_95_fu_2702_p2;
reg   [0:0] tmp_95_reg_3663;
wire   [0:0] tmp_142_fu_2708_p1;
reg   [0:0] tmp_142_reg_3667;
wire   [63:0] newIndex23_fu_2722_p1;
reg   [63:0] newIndex23_reg_3672;
wire   [3:0] now1_V_5_fu_2831_p2;
wire    ap_CS_fsm_state36;
wire   [3:0] now2_V_1_fu_2840_p2;
wire   [1:0] p_11_cast_fu_2910_p2;
reg   [1:0] p_11_cast_reg_3704;
wire    ap_CS_fsm_state39;
wire   [63:0] newIndex19_fu_2932_p1;
reg   [63:0] newIndex19_reg_3712;
wire    ap_CS_fsm_state40;
wire   [0:0] tmp_90_fu_2916_p2;
wire   [63:0] newIndex21_fu_2953_p1;
reg   [63:0] newIndex21_reg_3722;
wire   [2:0] now2_V_s_fu_2958_p2;
reg   [2:0] now2_V_s_reg_3732;
wire   [0:0] p_Repl2_6_fu_2964_p2;
reg   [0:0] p_Repl2_6_reg_3737;
wire   [7:0] tmp_94_fu_3004_p1;
wire    ap_CS_fsm_state41;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    op_V_assign_log_2_64bit_fu_1159_ap_ready;
reg   [3:0] ap_phi_mux_p_s_phi_fu_814_p34;
reg   [3:0] p_s_reg_810;
wire   [0:0] tmp_s_fu_1299_p2;
wire   [15:0] r_V_20_fu_1309_p2;
reg   [15:0] ap_phi_mux_p_4_phi_fu_871_p34;
reg   [12:0] p_03229_8_in_reg_908;
wire   [0:0] tmp_63_fu_1578_p2;
reg   [3:0] p_03241_1_in_reg_917;
reg   [1:0] p_Val2_3_reg_926;
reg   [3:0] p_03237_2_in_reg_938;
reg   [12:0] p_03221_3_in_reg_947;
reg   [63:0] TMP_0_V_3_reg_956;
reg   [63:0] mask_V_load_phi_reg_978;
reg   [3:0] ap_phi_mux_p_03241_2_in_phi_fu_994_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03245_1_in_phi_fu_1003_p4;
reg   [12:0] ap_phi_mux_p_03217_1_in_in_phi_fu_1012_p4;
reg   [63:0] ap_phi_mux_p_03189_4_phi_fu_1021_p4;
reg   [10:0] p_Val2_11_reg_1028;
reg   [3:0] p_03241_3_reg_1038;
reg   [1:0] p_Val2_2_reg_1050;
reg   [7:0] p_03217_2_reg_1059;
reg   [63:0] rhs_V_3_reg_1070;
reg   [63:0] buddy_tree_V_load_1_s_reg_1080;
reg   [2:0] ap_phi_mux_p_9_phi_fu_1093_p4;
reg   [2:0] p_9_reg_1089;
reg   [12:0] ap_phi_mux_p_1_phi_fu_1103_p4;
reg   [12:0] p_1_reg_1100;
reg   [63:0] ap_phi_mux_p_03189_1_phi_fu_1112_p4;
reg   [63:0] p_03189_1_reg_1109;
reg   [3:0] p_3_reg_1118;
reg   [3:0] p_8_reg_1128;
reg   [7:0] p_03229_5_in_reg_1138;
reg   [2:0] p_03237_1_reg_1148;
wire   [63:0] tmp_9_fu_1360_p1;
wire   [63:0] tmp_17_fu_1403_p1;
wire   [0:0] tmp_82_fu_1421_p1;
wire   [63:0] tmp_19_fu_1817_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_579_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_587_p3;
wire   [63:0] tmp_38_fu_2193_p1;
wire   [63:0] tmp_76_fu_2475_p1;
wire   [63:0] tmp_79_fu_2529_p1;
wire   [0:0] tmp_137_fu_2728_p1;
wire   [0:0] tmp_127_fu_2880_p1;
reg   [7:0] cmd_fu_268;
reg   [31:0] cnt_1_fu_272;
wire   [31:0] cnt_2_fu_2753_p2;
reg   [63:0] rhs_V_4_fu_276;
wire    ap_CS_fsm_state38;
reg   [12:0] loc2_V_fu_280;
wire   [12:0] loc2_V_2_cast_fu_2505_p1;
wire   [12:0] loc2_V_2_fu_2747_p2;
reg   [12:0] loc1_V_7_fu_284;
wire   [12:0] loc1_V_8_cast_fu_2487_p1;
wire   [12:0] loc1_V_9_fu_2812_p1;
wire   [31:0] output_addr_V_fu_2162_p1;
wire   [31:0] output_addr_V_1_fu_2458_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire    ap_CS_fsm_state24;
wire   [63:0] storemerge_fu_2119_p3;
wire   [63:0] tmp_69_fu_2179_p2;
wire   [63:0] r_V_19_fu_2740_p2;
reg   [63:0] p_Result_2_fu_2787_p4;
wire    ap_CS_fsm_state37;
wire   [63:0] r_V_15_fu_2849_p2;
reg   [63:0] p_Result_1_fu_2860_p4;
reg   [63:0] tmp_139_fu_2983_p4;
wire   [63:0] tmp_75_fu_2468_p2;
reg   [63:0] tmp_140_fu_3012_p4;
wire   [7:0] p_2_fu_2902_p2;
wire   [7:0] grp_fu_1239_p1;
wire   [15:0] tmp_size_V_fu_1277_p2;
wire   [15:0] rhs_V_1_fu_1304_p2;
wire   [2:0] newIndex3_fu_1338_p4;
wire   [2:0] newIndex1_fu_1381_p4;
wire   [3:0] r_V_1_fu_1397_p2;
wire   [31:0] tmp_4_fu_1408_p1;
wire   [31:0] op2_assign_9_fu_1411_p2;
wire   [63:0] buddy_tree_V_load_ph_fu_1424_p3;
wire   [63:0] tmp_23_fu_1449_p1;
wire   [63:0] r_V_2_fu_1453_p2;
wire   [2:0] newIndex9_fu_1492_p4;
wire   [0:0] tmp_109_fu_1508_p3;
wire   [0:0] tmp_110_fu_1516_p1;
wire   [0:0] tmp_33_fu_1520_p2;
wire   [31:0] tmp_34_fu_1526_p1;
wire   [31:0] tmp_36_fu_1530_p1;
wire   [31:0] op2_assign_1_fu_1533_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_1543_p3;
wire  signed [63:0] tmp_37_fu_1539_p1;
wire   [63:0] tmp_62_fu_1565_p1;
wire   [63:0] r_V_7_fu_1569_p2;
wire   [1:0] rec_bits_V_1_fu_1574_p1;
wire   [0:0] tmp_130_fu_1618_p3;
wire   [1:0] tmp_85_fu_1634_p4;
wire   [1:0] tmp_84_fu_1646_p4;
wire   [2:0] newIndex14_fu_1670_p4;
wire   [63:0] tmp_88_fu_1686_p1;
wire   [63:0] lhs_V_1_fu_1695_p3;
wire  signed [3:0] r_V_24_fu_1714_p2;
wire   [3:0] tmp_7_fu_1734_p2;
wire   [22:0] tmp_13_cast_fu_1731_p1;
wire   [22:0] tmp_14_cast_fu_1740_p1;
wire  signed [15:0] tmp_12_cast_fu_1727_p1;
wire   [22:0] tmp_10_fu_1744_p2;
wire   [15:0] tmp_11_fu_1750_p2;
wire   [0:0] tmp_25_fu_1719_p3;
wire   [12:0] tmp_32_fu_1755_p1;
wire   [12:0] tmp_35_fu_1759_p1;
wire   [3:0] tmp_13_fu_1774_p2;
wire   [15:0] tmp_25_cast_fu_1771_p1;
wire   [15:0] tmp_30_cast_fu_1779_p1;
wire   [15:0] tmp_15_fu_1783_p2;
wire   [12:0] tmp_16_fu_1793_p2;
wire   [12:0] tmp_18_fu_1797_p1;
wire   [13:0] lhs_V_3_cast_fu_1807_p1;
wire   [13:0] r_V_3_fu_1811_p2;
wire   [6:0] newIndex5_fu_1822_p4;
wire   [7:0] group_tree_V_load_1_s_fu_1840_p3;
wire   [12:0] TMP_0_V_1_cast_fu_1857_p1;
wire   [12:0] r_V_4_fu_1869_p2;
wire   [0:0] tmp_89_fu_1889_p3;
wire   [0:0] tmp_20_fu_1897_p2;
wire   [11:0] p_03217_1_in_fu_1909_p4;
wire   [12:0] tmp_26_fu_1919_p1;
wire   [12:0] loc_tree_V_fu_1923_p2;
wire   [31:0] tmp_29_fu_1929_p1;
wire   [31:0] op2_assign_s_fu_1933_p2;
wire  signed [63:0] tmp_30_fu_1939_p1;
wire   [63:0] tmp_31_fu_1959_p1;
wire   [0:0] tmp_70_fu_1973_p2;
wire   [0:0] not_s_fu_1979_p2;
wire   [2:0] newIndex10_fu_1991_p4;
wire   [31:0] tmp_72_fu_2010_p1;
wire   [31:0] op2_assign_2_fu_2014_p2;
wire   [63:0] buddy_tree_V_load_5_s_fu_2028_p3;
wire  signed [63:0] tmp_73_fu_2020_p1;
wire   [12:0] p_Val2_14_cast8_fu_2042_p1;
reg   [12:0] p_Result_8_fu_2046_p4;
wire   [63:0] tmp_77_fu_2056_p1;
wire   [63:0] r_V_13_fu_2060_p2;
wire   [9:0] tmp_123_fu_2075_p4;
wire   [1:0] tmp_132_fu_2089_p1;
wire   [31:0] i_assign_fu_2099_p1;
wire   [0:0] p_Repl2_5_fu_2103_p2;
reg   [63:0] p_Result_s_fu_2109_p4;
wire   [63:0] r_V_14_fu_2093_p2;
wire   [63:0] tmp_21_fu_2127_p2;
wire   [3:0] grp_fu_1233_p2;
wire   [7:0] tmp_41_cast_fu_2148_p0;
wire   [15:0] tmp_41_cast_fu_2148_p1;
wire   [15:0] tmp_40_cast_fu_2144_p1;
wire   [15:0] tmp_46_fu_2152_p2;
wire   [63:0] buddy_tree_V_load_3_s_fu_2172_p3;
wire   [3:0] r_V_5_fu_2187_p2;
wire   [6:0] grp_fu_1239_p4;
wire   [7:0] tmp_111_fu_2205_p0;
wire   [7:0] tmp_112_fu_2217_p1;
wire   [7:0] group_tree_V_load_ph_fu_2209_p3;
wire   [7:0] TMP_1_V_fu_2221_p2;
wire   [7:0] p_5_fu_2227_p2;
wire   [7:0] tmp26_fu_2239_p2;
wire   [7:0] tmp_67_fu_2245_p2;
wire   [0:0] tmp_40_fu_2257_p2;
wire   [0:0] tmp_42_fu_2275_p2;
wire   [0:0] tmp_41_fu_2270_p2;
wire   [0:0] tmp_43_fu_2288_p2;
wire   [2:0] tmp_64_cast_cast_fu_2280_p3;
wire   [2:0] tmp_55_cast_fu_2262_p3;
wire   [0:0] tmp_47_fu_2307_p2;
wire   [0:0] tmp_45_fu_2302_p2;
wire   [0:0] tmp_49_fu_2320_p2;
wire   [2:0] tmp_48_fu_2312_p3;
wire   [2:0] tmp_44_fu_2294_p3;
wire   [0:0] tmp_52_fu_2339_p2;
wire   [0:0] tmp_51_fu_2334_p2;
wire   [0:0] tmp_54_fu_2352_p2;
wire   [2:0] tmp_53_fu_2344_p3;
wire   [2:0] tmp_50_fu_2326_p3;
wire   [7:0] tmp_83_cast_fu_2370_p0;
wire   [3:0] tmp_56_fu_2374_p2;
wire   [15:0] tmp_83_cast_fu_2370_p1;
wire   [15:0] tmp_89_cast_fu_2380_p1;
wire   [15:0] tmp_57_fu_2384_p2;
wire   [12:0] r_V_8_fu_2390_p1;
wire   [12:0] loc_tree_V_2_fu_2366_p1;
wire   [12:0] tmp_59_fu_2398_p2;
wire   [12:0] tmp_58_fu_2394_p1;
wire  signed [3:0] tmp_114_fu_2410_p1;
wire  signed [3:0] tmp_60_fu_2418_p0;
wire  signed [3:0] tmp_64_fu_2425_p1;
wire   [3:0] tmp_64_fu_2425_p2;
wire   [12:0] tmp_98_cast_fu_2431_p1;
wire   [31:0] tmp_61_fu_2422_p1;
wire  signed [31:0] tmp_60_fu_2418_p1;
wire   [31:0] tmp_66_fu_2440_p2;
wire   [0:0] tmp_114_fu_2410_p3;
wire   [12:0] tmp_65_fu_2435_p2;
wire   [12:0] tmp_115_fu_2446_p1;
wire   [63:0] op2_assign_fu_2463_p2;
wire   [7:0] loc2_V_3_fu_2497_p1;
wire   [8:0] loc2_V_3_fu_2497_p3;
wire   [0:0] rev_fu_2548_p2;
wire   [0:0] tmp_136_fu_2580_p3;
wire   [1:0] tmp_91_fu_2596_p4;
wire   [1:0] tmp_92_fu_2608_p4;
wire   [1:0] tmp_135_fu_2566_p1;
wire   [0:0] sel_tmp_fu_2628_p2;
wire   [63:0] tmp_91_fu_2596_p5;
wire   [63:0] mask_V_load_114_phi_s_fu_2588_p3;
wire   [0:0] sel_tmp2_fu_2642_p2;
wire   [63:0] tmp_92_fu_2608_p5;
wire   [63:0] sel_tmp1_fu_2634_p3;
wire   [0:0] sel_tmp4_fu_2656_p2;
wire   [63:0] mask_V_load_113_phi_s_fu_2620_p3;
wire   [63:0] sel_tmp3_fu_2648_p3;
wire   [63:0] mask_V_load_1_phi_fu_2662_p3;
wire   [63:0] tmp_93_fu_2670_p1;
wire   [63:0] r_V_18_fu_2674_p2;
wire   [2:0] newIndex16_fu_2686_p4;
wire   [2:0] newIndex22_fu_2712_p4;
wire   [63:0] lhs_V_2_fu_2732_p3;
wire   [63:0] p_Val2_14_fu_2780_p3;
wire   [31:0] i_assign_3_fu_2776_p1;
wire   [11:0] loc1_V_6_fu_2802_p4;
wire   [0:0] op2_assign_7_fu_2821_p2;
wire   [3:0] tmp_96_fu_2827_p1;
wire   [3:0] tmp_97_fu_2837_p1;
wire   [7:0] i_assign_1_fu_2856_p0;
wire   [31:0] i_assign_1_fu_2856_p1;
wire   [7:0] tmp_127_fu_2880_p0;
wire   [1:0] tmp_126_fu_2870_p1;
wire   [7:0] group_tree_V_load_3_s_fu_2884_p3;
wire   [7:0] rhs_i_i_fu_2874_p2;
wire   [1:0] tmp_128_fu_2898_p1;
wire   [1:0] tmp_81_fu_2892_p2;
wire   [1:0] newIndex18_fu_2922_p4;
wire   [2:0] now2_V_fu_2937_p2;
wire   [1:0] newIndex20_fu_2943_p4;
wire   [6:0] loc1_V_s_fu_2969_p4;
wire   [31:0] i_assign_2_fu_2979_p1;
wire   [5:0] loc1_V_7_1_fu_2994_p4;
wire   [31:0] i_assign_2_1_fu_3008_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA128_theta_groubkb #(
    .DataWidth( 8 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA128_theta_groubkb #(
    .DataWidth( 8 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA128_theta_groudEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA128_theta_shifeOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA128_theta_buddfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA128_theta_buddg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA128_theta_addrhbi #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_s_reg_810),
    .q0(addr_layer_map_V_q0)
);

HTA128_theta_addribs #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(addr_tree_map_V_d0),
    .q0(addr_tree_map_V_q0)
);

HTA128_theta_markjbC #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit op_V_assign_log_2_64bit_fu_1159(
    .ap_ready(op_V_assign_log_2_64bit_fu_1159_ap_ready),
    .tmp_V(tmp_V_1_reg_3465),
    .ap_return(op_V_assign_log_2_64bit_fu_1159_ap_return)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_85_fu_1634_p4),
    .dout(tmp_85_fu_1634_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_84_fu_1646_p4),
    .dout(tmp_84_fu_1646_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_91_fu_2596_p4),
    .dout(tmp_91_fu_2596_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_92_fu_2608_p4),
    .dout(tmp_92_fu_2608_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io) & (tmp_24_fu_2139_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state28) & (tmp_24_fu_2139_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state33)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_3_reg_956 <= r_V_23_reg_3292;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1578_p2 == 1'd0) | (tmp_27_reg_3199 == 1'd1)))) begin
        TMP_0_V_3_reg_956 <= tmp_V_reg_3156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_load_1_s_reg_1080 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_load_1_s_reg_1080 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_268 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_268 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_reg_3628 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_83_reg_3637 == 1'd1))) begin
        cnt_1_fu_272 <= cnt_2_fu_2753_p2;
    end else if (((grp_fu_1225_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        cnt_1_fu_272 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_95_reg_3663 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_83_reg_3637 == 1'd1))) begin
                loc1_V_7_fu_284[6 : 0] <= loc1_V_9_fu_2812_p1[6 : 0];
    end else if (((grp_fu_1225_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
                loc1_V_7_fu_284[6 : 0] <= loc1_V_8_cast_fu_2487_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_reg_3628 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_83_reg_3637 == 1'd1))) begin
                loc2_V_fu_280[12 : 1] <= loc2_V_2_fu_2747_p2[12 : 1];
    end else if (((grp_fu_1225_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
                loc2_V_fu_280[12 : 1] <= loc2_V_2_cast_fu_2505_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_125_fu_1596_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_129_fu_1604_p1 == 2'd3)) begin
            mask_V_load_phi_reg_978 <= mask_V_load27_phi_ca_fu_1658_p3;
        end else if ((tmp_129_fu_1604_p1 == 2'd2)) begin
            mask_V_load_phi_reg_978 <= mask_V_load26_phi_ca_fu_1626_p3;
        end else if ((tmp_129_fu_1604_p1 == 2'd1)) begin
            mask_V_load_phi_reg_978 <= tmp_85_fu_1634_p5;
        end else if ((tmp_129_fu_1604_p1 == 2'd0)) begin
            mask_V_load_phi_reg_978 <= tmp_84_fu_1646_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
        p_03189_1_reg_1109 <= TMP_0_V_fu_2167_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (tmp_108_reg_3477 == 1'd1))) begin
        p_03189_1_reg_1109 <= p_4_cast_reg_3058;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3379 == 1'd1))) begin
        p_03189_4_reg_1018 <= TMP_0_V_4_reg_3383;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03189_4_reg_1018 <= TMP_0_V_1_fu_1854_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3379 == 1'd1))) begin
        p_03217_1_in_in_reg_1009 <= p_Result_7_reg_3389;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03217_1_in_in_reg_1009 <= p_Result_6_fu_1860_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_125_fu_1596_p3 == 1'd1))) begin
        p_03217_2_reg_1059 <= 8'd0;
    end else if (((tmp_71_fu_1985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_14_reg_3110 == 1'd1))) begin
        p_03217_2_reg_1059 <= addr_tree_map_V_load_reg_3115;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03221_3_in_reg_947 <= p_Repl2_s_reg_3234;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1578_p2 == 1'd0) | (tmp_27_reg_3199 == 1'd1)))) begin
        p_03221_3_in_reg_947 <= loc1_V_10_reg_3124;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_03229_5_in_reg_1138 <= reg_966;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_03229_5_in_reg_1138 <= tmp_94_fu_3004_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3199 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1578_p2 == 1'd1))) begin
        p_03229_8_in_reg_908 <= p_Result_5_fu_1556_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03229_8_in_reg_908 <= p_Result_4_fu_1440_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_03237_1_reg_1148 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_03237_1_reg_1148 <= now2_V_s_reg_3732;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03237_2_in_reg_938 <= p_Repl2_7_reg_3240;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1578_p2 == 1'd0) | (tmp_27_reg_3199 == 1'd1)))) begin
        p_03237_2_in_reg_938 <= ans_V_reg_3100;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3199 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1578_p2 == 1'd1))) begin
        p_03241_1_in_reg_917 <= now1_V_1_reg_3194;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03241_1_in_reg_917 <= ans_V_reg_3100;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3379 == 1'd1))) begin
        p_03241_2_in_reg_991 <= now1_V_2_reg_3369;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03241_2_in_reg_991 <= ans_V_reg_3100;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03241_3_reg_1038 <= now1_V_3_fu_2069_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03241_3_reg_1038 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3379 == 1'd1))) begin
        p_03245_1_in_reg_1000 <= r_V_6_fu_1962_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03245_1_in_reg_1000 <= r_V_11_cast_fu_1875_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
        p_1_reg_1100 <= r_V_12_fu_2158_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (tmp_108_reg_3477 == 1'd1))) begin
        p_1_reg_1100 <= r_V_10_reg_3559;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_83_reg_3637 == 1'd1))) begin
        p_3_reg_1118 <= now1_V_5_fu_2831_p2;
    end else if (((grp_fu_1225_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_3_reg_1118 <= now1_V_6_fu_2481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_83_reg_3637 == 1'd1))) begin
        p_8_reg_1128 <= now2_V_1_fu_2840_p2;
    end else if (((grp_fu_1225_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_8_reg_1128 <= now2_V_3_fu_2491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
        p_9_reg_1089 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state34) & (tmp_108_reg_3477 == 1'd1))) begin
        p_9_reg_1089 <= tmp_55_reg_3548;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_11_reg_1028[7 : 0] <= tmp_78_fu_2085_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_11_reg_1028[7 : 0] <= loc1_V_9_cast_cast_reg_3130[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_1050 <= rec_bits_V_2_fu_2065_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_1050 <= rec_bits_V_3_reg_3374;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3199 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1578_p2 == 1'd1))) begin
        p_Val2_3_reg_926 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_926 <= rec_bits_V_fu_1458_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(r_V_20_fu_1309_p2 == 16'd32768) & ~(r_V_20_fu_1309_p2 == 16'd16384) & ~(r_V_20_fu_1309_p2 == 16'd8192) & ~(r_V_20_fu_1309_p2 == 16'd4096) & ~(r_V_20_fu_1309_p2 == 16'd2048) & ~(r_V_20_fu_1309_p2 == 16'd1024) & ~(r_V_20_fu_1309_p2 == 16'd512) & ~(r_V_20_fu_1309_p2 == 16'd256) & ~(r_V_20_fu_1309_p2 == 16'd128) & ~(r_V_20_fu_1309_p2 == 16'd64) & ~(r_V_20_fu_1309_p2 == 16'd32) & ~(r_V_20_fu_1309_p2 == 16'd16) & ~(r_V_20_fu_1309_p2 == 16'd8) & ~(r_V_20_fu_1309_p2 == 16'd4) & ~(r_V_20_fu_1309_p2 == 16'd2) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd8;
    end else if (((r_V_20_fu_1309_p2 == 16'd32768) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd7;
    end else if (((r_V_20_fu_1309_p2 == 16'd16384) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd6;
    end else if (((r_V_20_fu_1309_p2 == 16'd8192) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd5;
    end else if (((r_V_20_fu_1309_p2 == 16'd4096) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd4;
    end else if (((r_V_20_fu_1309_p2 == 16'd2048) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd3;
    end else if (((r_V_20_fu_1309_p2 == 16'd1024) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd2;
    end else if (((r_V_20_fu_1309_p2 == 16'd512) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd1;
    end else if (((r_V_20_fu_1309_p2 == 16'd256) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd0;
    end else if (((r_V_20_fu_1309_p2 == 16'd128) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd15;
    end else if (((r_V_20_fu_1309_p2 == 16'd64) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd14;
    end else if (((r_V_20_fu_1309_p2 == 16'd32) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd13;
    end else if (((r_V_20_fu_1309_p2 == 16'd16) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd12;
    end else if (((r_V_20_fu_1309_p2 == 16'd8) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd11;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1299_p2 == 1'd1) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd4) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)))) begin
        p_s_reg_810 <= 4'd10;
    end else if (((r_V_20_fu_1309_p2 == 16'd2) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        p_s_reg_810 <= 4'd9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        reg_966 <= cnt_fu_1708_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1578_p2 == 1'd0) | (tmp_27_reg_3199 == 1'd1)))) begin
        reg_966 <= 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io))) begin
        reg_966 <= op_V_assign_log_2_64bit_fu_1159_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_125_fu_1596_p3 == 1'd1))) begin
        rhs_V_3_reg_1070 <= TMP_0_V_3_reg_956;
    end else if (((tmp_71_fu_1985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_14_reg_3110 == 1'd1))) begin
        rhs_V_3_reg_1070 <= TMP_0_V_7_fu_2007_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_reg_3628 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_83_reg_3637 == 1'd1))) begin
        rhs_V_4_fu_276 <= rhs_V_6_reg_3641;
    end else if (((grp_fu_1225_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        rhs_V_4_fu_276 <= ap_phi_mux_p_03189_1_phi_fu_1112_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_fu_1903_p2 == 1'd1))) begin
        TMP_0_V_4_reg_3383 <= TMP_0_V_4_fu_1943_p2;
        p_Result_7_reg_3389 <= p_Result_7_fu_1949_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        TMP_1_V_1_reg_3531 <= TMP_1_V_1_fu_2233_p2;
        tmp_111_reg_3527 <= tmp_111_fu_2205_p1;
        tmp_68_reg_3542 <= tmp_68_fu_2251_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3115 <= addr_tree_map_V_q0;
        ans_V_reg_3100 <= addr_layer_map_V_q0;
        loc1_V_10_reg_3124[7 : 0] <= loc1_V_10_fu_1373_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3130[7 : 0] <= loc1_V_9_cast_cast_fu_1377_p1[7 : 0];
        tmp_14_reg_3110 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3035 <= free_target_V_fu_1273_p1;
        p_Result_3_reg_3042 <= p_Result_3_fu_1283_p4;
        size_V_reg_3030 <= size_V_fu_1269_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3184[11 : 0] <= loc1_V_11_fu_1472_p1[11 : 0];
        loc1_V_reg_3179 <= {{p_03229_8_in_reg_908[12:1]}};
        now1_V_1_reg_3194 <= now1_V_1_fu_1480_p2;
        tmp_107_reg_3189 <= tmp_107_fu_1476_p1;
        tmp_27_reg_3199 <= tmp_27_fu_1486_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_tree_V_5_reg_3318 <= loc_tree_V_5_fu_1801_p2;
        newIndex6_reg_3323[6 : 0] <= newIndex6_fu_1831_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_71_fu_1985_p2 == 1'd1) & (tmp_14_reg_3110 == 1'd1))) begin
        newIndex11_reg_3408[2 : 0] <= newIndex11_fu_2001_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (grp_fu_1225_p3 == 1'd1))) begin
        newIndex13_reg_3612[6 : 0] <= newIndex13_fu_2534_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_125_fu_1596_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3276[2 : 0] <= newIndex15_fu_1680_p1[2 : 0];
        tmp_134_reg_3271 <= tmp_134_fu_1666_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_fu_2540_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (tmp_83_fu_2560_p2 == 1'd1))) begin
        newIndex17_reg_3647[2 : 0] <= newIndex17_fu_2696_p1[2 : 0];
        rhs_V_6_reg_3641 <= rhs_V_6_fu_2680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_90_fu_2916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        newIndex19_reg_3712[1 : 0] <= newIndex19_fu_2932_p1[1 : 0];
        newIndex21_reg_3722[1 : 0] <= newIndex21_fu_2953_p1[1 : 0];
        now2_V_s_reg_3732 <= now2_V_s_fu_2958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_95_fu_2702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35) & (tmp_83_fu_2560_p2 == 1'd1))) begin
        newIndex23_reg_3672[2 : 0] <= newIndex23_fu_2722_p1[2 : 0];
        tmp_142_reg_3667 <= tmp_142_fu_2708_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_14_fu_1365_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        newIndex2_reg_3135[2 : 0] <= newIndex2_fu_1391_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        newIndex4_reg_3068[2 : 0] <= newIndex4_fu_1348_p1[2 : 0];
        p_4_cast_reg_3058[15 : 0] <= p_4_cast_fu_1330_p1[15 : 0];
        tmp_86_reg_3063 <= tmp_86_fu_1334_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        newIndex8_reg_3501[6 : 0] <= newIndex8_fu_2199_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_fu_1486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3203[2 : 0] <= newIndex_fu_1502_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        new_loc1_V_reg_3553 <= new_loc1_V_fu_2404_p2;
        tmp_55_reg_3548 <= tmp_55_fu_2358_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3369 <= now1_V_2_fu_1879_p2;
        rec_bits_V_3_reg_3374 <= rec_bits_V_3_fu_1885_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        op2_assign_8_reg_3632 <= op2_assign_8_fu_2554_p2;
        tmp_131_reg_3628 <= p_3_reg_1118[32'd3];
        tmp_83_reg_3637 <= tmp_83_fu_2560_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_11_cast_reg_3704 <= p_11_cast_fu_2910_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_6_reg_3348 <= p_6_fu_1848_p2;
        tmp_80_reg_3344 <= tmp_80_fu_1837_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (tmp_90_fu_2916_p2 == 1'd1))) begin
        p_Repl2_6_reg_3737 <= p_Repl2_6_fu_2964_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_7_reg_3240 <= p_Repl2_7_fu_1590_p2;
        p_Repl2_s_reg_3234[12 : 1] <= p_Repl2_s_fu_1584_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
        r_V_10_reg_3559 <= r_V_10_fu_2450_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_17_reg_3297 <= r_V_17_fu_1702_p2;
        r_V_23_reg_3292 <= r_V_23_fu_1689_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_reg_3313 <= r_V_fu_1789_p1;
        tmp_12_reg_3308 <= tmp_12_fu_1763_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1255 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_104_reg_3400 <= tmp_104_fu_1967_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io) & (tmp_24_fu_2139_p2 == 1'd0))) begin
        tmp_108_reg_3477 <= p_s_reg_810[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_117_reg_3429 <= tmp_117_fu_2024_p1;
        tmp_74_reg_3433 <= tmp_74_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_120_reg_3564 <= p_s_reg_810[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_22_reg_3379 <= tmp_22_fu_1903_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io))) begin
        tmp_24_reg_3473 <= tmp_24_fu_2139_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_39_reg_3219 <= tmp_39_fu_1550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_6_reg_3086 <= tmp_6_fu_1354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_8_reg_3164 <= tmp_8_fu_1432_p2;
        tmp_V_reg_3156 <= tmp_V_fu_1417_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (tmp_83_fu_2560_p2 == 1'd1))) begin
        tmp_95_reg_3663 <= tmp_95_fu_2702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        tmp_V_1_reg_3465 <= tmp_V_1_fu_2133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_3048 <= tmp_fu_1293_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        addr_layer_map_V_address0 = tmp_76_fu_2475_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_9_fu_1360_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        addr_tree_map_V_address0 = tmp_76_fu_2475_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_9_fu_1360_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        alloc_addr = output_addr_V_1_fu_2458_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        alloc_addr = output_addr_V_fu_2162_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) & (tmp_24_fu_2139_p2 == 1'd1))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state28) & (tmp_24_fu_2139_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state29)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_state28) & (tmp_24_fu_2139_p2 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_22_fu_1903_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (tmp_108_reg_3477 == 1'd1))) begin
        ap_phi_mux_p_03189_1_phi_fu_1112_p4 = p_4_cast_reg_3058;
    end else begin
        ap_phi_mux_p_03189_1_phi_fu_1112_p4 = p_03189_1_reg_1109;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3379 == 1'd1))) begin
        ap_phi_mux_p_03189_4_phi_fu_1021_p4 = TMP_0_V_4_reg_3383;
    end else begin
        ap_phi_mux_p_03189_4_phi_fu_1021_p4 = p_03189_4_reg_1018;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3379 == 1'd1))) begin
        ap_phi_mux_p_03217_1_in_in_phi_fu_1012_p4 = p_Result_7_reg_3389;
    end else begin
        ap_phi_mux_p_03217_1_in_in_phi_fu_1012_p4 = p_03217_1_in_in_reg_1009;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3379 == 1'd1))) begin
        ap_phi_mux_p_03241_2_in_phi_fu_994_p4 = now1_V_2_reg_3369;
    end else begin
        ap_phi_mux_p_03241_2_in_phi_fu_994_p4 = p_03241_2_in_reg_991;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_3379 == 1'd1))) begin
        ap_phi_mux_p_03245_1_in_phi_fu_1003_p4 = r_V_6_fu_1962_p2;
    end else begin
        ap_phi_mux_p_03245_1_in_phi_fu_1003_p4 = p_03245_1_in_reg_1000;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (tmp_108_reg_3477 == 1'd1))) begin
        ap_phi_mux_p_1_phi_fu_1103_p4 = r_V_10_reg_3559;
    end else begin
        ap_phi_mux_p_1_phi_fu_1103_p4 = p_1_reg_1100;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1299_p2 == 1'd1) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_4_phi_fu_871_p34 = 16'd0;
    end else if (((~(r_V_20_fu_1309_p2 == 16'd32768) & ~(r_V_20_fu_1309_p2 == 16'd16384) & ~(r_V_20_fu_1309_p2 == 16'd8192) & ~(r_V_20_fu_1309_p2 == 16'd4096) & ~(r_V_20_fu_1309_p2 == 16'd2048) & ~(r_V_20_fu_1309_p2 == 16'd1024) & ~(r_V_20_fu_1309_p2 == 16'd512) & ~(r_V_20_fu_1309_p2 == 16'd256) & ~(r_V_20_fu_1309_p2 == 16'd128) & ~(r_V_20_fu_1309_p2 == 16'd64) & ~(r_V_20_fu_1309_p2 == 16'd32) & ~(r_V_20_fu_1309_p2 == 16'd16) & ~(r_V_20_fu_1309_p2 == 16'd8) & ~(r_V_20_fu_1309_p2 == 16'd4) & ~(r_V_20_fu_1309_p2 == 16'd2) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd32768) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd16384) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd8192) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd4096) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd2048) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd1024) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd512) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd256) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd128) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd64) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd32) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd16) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd8) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd4) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd2) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)))) begin
        ap_phi_mux_p_4_phi_fu_871_p34 = r_V_20_fu_1309_p2;
    end else begin
        ap_phi_mux_p_4_phi_fu_871_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (tmp_108_reg_3477 == 1'd1))) begin
        ap_phi_mux_p_9_phi_fu_1093_p4 = tmp_55_reg_3548;
    end else begin
        ap_phi_mux_p_9_phi_fu_1093_p4 = p_9_reg_1089;
    end
end

always @ (*) begin
    if ((~(r_V_20_fu_1309_p2 == 16'd32768) & ~(r_V_20_fu_1309_p2 == 16'd16384) & ~(r_V_20_fu_1309_p2 == 16'd8192) & ~(r_V_20_fu_1309_p2 == 16'd4096) & ~(r_V_20_fu_1309_p2 == 16'd2048) & ~(r_V_20_fu_1309_p2 == 16'd1024) & ~(r_V_20_fu_1309_p2 == 16'd512) & ~(r_V_20_fu_1309_p2 == 16'd256) & ~(r_V_20_fu_1309_p2 == 16'd128) & ~(r_V_20_fu_1309_p2 == 16'd64) & ~(r_V_20_fu_1309_p2 == 16'd32) & ~(r_V_20_fu_1309_p2 == 16'd16) & ~(r_V_20_fu_1309_p2 == 16'd8) & ~(r_V_20_fu_1309_p2 == 16'd4) & ~(r_V_20_fu_1309_p2 == 16'd2) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd8;
    end else if (((r_V_20_fu_1309_p2 == 16'd32768) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd7;
    end else if (((r_V_20_fu_1309_p2 == 16'd16384) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd6;
    end else if (((r_V_20_fu_1309_p2 == 16'd8192) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd5;
    end else if (((r_V_20_fu_1309_p2 == 16'd4096) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd4;
    end else if (((r_V_20_fu_1309_p2 == 16'd2048) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd3;
    end else if (((r_V_20_fu_1309_p2 == 16'd1024) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd2;
    end else if (((r_V_20_fu_1309_p2 == 16'd512) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd1;
    end else if (((r_V_20_fu_1309_p2 == 16'd256) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd0;
    end else if (((r_V_20_fu_1309_p2 == 16'd128) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd15;
    end else if (((r_V_20_fu_1309_p2 == 16'd64) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd14;
    end else if (((r_V_20_fu_1309_p2 == 16'd32) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd13;
    end else if (((r_V_20_fu_1309_p2 == 16'd16) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd12;
    end else if (((r_V_20_fu_1309_p2 == 16'd8) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd11;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1299_p2 == 1'd1) & (tmp_fu_1293_p2 == 1'd1)) | ((r_V_20_fu_1309_p2 == 16'd4) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1)))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd10;
    end else if (((r_V_20_fu_1309_p2 == 16'd2) & (tmp_s_fu_1299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 4'd9;
    end else begin
        ap_phi_mux_p_s_phi_fu_814_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3672;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buddy_tree_V_0_address0 = newIndex17_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_0_address0 = buddy_tree_V_0_addr_6_gep_fu_579_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_0_address0 = newIndex4_reg_3068;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address0 = newIndex11_reg_3408;
    end else if (((1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state21) & ((tmp_71_fu_1985_p2 == 1'd0) | (tmp_14_reg_3110 == 1'd0))))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_71_fu_1985_p2 == 1'd1) & (tmp_14_reg_3110 == 1'd1))) begin
        buddy_tree_V_0_address0 = newIndex11_fu_2001_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3276;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3203;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1502_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3135;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1391_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_1348_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_3712;
    end else if (((tmp_90_fu_2916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        buddy_tree_V_0_address1 = newIndex19_fu_2932_p1;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state40) & (tmp_90_fu_2916_p2 == 1'd1)) | ((tmp_24_reg_3473 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_120_reg_3564 == 1'd1) & (tmp_reg_3048 == 1'd1)) | ((tmp_120_reg_3564 == 1'd0) & (tmp_24_reg_3473 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_reg_3048 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3647;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buddy_tree_V_0_address1 = newIndex23_fu_2722_p1;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state21) & (tmp_71_fu_1985_p2 == 1'd1) & (tmp_14_reg_3110 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & ((tmp_71_fu_1985_p2 == 1'd0) | (tmp_14_reg_3110 == 1'd0))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io)) | ((1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state40) & (tmp_90_fu_2916_p2 == 1'd1)) | ((tmp_90_fu_2916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_24_reg_3473 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_120_reg_3564 == 1'd1) & (tmp_reg_3048 == 1'd1)) | ((tmp_120_reg_3564 == 1'd0) & (tmp_24_reg_3473 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_reg_3048 == 1'd1)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_d0 = p_Result_2_fu_2787_p4;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_0_d0 = tmp_69_fu_2179_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d0 = storemerge_fu_2119_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d0 = tmp_74_reg_3433;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_17_reg_3297;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_39_reg_3219;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_d0 = tmp_8_fu_1432_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_d1 = tmp_139_fu_2983_p4;
    end else if (((tmp_24_reg_3473 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_120_reg_3564 == 1'd1) & (tmp_reg_3048 == 1'd1))) begin
        buddy_tree_V_0_d1 = p_Result_1_fu_2860_p4;
    end else if (((tmp_120_reg_3564 == 1'd0) & (tmp_24_reg_3473 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_reg_3048 == 1'd1))) begin
        buddy_tree_V_0_d1 = r_V_15_fu_2849_p2;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_0_d1 = r_V_19_fu_2740_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_142_reg_3667 == 1'd0) & (tmp_95_reg_3663 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_83_reg_3637 == 1'd1)) | ((tmp_117_reg_3429 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_134_reg_3271 == 1'd1)) | ((tmp_27_reg_3199 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_107_reg_3189 == 1'd1)) | ((tmp_82_fu_1421_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_86_reg_3063 == 1'd0) & (1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state24) & (tmp_6_reg_3086 == 1'd1)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((tmp_137_fu_2728_p1 == 1'd0) & (tmp_131_reg_3628 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_83_reg_3637 == 1'd1)) | ((tmp_24_reg_3473 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_120_reg_3564 == 1'd1) & (tmp_reg_3048 == 1'd1)) | ((tmp_120_reg_3564 == 1'd0) & (tmp_24_reg_3473 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_reg_3048 == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_3672;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_2696_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        buddy_tree_V_1_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_1_address0 = buddy_tree_V_1_addr_6_gep_fu_587_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_1_address0 = newIndex4_reg_3068;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3408;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_address0 = newIndex11_fu_2001_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3276;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1680_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3203;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1502_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3135;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1391_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_1348_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_3722;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        buddy_tree_V_1_address1 = newIndex21_fu_2953_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_address1 = newIndex17_reg_3647;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2722_p1;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io)) | ((1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_d0 = p_Result_2_fu_2787_p4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buddy_tree_V_1_d0 = tmp_75_fu_2468_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_1_d0 = tmp_69_fu_2179_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_74_reg_3433;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_17_reg_3297;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_39_reg_3219;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_d0 = tmp_8_fu_1432_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_1_d1 = tmp_140_fu_3012_p4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_d1 = r_V_19_fu_2740_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_95_reg_3663 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_142_reg_3667 == 1'd1) & (tmp_83_reg_3637 == 1'd1)) | ((1'b1 == ap_CS_fsm_state34) & (tmp_108_reg_3477 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (tmp_117_reg_3429 == 1'd1)) | ((tmp_134_reg_3271 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_27_reg_3199 == 1'd0) & (tmp_107_reg_3189 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_82_fu_1421_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_86_reg_3063 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((tmp_131_reg_3628 == 1'd0) & (1'b1 == ap_CS_fsm_state36) & (tmp_137_fu_2728_p1 == 1'd1) & (tmp_83_reg_3637 == 1'd1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_0_address0 = newIndex13_reg_3612;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        group_tree_V_0_address0 = newIndex13_fu_2534_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_address0 = newIndex8_reg_3501;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        group_tree_V_0_address0 = newIndex8_fu_2199_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex6_reg_3323;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex6_fu_1831_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_0_d0 = p_2_fu_2902_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_0_d0 = tmp_68_reg_3542;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_104_fu_1967_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_127_fu_2880_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state39)) | ((tmp_80_reg_3344 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_111_reg_3527 == 1'd0) & (1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_1_address0 = newIndex13_reg_3612;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        group_tree_V_1_address0 = newIndex13_fu_2534_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_address0 = newIndex8_reg_3501;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        group_tree_V_1_address0 = newIndex8_fu_2199_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex6_reg_3323;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex6_fu_1831_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_1_d0 = p_2_fu_2902_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_1_d0 = tmp_68_reg_3542;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_104_fu_1967_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (tmp_127_fu_2880_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_80_reg_3344 == 1'd1)) | ((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (tmp_111_reg_3527 == 1'd1)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        mark_mask_V_address0 = tmp_79_fu_2529_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_19_fu_1817_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        shift_constant_V_address0 = tmp_38_fu_2193_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_constant_V_address0 = tmp_17_fu_1403_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state5))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_86_fu_1334_p1 == 1'd1) & (tmp_fu_1293_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((tmp_86_fu_1334_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1293_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_6_fu_1354_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_14_fu_1365_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_27_fu_1486_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1578_p2 == 1'd0) | (tmp_27_reg_3199 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_125_fu_1596_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_22_fu_1903_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_22_fu_1903_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & ((tmp_71_fu_1985_p2 == 1'd0) | (tmp_14_reg_3110 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io) & (tmp_24_fu_2139_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io) & (grp_fu_1225_p3 == 1'd1) & (tmp_24_fu_2139_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((grp_fu_1225_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state28) & (1'b0 == ap_block_state28_io) & (tmp_24_fu_2139_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((grp_fu_1225_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (tmp_83_fu_2560_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((tmp_90_fu_2916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_1_cast_fu_1857_p1 = p_6_reg_3348;

assign TMP_0_V_1_fu_1854_p1 = p_6_reg_3348;

assign TMP_0_V_4_fu_1943_p2 = (tmp_30_fu_1939_p1 | ap_phi_mux_p_03189_4_phi_fu_1021_p4);

assign TMP_0_V_7_fu_2007_p1 = tmp_104_reg_3400;

assign TMP_0_V_fu_2167_p2 = (tmp_V_1_reg_3465 ^ 64'd18446744073709551615);

assign TMP_1_V_1_fu_2233_p2 = (p_5_fu_2227_p2 & TMP_1_V_fu_2221_p2);

assign TMP_1_V_fu_2221_p2 = (tmp_112_fu_2217_p1 & group_tree_V_load_ph_fu_2209_p3);

assign addr_tree_map_V_d0 = reg_966;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state28_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_24_fu_2139_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_579_p3 = newIndex4_reg_3068;

assign buddy_tree_V_1_addr_6_gep_fu_587_p3 = newIndex4_reg_3068;

assign buddy_tree_V_load_2_s_fu_1543_p3 = ((tmp_107_reg_3189[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_3_s_fu_2172_p3 = ((tmp_86_reg_3063[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_5_s_fu_2028_p3 = ((tmp_117_fu_2024_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_ph_fu_1424_p3 = ((tmp_82_fu_1421_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2753_p2 = (32'd1 + cnt_1_fu_272);

assign cnt_fu_1708_p2 = (reg_966 + 32'd1);

assign free_target_V_fu_1273_p1 = alloc_free_target[15:0];

assign group_tree_V_load_1_s_fu_1840_p3 = ((tmp_80_fu_1837_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_3_s_fu_2884_p3 = ((tmp_127_fu_2880_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_ph_fu_2209_p3 = ((tmp_111_fu_2205_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_38_fu_2193_p1;

assign grp_fu_1225_p3 = p_s_reg_810[32'd3];

assign grp_fu_1233_p2 = ($signed(4'd8) - $signed(p_s_reg_810));

assign grp_fu_1239_p1 = reg_966;

assign grp_fu_1239_p4 = {{grp_fu_1239_p1[7:1]}};

assign i_assign_1_fu_2856_p0 = reg_966;

assign i_assign_1_fu_2856_p1 = i_assign_1_fu_2856_p0;

assign i_assign_2_1_fu_3008_p1 = loc1_V_7_1_fu_2994_p4;

assign i_assign_2_fu_2979_p1 = loc1_V_s_fu_2969_p4;

assign i_assign_3_fu_2776_p1 = loc1_V_7_fu_284;

assign i_assign_fu_2099_p1 = p_03217_2_reg_1059;

assign lhs_V_1_fu_1695_p3 = ((tmp_134_reg_3271[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_2_fu_2732_p3 = ((tmp_137_fu_2728_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign lhs_V_3_cast_fu_1807_p1 = loc_tree_V_5_fu_1801_p2;

assign loc1_V_10_fu_1373_p1 = addr_tree_map_V_q0;

assign loc1_V_11_fu_1472_p1 = loc1_V_fu_1462_p4;

assign loc1_V_6_fu_2802_p4 = {{loc1_V_7_fu_284[12:1]}};

assign loc1_V_7_1_fu_2994_p4 = {{p_03229_5_in_reg_1138[7:2]}};

assign loc1_V_8_cast_fu_2487_p1 = grp_fu_1239_p4;

assign loc1_V_9_cast_cast_fu_1377_p1 = addr_tree_map_V_q0;

assign loc1_V_9_fu_2812_p1 = loc1_V_6_fu_2802_p4;

assign loc1_V_fu_1462_p4 = {{p_03229_8_in_reg_908[12:1]}};

assign loc1_V_s_fu_2969_p4 = {{p_03229_5_in_reg_1138[7:1]}};

assign loc2_V_2_cast_fu_2505_p1 = loc2_V_3_fu_2497_p3;

assign loc2_V_2_fu_2747_p2 = loc2_V_fu_280 << 13'd1;

assign loc2_V_3_fu_2497_p1 = reg_966;

assign loc2_V_3_fu_2497_p3 = {{loc2_V_3_fu_2497_p1}, {1'd0}};

assign loc_tree_V_2_fu_2366_p1 = tmp_55_fu_2358_p3;

assign loc_tree_V_5_fu_1801_p2 = (tmp_16_fu_1793_p2 + tmp_18_fu_1797_p1);

assign loc_tree_V_fu_1923_p2 = ($signed(tmp_26_fu_1919_p1) + $signed(13'd8191));

assign mask_V_load26_phi_ca_fu_1626_p3 = ((tmp_130_fu_1618_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load27_phi_ca_fu_1658_p3 = ((tmp_130_fu_1618_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_113_phi_s_fu_2620_p3 = ((tmp_136_fu_2580_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_114_phi_s_fu_2588_p3 = ((tmp_136_fu_2580_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2662_p3 = ((sel_tmp4_fu_2656_p2[0:0] === 1'b1) ? mask_V_load_113_phi_s_fu_2620_p3 : sel_tmp3_fu_2648_p3);

assign newIndex10_fu_1991_p4 = {{p_03241_3_reg_1038[3:1]}};

assign newIndex11_fu_2001_p1 = newIndex10_fu_1991_p4;

assign newIndex13_fu_2534_p1 = grp_fu_1239_p4;

assign newIndex14_fu_1670_p4 = {{p_Repl2_7_fu_1590_p2[3:1]}};

assign newIndex15_fu_1680_p1 = newIndex14_fu_1670_p4;

assign newIndex16_fu_2686_p4 = {{p_3_reg_1118[3:1]}};

assign newIndex17_fu_2696_p1 = newIndex16_fu_2686_p4;

assign newIndex18_fu_2922_p4 = {{p_03237_1_reg_1148[2:1]}};

assign newIndex19_fu_2932_p1 = newIndex18_fu_2922_p4;

assign newIndex1_fu_1381_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_2943_p4 = {{now2_V_fu_2937_p2[2:1]}};

assign newIndex21_fu_2953_p1 = newIndex20_fu_2943_p4;

assign newIndex22_fu_2712_p4 = {{p_8_reg_1128[3:1]}};

assign newIndex23_fu_2722_p1 = newIndex22_fu_2712_p4;

assign newIndex2_fu_1391_p1 = newIndex1_fu_1381_p4;

assign newIndex3_fu_1338_p4 = {{ap_phi_mux_p_s_phi_fu_814_p34[3:1]}};

assign newIndex4_fu_1348_p1 = newIndex3_fu_1338_p4;

assign newIndex5_fu_1822_p4 = {{addr_tree_map_V_load_reg_3115[7:1]}};

assign newIndex6_fu_1831_p1 = newIndex5_fu_1822_p4;

assign newIndex8_fu_2199_p1 = grp_fu_1239_p4;

assign newIndex9_fu_1492_p4 = {{now1_V_1_fu_1480_p2[3:1]}};

assign newIndex_fu_1502_p1 = newIndex9_fu_1492_p4;

assign new_loc1_V_fu_2404_p2 = (tmp_59_fu_2398_p2 - tmp_58_fu_2394_p1);

assign not_s_fu_1979_p2 = ((p_03241_3_reg_1038 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1480_p2 = ($signed(4'd15) + $signed(p_03241_1_in_reg_917));

assign now1_V_2_fu_1879_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03241_2_in_phi_fu_994_p4));

assign now1_V_3_fu_2069_p2 = ($signed(4'd15) + $signed(p_03241_3_reg_1038));

assign now1_V_5_fu_2831_p2 = (tmp_96_fu_2827_p1 + p_3_reg_1118);

assign now1_V_6_fu_2481_p2 = (p_s_reg_810 + 4'd1);

assign now2_V_1_fu_2840_p2 = (p_8_reg_1128 - tmp_97_fu_2837_p1);

assign now2_V_3_fu_2491_p2 = ($signed(p_s_reg_810) + $signed(4'd15));

assign now2_V_fu_2937_p2 = ($signed(p_03237_1_reg_1148) + $signed(3'd7));

assign now2_V_s_fu_2958_p2 = ($signed(p_03237_1_reg_1148) + $signed(3'd6));

assign op2_assign_1_fu_1533_p2 = tmp_34_fu_1526_p1 << tmp_36_fu_1530_p1;

assign op2_assign_2_fu_2014_p2 = 32'd1 << tmp_72_fu_2010_p1;

assign op2_assign_7_fu_2821_p2 = ((p_3_reg_1118 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_2554_p2 = ((p_8_reg_1128 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_9_fu_1411_p2 = 32'd1 << tmp_4_fu_1408_p1;

assign op2_assign_fu_2463_p2 = (tmp_V_1_reg_3465 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_1933_p2 = 32'd1 << tmp_29_fu_1929_p1;

assign output_addr_V_1_fu_2458_p1 = r_V_10_fu_2450_p3;

assign output_addr_V_fu_2162_p1 = r_V_12_fu_2158_p1;

assign p_03217_1_in_fu_1909_p4 = {{ap_phi_mux_p_03217_1_in_in_phi_fu_1012_p4[12:1]}};

assign p_11_cast_fu_2910_p2 = (tmp_81_fu_2892_p2 & tmp_128_fu_2898_p1);

assign p_2_fu_2902_p2 = (rhs_i_i_fu_2874_p2 & group_tree_V_load_3_s_fu_2884_p3);

assign p_4_cast_fu_1330_p1 = ap_phi_mux_p_4_phi_fu_871_p34;

assign p_5_fu_2227_p2 = (8'd0 - TMP_1_V_fu_2221_p2);

assign p_6_fu_1848_p2 = (mark_mask_V_q0 | group_tree_V_load_1_s_fu_1840_p3);

assign p_Repl2_5_fu_2103_p2 = ((tmp_132_fu_2089_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2964_p2 = ((p_11_cast_reg_3704 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_1590_p2 = (4'd1 + p_03237_2_in_reg_938);

assign p_Repl2_s_fu_1584_p2 = p_03221_3_in_reg_947 << 13'd1;

always @ (*) begin
    p_Result_1_fu_2860_p4 = buddy_tree_V_0_q1;
    p_Result_1_fu_2860_p4[i_assign_1_fu_2856_p1] = |(p_Repl2_6_reg_3737);
end

always @ (*) begin
    p_Result_2_fu_2787_p4 = p_Val2_14_fu_2780_p3;
    p_Result_2_fu_2787_p4[i_assign_3_fu_2776_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1277_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_3_fu_1283_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_3_fu_1283_p4[ap_tvar_int_0] = tmp_size_V_fu_1277_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_4_fu_1440_p4 = loc1_V_10_reg_3124;
    p_Result_4_fu_1440_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_5_fu_1556_p4 = loc1_V_11_reg_3184;
    p_Result_5_fu_1556_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_6_fu_1860_p4 = loc_tree_V_5_reg_3318;
    p_Result_6_fu_1860_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_7_fu_1949_p4 = loc_tree_V_fu_1923_p2;
    p_Result_7_fu_1949_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_8_fu_2046_p4 = p_Val2_14_cast8_fu_2042_p1;
    p_Result_8_fu_2046_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_2109_p4 = buddy_tree_V_0_q0;
    p_Result_s_fu_2109_p4[i_assign_fu_2099_p1] = |(p_Repl2_5_fu_2103_p2);
end

assign p_Val2_14_cast8_fu_2042_p1 = p_Val2_11_reg_1028;

assign p_Val2_14_fu_2780_p3 = ((tmp_142_reg_3667[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign r_V_10_fu_2450_p3 = ((tmp_114_fu_2410_p3[0:0] === 1'b1) ? tmp_65_fu_2435_p2 : tmp_115_fu_2446_p1);

assign r_V_11_cast_fu_1875_p1 = r_V_4_fu_1869_p2;

assign r_V_12_fu_2158_p1 = tmp_46_fu_2152_p2[12:0];

assign r_V_13_fu_2060_p2 = tmp_74_reg_3433 >> tmp_77_fu_2056_p1;

assign r_V_14_fu_2093_p2 = (rhs_V_3_reg_1070 | buddy_tree_V_0_q0);

assign r_V_15_fu_2849_p2 = (rhs_V_4_fu_276 & buddy_tree_V_0_q1);

assign r_V_17_fu_1702_p2 = (r_V_23_fu_1689_p2 | lhs_V_1_fu_1695_p3);

assign r_V_18_fu_2674_p2 = mask_V_load_1_phi_fu_2662_p3 << tmp_93_fu_2670_p1;

assign r_V_19_fu_2740_p2 = (rhs_V_6_reg_3641 & lhs_V_2_fu_2732_p3);

assign r_V_1_fu_1397_p2 = (4'd8 ^ addr_layer_map_V_q0);

assign r_V_20_fu_1309_p2 = (rhs_V_1_fu_1304_p2 & p_Result_3_reg_3042);

assign r_V_23_fu_1689_p2 = mask_V_load_phi_reg_978 << tmp_88_fu_1686_p1;

assign r_V_24_fu_1714_p2 = ($signed(4'd8) - $signed(ans_V_reg_3100));

assign r_V_2_fu_1453_p2 = tmp_8_reg_3164 >> tmp_23_fu_1449_p1;

assign r_V_3_fu_1811_p2 = (14'd14 + lhs_V_3_cast_fu_1807_p1);

assign r_V_4_fu_1869_p2 = TMP_0_V_1_cast_fu_1857_p1 >> p_Result_6_fu_1860_p4;

assign r_V_5_fu_2187_p2 = (p_s_reg_810 ^ 4'd8);

assign r_V_6_fu_1962_p2 = TMP_0_V_4_reg_3383 >> tmp_31_fu_1959_p1;

assign r_V_7_fu_1569_p2 = tmp_39_reg_3219 >> tmp_62_fu_1565_p1;

assign r_V_8_fu_2390_p1 = tmp_57_fu_2384_p2[12:0];

assign r_V_fu_1789_p1 = tmp_15_fu_1783_p2[12:0];

assign rec_bits_V_1_fu_1574_p1 = r_V_7_fu_1569_p2[1:0];

assign rec_bits_V_2_fu_2065_p1 = r_V_13_fu_2060_p2[1:0];

assign rec_bits_V_3_fu_1885_p1 = ap_phi_mux_p_03245_1_in_phi_fu_1003_p4[1:0];

assign rec_bits_V_fu_1458_p1 = r_V_2_fu_1453_p2[1:0];

assign rev_fu_2548_p2 = (tmp_131_fu_2540_p3 ^ 1'd1);

assign rhs_V_1_fu_1304_p2 = (16'd0 - p_Result_3_reg_3042);

assign rhs_V_6_fu_2680_p2 = (r_V_18_fu_2674_p2 ^ 64'd18446744073709551615);

assign rhs_i_i_fu_2874_p2 = (mark_mask_V_q0 ^ 8'd255);

assign sel_tmp1_fu_2634_p3 = ((sel_tmp_fu_2628_p2[0:0] === 1'b1) ? tmp_91_fu_2596_p5 : mask_V_load_114_phi_s_fu_2588_p3);

assign sel_tmp2_fu_2642_p2 = ((tmp_135_fu_2566_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2648_p3 = ((sel_tmp2_fu_2642_p2[0:0] === 1'b1) ? tmp_92_fu_2608_p5 : sel_tmp1_fu_2634_p3);

assign sel_tmp4_fu_2656_p2 = ((tmp_135_fu_2566_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2628_p2 = ((tmp_135_fu_2566_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1269_p1 = alloc_size[15:0];

assign storemerge_fu_2119_p3 = ((tmp_14_reg_3110[0:0] === 1'b1) ? p_Result_s_fu_2109_p4 : r_V_14_fu_2093_p2);

assign tmp26_fu_2239_p2 = (p_5_fu_2227_p2 & group_tree_V_load_ph_fu_2209_p3);

assign tmp_104_fu_1967_p1 = p_03189_4_reg_1018[7:0];

assign tmp_107_fu_1476_p1 = p_03241_1_in_reg_917[0:0];

assign tmp_109_fu_1508_p3 = p_Val2_3_reg_926[32'd1];

assign tmp_10_fu_1744_p2 = tmp_13_cast_fu_1731_p1 << tmp_14_cast_fu_1740_p1;

assign tmp_110_fu_1516_p1 = p_Val2_3_reg_926[0:0];

assign tmp_111_fu_2205_p0 = reg_966;

assign tmp_111_fu_2205_p1 = tmp_111_fu_2205_p0[0:0];

assign tmp_112_fu_2217_p1 = group_tree_mask_V_q0[7:0];

assign tmp_114_fu_2410_p1 = grp_fu_1233_p2;

assign tmp_114_fu_2410_p3 = tmp_114_fu_2410_p1[32'd3];

assign tmp_115_fu_2446_p1 = tmp_66_fu_2440_p2[12:0];

assign tmp_117_fu_2024_p1 = p_03241_3_reg_1038[0:0];

assign tmp_11_fu_1750_p2 = free_target_V_reg_3035 >> tmp_12_cast_fu_1727_p1;

assign tmp_123_fu_2075_p4 = {{p_Val2_11_reg_1028[10:1]}};

assign tmp_125_fu_1596_p3 = p_Repl2_7_fu_1590_p2[32'd3];

assign tmp_126_fu_2870_p1 = mark_mask_V_q0[1:0];

assign tmp_127_fu_2880_p0 = reg_966;

assign tmp_127_fu_2880_p1 = tmp_127_fu_2880_p0[0:0];

assign tmp_128_fu_2898_p1 = group_tree_V_load_3_s_fu_2884_p3[1:0];

assign tmp_129_fu_1604_p1 = reg_966[1:0];

assign tmp_12_cast_fu_1727_p1 = r_V_24_fu_1714_p2;

assign tmp_12_fu_1763_p3 = ((tmp_25_fu_1719_p3[0:0] === 1'b1) ? tmp_32_fu_1755_p1 : tmp_35_fu_1759_p1);

assign tmp_130_fu_1618_p3 = reg_966[32'd2];

assign tmp_131_fu_2540_p3 = p_3_reg_1118[32'd3];

assign tmp_132_fu_2089_p1 = rhs_V_3_reg_1070[1:0];

assign tmp_134_fu_1666_p1 = p_03237_2_in_reg_938[0:0];

assign tmp_135_fu_2566_p1 = cnt_1_fu_272[1:0];

assign tmp_136_fu_2580_p3 = cnt_1_fu_272[32'd2];

assign tmp_137_fu_2728_p1 = p_3_reg_1118[0:0];

always @ (*) begin
    tmp_139_fu_2983_p4 = buddy_tree_V_0_q1;
    tmp_139_fu_2983_p4[i_assign_2_fu_2979_p1] = |(1'd0);
end

assign tmp_13_cast_fu_1731_p1 = free_target_V_reg_3035;

assign tmp_13_fu_1774_p2 = ($signed(4'd9) + $signed(ans_V_reg_3100));

always @ (*) begin
    tmp_140_fu_3012_p4 = buddy_tree_V_1_q1;
    tmp_140_fu_3012_p4[i_assign_2_1_fu_3008_p1] = |(1'd0);
end

assign tmp_142_fu_2708_p1 = p_8_reg_1128[0:0];

assign tmp_14_cast_fu_1740_p1 = tmp_7_fu_1734_p2;

assign tmp_14_fu_1365_p3 = addr_layer_map_V_q0[32'd3];

assign tmp_15_fu_1783_p2 = tmp_25_cast_fu_1771_p1 << tmp_30_cast_fu_1779_p1;

assign tmp_16_fu_1793_p2 = (tmp_12_reg_3308 - r_V_reg_3313);

assign tmp_17_fu_1403_p1 = r_V_1_fu_1397_p2;

assign tmp_18_fu_1797_p1 = reg_1255;

assign tmp_19_fu_1817_p1 = r_V_3_fu_1811_p2;

assign tmp_20_fu_1897_p2 = ((rec_bits_V_3_fu_1885_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_21_fu_2127_p2 = (64'd0 - buddy_tree_V_load_1_s_reg_1080);

assign tmp_22_fu_1903_p2 = (tmp_89_fu_1889_p3 & tmp_20_fu_1897_p2);

assign tmp_23_fu_1449_p1 = p_Result_4_fu_1440_p4;

assign tmp_24_fu_2139_p2 = ((tmp_V_1_reg_3465 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_25_cast_fu_1771_p1 = addr_tree_map_V_load_reg_3115;

assign tmp_25_fu_1719_p3 = r_V_24_fu_1714_p2[32'd3];

assign tmp_26_fu_1919_p1 = p_03217_1_in_fu_1909_p4;

assign tmp_27_fu_1486_p2 = ((now1_V_1_fu_1480_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_29_fu_1929_p1 = loc_tree_V_fu_1923_p2;

assign tmp_30_cast_fu_1779_p1 = tmp_13_fu_1774_p2;

assign tmp_30_fu_1939_p1 = $signed(op2_assign_s_fu_1933_p2);

assign tmp_31_fu_1959_p1 = p_Result_7_reg_3389;

assign tmp_32_fu_1755_p1 = tmp_10_fu_1744_p2[12:0];

assign tmp_33_fu_1520_p2 = (tmp_110_fu_1516_p1 & tmp_109_fu_1508_p3);

assign tmp_34_fu_1526_p1 = tmp_33_fu_1520_p2;

assign tmp_35_fu_1759_p1 = tmp_11_fu_1750_p2[12:0];

assign tmp_36_fu_1530_p1 = loc1_V_reg_3179;

assign tmp_37_fu_1539_p1 = $signed(op2_assign_1_fu_1533_p2);

assign tmp_38_fu_2193_p1 = r_V_5_fu_2187_p2;

assign tmp_39_fu_1550_p2 = (tmp_37_fu_1539_p1 | buddy_tree_V_load_2_s_fu_1543_p3);

assign tmp_40_cast_fu_2144_p1 = grp_fu_1233_p2;

assign tmp_40_fu_2257_p2 = ((TMP_1_V_1_reg_3531 == 8'd128) ? 1'b1 : 1'b0);

assign tmp_41_cast_fu_2148_p0 = reg_966;

assign tmp_41_cast_fu_2148_p1 = tmp_41_cast_fu_2148_p0;

assign tmp_41_fu_2270_p2 = ((TMP_1_V_1_reg_3531 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_42_fu_2275_p2 = ((TMP_1_V_1_reg_3531 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_43_fu_2288_p2 = (tmp_42_fu_2275_p2 | tmp_41_fu_2270_p2);

assign tmp_44_fu_2294_p3 = ((tmp_43_fu_2288_p2[0:0] === 1'b1) ? tmp_64_cast_cast_fu_2280_p3 : tmp_55_cast_fu_2262_p3);

assign tmp_45_fu_2302_p2 = ((TMP_1_V_1_reg_3531 == 8'd8) ? 1'b1 : 1'b0);

assign tmp_46_fu_2152_p2 = tmp_41_cast_fu_2148_p1 << tmp_40_cast_fu_2144_p1;

assign tmp_47_fu_2307_p2 = ((TMP_1_V_1_reg_3531 == 8'd16) ? 1'b1 : 1'b0);

assign tmp_48_fu_2312_p3 = ((tmp_47_fu_2307_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign tmp_49_fu_2320_p2 = (tmp_47_fu_2307_p2 | tmp_45_fu_2302_p2);

assign tmp_4_fu_1408_p1 = addr_tree_map_V_load_reg_3115;

assign tmp_50_fu_2326_p3 = ((tmp_49_fu_2320_p2[0:0] === 1'b1) ? tmp_48_fu_2312_p3 : tmp_44_fu_2294_p3);

assign tmp_51_fu_2334_p2 = ((TMP_1_V_1_reg_3531 == 8'd32) ? 1'b1 : 1'b0);

assign tmp_52_fu_2339_p2 = ((TMP_1_V_1_reg_3531 == 8'd64) ? 1'b1 : 1'b0);

assign tmp_53_fu_2344_p3 = ((tmp_52_fu_2339_p2[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign tmp_54_fu_2352_p2 = (tmp_52_fu_2339_p2 | tmp_51_fu_2334_p2);

assign tmp_55_cast_fu_2262_p3 = ((tmp_40_fu_2257_p2[0:0] === 1'b1) ? 3'd7 : 3'd0);

assign tmp_55_fu_2358_p3 = ((tmp_54_fu_2352_p2[0:0] === 1'b1) ? tmp_53_fu_2344_p3 : tmp_50_fu_2326_p3);

assign tmp_56_fu_2374_p2 = ($signed(4'd9) + $signed(p_s_reg_810));

assign tmp_57_fu_2384_p2 = tmp_83_cast_fu_2370_p1 << tmp_89_cast_fu_2380_p1;

assign tmp_58_fu_2394_p1 = reg_1255;

assign tmp_59_fu_2398_p2 = (r_V_8_fu_2390_p1 + loc_tree_V_2_fu_2366_p1);

assign tmp_60_fu_2418_p0 = grp_fu_1233_p2;

assign tmp_60_fu_2418_p1 = tmp_60_fu_2418_p0;

assign tmp_61_fu_2422_p1 = new_loc1_V_reg_3553;

assign tmp_62_fu_1565_p1 = p_Result_5_fu_1556_p4;

assign tmp_63_fu_1578_p2 = ((rec_bits_V_1_fu_1574_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_64_cast_cast_fu_2280_p3 = ((tmp_42_fu_2275_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign tmp_64_fu_2425_p1 = grp_fu_1233_p2;

assign tmp_64_fu_2425_p2 = ($signed(4'd0) - $signed(tmp_64_fu_2425_p1));

assign tmp_65_fu_2435_p2 = new_loc1_V_reg_3553 >> tmp_98_cast_fu_2431_p1;

assign tmp_66_fu_2440_p2 = tmp_61_fu_2422_p1 << tmp_60_fu_2418_p1;

assign tmp_67_fu_2245_p2 = (tmp_112_fu_2217_p1 & tmp26_fu_2239_p2);

assign tmp_68_fu_2251_p2 = (tmp_67_fu_2245_p2 ^ group_tree_V_load_ph_fu_2209_p3);

assign tmp_69_fu_2179_p2 = (buddy_tree_V_load_3_s_fu_2172_p3 & TMP_0_V_fu_2167_p2);

assign tmp_6_fu_1354_p2 = ((cmd_fu_268 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_1973_p2 = ((p_Val2_2_reg_1050 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_71_fu_1985_p2 = (tmp_70_fu_1973_p2 & not_s_fu_1979_p2);

assign tmp_72_fu_2010_p1 = p_Val2_11_reg_1028;

assign tmp_73_fu_2020_p1 = $signed(op2_assign_2_fu_2014_p2);

assign tmp_74_fu_2036_p2 = (tmp_73_fu_2020_p1 | buddy_tree_V_load_5_s_fu_2028_p3);

assign tmp_75_fu_2468_p2 = (op2_assign_fu_2463_p2 & buddy_tree_V_1_q0);

assign tmp_76_fu_2475_p1 = ap_phi_mux_p_1_phi_fu_1103_p4;

assign tmp_77_fu_2056_p1 = p_Result_8_fu_2046_p4;

assign tmp_78_fu_2085_p1 = tmp_123_fu_2075_p4;

assign tmp_79_fu_2529_p1 = ap_phi_mux_p_9_phi_fu_1093_p4;

assign tmp_7_fu_1734_p2 = ($signed(4'd0) - $signed(r_V_24_fu_1714_p2));

assign tmp_80_fu_1837_p1 = addr_tree_map_V_load_reg_3115[0:0];

assign tmp_81_fu_2892_p2 = (tmp_126_fu_2870_p1 ^ 2'd3);

assign tmp_82_fu_1421_p1 = ans_V_reg_3100[0:0];

assign tmp_83_cast_fu_2370_p0 = reg_966;

assign tmp_83_cast_fu_2370_p1 = tmp_83_cast_fu_2370_p0;

assign tmp_83_fu_2560_p2 = (rev_fu_2548_p2 | op2_assign_8_fu_2554_p2);

assign tmp_84_fu_1646_p4 = {{reg_966[3:2]}};

assign tmp_85_fu_1634_p4 = {{reg_966[3:2]}};

assign tmp_86_fu_1334_p1 = ap_phi_mux_p_s_phi_fu_814_p34[0:0];

assign tmp_88_fu_1686_p1 = p_Repl2_s_reg_3234;

assign tmp_89_cast_fu_2380_p1 = tmp_56_fu_2374_p2;

assign tmp_89_fu_1889_p3 = now1_V_2_fu_1879_p2[32'd3];

assign tmp_8_fu_1432_p2 = (tmp_V_fu_1417_p1 | buddy_tree_V_load_ph_fu_1424_p3);

assign tmp_90_fu_2916_p2 = ((p_03237_1_reg_1148 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_91_fu_2596_p4 = {{cnt_1_fu_272[3:2]}};

assign tmp_92_fu_2608_p4 = {{cnt_1_fu_272[3:2]}};

assign tmp_93_fu_2670_p1 = loc2_V_fu_280;

assign tmp_94_fu_3004_p1 = loc1_V_7_1_fu_2994_p4;

assign tmp_95_fu_2702_p2 = ((p_8_reg_1128 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_96_fu_2827_p1 = op2_assign_7_fu_2821_p2;

assign tmp_97_fu_2837_p1 = op2_assign_8_reg_3632;

assign tmp_98_cast_fu_2431_p1 = tmp_64_fu_2425_p2;

assign tmp_9_fu_1360_p1 = free_target_V_reg_3035;

assign tmp_V_1_fu_2133_p2 = (tmp_21_fu_2127_p2 & buddy_tree_V_load_1_s_reg_1080);

assign tmp_V_fu_1417_p1 = $signed(op2_assign_9_fu_1411_p2);

assign tmp_fu_1293_p2 = ((cmd_fu_268 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_1299_p2 = ((size_V_reg_3030 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1277_p2 = ($signed(16'd65535) + $signed(size_V_fu_1269_p1));

always @ (posedge ap_clk) begin
    p_4_cast_reg_3058[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    newIndex4_reg_3068[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3124[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3130[10:8] <= 3'b000;
    newIndex2_reg_3135[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_11_reg_3184[12] <= 1'b0;
    newIndex_reg_3203[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3234[0] <= 1'b0;
    newIndex15_reg_3276[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3323[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3408[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3501[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex13_reg_3612[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3647[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3672[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_3712[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_3722[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_11_reg_1028[10:8] <= 3'b000;
    loc2_V_fu_280[0] <= 1'b0;
    loc1_V_7_fu_284[12:7] <= 6'b000000;
end

endmodule //HTA128_theta
