Analysis & Synthesis report for sin
Wed Nov 18 17:43:42 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1
 14. Source assignments for data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 15. Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body
 16. Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 17. Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5ss3:auto_generated
 18. Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 19. Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 20. Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 21. Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 22. Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 23. Source assignments for sld_hub:sld_hub_inst
 24. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 25. Parameter Settings for User Entity Instance: data_rom:inst1|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:sin
 28. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 29. altsyncram Parameter Settings by Entity Instance
 30. SignalTap II Logic Analyzer Settings
 31. In-System Memory Content Editor Settings
 32. Connections to In-System Debugging Instance "sin"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 18 17:43:42 2020    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; sin                                      ;
; Top-level Entity Name              ; sin                                      ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 756                                      ;
;     Total combinational functions  ; 484                                      ;
;     Dedicated logic registers      ; 570                                      ;
; Total registers                    ; 570                                      ;
; Total pins                         ; 9                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 14,848                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C55F484I7       ;                    ;
; Top-level entity name                                          ; sin                ; sin                ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "VERIFIED_SAFE"          ;
+----------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; data_rom.v                       ; yes             ; User Wizard-Generated File         ; E:/EDA/sin/data_rom.v                                                     ;
; count6b.v                        ; yes             ; User Verilog HDL File              ; E:/EDA/sin/count6b.v                                                      ;
; sin.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/EDA/sin/sin.bdf                                                        ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc               ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altdpram.inc                 ;
; altqpram.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altqpram.inc                 ;
; db/altsyncram_66f1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/altsyncram_66f1.tdf                                         ;
; db/altsyncram_uig2.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/altsyncram_uig2.tdf                                         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; d:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd          ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; d:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction             ; d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; d:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; LPM_SHIFTREG.tdf                 ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf             ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; d:/altera/90/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction             ; d:/altera/90/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction             ; d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_5ss3.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/altsyncram_5ss3.tdf                                         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_grc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/mux_grc.tdf                                                 ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_4uf.tdf                ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/decode_4uf.tdf                                              ;
; LPM_COUNTER.tdf                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/LPM_COUNTER.tdf              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc        ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc      ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc        ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_4fi.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/cntr_4fi.tdf                                                ;
; db/cmpr_hfc.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/cmpr_hfc.tdf                                                ;
; db/cntr_v7j.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/cntr_v7j.tdf                                                ;
; db/cntr_3fi.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/cntr_3fi.tdf                                                ;
; db/cmpr_ifc.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/cmpr_ifc.tdf                                                ;
; db/cntr_p1j.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/cntr_p1j.tdf                                                ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/EDA/sin/db/cmpr_efc.tdf                                                ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; d:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 756                      ;
;                                             ;                          ;
; Total combinational functions               ; 484                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 192                      ;
;     -- 3 input functions                    ; 149                      ;
;     -- <=2 input functions                  ; 143                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 417                      ;
;     -- arithmetic mode                      ; 67                       ;
;                                             ;                          ;
; Total registers                             ; 570                      ;
;     -- Dedicated logic registers            ; 570                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 9                        ;
; Total memory bits                           ; 14848                    ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 364                      ;
; Total fan-out                               ; 3762                     ;
; Average fan-out                             ; 3.41                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sin                                                                                                 ; 484 (1)           ; 570 (0)      ; 14848       ; 0            ; 0       ; 0         ; 9    ; 0            ; |sin                                                                                                                                                                                                                                                                                  ; work         ;
;    |count6b:inst|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|count6b:inst                                                                                                                                                                                                                                                                     ; work         ;
;    |data_rom:inst1|                                                                                  ; 61 (0)            ; 33 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|data_rom:inst1                                                                                                                                                                                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|                                                              ; 61 (0)            ; 33 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|data_rom:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram_66f1:auto_generated|                                                            ; 61 (0)            ; 33 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated                                                                                                                                                                                                    ; work         ;
;             |altsyncram_uig2:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1                                                                                                                                                                        ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                              ; 61 (35)           ; 33 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                          ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 26 (26)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                       ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 130 (94)          ; 91 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                             ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                     ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                   ; work         ;
;    |sld_signaltap:sin|                                                                               ; 286 (1)           ; 440 (0)      ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 285 (19)          ; 440 (117)    ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ; work         ;
;             |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                |mux_grc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_5ss3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5ss3:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 79 (79)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 38 (3)            ; 89 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 28 (0)            ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 28 (0)            ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 5 (5)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                            ; work         ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                      ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 91 (9)            ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_4fi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4fi:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_v7j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_3fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|ALTSYNCRAM                              ; AUTO ; True Dual Port   ; 64           ; 8            ; 64           ; 8            ; 512   ; romd.mif ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5ss3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 14           ; 1024         ; 14           ; 14336 ; None     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 21                                                                                             ;                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 570   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 261   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 307   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                          ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                   ; 2       ;
; Total number of inverted registers = 12                                                                                    ;         ;
+----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sin|data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sin|data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |sin|data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |sin|sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~13                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |sin|sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |sin|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sin|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |sin|sld_hub:sld_hub_inst|shadow_irf_reg[2][6]                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |sin|sld_hub:sld_hub_inst|shadow_irf_reg[1][6]                                                                                                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |sin|sld_hub:sld_hub_inst|irsr_reg[7]                                                                                                                                           ;
; 28:1               ; 4 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |sin|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                          ;
+----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                    ;
+--------------------+-------+------+---------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[9]                                                                ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[10]                                                               ;
+--------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5ss3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                             ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                              ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                    ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                     ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                               ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                           ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                            ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:sin|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                             ;
+----------------------+-------+------+----------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                              ;
+----------------------+-------+------+----------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_rom:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; romd.mif             ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_66f1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                          ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                                ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                        ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                                ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                                ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                                ;
; width_word              ; 8          ; Untyped                                                                                                       ;
; numwords                ; 64         ; Untyped                                                                                                       ;
; widthad                 ; 6          ; Untyped                                                                                                       ;
; shift_count_bits        ; 4          ; Untyped                                                                                                       ;
; cvalue                  ; 00000000   ; Untyped                                                                                                       ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                       ;
; is_readable             ; 1          ; Untyped                                                                                                       ;
; node_name               ; 1380928817 ; Untyped                                                                                                       ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:sin                                                                    ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 14                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 14                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                 ; Signed Integer ;
; sld_node_crc_hiword                             ; 19702                                                              ; Untyped        ;
; sld_node_crc_loword                             ; 3536                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                  ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                               ; Untyped        ;
; sld_segment_size                                ; 1024                                                               ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                               ; String         ;
; sld_state_bits                                  ; 11                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                  ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                               ; String         ;
; sld_inversion_mask_length                       ; 66                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                      ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                ; Untyped         ;
; node_info                ; 0011000000000000011011100000000000001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; data_rom:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 64                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                        ;
+----------------+---------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; sin           ; 14                  ; 14               ; 1024         ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; 0              ; ROM1        ; 8     ; 64    ; Read/Write ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "sin"                                                                                                                                                                       ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                ; Details ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+
; data_rom:inst1|address[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[0]                                                                                             ; N/A     ;
; data_rom:inst1|address[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[0]                                                                                             ; N/A     ;
; data_rom:inst1|address[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[1]                                                                                             ; N/A     ;
; data_rom:inst1|address[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[1]                                                                                             ; N/A     ;
; data_rom:inst1|address[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[2]                                                                                             ; N/A     ;
; data_rom:inst1|address[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[2]                                                                                             ; N/A     ;
; data_rom:inst1|address[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[3]                                                                                             ; N/A     ;
; data_rom:inst1|address[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[3]                                                                                             ; N/A     ;
; data_rom:inst1|address[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[4]                                                                                             ; N/A     ;
; data_rom:inst1|address[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[4]                                                                                             ; N/A     ;
; data_rom:inst1|address[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[5]                                                                                             ; N/A     ;
; data_rom:inst1|address[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[5]                                                                                             ; N/A     ;
; data_rom:inst1|address[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count6b:inst|addr[5]                                                                                             ; N/A     ;
; DOUT[0]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[0] ; N/A     ;
; DOUT[0]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[0] ; N/A     ;
; DOUT[1]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[1] ; N/A     ;
; DOUT[1]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[1] ; N/A     ;
; DOUT[2]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[2] ; N/A     ;
; DOUT[2]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[2] ; N/A     ;
; DOUT[3]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[3] ; N/A     ;
; DOUT[3]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[3] ; N/A     ;
; DOUT[4]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[4] ; N/A     ;
; DOUT[4]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[4] ; N/A     ;
; DOUT[5]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[5] ; N/A     ;
; DOUT[5]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[5] ; N/A     ;
; DOUT[6]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[6] ; N/A     ;
; DOUT[6]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[6] ; N/A     ;
; DOUT[7]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[7] ; N/A     ;
; DOUT[7]                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1|q_a[7] ; N/A     ;
; clk                       ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk                                                                                                              ; N/A     ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Nov 18 17:43:35 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sin -c sin
Info: Found 1 design units, including 1 entities, in source file data_rom.v
    Info: Found entity 1: data_rom
Info: Found 1 design units, including 1 entities, in source file count6b.v
    Info: Found entity 1: count6b
Info: Found 1 design units, including 1 entities, in source file sin.bdf
    Info: Found entity 1: sin
Info: Elaborating entity "sin" for the top level hierarchy
Info: Elaborating entity "data_rom" for hierarchy "data_rom:inst1"
Info: Elaborating entity "altsyncram" for hierarchy "data_rom:inst1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "data_rom:inst1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "data_rom:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "romd.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_66f1.tdf
    Info: Found entity 1: altsyncram_66f1
Info: Elaborating entity "altsyncram_66f1" for hierarchy "data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uig2.tdf
    Info: Found entity 1: altsyncram_uig2
Info: Elaborating entity "altsyncram_uig2" for hierarchy "data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|altsyncram_uig2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380928817"
    Info: Parameter "NUMWORDS" = "64"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "6"
Info: Elaborating entity "sld_rom_sr" for hierarchy "data_rom:inst1|altsyncram:altsyncram_component|altsyncram_66f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "count6b" for hierarchy "count6b:inst"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5ss3.tdf
    Info: Found entity 1: altsyncram_5ss3
Info: Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info: Found entity 1: mux_grc
Info: Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info: Found entity 1: decode_4uf
Info: Found 1 design units, including 1 entities, in source file db/cntr_4fi.tdf
    Info: Found entity 1: cntr_4fi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info: Found entity 1: cmpr_hfc
Info: Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info: Found entity 1: cntr_v7j
Info: Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info: Found entity 1: cntr_3fi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info: Found entity 1: cmpr_ifc
Info: Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info: Found entity 1: cntr_p1j
Info: Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info: Found entity 1: cmpr_efc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "sin"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Succesfully connected in-system debug instance "sin" to all 30 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Implemented 808 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 9 output pins
    Info: Implemented 772 logic cells
    Info: Implemented 22 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 262 megabytes
    Info: Processing ended: Wed Nov 18 17:43:42 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


