{"position": "Hardware Engineer - Contractor", "company": "Intel Corporation", "profiles": ["Experience Staff Engineer Compound Photonics August 2014  \u2013 Present (1 year 1 month) Staff Engineer Intel Corporation July 2008  \u2013  April 2014  (5 years 10 months) Sr. Hardware Engineer (contractor) Lightfleet Corporation September 2007  \u2013  July 2008  (11 months) Sr. Software Engineer (contractor) Intel Corporation September 2007  \u2013  March 2008  (7 months) Sr. Hardware Engineer Lightfleet Corporation March 2007  \u2013  September 2007  (7 months) Sr. Hardware Engineer (contractor) Avnera Corporation January 2007  \u2013  March 2007  (3 months) Sr. Software Engineer (contractor) Intel Corporation January 2006  \u2013  December 2006  (1 year) Sr. Software Engineer (contractor) Sharp Corporation October 2003  \u2013  January 2006  (2 years 4 months) President LEVETATE Design Systems, Inc. April 1999  \u2013  October 2003  (4 years 7 months) Sr. Hardware Engineer (contractor) Intel Corporation October 2001  \u2013  January 2003  (1 year 4 months) Principal Engineer The Boeing Company 1987  \u2013  1995  (8 years) Staff Engineer Compound Photonics August 2014  \u2013 Present (1 year 1 month) Staff Engineer Compound Photonics August 2014  \u2013 Present (1 year 1 month) Staff Engineer Intel Corporation July 2008  \u2013  April 2014  (5 years 10 months) Staff Engineer Intel Corporation July 2008  \u2013  April 2014  (5 years 10 months) Sr. Hardware Engineer (contractor) Lightfleet Corporation September 2007  \u2013  July 2008  (11 months) Sr. Hardware Engineer (contractor) Lightfleet Corporation September 2007  \u2013  July 2008  (11 months) Sr. Software Engineer (contractor) Intel Corporation September 2007  \u2013  March 2008  (7 months) Sr. Software Engineer (contractor) Intel Corporation September 2007  \u2013  March 2008  (7 months) Sr. Hardware Engineer Lightfleet Corporation March 2007  \u2013  September 2007  (7 months) Sr. Hardware Engineer Lightfleet Corporation March 2007  \u2013  September 2007  (7 months) Sr. Hardware Engineer (contractor) Avnera Corporation January 2007  \u2013  March 2007  (3 months) Sr. Hardware Engineer (contractor) Avnera Corporation January 2007  \u2013  March 2007  (3 months) Sr. Software Engineer (contractor) Intel Corporation January 2006  \u2013  December 2006  (1 year) Sr. Software Engineer (contractor) Intel Corporation January 2006  \u2013  December 2006  (1 year) Sr. Software Engineer (contractor) Sharp Corporation October 2003  \u2013  January 2006  (2 years 4 months) Sr. Software Engineer (contractor) Sharp Corporation October 2003  \u2013  January 2006  (2 years 4 months) President LEVETATE Design Systems, Inc. April 1999  \u2013  October 2003  (4 years 7 months) President LEVETATE Design Systems, Inc. April 1999  \u2013  October 2003  (4 years 7 months) Sr. Hardware Engineer (contractor) Intel Corporation October 2001  \u2013  January 2003  (1 year 4 months) Sr. Hardware Engineer (contractor) Intel Corporation October 2001  \u2013  January 2003  (1 year 4 months) Principal Engineer The Boeing Company 1987  \u2013  1995  (8 years) Principal Engineer The Boeing Company 1987  \u2013  1995  (8 years) Skills Embedded Systems FPGA Open Verification... RTL verification EDA Debugging Hardware Architecture c++ RTL design SystemVerilog Firmware Device Drivers C++ Verilog VHDL System Verification ASIC SoC PCIe Embedded Software ARM Functional Verification Computer Architecture Processors Logic Design USB Hardware Microprocessors ModelSim IC Logic Analyzer Digital Signal... Microarchitecture Semiconductors AMBA AHB Microcontrollers RTL Design See 22+ \u00a0 \u00a0 See less Skills  Embedded Systems FPGA Open Verification... RTL verification EDA Debugging Hardware Architecture c++ RTL design SystemVerilog Firmware Device Drivers C++ Verilog VHDL System Verification ASIC SoC PCIe Embedded Software ARM Functional Verification Computer Architecture Processors Logic Design USB Hardware Microprocessors ModelSim IC Logic Analyzer Digital Signal... Microarchitecture Semiconductors AMBA AHB Microcontrollers RTL Design See 22+ \u00a0 \u00a0 See less Embedded Systems FPGA Open Verification... RTL verification EDA Debugging Hardware Architecture c++ RTL design SystemVerilog Firmware Device Drivers C++ Verilog VHDL System Verification ASIC SoC PCIe Embedded Software ARM Functional Verification Computer Architecture Processors Logic Design USB Hardware Microprocessors ModelSim IC Logic Analyzer Digital Signal... Microarchitecture Semiconductors AMBA AHB Microcontrollers RTL Design See 22+ \u00a0 \u00a0 See less Embedded Systems FPGA Open Verification... RTL verification EDA Debugging Hardware Architecture c++ RTL design SystemVerilog Firmware Device Drivers C++ Verilog VHDL System Verification ASIC SoC PCIe Embedded Software ARM Functional Verification Computer Architecture Processors Logic Design USB Hardware Microprocessors ModelSim IC Logic Analyzer Digital Signal... Microarchitecture Semiconductors AMBA AHB Microcontrollers RTL Design See 22+ \u00a0 \u00a0 See less Education University of Washington Ph.D.,  Electrical Engineering 1989  \u2013 1995 Purdue University M.S.,  Electrical Engineering 1984  \u2013 1987 University of Michigan B.S.E.,  Electrical Engineering 1976  \u2013 1981 University of Washington Ph.D.,  Electrical Engineering 1989  \u2013 1995 University of Washington Ph.D.,  Electrical Engineering 1989  \u2013 1995 University of Washington Ph.D.,  Electrical Engineering 1989  \u2013 1995 Purdue University M.S.,  Electrical Engineering 1984  \u2013 1987 Purdue University M.S.,  Electrical Engineering 1984  \u2013 1987 Purdue University M.S.,  Electrical Engineering 1984  \u2013 1987 University of Michigan B.S.E.,  Electrical Engineering 1976  \u2013 1981 University of Michigan B.S.E.,  Electrical Engineering 1976  \u2013 1981 University of Michigan B.S.E.,  Electrical Engineering 1976  \u2013 1981 ", "Summary Objective: Seeking challenging assignments in VLSI Design Engineering with a view to applying technical skills for the betterment of the organization. \n \nSummary:  \n \nHave experience in DFT field, Device Testing and Silicon Bringup. \n- DFT test logic implementation includes \n- Scan Test (Scan Insertion & Stitching and checking DRC rules) \n- IEEE1149.1 JTAG architectural implementation and verification \n- MBIST insertion and verification \n- Scan compression techniques \n- OPCG, OCC (generation, PLL locking and triggering techniques and at-speed testing using clock shaper circuits) \n- Stuck-at & Transition faults ATPG (Verification and generation)  \n- STA Concepts and worked with EDA tools like Cadence RTL Compiler & Encounter test tool(Architect,Prime time,Test and diagnosis), Testkompress. \n- Have knowledge on GLS flow and DFT flows. \n \nHave experience in DFD field that includes: \n- Pre-silicon validation of multi-core processors like BDX, HSX and SKYLAKE.  \n- Worked at micro-architectural levels and at different environments like super cluster, cluster level test environment, unit level, partition and section levels of multi-core processors \n- Worked on deugging features like NOA and IOT  \n- Worked on stream compression and mask/matching logic for data tracing  \nDFD Tools: Verdi(NOVAS nwave, Ntrace) , TRIAGE and NB(NETBATCH Flow Manager) \n \nHave a thorough understanding of the System Development Life-cycle using sub-micron technologies like 14nm, 45nm, 65nm, 90nm,130nm and 180nm. Summary Objective: Seeking challenging assignments in VLSI Design Engineering with a view to applying technical skills for the betterment of the organization. \n \nSummary:  \n \nHave experience in DFT field, Device Testing and Silicon Bringup. \n- DFT test logic implementation includes \n- Scan Test (Scan Insertion & Stitching and checking DRC rules) \n- IEEE1149.1 JTAG architectural implementation and verification \n- MBIST insertion and verification \n- Scan compression techniques \n- OPCG, OCC (generation, PLL locking and triggering techniques and at-speed testing using clock shaper circuits) \n- Stuck-at & Transition faults ATPG (Verification and generation)  \n- STA Concepts and worked with EDA tools like Cadence RTL Compiler & Encounter test tool(Architect,Prime time,Test and diagnosis), Testkompress. \n- Have knowledge on GLS flow and DFT flows. \n \nHave experience in DFD field that includes: \n- Pre-silicon validation of multi-core processors like BDX, HSX and SKYLAKE.  \n- Worked at micro-architectural levels and at different environments like super cluster, cluster level test environment, unit level, partition and section levels of multi-core processors \n- Worked on deugging features like NOA and IOT  \n- Worked on stream compression and mask/matching logic for data tracing  \nDFD Tools: Verdi(NOVAS nwave, Ntrace) , TRIAGE and NB(NETBATCH Flow Manager) \n \nHave a thorough understanding of the System Development Life-cycle using sub-micron technologies like 14nm, 45nm, 65nm, 90nm,130nm and 180nm. Objective: Seeking challenging assignments in VLSI Design Engineering with a view to applying technical skills for the betterment of the organization. \n \nSummary:  \n \nHave experience in DFT field, Device Testing and Silicon Bringup. \n- DFT test logic implementation includes \n- Scan Test (Scan Insertion & Stitching and checking DRC rules) \n- IEEE1149.1 JTAG architectural implementation and verification \n- MBIST insertion and verification \n- Scan compression techniques \n- OPCG, OCC (generation, PLL locking and triggering techniques and at-speed testing using clock shaper circuits) \n- Stuck-at & Transition faults ATPG (Verification and generation)  \n- STA Concepts and worked with EDA tools like Cadence RTL Compiler & Encounter test tool(Architect,Prime time,Test and diagnosis), Testkompress. \n- Have knowledge on GLS flow and DFT flows. \n \nHave experience in DFD field that includes: \n- Pre-silicon validation of multi-core processors like BDX, HSX and SKYLAKE.  \n- Worked at micro-architectural levels and at different environments like super cluster, cluster level test environment, unit level, partition and section levels of multi-core processors \n- Worked on deugging features like NOA and IOT  \n- Worked on stream compression and mask/matching logic for data tracing  \nDFD Tools: Verdi(NOVAS nwave, Ntrace) , TRIAGE and NB(NETBATCH Flow Manager) \n \nHave a thorough understanding of the System Development Life-cycle using sub-micron technologies like 14nm, 45nm, 65nm, 90nm,130nm and 180nm. Objective: Seeking challenging assignments in VLSI Design Engineering with a view to applying technical skills for the betterment of the organization. \n \nSummary:  \n \nHave experience in DFT field, Device Testing and Silicon Bringup. \n- DFT test logic implementation includes \n- Scan Test (Scan Insertion & Stitching and checking DRC rules) \n- IEEE1149.1 JTAG architectural implementation and verification \n- MBIST insertion and verification \n- Scan compression techniques \n- OPCG, OCC (generation, PLL locking and triggering techniques and at-speed testing using clock shaper circuits) \n- Stuck-at & Transition faults ATPG (Verification and generation)  \n- STA Concepts and worked with EDA tools like Cadence RTL Compiler & Encounter test tool(Architect,Prime time,Test and diagnosis), Testkompress. \n- Have knowledge on GLS flow and DFT flows. \n \nHave experience in DFD field that includes: \n- Pre-silicon validation of multi-core processors like BDX, HSX and SKYLAKE.  \n- Worked at micro-architectural levels and at different environments like super cluster, cluster level test environment, unit level, partition and section levels of multi-core processors \n- Worked on deugging features like NOA and IOT  \n- Worked on stream compression and mask/matching logic for data tracing  \nDFD Tools: Verdi(NOVAS nwave, Ntrace) , TRIAGE and NB(NETBATCH Flow Manager) \n \nHave a thorough understanding of the System Development Life-cycle using sub-micron technologies like 14nm, 45nm, 65nm, 90nm,130nm and 180nm. Experience Senior Design Engineer - DFT Tessolve Services Pvt. Ltd. June 2014  \u2013 Present (1 year 3 months) Bangalore Senior System Engineer (DFT Engineer) Infosys August 2011  \u2013  June 2014  (2 years 11 months) Bangalore Worked as senior system engineer in DFT field. I am expertized in Jtag, Mbist, scan compression, STA concepts, ATPG and worked with many EDA tools. Component Hardware Engineer (contractor) Intel Corporation June 2012  \u2013  February 2014  (1 year 9 months) Bangalore Worked in DFD field for the next generation multi-core processor at micro-architectural level. Process Control Engineer (Internship) Sunlux Technogies, Inc August 2008  \u2013  June 2009  (11 months) Bangalore Worked in process control area for the CVD Poly-silicon reactors. Developed the front-end and Back-end panels for the reactors in Labview and maintained the overall PVT control parameters for the reactors and have working on the various simulations for poly-silicon development at 1200 degree Celsius temp. Implant training Bharat Heavy Electricals Limited December 2007  \u2013  December 2007  (1 month) Bangalore Underwent Industrial training at BHEL, EDN, Bangalore, KN for 1 week Implant training Bharat Sanchar Nigam Limited December 2007  \u2013  December 2007  (1 month) kurnool Underwent industrial training at BSNL in E10 B Main Exge., Kurnool, AP for 1 week Senior Design Engineer - DFT Tessolve Services Pvt. Ltd. June 2014  \u2013 Present (1 year 3 months) Bangalore Senior Design Engineer - DFT Tessolve Services Pvt. Ltd. June 2014  \u2013 Present (1 year 3 months) Bangalore Senior System Engineer (DFT Engineer) Infosys August 2011  \u2013  June 2014  (2 years 11 months) Bangalore Worked as senior system engineer in DFT field. I am expertized in Jtag, Mbist, scan compression, STA concepts, ATPG and worked with many EDA tools. Senior System Engineer (DFT Engineer) Infosys August 2011  \u2013  June 2014  (2 years 11 months) Bangalore Worked as senior system engineer in DFT field. I am expertized in Jtag, Mbist, scan compression, STA concepts, ATPG and worked with many EDA tools. Component Hardware Engineer (contractor) Intel Corporation June 2012  \u2013  February 2014  (1 year 9 months) Bangalore Worked in DFD field for the next generation multi-core processor at micro-architectural level. Component Hardware Engineer (contractor) Intel Corporation June 2012  \u2013  February 2014  (1 year 9 months) Bangalore Worked in DFD field for the next generation multi-core processor at micro-architectural level. Process Control Engineer (Internship) Sunlux Technogies, Inc August 2008  \u2013  June 2009  (11 months) Bangalore Worked in process control area for the CVD Poly-silicon reactors. Developed the front-end and Back-end panels for the reactors in Labview and maintained the overall PVT control parameters for the reactors and have working on the various simulations for poly-silicon development at 1200 degree Celsius temp. Process Control Engineer (Internship) Sunlux Technogies, Inc August 2008  \u2013  June 2009  (11 months) Bangalore Worked in process control area for the CVD Poly-silicon reactors. Developed the front-end and Back-end panels for the reactors in Labview and maintained the overall PVT control parameters for the reactors and have working on the various simulations for poly-silicon development at 1200 degree Celsius temp. Implant training Bharat Heavy Electricals Limited December 2007  \u2013  December 2007  (1 month) Bangalore Underwent Industrial training at BHEL, EDN, Bangalore, KN for 1 week Implant training Bharat Heavy Electricals Limited December 2007  \u2013  December 2007  (1 month) Bangalore Underwent Industrial training at BHEL, EDN, Bangalore, KN for 1 week Implant training Bharat Sanchar Nigam Limited December 2007  \u2013  December 2007  (1 month) kurnool Underwent industrial training at BSNL in E10 B Main Exge., Kurnool, AP for 1 week Implant training Bharat Sanchar Nigam Limited December 2007  \u2013  December 2007  (1 month) kurnool Underwent industrial training at BSNL in E10 B Main Exge., Kurnool, AP for 1 week Skills Verilog Debugging Perl Integrated Circuit... Hardware Tcl-Tk Unix Shell Scripting Python VHDL VHDL-AMS C++ Language C language Matlab Labview DC compiler NCSim VCS ModelSim C LabVIEW C++ See 6+ \u00a0 \u00a0 See less Skills  Verilog Debugging Perl Integrated Circuit... Hardware Tcl-Tk Unix Shell Scripting Python VHDL VHDL-AMS C++ Language C language Matlab Labview DC compiler NCSim VCS ModelSim C LabVIEW C++ See 6+ \u00a0 \u00a0 See less Verilog Debugging Perl Integrated Circuit... Hardware Tcl-Tk Unix Shell Scripting Python VHDL VHDL-AMS C++ Language C language Matlab Labview DC compiler NCSim VCS ModelSim C LabVIEW C++ See 6+ \u00a0 \u00a0 See less Verilog Debugging Perl Integrated Circuit... Hardware Tcl-Tk Unix Shell Scripting Python VHDL VHDL-AMS C++ Language C language Matlab Labview DC compiler NCSim VCS ModelSim C LabVIEW C++ See 6+ \u00a0 \u00a0 See less Education Amrita school of Engineering Bangalore Master of Technology (M.Tech.),  VLSI Design 2009  \u2013 2011 Amrita School of Engineering Bangalore Bachelor of Technology (B.Tech.),  Electronics and Instrumentation Engineering 2005  \u2013 2009 Amrita school of Engineering Bangalore Master of Technology (M.Tech.),  VLSI Design 2009  \u2013 2011 Amrita school of Engineering Bangalore Master of Technology (M.Tech.),  VLSI Design 2009  \u2013 2011 Amrita school of Engineering Bangalore Master of Technology (M.Tech.),  VLSI Design 2009  \u2013 2011 Amrita School of Engineering Bangalore Bachelor of Technology (B.Tech.),  Electronics and Instrumentation Engineering 2005  \u2013 2009 Amrita School of Engineering Bangalore Bachelor of Technology (B.Tech.),  Electronics and Instrumentation Engineering 2005  \u2013 2009 Amrita School of Engineering Bangalore Bachelor of Technology (B.Tech.),  Electronics and Instrumentation Engineering 2005  \u2013 2009 ", "Experience Graphics Hardware Engineer Intel Corporation March 2015  \u2013 Present (6 months) Sacramento, California Area CPU Design Verification Engineer (contractor) Qualcomm February 2014  \u2013  February 2015  (1 year 1 month) Raleigh-Durham, North Carolina Area Graphics Hardware Engineer (contractor) Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) Folsom, CA CPU Design Verification Engineer (contractor) Qualcomm August 2011  \u2013  August 2012  (1 year 1 month) Raleigh-Durham, North Carolina Area Research Assistant The University of Texas at San Antonio August 2008  \u2013  July 2009  (1 year) San Antonio, Texas Area Image Sensor Design Design engineer MIC Electronics Ltd July 2007  \u2013  June 2008  (1 year) Graphics Hardware Engineer Intel Corporation March 2015  \u2013 Present (6 months) Sacramento, California Area Graphics Hardware Engineer Intel Corporation March 2015  \u2013 Present (6 months) Sacramento, California Area CPU Design Verification Engineer (contractor) Qualcomm February 2014  \u2013  February 2015  (1 year 1 month) Raleigh-Durham, North Carolina Area CPU Design Verification Engineer (contractor) Qualcomm February 2014  \u2013  February 2015  (1 year 1 month) Raleigh-Durham, North Carolina Area Graphics Hardware Engineer (contractor) Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) Folsom, CA Graphics Hardware Engineer (contractor) Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) Folsom, CA CPU Design Verification Engineer (contractor) Qualcomm August 2011  \u2013  August 2012  (1 year 1 month) Raleigh-Durham, North Carolina Area CPU Design Verification Engineer (contractor) Qualcomm August 2011  \u2013  August 2012  (1 year 1 month) Raleigh-Durham, North Carolina Area Research Assistant The University of Texas at San Antonio August 2008  \u2013  July 2009  (1 year) San Antonio, Texas Area Image Sensor Design Research Assistant The University of Texas at San Antonio August 2008  \u2013  July 2009  (1 year) San Antonio, Texas Area Image Sensor Design Design engineer MIC Electronics Ltd July 2007  \u2013  June 2008  (1 year) Design engineer MIC Electronics Ltd July 2007  \u2013  June 2008  (1 year) Skills Verilog SystemVerilog ModelSim Perl Xilinx Assembly Language SPICE Cadence Virtuoso Cadence Encounter ARM Skills  Verilog SystemVerilog ModelSim Perl Xilinx Assembly Language SPICE Cadence Virtuoso Cadence Encounter ARM Verilog SystemVerilog ModelSim Perl Xilinx Assembly Language SPICE Cadence Virtuoso Cadence Encounter ARM Verilog SystemVerilog ModelSim Perl Xilinx Assembly Language SPICE Cadence Virtuoso Cadence Encounter ARM Education The University of Texas at San Antonio MS,  Computer Engineering 2008  \u2013 2010 Jawaharlal Nehru Technological University B.Tech,  Electronics and Communications Engineering 2003  \u2013 2007 The University of Texas at San Antonio MS,  Computer Engineering 2008  \u2013 2010 The University of Texas at San Antonio MS,  Computer Engineering 2008  \u2013 2010 The University of Texas at San Antonio MS,  Computer Engineering 2008  \u2013 2010 Jawaharlal Nehru Technological University B.Tech,  Electronics and Communications Engineering 2003  \u2013 2007 Jawaharlal Nehru Technological University B.Tech,  Electronics and Communications Engineering 2003  \u2013 2007 Jawaharlal Nehru Technological University B.Tech,  Electronics and Communications Engineering 2003  \u2013 2007 "]}