library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

--4-bit generic counter for each digit or segment ...
--of the 4-digit 7 segment display

entity seg_counter is
	port(rst_n: in std_logic;
		  clk: in std_logic;
		  start: in std_logic;
		  done: out std_logic;
		  count_out: out std_logic_vector(3 downto 0));
end seg_counter;

architecture seg_counter_rtl of seg_counter is
	signal count: unsigned(3 downto 0);
begin
	
	count_out <= std_logic_vector(count);
	process(clk)
	begin
		if rising_edge(clk) then
			if rst_n = '0' then
				count <= (others => '0');
			else
				if start = '1' then
					if count = to_unsigned(9,count'length) then
						count <= (others => '0');
						done <= '1';
					else
						count <= count + 1;
						done <= '0';
					end if;
				end if;
			end if;
		end if;
	end process;
	
end seg_counter_rtl;
