// Seed: 904405500
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3
    , id_17,
    inout id_4,
    input id_5,
    output id_6,
    output id_7,
    input id_8
    , id_18,
    output id_9
    , id_19,
    input id_10,
    output id_11,
    input id_12,
    input logic id_13,
    input id_14,
    output id_15,
    input id_16
);
  logic id_20 = id_8;
  assign id_15#(
      .id_19(id_1),
      .id_3 (1'b0),
      .id_16(1),
      .id_12(1),
      .id_16((1'b0)),
      .id_16(id_17[1'b0 : ~1]),
      .id_2 (id_20),
      .id_3 (id_3),
      .id_13(id_16)
  ) = id_12;
  logic id_21 = 1;
  logic id_22;
  type_30(
      'b0, 1
  );
  logic id_23, id_24;
endmodule
