Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Wed Jan 13 16:46:02 2021
| Host             : mayma-X556UV running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.085        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.929        |
| Device Static (W)        | 0.157        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.0         |
| Junction Temperature (C) | 49.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |        6 |       --- |             --- |
| Slice Logic              |     0.102 |    24623 |       --- |             --- |
|   LUT as Logic           |     0.096 |     9170 |     53200 |           17.24 |
|   Register               |     0.005 |    12177 |    106400 |           11.44 |
|   CARRY4                 |    <0.001 |      177 |     13300 |            1.33 |
|   LUT as Shift Register  |    <0.001 |      348 |     17400 |            2.00 |
|   LUT as Distributed RAM |    <0.001 |       68 |     17400 |            0.39 |
|   F7/F8 Muxes            |    <0.001 |        1 |     53200 |           <0.01 |
|   Others                 |     0.000 |      660 |       --- |             --- |
| Signals                  |     0.103 |    17114 |       --- |             --- |
| Block RAM                |     0.007 |      7.5 |       140 |            5.36 |
| PLL                      |     0.103 |        1 |         4 |           25.00 |
| I/O                      |     0.001 |        2 |       125 |            1.60 |
| PS7                      |     1.567 |        1 |       --- |             --- |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     2.085 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.285 |       0.267 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.069 |       0.052 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.749 |       0.714 |      0.035 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+-------------------------------------------------+-----------------+
| Clock                     | Domain                                          | Constraint (ns) |
+---------------------------+-------------------------------------------------+-----------------+
| clk_fpga_0                | system_i/processing_system7_0/inst/FCLK_CLK0    |            10.0 |
| clk_out1_system_clk_wiz_0 | system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0 |            10.0 |
| clkfbout_system_clk_wiz_0 | system_i/clk_wiz/inst/clkfbout_system_clk_wiz_0 |            10.0 |
+---------------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| system_wrapper                 |     1.929 |
|   system_i                     |     1.927 |
|     RS_0                       |     0.255 |
|       axi_protocol_converter_0 |     0.004 |
|       axi_protocol_converter_3 |     0.004 |
|       decoder_dma              |     0.009 |
|       encoder_dma              |     0.009 |
|       rsDecoderWrapper_0       |     0.212 |
|       rsEncoderWrapper_0       |     0.014 |
|     clk_wiz                    |     0.104 |
|       inst                     |     0.104 |
|     processing_system7_0       |     1.568 |
|       inst                     |     1.568 |
+--------------------------------+-----------+


