{"Source Block": ["oh/elink/hdl/ememory.v@37:47@HdlIdDef", "   reg \t\t    access_out;   \n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n"], "Clone Blocks": [["oh/elink/hdl/ememory.v@42:52", "   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n\n"], ["oh/elink/hdl/ememory.v@38:48", "   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n"], ["oh/elink/hdl/ememory.v@41:51", "   reg [AW-1:0]     dstaddr_out;   \n   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n"], ["oh/elink/hdl/ememory.v@44:54", "   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n\n   packet2emesh p2e (\n\t\t     .access_out\t(),\n"], ["oh/elink/hdl/ememory.v@39:49", "   reg [1:0] \t    datamode_out;\n   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n"], ["oh/elink/hdl/ememory.v@36:46", "   //State\n   reg \t\t    access_out;   \n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n"], ["oh/elink/hdl/ememory.v@33:43", "   wire \t    mem_wr;\n   reg [7:0] \t    wen;\n\n   //State\n   reg \t\t    access_out;   \n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n"], ["oh/elink/hdl/ememory.v@35:45", "\n   //State\n   reg \t\t    access_out;   \n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n"], ["oh/elink/hdl/ememory.v@34:44", "   reg [7:0] \t    wen;\n\n   //State\n   reg \t\t    access_out;   \n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   reg [AW-1:0]     srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n"], ["oh/elink/hdl/ememory.v@43:53", "   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n\n   packet2emesh p2e (\n"]], "Diff Content": {"Delete": [[42, "   reg [AW-1:0]     srcaddr_out;\n"]], "Add": [[42, "   wire [AW-1:0]    srcaddr_out;\n"]]}}