Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto b033040c5cb74f3aaa8a0aaeff38f418 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_AXI_TestBench_behav xil_defaultlib.simple_AXI_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_AXI_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_AXI_TestBench_behav
