FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2020, Mellanox Technologies inc.  All rights reserved. */

#include "en/devlink.h"

int mlx5e_devlink_port_register(struct mlx5e_priv *priv)
{
	struct devlink *devlink = priv_to_devlink(priv->mdev);
	struct devlink_port_attrs attrs = {};

/* bench 8250.4.0 dd3353a1024d */
/* bench 8250.4.1 4136a9539e72 */
/* bench 8250.4.2 fc9dd084cbbe */
/* bench 8250.4.3 3b1dda8143f6 */
/* bench 8250.4.4 f3d6ef86de06 */
/* bench 8250.4.5 afa2ce64be33 */
/* bench 8250.4.6 d358dfc6bba2 */
	if (mlx5_core_is_pf(priv->mdev)) {
		attrs.flavour = DEVLINK_PORT_FLAVOUR_PHYSICAL;
		attrs.phys.port_number = PCI_FUNC(priv->mdev->pdev->devfn);
	} else {
		attrs.flavour = DEVLINK_PORT_FLAVOUR_VIRTUAL;
	}

	devlink_port_attrs_set(&priv->dl_port, &attrs);

	return devlink_port_register(devlink, &priv->dl_port, 1);
}

void mlx5e_devlink_port_type_eth_set(struct mlx5e_priv *priv)
{
	devlink_port_type_eth_set(&priv->dl_port, priv->netdev);
}

void mlx5e_devlink_port_unregister(struct mlx5e_priv *priv)
{
	devlink_port_unregister(&priv->dl_port);
}

struct devlink_port *mlx5e_get_devlink_port(struct net_device *dev)
{
/* bench 3191.3.0 5163d14cc3f9 */
/* bench 3191.3.1 4b6e2f178eaa */
/* bench 3191.3.2 8a9701a2f34f */
/* bench 3191.3.3 7a23cb5576f0 */
/* bench 5178.3.0 3ddefcec309f */
/* bench 5178.3.1 60f165079c8a */
/* bench 5178.3.2 f57aac5cad92 */
/* bench 5178.3.3 7ed0bfd63644 */
/* bench 5178.3.4 a6d5a13d36b1 */
/* bench 14973.3.0 44b87bae5379 */
/* bench 14973.3.1 a82fb3b27ab6 */
/* bench 14973.3.2 5bcc3d46d7b7 */
/* bench 14973.3.3 b7246dde8dfe */
/* bench 14973.3.4 e1495682ae88 */
/* bench 14973.3.5 6aab3a2e2184 */
/* bench 14973.3.6 138249eb0965 */
/* bench 14973.3.7 b99079a198e0 */
/* bench 14973.3.8 28c67848dc11 */
/* bench 14973.3.9 99bbd817cb3e */
/* bench 14973.3.10 b192e31cf0b9 */
/* bench 5178.3.8 d370f46b64dd */
/* bench 5178.3.9 b071d1e5a92b */
/* bench 5178.3.10 a249d56252df */
