INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/4-2 priority_encoder/4-2 priority_encoder.srcs/sources_1/new/4-2 Priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_4to2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/4-2 priority_encoder/4-2 priority_encoder.srcs/sim_1/new/2-1 Priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_priority_encoder_4to2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/4-2 priority_encoder/4-2 priority_encoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
