{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:00:31 2013 " "Info: Processing started: Sun Dec 01 17:00:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RSlec -c RSlec --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RSlec -c RSlec --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "inst2 " "Warning: Node \"inst2\"" {  } { { "RSlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/RSlec/RSlec.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "RSlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/RSlec/RSlec.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S notQ 10.869 ns Longest " "Info: Longest tpd from source pin \"S\" to destination pin \"notQ\" is 10.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns S 1 PIN PIN_AA3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA3; Fanout = 3; PIN Node = 'S'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "RSlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/RSlec/RSlec.bdf" { { 216 0 168 232 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.173 ns) 7.046 ns inst2 2 COMB LOOP LCCOMB_X1_Y7_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(6.173 ns) = 7.046 ns; Loc. = LCCOMB_X1_Y7_N2; Fanout = 3; COMB LOOP Node = 'inst2'" { { "Info" "ITDB_PART_OF_SCC" "inst2 LCCOMB_X1_Y7_N2 " "Info: Loc. = LCCOMB_X1_Y7_N2; Node \"inst2\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "RSlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/RSlec/RSlec.bdf" { { 56 400 464 104 "inst2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.173 ns" { S inst2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 7.529 ns inst3 3 COMB LCCOMB_X1_Y7_N16 1 " "Info: 3: + IC(0.305 ns) + CELL(0.178 ns) = 7.529 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { inst2 inst3 } "NODE_NAME" } } { "RSlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/RSlec/RSlec.bdf" { { 184 400 464 232 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.820 ns) 10.869 ns notQ 4 PIN PIN_R5 0 " "Info: 4: + IC(0.520 ns) + CELL(2.820 ns) = 10.869 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'notQ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { inst3 notQ } "NODE_NAME" } } { "RSlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/RSlec/RSlec.bdf" { { 200 520 696 216 "notQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.044 ns ( 92.41 % ) " "Info: Total cell delay = 10.044 ns ( 92.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 7.59 % ) " "Info: Total interconnect delay = 0.825 ns ( 7.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.869 ns" { S inst2 inst3 notQ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.869 ns" { S {} S~combout {} inst2 {} inst3 {} notQ {} } { 0.000ns 0.000ns 0.000ns 0.305ns 0.520ns } { 0.000ns 0.873ns 6.173ns 0.178ns 2.820ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:00:32 2013 " "Info: Processing ended: Sun Dec 01 17:00:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
