/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:16 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_CMD_AFEC_INTR_CTRL2_0_A_H__
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_H__

/***************************************************************************
 *CMD_AFEC_INTR_CTRL2_0_A - CMD AFEC L2 Interrupt Control 0 Registers
 ***************************************************************************/
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS  0x022c4000 /* [RO] CPU interrupt Status Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET     0x022c4004 /* [WO] CPU interrupt Set Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR   0x022c4008 /* [WO] CPU interrupt Clear Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS 0x022c400c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET 0x022c4010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR 0x022c4014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS  0x022c4018 /* [RO] PCI interrupt Status Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET     0x022c401c /* [WO] PCI interrupt Set Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR   0x022c4020 /* [WO] PCI interrupt Clear Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS 0x022c4024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET 0x022c4028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR 0x022c402c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_reserved0_MASK     0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_reserved0_SHIFT    31

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_FEC_LOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_FEC_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_BCH_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_LDPC_DIN_ERR_MASK  0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_LDPC_DIN_ERR_SHIFT 6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_LDPC_DIN_ERR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_MISALIGN_MASK 0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_MISALIGN_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_2_MASK   0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_2_SHIFT  4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_1_MASK   0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_1_SHIFT  3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_0_MASK   0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_0_SHIFT  2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_DIRP_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_CAPTURE_EN_INTR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_STATUS :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS_INFIFO_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_reserved0_MASK        0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_reserved0_SHIFT       31

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_FEC_LOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_FEC_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_BCH_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_LDPC_DIN_ERR_MASK     0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_LDPC_DIN_ERR_SHIFT    6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_LDPC_DIN_ERR_DEFAULT  0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_MISALIGN_MASK    0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_MISALIGN_SHIFT   5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_MISALIGN_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_2_MASK      0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_2_SHIFT     4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_2_DEFAULT   0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_1_MASK      0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_1_SHIFT     3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_1_DEFAULT   0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_0_MASK      0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_0_SHIFT     2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_DIRP_INTR_0_DEFAULT   0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_CAPTURE_EN_INTR_MASK  0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_CAPTURE_EN_INTR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_SET :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_SET_INFIFO_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_reserved0_MASK      0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_reserved0_SHIFT     31

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_FEC_LOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_FEC_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_BCH_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_LDPC_DIN_ERR_MASK   0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_LDPC_DIN_ERR_SHIFT  6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_LDPC_DIN_ERR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_MISALIGN_MASK  0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_MISALIGN_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_2_MASK    0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_2_SHIFT   4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_1_MASK    0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_1_SHIFT   3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_0_MASK    0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_0_SHIFT   2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_DIRP_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_CAPTURE_EN_INTR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_CLEAR :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_CLEAR_INFIFO_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_reserved0_MASK 0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_reserved0_SHIFT 31

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_FEC_LOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_FEC_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_BCH_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_LDPC_DIN_ERR_MASK 0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_LDPC_DIN_ERR_SHIFT 6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_LDPC_DIN_ERR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_MISALIGN_MASK 0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_MISALIGN_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_2_MASK 0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_2_SHIFT 4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_1_MASK 0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_1_SHIFT 3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_0_MASK 0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_0_SHIFT 2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_DIRP_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_CAPTURE_EN_INTR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_STATUS :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS_INFIFO_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_reserved0_MASK   0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_reserved0_SHIFT  31

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_FEC_LOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_FEC_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_BCH_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_LDPC_DIN_ERR_MASK 0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_LDPC_DIN_ERR_SHIFT 6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_LDPC_DIN_ERR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_MISALIGN_MASK 0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_MISALIGN_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_2_MASK 0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_2_SHIFT 4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_1_MASK 0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_1_SHIFT 3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_0_MASK 0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_0_SHIFT 2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_DIRP_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_CAPTURE_EN_INTR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_SET :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_SET_INFIFO_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_reserved0_MASK 0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_reserved0_SHIFT 31

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_FEC_LOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_FEC_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_BCH_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_LDPC_DIN_ERR_MASK 0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_LDPC_DIN_ERR_SHIFT 6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_LDPC_DIN_ERR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_MISALIGN_MASK 0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_MISALIGN_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_2_MASK 0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_2_SHIFT 4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_1_MASK 0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_1_SHIFT 3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_0_MASK 0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_0_SHIFT 2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_DIRP_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_CAPTURE_EN_INTR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: CPU_MASK_CLEAR :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_CLEAR_INFIFO_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_reserved0_MASK     0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_reserved0_SHIFT    31

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_FEC_LOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_FEC_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_BCH_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_LDPC_DIN_ERR_MASK  0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_LDPC_DIN_ERR_SHIFT 6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_LDPC_DIN_ERR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_MISALIGN_MASK 0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_MISALIGN_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_2_MASK   0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_2_SHIFT  4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_1_MASK   0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_1_SHIFT  3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_0_MASK   0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_0_SHIFT  2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_DIRP_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_CAPTURE_EN_INTR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_STATUS :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS_INFIFO_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_reserved0_MASK        0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_reserved0_SHIFT       31

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_FEC_LOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_FEC_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_BCH_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_LDPC_DIN_ERR_MASK     0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_LDPC_DIN_ERR_SHIFT    6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_LDPC_DIN_ERR_DEFAULT  0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_MISALIGN_MASK    0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_MISALIGN_SHIFT   5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_MISALIGN_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_2_MASK      0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_2_SHIFT     4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_2_DEFAULT   0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_1_MASK      0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_1_SHIFT     3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_1_DEFAULT   0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_0_MASK      0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_0_SHIFT     2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_DIRP_INTR_0_DEFAULT   0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_CAPTURE_EN_INTR_MASK  0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_CAPTURE_EN_INTR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_SET :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_SET_INFIFO_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_reserved0_MASK      0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_reserved0_SHIFT     31

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_4_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_3_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_FEC_LOCK_STATUS_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_FEC_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_BCH_COR_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_LDPC_DIN_ERR_MASK   0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_LDPC_DIN_ERR_SHIFT  6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_LDPC_DIN_ERR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_MISALIGN_MASK  0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_MISALIGN_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_2_MASK    0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_2_SHIFT   4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_2_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_1_MASK    0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_1_SHIFT   3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_1_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_0_MASK    0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_0_SHIFT   2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_DIRP_INTR_0_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_CAPTURE_EN_INTR_DEFAULT 0x00000000

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_CLEAR :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_CLEAR_INFIFO_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_reserved0_MASK 0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_reserved0_SHIFT 31

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_FEC_LOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_FEC_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_BCH_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_LDPC_DIN_ERR_MASK 0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_LDPC_DIN_ERR_SHIFT 6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_LDPC_DIN_ERR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_MISALIGN_MASK 0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_MISALIGN_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_2_MASK 0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_2_SHIFT 4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_1_MASK 0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_1_SHIFT 3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_0_MASK 0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_0_SHIFT 2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_DIRP_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_CAPTURE_EN_INTR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_STATUS :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS_INFIFO_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_reserved0_MASK   0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_reserved0_SHIFT  31

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_FEC_LOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_FEC_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_BCH_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_LDPC_DIN_ERR_MASK 0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_LDPC_DIN_ERR_SHIFT 6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_LDPC_DIN_ERR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_MISALIGN_MASK 0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_MISALIGN_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_2_MASK 0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_2_SHIFT 4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_1_MASK 0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_1_SHIFT 3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_0_MASK 0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_0_SHIFT 2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_DIRP_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_CAPTURE_EN_INTR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_SET :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_SET_INFIFO_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_reserved0_MASK 0x80000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_reserved0_SHIFT 31

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: RCVR_AFEC_IF_INTR_5 [30:30] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_5_MASK 0x40000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_5_SHIFT 30
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_5_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: RCVR_AFEC_IF_INTR_4 [29:29] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_4_MASK 0x20000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_4_SHIFT 29
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: RCVR_AFEC_IF_INTR_3 [28:28] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_3_MASK 0x10000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_3_SHIFT 28
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: RCVR_AFEC_IF_INTR_2 [27:27] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_2_MASK 0x08000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_2_SHIFT 27
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: RCVR_AFEC_IF_INTR_1 [26:26] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_1_MASK 0x04000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_1_SHIFT 26
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: RCVR_AFEC_IF_INTR_0 [25:25] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_0_MASK 0x02000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_0_SHIFT 25
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_RCVR_AFEC_IF_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_UNLOCK_STATUS_4 [24:24] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_4_MASK 0x01000000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_4_SHIFT 24
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_UNLOCK_STATUS_3 [23:23] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_3_MASK 0x00800000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_3_SHIFT 23
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_UNLOCK_STATUS_2 [22:22] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_2_MASK 0x00400000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_2_SHIFT 22
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_UNLOCK_STATUS_1 [21:21] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_1_MASK 0x00200000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_1_SHIFT 21
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_UNLOCK_STATUS_0 [20:20] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_0_MASK 0x00100000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_0_SHIFT 20
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_UNLOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_LOCK_STATUS_4 [19:19] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_4_MASK 0x00080000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_4_SHIFT 19
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_4_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_LOCK_STATUS_3 [18:18] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_3_MASK 0x00040000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_3_SHIFT 18
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_3_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_LOCK_STATUS_2 [17:17] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_2_MASK 0x00020000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_2_SHIFT 17
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_LOCK_STATUS_1 [16:16] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_1_MASK 0x00010000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_1_SHIFT 16
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: FEC_LOCK_STATUS_0 [15:15] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_0_MASK 0x00008000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_0_SHIFT 15
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_FEC_LOCK_STATUS_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: SNR_LDPC_FAILED_ROVR [14:14] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_SNR_LDPC_FAILED_ROVR_MASK 0x00004000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_SNR_LDPC_FAILED_ROVR_SHIFT 14
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_SNR_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: PROG_FEC_TOTAL_ROVR [13:13] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_TOTAL_ROVR_MASK 0x00002000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_TOTAL_ROVR_SHIFT 13
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_TOTAL_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: PROG_FEC_UNCOR_ROVR [12:12] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_UNCOR_ROVR_MASK 0x00001000
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_UNCOR_ROVR_SHIFT 12
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_UNCOR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: PROG_FEC_COR_ROVR [11:11] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_COR_ROVR_MASK 0x00000800
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_COR_ROVR_SHIFT 11
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_FEC_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: PROG_BCH_COR_ROVR [10:10] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_BCH_COR_ROVR_MASK 0x00000400
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_BCH_COR_ROVR_SHIFT 10
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_BCH_COR_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: PROG_BCH_COR_BITS_ROVR [09:09] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_BCH_COR_BITS_ROVR_MASK 0x00000200
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_BCH_COR_BITS_ROVR_SHIFT 9
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_BCH_COR_BITS_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: PROG_LDPC_ITER_ROVR [08:08] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_LDPC_ITER_ROVR_MASK 0x00000100
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_LDPC_ITER_ROVR_SHIFT 8
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_LDPC_ITER_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: PROG_LDPC_FAILED_ROVR [07:07] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_LDPC_FAILED_ROVR_MASK 0x00000080
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_LDPC_FAILED_ROVR_SHIFT 7
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_PROG_LDPC_FAILED_ROVR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: LDPC_DIN_ERR [06:06] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_LDPC_DIN_ERR_MASK 0x00000040
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_LDPC_DIN_ERR_SHIFT 6
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_LDPC_DIN_ERR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: DIRP_MISALIGN [05:05] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_MISALIGN_MASK 0x00000020
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_MISALIGN_SHIFT 5
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_MISALIGN_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: DIRP_INTR_2 [04:04] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_2_MASK 0x00000010
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_2_SHIFT 4
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_2_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: DIRP_INTR_1 [03:03] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_1_MASK 0x00000008
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_1_SHIFT 3
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_1_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: DIRP_INTR_0 [02:02] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_0_MASK 0x00000004
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_0_SHIFT 2
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_DIRP_INTR_0_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: CAPTURE_EN_INTR [01:01] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_CAPTURE_EN_INTR_MASK 0x00000002
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_CAPTURE_EN_INTR_SHIFT 1
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_CAPTURE_EN_INTR_DEFAULT 0x00000001

/* CMD_AFEC_INTR_CTRL2_0_A :: PCI_MASK_CLEAR :: INFIFO_FULL_INTR [00:00] */
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_INFIFO_FULL_INTR_MASK 0x00000001
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_INFIFO_FULL_INTR_SHIFT 0
#define BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_CLEAR_INFIFO_FULL_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_CMD_AFEC_INTR_CTRL2_0_A_H__ */

/* End of File */
