{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692234531313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692234531313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 19:08:51 2023 " "Processing started: Wed Aug 16 19:08:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692234531313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692234531313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tallernios -c tallernios --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off tallernios -c tallernios --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692234531313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692234532085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692234532085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "platform/synthesis/platform.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692234537728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692234537728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tallernios.sv 1 1 " "Found 1 design units, including 1 entities, in source file tallernios.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tallernios " "Found entity 1: tallernios" {  } { { "tallernios.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/tallernios.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692234537729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692234537729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tallernios " "Elaborating entity \"tallernios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692234537756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:plat " "Elaborating entity \"platform\" for hierarchy \"platform:plat\"" {  } { { "tallernios.sv" "plat" { Text "C:/intelFPGA_lite/Proyectos/tutorial/tallernios.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692234537765 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_gen2_0 platform_nios2_gen2_0 " "Node instance \"nios2_gen2_0\" instantiates undefined entity \"platform_nios2_gen2_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537832 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pio_leds_0 platform_pio_leds_0 " "Node instance \"pio_leds_0\" instantiates undefined entity \"platform_pio_leds_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "pio_leds_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 83 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537832 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pio_switch_0 platform_pio_switch_0 " "Node instance \"pio_switch_0\" instantiates undefined entity \"platform_pio_switch_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "pio_switch_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 91 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537832 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ram_0 platform_ram_0 " "Node instance \"ram_0\" instantiates undefined entity \"platform_ram_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "ram_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 105 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537832 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rom_0 platform_rom_0 " "Node instance \"rom_0\" instantiates undefined entity \"platform_rom_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "rom_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537832 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "timer_0 platform_timer_0 " "Node instance \"timer_0\" instantiates undefined entity \"platform_timer_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "timer_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 131 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537832 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 platform_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"platform_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 162 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537832 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_1 platform_mm_interconnect_1 " "Node instance \"mm_interconnect_1\" instantiates undefined entity \"platform_mm_interconnect_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "mm_interconnect_1" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 179 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537833 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "irq_mapper platform_irq_mapper " "Node instance \"irq_mapper\" instantiates undefined entity \"platform_irq_mapper\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "irq_mapper" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 186 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537833 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "platform/synthesis/platform.v" "rst_controller" { Text "C:/intelFPGA_lite/Proyectos/tutorial/platform/synthesis/platform.v" 249 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1692234537833 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 10 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692234537858 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 16 19:08:57 2023 " "Processing ended: Wed Aug 16 19:08:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692234537858 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692234537858 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692234537858 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692234537858 ""}
