
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function pin_down: SSA
Frame Objects:
  fi#-3: size=4, align=8, fixed, at location [SP+16]
  fi#-2: size=4, align=4, fixed, at location [SP+12]
  fi#-1: size=4, align=8, fixed, at location [SP+8]
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	%vreg2<def> = LD <fi#-3>, 0; mem:LD4[FixedStack-3](align=8) CPURegs:%vreg2
	%vreg3<def> = LD <fi#-2>, 0; mem:LD4[FixedStack-2] CPURegs:%vreg3
	%vreg4<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg4
	ST %vreg0, <fi#0>, 0; mem:ST4[%d.addr] CPURegs:%vreg0
	ST %vreg1, <fi#1>, 0; mem:ST4[%x.addr] CPURegs:%vreg1
	ST %vreg4<kill>, <fi#2>, 0; mem:ST4[%delta.addr] CPURegs:%vreg4
	ST %vreg3<kill>, <fi#3>, 0; mem:ST4[%p_H.addr] CPURegs:%vreg3
	ST %vreg2<kill>, <fi#4>, 0; mem:ST4[%p_X.addr] CPURegs:%vreg2
	%vreg5<def> = MovGR %ZERO, 7; CPURegs:%vreg5
	%vreg6<def> = LD <fi#0>, 0; mem:LD4[%d.addr] CPURegs:%vreg6
	ST %vreg5<kill>, %vreg6<kill>, 0; mem:ST4[%0] CPURegs:%vreg5,%vreg6
	%vreg7<def> = MovGR %ZERO, 8; CPURegs:%vreg7
	%vreg8<def> = LD <fi#1>, 0; mem:LD4[%x.addr] CPURegs:%vreg8
	ST %vreg7<kill>, %vreg8<kill>, 0; mem:ST4[%1] CPURegs:%vreg7,%vreg8
	%vreg9<def> = MovGR %ZERO, 1; CPURegs:%vreg9
	%vreg10<def> = LD <fi#2>, 0; mem:LD4[%delta.addr] CPURegs:%vreg10
	ST %vreg9, %vreg10<kill>, 0; mem:ST4[%2] CPURegs:%vreg9,%vreg10
	%vreg11<def> = MovGR %ZERO, 0; CPURegs:%vreg11
	ST %vreg11<kill>, <fi#5>, 0; mem:ST4[%f] CPURegs:%vreg11
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg12<def> = LD <fi#5>, 0; mem:LD4[%f] CPURegs:%vreg12
	%vreg13<def> = LTI %vreg12<kill>, 16; CPURegs:%vreg13,%vreg12
	JNC %vreg13<kill>, <BB#4>; CPURegs:%vreg13
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg14<def> = LD <fi#3>, 0; mem:LD4[%p_H.addr] CPURegs:%vreg14
	%vreg15<def> = ADDiu %vreg14, 4; CPURegs:%vreg15,%vreg14
	ST %vreg15<kill>, <fi#3>, 0; mem:ST4[%p_H.addr] CPURegs:%vreg15
	ST %vreg9, %vreg14, 0; mem:ST4[%4] CPURegs:%vreg9,%vreg14
	%vreg17<def> = LD <fi#4>, 0; mem:LD4[%p_X.addr] CPURegs:%vreg17
	%vreg18<def> = ADDiu %vreg17, 4; CPURegs:%vreg18,%vreg17
	ST %vreg18<kill>, <fi#4>, 0; mem:ST4[%p_X.addr] CPURegs:%vreg18
	ST %vreg9, %vreg17, 0; mem:ST4[%5] CPURegs:%vreg9,%vreg17
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg19<def> = LD <fi#5>, 0; mem:LD4[%f] CPURegs:%vreg19
	%vreg20<def> = ADDiu %vreg19<kill>, 1; CPURegs:%vreg20,%vreg19
	ST %vreg20<kill>, <fi#5>, 0; mem:ST4[%f] CPURegs:%vreg20
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	RetLR

# End machine code for function pin_down.

# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
  fi#6: size=4, align=4, at location [SP]
  fi#7: size=4, align=4, at location [SP]
  fi#8: size=4, align=4, at location [SP]
  fi#9: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	ADJCALLSTACKDOWN 24, %SP<imp-def,dead>, %SP<imp-use>
	%vreg1<def> = COPY %SP; CPURegs:%vreg1
	%vreg2<def> = LEA <fi#1>, 0; CPURegs:%vreg2
	ST %vreg2<kill>, %vreg1, 8; mem:ST4[<unknown>] CPURegs:%vreg2,%vreg1
	%vreg3<def> = MovIGH %ZERO, <ga:@main.X>[TF=3]; CPURegs:%vreg3
	%vreg4<def,tied1> = MovIGL %vreg3<tied0>, <ga:@main.X>[TF=4]; CPURegs:%vreg4,%vreg3
	ST %vreg4, %vreg1, 16; mem:ST4[<unknown>] CPURegs:%vreg4,%vreg1
	%vreg5<def> = MovIGH %ZERO, <ga:@main.H>[TF=3]; CPURegs:%vreg5
	%vreg6<def,tied1> = MovIGL %vreg5<tied0>, <ga:@main.H>[TF=4]; CPURegs:%vreg6,%vreg5
	ST %vreg6, %vreg1, 12; mem:ST4[<unknown>] CPURegs:%vreg6,%vreg1
	%vreg7<def> = LEA <fi#2>, 0; CPURegs:%vreg7
	%vreg8<def> = LEA <fi#3>, 0; CPURegs:%vreg8
	%A0<def> = COPY %vreg7; CPURegs:%vreg7
	%A1<def> = COPY %vreg8; CPURegs:%vreg8
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>
	ADJCALLSTACKUP 24, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg9<def> = ADDiu %vreg6, 60; CPURegs:%vreg9,%vreg6
	ST %vreg9<kill>, <fi#7>, 0; mem:ST4[%p_H] CPURegs:%vreg9
	%vreg10<def> = ADDiu %vreg4, 60; CPURegs:%vreg10,%vreg4
	ST %vreg10<kill>, <fi#8>, 0; mem:ST4[%p_X] CPURegs:%vreg10
	%vreg11<def> = ADDiu %vreg4, 56; CPURegs:%vreg11,%vreg4
	ST %vreg11<kill>, <fi#9>, 0; mem:ST4[%p_X2] CPURegs:%vreg11
	ST %vreg0, <fi#4>, 0; mem:ST4[%y] CPURegs:%vreg0
	%vreg12<def> = MovGR %ZERO, 1; CPURegs:%vreg12
	ST %vreg12<kill>, <fi#6>, 0; mem:ST4[%f] CPURegs:%vreg12
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg13<def> = LD <fi#6>, 0; mem:LD4[%f] CPURegs:%vreg13
	%vreg14<def> = LTI %vreg13<kill>, 16; CPURegs:%vreg14,%vreg13
	JNC %vreg14<kill>, <BB#4>; CPURegs:%vreg14
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg49<def> = LD <fi#7>, 0; mem:LD4[%p_H] CPURegs:%vreg49
	%vreg50<def> = ADDiu %vreg49, -4; CPURegs:%vreg50,%vreg49
	ST %vreg50<kill>, <fi#7>, 0; mem:ST4[%p_H] CPURegs:%vreg50
	%vreg51<def> = LD %vreg49, 0; mem:LD4[%1] CPURegs:%vreg51,%vreg49
	%vreg52<def> = LD <fi#9>, 0; mem:LD4[%p_X2] CPURegs:%vreg52
	%vreg53<def> = ADDiu %vreg52, -4; CPURegs:%vreg53,%vreg52
	ST %vreg53<kill>, <fi#9>, 0; mem:ST4[%p_X2] CPURegs:%vreg53
	%vreg54<def> = LD %vreg52, 0; mem:LD4[%3] CPURegs:%vreg54,%vreg52
	%vreg55<def> = LD <fi#8>, 0; mem:LD4[%p_X] CPURegs:%vreg55
	%vreg56<def> = ADDiu %vreg55, -4; CPURegs:%vreg56,%vreg55
	ST %vreg56<kill>, <fi#8>, 0; mem:ST4[%p_X] CPURegs:%vreg56
	ST %vreg54, %vreg55, 0; mem:ST4[%5] CPURegs:%vreg54,%vreg55
	%vreg57<def> = MUL32 %vreg51<kill>, %vreg54; CPURegs:%vreg57,%vreg51,%vreg54
	%vreg58<def> = LD <fi#4>, 0; mem:LD4[%y] CPURegs:%vreg58
	%vreg59<def> = ADDu %vreg58<kill>, %vreg57<kill>; CPURegs:%vreg59,%vreg58,%vreg57
	ST %vreg59<kill>, <fi#4>, 0; mem:ST4[%y] CPURegs:%vreg59
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg60<def> = LD <fi#6>, 0; mem:LD4[%f] CPURegs:%vreg60
	%vreg61<def> = ADDiu %vreg60<kill>, 1; CPURegs:%vreg61,%vreg60
	ST %vreg61<kill>, <fi#6>, 0; mem:ST4[%f] CPURegs:%vreg61
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	%vreg15<def> = LD <fi#7>, 0; mem:LD4[%p_H] CPURegs:%vreg15
	%vreg16<def> = LD %vreg15<kill>, 0; mem:LD4[%8] CPURegs:%vreg16,%vreg15
	%vreg17<def> = LD <fi#8>, 0; mem:LD4[%p_X] CPURegs:%vreg17
	%vreg18<def> = LD <fi#3>, 0; mem:LD4[%x] CPURegs:%vreg18
	ST %vreg18, %vreg17<kill>, 0; mem:ST4[%11] CPURegs:%vreg18,%vreg17
	%vreg19<def> = MUL32 %vreg16<kill>, %vreg18; CPURegs:%vreg19,%vreg16,%vreg18
	%vreg20<def> = LD <fi#4>, 0; mem:LD4[%y] CPURegs:%vreg20
	%vreg21<def> = ADDu %vreg20<kill>, %vreg19<kill>; CPURegs:%vreg21,%vreg20,%vreg19
	ST %vreg21, <fi#4>, 0; mem:ST4[%y] CPURegs:%vreg21
	%vreg22<def> = LD <fi#2>, 0; mem:LD4[%d] CPURegs:%vreg22
	%vreg23<def> = SUBu %vreg22<kill>, %vreg21; CPURegs:%vreg23,%vreg22,%vreg21
	%vreg24<def> = LD <fi#1>, 0; mem:LD4[%delta] CPURegs:%vreg24
	%vreg25<def> = MUL32 %vreg23<kill>, %vreg24<kill>; CPURegs:%vreg25,%vreg23,%vreg24
	ST %vreg25<kill>, <fi#5>, 0; mem:ST4[%error] CPURegs:%vreg25
	ST %vreg0, <fi#6>, 0; mem:ST4[%f] CPURegs:%vreg0
    Successors according to CFG: BB#5

BB#5: derived from LLVM BB %for.cond6
    Predecessors according to CFG: BB#4 BB#7
	%vreg27<def> = LD <fi#6>, 0; mem:LD4[%f] CPURegs:%vreg27
	%vreg28<def> = LTI %vreg27<kill>, 16; CPURegs:%vreg28,%vreg27
	JNC %vreg28<kill>, <BB#8>; CPURegs:%vreg28
	Jmp <BB#6>
    Successors according to CFG: BB#6(124) BB#8(4)

BB#6: derived from LLVM BB %for.body8
    Predecessors according to CFG: BB#5
	%vreg38<def> = LD <fi#8>, 0; mem:LD4[%p_X] CPURegs:%vreg38
	%vreg39<def> = ADDiu %vreg38, 4; CPURegs:%vreg39,%vreg38
	%vreg40<def> = LD <fi#5>, 0; mem:LD4[%error] CPURegs:%vreg40
	ST %vreg39<kill>, <fi#8>, 0; mem:ST4[%p_X] CPURegs:%vreg39
	%vreg41<def> = LD %vreg38, 0; mem:LD4[%18] CPURegs:%vreg41,%vreg38
	%vreg42<def> = LD <fi#7>, 0; mem:LD4[%p_H] CPURegs:%vreg42
	%vreg43<def> = ADDiu %vreg42, 4; CPURegs:%vreg43,%vreg42
	ST %vreg43<kill>, <fi#7>, 0; mem:ST4[%p_H] CPURegs:%vreg43
	%vreg44<def> = MUL32 %vreg40<kill>, %vreg41<kill>; CPURegs:%vreg44,%vreg40,%vreg41
	%vreg45<def> = LD %vreg42, 0; mem:LD4[%20] CPURegs:%vreg45,%vreg42
	%vreg46<def> = ADDu %vreg45<kill>, %vreg44<kill>; CPURegs:%vreg46,%vreg45,%vreg44
	ST %vreg46<kill>, %vreg42, 0; mem:ST4[%20] CPURegs:%vreg46,%vreg42
    Successors according to CFG: BB#7

BB#7: derived from LLVM BB %for.inc13
    Predecessors according to CFG: BB#6
	%vreg47<def> = LD <fi#6>, 0; mem:LD4[%f] CPURegs:%vreg47
	%vreg48<def> = ADDiu %vreg47<kill>, 1; CPURegs:%vreg48,%vreg47
	ST %vreg48<kill>, <fi#6>, 0; mem:ST4[%f] CPURegs:%vreg48
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#8: derived from LLVM BB %for.end15
    Predecessors according to CFG: BB#5
	ADJCALLSTACKDOWN 24, %SP<imp-def,dead>, %SP<imp-use>
	%vreg29<def> = COPY %SP; CPURegs:%vreg29
	%vreg30<def> = LEA <fi#4>, 0; CPURegs:%vreg30
	ST %vreg30<kill>, %vreg29, 8; mem:ST4[<unknown>] CPURegs:%vreg30,%vreg29
	ST %vreg4, %vreg29, 16; mem:ST4[<unknown>] CPURegs:%vreg4,%vreg29
	ST %vreg6, %vreg29, 12; mem:ST4[<unknown>] CPURegs:%vreg6,%vreg29
	%vreg35<def> = LEA <fi#2>, 0; CPURegs:%vreg35
	%vreg36<def> = LEA <fi#3>, 0; CPURegs:%vreg36
	%A0<def> = COPY %vreg35; CPURegs:%vreg35
	%A1<def> = COPY %vreg36; CPURegs:%vreg36
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>
	ADJCALLSTACKUP 24, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg37<def> = MovGR %ZERO, 0; CPURegs:%vreg37
	%V0<def> = COPY %vreg37; CPURegs:%vreg37
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function pin_down: SSA
Frame Objects:
  fi#-3: size=4, align=8, fixed, at location [SP+16]
  fi#-2: size=4, align=4, fixed, at location [SP+12]
  fi#-1: size=4, align=8, fixed, at location [SP+8]
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	%vreg2<def> = LD <fi#-3>, 0; mem:LD4[FixedStack-3](align=8) CPURegs:%vreg2
	%vreg3<def> = LD <fi#-2>, 0; mem:LD4[FixedStack-2] CPURegs:%vreg3
	%vreg4<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg4
	ST %vreg0, <fi#0>, 0; mem:ST4[%d.addr] CPURegs:%vreg0
	ST %vreg1, <fi#1>, 0; mem:ST4[%x.addr] CPURegs:%vreg1
	ST %vreg4<kill>, <fi#2>, 0; mem:ST4[%delta.addr] CPURegs:%vreg4
	ST %vreg3<kill>, <fi#3>, 0; mem:ST4[%p_H.addr] CPURegs:%vreg3
	ST %vreg2<kill>, <fi#4>, 0; mem:ST4[%p_X.addr] CPURegs:%vreg2
	%vreg5<def> = MovGR %ZERO, 7; CPURegs:%vreg5
	%vreg6<def> = LD <fi#0>, 0; mem:LD4[%d.addr] CPURegs:%vreg6
	ST %vreg5<kill>, %vreg6<kill>, 0; mem:ST4[%0] CPURegs:%vreg5,%vreg6
	%vreg7<def> = MovGR %ZERO, 8; CPURegs:%vreg7
	%vreg8<def> = LD <fi#1>, 0; mem:LD4[%x.addr] CPURegs:%vreg8
	ST %vreg7<kill>, %vreg8<kill>, 0; mem:ST4[%1] CPURegs:%vreg7,%vreg8
	%vreg9<def> = MovGR %ZERO, 1; CPURegs:%vreg9
	%vreg10<def> = LD <fi#2>, 0; mem:LD4[%delta.addr] CPURegs:%vreg10
	ST %vreg9, %vreg10<kill>, 0; mem:ST4[%2] CPURegs:%vreg9,%vreg10
	%vreg11<def> = MovGR %ZERO, 0; CPURegs:%vreg11
	ST %vreg11<kill>, <fi#5>, 0; mem:ST4[%f] CPURegs:%vreg11
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg12<def> = LD <fi#5>, 0; mem:LD4[%f] CPURegs:%vreg12
	%vreg13<def> = LTI %vreg12<kill>, 16; CPURegs:%vreg13,%vreg12
	JNC %vreg13<kill>, <BB#4>; CPURegs:%vreg13
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg14<def> = LD <fi#3>, 0; mem:LD4[%p_H.addr] CPURegs:%vreg14
	%vreg15<def> = ADDiu %vreg14, 4; CPURegs:%vreg15,%vreg14
	ST %vreg15<kill>, <fi#3>, 0; mem:ST4[%p_H.addr] CPURegs:%vreg15
	ST %vreg9, %vreg14, 0; mem:ST4[%4] CPURegs:%vreg9,%vreg14
	%vreg17<def> = LD <fi#4>, 0; mem:LD4[%p_X.addr] CPURegs:%vreg17
	%vreg18<def> = ADDiu %vreg17, 4; CPURegs:%vreg18,%vreg17
	ST %vreg18<kill>, <fi#4>, 0; mem:ST4[%p_X.addr] CPURegs:%vreg18
	ST %vreg9, %vreg17, 0; mem:ST4[%5] CPURegs:%vreg9,%vreg17
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg19<def> = LD <fi#5>, 0; mem:LD4[%f] CPURegs:%vreg19
	%vreg20<def> = ADDiu %vreg19<kill>, 1; CPURegs:%vreg20,%vreg19
	ST %vreg20<kill>, <fi#5>, 0; mem:ST4[%f] CPURegs:%vreg20
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	RetLR

# End machine code for function pin_down.

# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
  fi#6: size=4, align=4, at location [SP]
  fi#7: size=4, align=4, at location [SP]
  fi#8: size=4, align=4, at location [SP]
  fi#9: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	ADJCALLSTACKDOWN 24, %SP<imp-def,dead>, %SP<imp-use>
	%vreg1<def> = COPY %SP; CPURegs:%vreg1
	%vreg2<def> = LEA <fi#1>, 0; CPURegs:%vreg2
	ST %vreg2<kill>, %vreg1, 8; mem:ST4[<unknown>] CPURegs:%vreg2,%vreg1
	%vreg3<def> = MovIGH %ZERO, <ga:@main.X>[TF=3]; CPURegs:%vreg3
	%vreg4<def,tied1> = MovIGL %vreg3<tied0>, <ga:@main.X>[TF=4]; CPURegs:%vreg4,%vreg3
	ST %vreg4, %vreg1, 16; mem:ST4[<unknown>] CPURegs:%vreg4,%vreg1
	%vreg5<def> = MovIGH %ZERO, <ga:@main.H>[TF=3]; CPURegs:%vreg5
	%vreg6<def,tied1> = MovIGL %vreg5<tied0>, <ga:@main.H>[TF=4]; CPURegs:%vreg6,%vreg5
	ST %vreg6, %vreg1, 12; mem:ST4[<unknown>] CPURegs:%vreg6,%vreg1
	%vreg7<def> = LEA <fi#2>, 0; CPURegs:%vreg7
	%vreg8<def> = LEA <fi#3>, 0; CPURegs:%vreg8
	%A0<def> = COPY %vreg7; CPURegs:%vreg7
	%A1<def> = COPY %vreg8; CPURegs:%vreg8
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>
	ADJCALLSTACKUP 24, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg9<def> = ADDiu %vreg6, 60; CPURegs:%vreg9,%vreg6
	ST %vreg9<kill>, <fi#7>, 0; mem:ST4[%p_H] CPURegs:%vreg9
	%vreg10<def> = ADDiu %vreg4, 60; CPURegs:%vreg10,%vreg4
	ST %vreg10<kill>, <fi#8>, 0; mem:ST4[%p_X] CPURegs:%vreg10
	%vreg11<def> = ADDiu %vreg4, 56; CPURegs:%vreg11,%vreg4
	ST %vreg11<kill>, <fi#9>, 0; mem:ST4[%p_X2] CPURegs:%vreg11
	ST %vreg0, <fi#4>, 0; mem:ST4[%y] CPURegs:%vreg0
	%vreg12<def> = MovGR %ZERO, 1; CPURegs:%vreg12
	ST %vreg12<kill>, <fi#6>, 0; mem:ST4[%f] CPURegs:%vreg12
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg13<def> = LD <fi#6>, 0; mem:LD4[%f] CPURegs:%vreg13
	%vreg14<def> = LTI %vreg13<kill>, 16; CPURegs:%vreg14,%vreg13
	JNC %vreg14<kill>, <BB#4>; CPURegs:%vreg14
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg49<def> = LD <fi#7>, 0; mem:LD4[%p_H] CPURegs:%vreg49
	%vreg50<def> = ADDiu %vreg49, -4; CPURegs:%vreg50,%vreg49
	ST %vreg50<kill>, <fi#7>, 0; mem:ST4[%p_H] CPURegs:%vreg50
	%vreg51<def> = LD %vreg49, 0; mem:LD4[%1] CPURegs:%vreg51,%vreg49
	%vreg52<def> = LD <fi#9>, 0; mem:LD4[%p_X2] CPURegs:%vreg52
	%vreg53<def> = ADDiu %vreg52, -4; CPURegs:%vreg53,%vreg52
	ST %vreg53<kill>, <fi#9>, 0; mem:ST4[%p_X2] CPURegs:%vreg53
	%vreg54<def> = LD %vreg52, 0; mem:LD4[%3] CPURegs:%vreg54,%vreg52
	%vreg55<def> = LD <fi#8>, 0; mem:LD4[%p_X] CPURegs:%vreg55
	%vreg56<def> = ADDiu %vreg55, -4; CPURegs:%vreg56,%vreg55
	ST %vreg56<kill>, <fi#8>, 0; mem:ST4[%p_X] CPURegs:%vreg56
	ST %vreg54, %vreg55, 0; mem:ST4[%5] CPURegs:%vreg54,%vreg55
	%vreg57<def> = MUL32 %vreg51<kill>, %vreg54; CPURegs:%vreg57,%vreg51,%vreg54
	%vreg58<def> = LD <fi#4>, 0; mem:LD4[%y] CPURegs:%vreg58
	%vreg59<def> = ADDu %vreg58<kill>, %vreg57<kill>; CPURegs:%vreg59,%vreg58,%vreg57
	ST %vreg59<kill>, <fi#4>, 0; mem:ST4[%y] CPURegs:%vreg59
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg60<def> = LD <fi#6>, 0; mem:LD4[%f] CPURegs:%vreg60
	%vreg61<def> = ADDiu %vreg60<kill>, 1; CPURegs:%vreg61,%vreg60
	ST %vreg61<kill>, <fi#6>, 0; mem:ST4[%f] CPURegs:%vreg61
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	%vreg15<def> = LD <fi#7>, 0; mem:LD4[%p_H] CPURegs:%vreg15
	%vreg16<def> = LD %vreg15<kill>, 0; mem:LD4[%8] CPURegs:%vreg16,%vreg15
	%vreg17<def> = LD <fi#8>, 0; mem:LD4[%p_X] CPURegs:%vreg17
	%vreg18<def> = LD <fi#3>, 0; mem:LD4[%x] CPURegs:%vreg18
	ST %vreg18, %vreg17<kill>, 0; mem:ST4[%11] CPURegs:%vreg18,%vreg17
	%vreg19<def> = MUL32 %vreg16<kill>, %vreg18; CPURegs:%vreg19,%vreg16,%vreg18
	%vreg20<def> = LD <fi#4>, 0; mem:LD4[%y] CPURegs:%vreg20
	%vreg21<def> = ADDu %vreg20<kill>, %vreg19<kill>; CPURegs:%vreg21,%vreg20,%vreg19
	ST %vreg21, <fi#4>, 0; mem:ST4[%y] CPURegs:%vreg21
	%vreg22<def> = LD <fi#2>, 0; mem:LD4[%d] CPURegs:%vreg22
	%vreg23<def> = SUBu %vreg22<kill>, %vreg21; CPURegs:%vreg23,%vreg22,%vreg21
	%vreg24<def> = LD <fi#1>, 0; mem:LD4[%delta] CPURegs:%vreg24
	%vreg25<def> = MUL32 %vreg23<kill>, %vreg24<kill>; CPURegs:%vreg25,%vreg23,%vreg24
	ST %vreg25<kill>, <fi#5>, 0; mem:ST4[%error] CPURegs:%vreg25
	ST %vreg0, <fi#6>, 0; mem:ST4[%f] CPURegs:%vreg0
    Successors according to CFG: BB#5

BB#5: derived from LLVM BB %for.cond6
    Predecessors according to CFG: BB#4 BB#7
	%vreg27<def> = LD <fi#6>, 0; mem:LD4[%f] CPURegs:%vreg27
	%vreg28<def> = LTI %vreg27<kill>, 16; CPURegs:%vreg28,%vreg27
	JNC %vreg28<kill>, <BB#8>; CPURegs:%vreg28
	Jmp <BB#6>
    Successors according to CFG: BB#6(124) BB#8(4)

BB#6: derived from LLVM BB %for.body8
    Predecessors according to CFG: BB#5
	%vreg38<def> = LD <fi#8>, 0; mem:LD4[%p_X] CPURegs:%vreg38
	%vreg39<def> = ADDiu %vreg38, 4; CPURegs:%vreg39,%vreg38
	%vreg40<def> = LD <fi#5>, 0; mem:LD4[%error] CPURegs:%vreg40
	ST %vreg39<kill>, <fi#8>, 0; mem:ST4[%p_X] CPURegs:%vreg39
	%vreg41<def> = LD %vreg38, 0; mem:LD4[%18] CPURegs:%vreg41,%vreg38
	%vreg42<def> = LD <fi#7>, 0; mem:LD4[%p_H] CPURegs:%vreg42
	%vreg43<def> = ADDiu %vreg42, 4; CPURegs:%vreg43,%vreg42
	ST %vreg43<kill>, <fi#7>, 0; mem:ST4[%p_H] CPURegs:%vreg43
	%vreg44<def> = MUL32 %vreg40<kill>, %vreg41<kill>; CPURegs:%vreg44,%vreg40,%vreg41
	%vreg45<def> = LD %vreg42, 0; mem:LD4[%20] CPURegs:%vreg45,%vreg42
	%vreg46<def> = ADDu %vreg45<kill>, %vreg44<kill>; CPURegs:%vreg46,%vreg45,%vreg44
	ST %vreg46<kill>, %vreg42, 0; mem:ST4[%20] CPURegs:%vreg46,%vreg42
    Successors according to CFG: BB#7

BB#7: derived from LLVM BB %for.inc13
    Predecessors according to CFG: BB#6
	%vreg47<def> = LD <fi#6>, 0; mem:LD4[%f] CPURegs:%vreg47
	%vreg48<def> = ADDiu %vreg47<kill>, 1; CPURegs:%vreg48,%vreg47
	ST %vreg48<kill>, <fi#6>, 0; mem:ST4[%f] CPURegs:%vreg48
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#8: derived from LLVM BB %for.end15
    Predecessors according to CFG: BB#5
	ADJCALLSTACKDOWN 24, %SP<imp-def,dead>, %SP<imp-use>
	%vreg29<def> = COPY %SP; CPURegs:%vreg29
	%vreg30<def> = LEA <fi#4>, 0; CPURegs:%vreg30
	ST %vreg30<kill>, %vreg29, 8; mem:ST4[<unknown>] CPURegs:%vreg30,%vreg29
	ST %vreg4, %vreg29, 16; mem:ST4[<unknown>] CPURegs:%vreg4,%vreg29
	ST %vreg6, %vreg29, 12; mem:ST4[<unknown>] CPURegs:%vreg6,%vreg29
	%vreg35<def> = LEA <fi#2>, 0; CPURegs:%vreg35
	%vreg36<def> = LEA <fi#3>, 0; CPURegs:%vreg36
	%A0<def> = COPY %vreg35; CPURegs:%vreg35
	%A1<def> = COPY %vreg36; CPURegs:%vreg36
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>
	ADJCALLSTACKUP 24, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg37<def> = MovGR %ZERO, 0; CPURegs:%vreg37
	%V0<def> = COPY %vreg37; CPURegs:%vreg37
	RetLR %V0<imp-use>

# End machine code for function main.

