#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Dec 26 11:02:56 2025
# Process ID: 30312
# Current directory: D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.runs/synth_1
# Command line: vivado.exe -log Top_ECG_VGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_ECG_VGA.tcl
# Log file: D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.runs/synth_1/Top_ECG_VGA.vds
# Journal file: D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.runs/synth_1\vivado.jou
# Running On: lapnguyenct, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 12, Host memory: 16483 MB
#-----------------------------------------------------------
source Top_ECG_VGA.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/utils_1/imports/synth_1/top_vga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/utils_1/imports/synth_1/top_vga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top_ECG_VGA -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_ECG_VGA' [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Clock_Divider.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Clock_Divider.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ECG_ROM' [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/ECG_ROM.vhd:11]
WARNING: [Synth 8-6014] Unused sequential element map_idx_reg was removed.  [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/ECG_ROM.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ECG_ROM' (2#1) [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/ECG_ROM.vhd:11]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/VGA_Controller.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (3#1) [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/VGA_Controller.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element random_speed_add_reg was removed.  [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element step_curr_reg was removed.  [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element diff_filt_reg was removed.  [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element change_filt_reg was removed.  [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element base_filt_reg was removed.  [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element filt_shifted_reg was removed.  [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element val_temp_reg was removed.  [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'Top_ECG_VGA' (4#1) [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/sources_1/new/Top_ECG_VGA.vhd:15]
WARNING: [Synth 8-7129] Port addr[9] in module ECG_ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module ECG_ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module ECG_ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module ECG_ROM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1356.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/constrs_1/new/Arty_VGA_ECG.xdc]
Finished Parsing XDC File [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/constrs_1/new/Arty_VGA_ECG.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.srcs/constrs_1/new/Arty_VGA_ECG.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_ECG_VGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_ECG_VGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1356.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1356.676 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---RAMs : 
	               5K Bit	(640 X 9 bit)          RAMs := 1     
+---Muxes : 
	  64 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|Top_ECG_VGA | ram_filt_reg | Implied   | 1 K x 9              | RAM64M x 30  | 
+------------+--------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|Top_ECG_VGA | ram_filt_reg | Implied   | 1 K x 9              | RAM64M x 30  | 
+------------+--------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top_ECG_VGA | lfsr_reg[10] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   252|
|3     |LUT1   |    92|
|4     |LUT2   |   168|
|5     |LUT3   |   306|
|6     |LUT4   |   195|
|7     |LUT5   |   212|
|8     |LUT6   |   599|
|9     |RAM64M |    30|
|10    |SRL16E |     1|
|11    |FDRE   |   138|
|12    |IBUF   |     2|
|13    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.676 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1356.676 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.676 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1361.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1367.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 30 instances

Synth Design complete, checksum: bb74ca2f
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1367.715 ; gain = 11.039
INFO: [Common 17-1381] The checkpoint 'D:/DLD_Labs/Basic_Labs/project/ECG_Filter/ECG_Filter.runs/synth_1/Top_ECG_VGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_ECG_VGA_utilization_synth.rpt -pb Top_ECG_VGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 11:03:37 2025...
