<stg><name>equalizer_Pipeline_Coef_Clear_Loop</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 98, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln39 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_48_1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:2 %shl_ln41 = shl i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln41"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:3 %zext_ln41 = zext i8 %shl_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %add_ln41 = add i64 %zext_ln41, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln41, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:6 %sext_ln41 = sext i63 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc.split:7 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:11 %add_ln39 = add i8 %i, i8 255

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln39 = store i8 %add_ln39, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
for.inc.split:9 %write_ln41 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr, i16 0, i2 3

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="31" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="32" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="33" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="34" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
VITIS_LOOP_48_1.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln39 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="62" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i_1" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="gmem" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="69" from="empty" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="empty_1" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="81" from="empty_2" to="specinterface_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="93" toId="13">
</dataflow>
<dataflow id="95" from="coefs" to="coefs_read" fromId="62" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="98" from="i_1" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="99" from="i_1" to="i" fromId="11" toId="16">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="102" from="gmem" to="specbitsmap_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="i" to="tmp" fromId="16" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp" fromId="106" toId="18">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="108" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_110" to="empty" fromId="110" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_110" to="empty" fromId="110" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_110" to="empty" fromId="110" toId="19">
</dataflow>
<dataflow id="114" from="tmp" to="br_ln39" fromId="18" toId="20">
</dataflow>
<dataflow id="115" from="i" to="shl_ln41" fromId="16" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_116" to="shl_ln41" fromId="116" toId="21">
</dataflow>
<dataflow id="118" from="shl_ln41" to="zext_ln41" fromId="21" toId="22">
</dataflow>
<dataflow id="119" from="zext_ln41" to="add_ln41" fromId="22" toId="23">
</dataflow>
<dataflow id="120" from="coefs_read" to="add_ln41" fromId="13" toId="23">
</dataflow>
<dataflow id="122" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln3" fromId="121" toId="24">
</dataflow>
<dataflow id="123" from="add_ln41" to="trunc_ln3" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_63" to="trunc_ln3" fromId="63" toId="24">
</dataflow>
<dataflow id="126" from="StgValue_125" to="trunc_ln3" fromId="125" toId="24">
</dataflow>
<dataflow id="127" from="trunc_ln3" to="sext_ln41" fromId="24" toId="25">
</dataflow>
<dataflow id="128" from="gmem" to="gmem_addr" fromId="61" toId="26">
</dataflow>
<dataflow id="129" from="sext_ln41" to="gmem_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="130" from="i" to="add_ln39" fromId="16" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_131" to="add_ln39" fromId="131" toId="27">
</dataflow>
<dataflow id="133" from="add_ln39" to="store_ln39" fromId="27" toId="28">
</dataflow>
<dataflow id="134" from="i_1" to="store_ln39" fromId="11" toId="28">
</dataflow>
<dataflow id="136" from="_ssdm_op_WriteReq.m_axi.i16P1A" to="gmem_addr_2_req" fromId="135" toId="29">
</dataflow>
<dataflow id="137" from="gmem_addr" to="gmem_addr_2_req" fromId="26" toId="29">
</dataflow>
<dataflow id="138" from="StgValue_63" to="gmem_addr_2_req" fromId="63" toId="29">
</dataflow>
<dataflow id="140" from="_ssdm_op_Write.m_axi.i16P1A" to="write_ln41" fromId="139" toId="30">
</dataflow>
<dataflow id="141" from="gmem_addr" to="write_ln41" fromId="26" toId="30">
</dataflow>
<dataflow id="143" from="StgValue_142" to="write_ln41" fromId="142" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_144" to="write_ln41" fromId="144" toId="30">
</dataflow>
<dataflow id="147" from="_ssdm_op_WriteResp.m_axi.i16P1A" to="gmem_addr_2_resp" fromId="146" toId="31">
</dataflow>
<dataflow id="148" from="gmem_addr" to="gmem_addr_2_resp" fromId="26" toId="31">
</dataflow>
<dataflow id="149" from="_ssdm_op_WriteResp.m_axi.i16P1A" to="gmem_addr_2_resp" fromId="146" toId="32">
</dataflow>
<dataflow id="150" from="gmem_addr" to="gmem_addr_2_resp" fromId="26" toId="32">
</dataflow>
<dataflow id="151" from="_ssdm_op_WriteResp.m_axi.i16P1A" to="gmem_addr_2_resp" fromId="146" toId="33">
</dataflow>
<dataflow id="152" from="gmem_addr" to="gmem_addr_2_resp" fromId="26" toId="33">
</dataflow>
<dataflow id="153" from="_ssdm_op_WriteResp.m_axi.i16P1A" to="gmem_addr_2_resp" fromId="146" toId="34">
</dataflow>
<dataflow id="154" from="gmem_addr" to="gmem_addr_2_resp" fromId="26" toId="34">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="155" toId="35">
</dataflow>
<dataflow id="157" from="StgValue_90" to="specpipeline_ln40" fromId="90" toId="35">
</dataflow>
<dataflow id="158" from="StgValue_70" to="specpipeline_ln40" fromId="70" toId="35">
</dataflow>
<dataflow id="159" from="StgValue_70" to="specpipeline_ln40" fromId="70" toId="35">
</dataflow>
<dataflow id="160" from="StgValue_70" to="specpipeline_ln40" fromId="70" toId="35">
</dataflow>
<dataflow id="161" from="empty_0" to="specpipeline_ln40" fromId="73" toId="35">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="162" toId="36">
</dataflow>
<dataflow id="165" from="empty_13" to="specloopname_ln9" fromId="164" toId="36">
</dataflow>
<dataflow id="166" from="_ssdm_op_WriteResp.m_axi.i16P1A" to="gmem_addr_2_resp" fromId="146" toId="37">
</dataflow>
<dataflow id="167" from="gmem_addr" to="gmem_addr_2_resp" fromId="26" toId="37">
</dataflow>
<dataflow id="168" from="tmp" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="169" from="tmp" to="StgValue_8" fromId="18" toId="8">
</dataflow>
</dataflows>


</stg>
