

set_global_assignment -name NUM_PARALLEL_PROCESSORS 2
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER ON

set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
#set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VHDL" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation

set_global_assignment -name SEARCH_PATH "./../../../rtl/verilog"

set_location_assignment PIN_J10 -to CLK
set_location_assignment PIN_R20 -to RST1
set_location_assignment PIN_E16 -to IR2
set_location_assignment PIN_A20 -to IR1
set_location_assignment PIN_C19 -to IR3
set_location_assignment PIN_B19 -to SW

set_location_assignment PIN_D17 -to STEP
set_location_assignment PIN_C18 -to DIR
set_location_assignment PIN_A19 -to EN


set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RST1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to STEP
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DIR
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IR2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IR1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IR3
