{
  "layout": { "style": "auto" },
  "modules": [
    { "name": "hub", "type": "Crossbar" },
    { "name": "cpu0", "type": "CPUSim" },
    { "name": "cpu1", "type": "CPUSim" },
    { "name": "l2", "type": "CacheSim" },
    { "name": "mem", "type": "MemorySim" }
  ],
  "groups": {
    "ring_nodes": {
      "members": ["cpu0", "cpu1", "l2", "mem"],
      "placement": "radial"
    }
  },
  "connections": [
    { "src": "cpu0", "dst": "hub" },
    { "src": "cpu1", "dst": "hub" },
    { "src": "l2", "dst": "hub" },
    { "src": "mem", "dst": "hub" }
  ]
}
