// Seed: 3788176512
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd93,
    parameter id_10 = 32'd78,
    parameter id_2  = 32'd97,
    parameter id_4  = 32'd55
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7
  );
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  final $signed(87);
  ;
  logic [id_1 : -1 'b0] id_8;
  ;
  logic [-1 : id_4] id_9, _id_10;
  assign id_8[id_10-id_2] = 1;
endmodule
