<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUEDC: NUEDC-Core/Projects/28335/25A/25A_V10/Device/DSP2833x_SysCtrl.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">NUEDC<span id="projectnumber">&#160;v4.5</span>
   </div>
   <div id="projectbrief">NUEDC软件代码库</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','搜索',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('25_a_225_a___v10_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">DSP2833x_SysCtrl.h</div></div>
</div><!--header-->
<div class="contents">
<a href="25_a_225_a___v10_2_device_2_d_s_p2833x___sys_ctrl_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// TI File $Revision: /main/5 $</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">// Checkin $Date: May 12, 2008   09:34:58 $</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">//</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// FILE:   DSP2833x_SysCtrl.h</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">// TITLE:  DSP2833x Device System Control Register Definitions.</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// $TI Release: 2833x/2823x Header Files V1.32 $</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// $Release Date: June 28, 2010 $</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// $Copyright:</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// Copyright (C) 2009-2024 Texas Instruments Incorporated - http://www.ti.com/</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// Redistribution and use in source and binary forms, with or without </span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// modification, are permitted provided that the following conditions </span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// are met:</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// </span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//   Redistributions of source code must retain the above copyright </span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// </span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//   notice, this list of conditions and the following disclaimer in the </span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//   documentation and/or other materials provided with the   </span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//   distribution.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">// </span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//   its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//   from this software without specific prior written permission.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// </span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS </span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT </span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT </span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, </span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT </span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// $</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#ifndef DSP2833x_SYS_CTRL_H</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define DSP2833x_SYS_CTRL_H</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// System Control Individual Register Bit Definitions</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// PLL Status Register</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_p_l_l_s_t_s___b_i_t_s.html">PLLSTS_BITS</a>   {     <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#a7df1b8bd1fc8617ecd13cfd4087bb962">PLLLOCKS</a>:1;     <span class="comment">// 0     PLL lock status</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#a9fc55d573939747d85d2663590ca8387">rsvd1</a>:1;        <span class="comment">// 1     reserved</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#a974b1c4341ab7ed28344c79337d69c8b">PLLOFF</a>:1;       <span class="comment">// 2     PLL off bit</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#aabb0abd8c327153969a7a9a3463a32a2">MCLKSTS</a>:1;      <span class="comment">// 3     Missing clock status bit</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#a4210710247c95097119ec5b588610491">MCLKCLR</a>:1;      <span class="comment">// 4     Missing clock clear bit</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#af0e53c081db44d376f5d093b2bd63f1c">OSCOFF</a>:1;       <span class="comment">// 5     Oscillator clock off</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#afca9a16d305fe5c407f8f71b06af76d0">MCLKOFF</a>:1;      <span class="comment">// 6     Missing clock detect</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#ad40a2b788581cbf64fbcd0783178c4c6">DIVSEL</a>:2;       <span class="comment">// 7     Divide Select</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_s_t_s___b_i_t_s.html#ab59888f251e1f1717d32526bf7d30540">rsvd2</a>:7;        <span class="comment">// 15:7  reserved</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>};</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="keyword">union </span><a class="code hl_union" href="union_p_l_l_s_t_s___r_e_g.html">PLLSTS_REG</a> {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="union_p_l_l_s_t_s___r_e_g.html#a09c55a9d3d0af27a2d3a83cbdbb2105c">all</a>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keyword">struct </span>PLLSTS_BITS  <a class="code hl_variable" href="union_p_l_l_s_t_s___r_e_g.html#a69c8bbd6131fdc87fb9736ce86c41918">bit</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>};</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// High speed peripheral clock register bit definitions</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_h_i_s_p_c_p___b_i_t_s.html">HISPCP_BITS</a>  {       <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_h_i_s_p_c_p___b_i_t_s.html#a889af4f1cf80c60b7abf27da02f28933">HSPCLK</a>:3;        <span class="comment">// 2:0   Rate relative to SYSCLKOUT</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_h_i_s_p_c_p___b_i_t_s.html#a2fe7f5779cca36d001b3d6e5a6357285">rsvd1</a>:13;        <span class="comment">// 15:3  reserved</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>};</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="keyword">union </span><a class="code hl_union" href="union_h_i_s_p_c_p___r_e_g.html">HISPCP_REG</a> {</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="union_h_i_s_p_c_p___r_e_g.html#a16a5b18d968ca31275c1c7bebe60e917">all</a>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="keyword">struct </span>HISPCP_BITS  <a class="code hl_variable" href="union_h_i_s_p_c_p___r_e_g.html#a33200d722535e490b03d011ae815c6e1">bit</a>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>};</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">// Low speed peripheral clock register bit definitions</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_l_o_s_p_c_p___b_i_t_s.html">LOSPCP_BITS</a>  {       <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_l_o_s_p_c_p___b_i_t_s.html#a766a0fe048d5e1343de743d2202a2e16">LSPCLK</a>:3;        <span class="comment">// 2:0   Rate relative to SYSCLKOUT</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_l_o_s_p_c_p___b_i_t_s.html#add9555cb679167bb194e235d81e5dcc3">rsvd1</a>:13;        <span class="comment">// 15:3  reserved</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>};</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="keyword">union </span><a class="code hl_union" href="union_l_o_s_p_c_p___r_e_g.html">LOSPCP_REG</a> {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="union_l_o_s_p_c_p___r_e_g.html#aff68b322df91ea2c6670964de3b296b5">all</a>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="keyword">struct </span>LOSPCP_BITS  <a class="code hl_variable" href="union_l_o_s_p_c_p___r_e_g.html#a8e0da115cfddedb5794b1d909ffb8f0e">bit</a>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>};</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// Peripheral clock control register 0 bit definitions</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_p_c_l_k_c_r0___b_i_t_s.html">PCLKCR0_BITS</a>  {    <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a45d13c5879de46538bd777acaa92a6a3">rsvd1</a>:2;       <span class="comment">// 1:0   reserved</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a28851e1f4a0d0fee2a1eb66fd339f75c">TBCLKSYNC</a>:1;   <span class="comment">// 2     EWPM Module TBCLK enable/sync</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a2cc41a325b93fcd24cb6d87b92096fd5">ADCENCLK</a>:1;    <span class="comment">// 3     Enable high speed clk to ADC</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ae4ff6ce1b2de2d2271a803afd4c84b2a">I2CAENCLK</a>:1;   <span class="comment">// 4     Enable SYSCLKOUT to I2C-A</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a53bbbd55d88830fe2b199a3f8d383eb1">SCICENCLK</a>:1;   <span class="comment">// 5     Enalbe low speed clk to SCI-C</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a7810fcffba0116201bb7d6e478df0a01">rsvd2</a>:2;       <span class="comment">// 7:6   reserved</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#aedb843062f9bc78fc9f284b086d83074">SPIAENCLK</a>:1;   <span class="comment">// 8     Enable low speed clk to SPI-A</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a103ca6993498d1e71cb72a109663cef1">rsvd3</a>:1;       <span class="comment">// 9     reserved</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab19261798f36ab8a7590c5c2b890c2e1">SCIAENCLK</a>:1;   <span class="comment">// 10    Enable low speed clk to SCI-A</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#aaab92d9248881ea14bd3e3d20fafbdb1">SCIBENCLK</a>:1;   <span class="comment">// 11    Enable low speed clk to SCI-B</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#a47e784ed57c84871e5fb210785337276">MCBSPAENCLK</a>:1; <span class="comment">// 12    Enable low speed clk to McBSP-A</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ac58e2dee88f69d8c594a797c1557b2c4">MCBSPBENCLK</a>:1; <span class="comment">// 13    Enable low speed clk to McBSP-B</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab9ec6019ee2033f0d8fe51d624d44361">ECANAENCLK</a>:1;  <span class="comment">// 14    Enable system clk to eCAN-A</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab6eadfdca6a9a0d1d182d4ac7f82ccc8">ECANBENCLK</a>:1;  <span class="comment">// 15    Enable system clk to eCAN-B</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>};</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="keyword">union </span><a class="code hl_union" href="union_p_c_l_k_c_r0___r_e_g.html">PCLKCR0_REG</a> {</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="union_p_c_l_k_c_r0___r_e_g.html#acb635bdd7caee4ee7036985307948b7e">all</a>;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="keyword">struct </span>PCLKCR0_BITS <a class="code hl_variable" href="union_p_c_l_k_c_r0___r_e_g.html#a57362b47d4a11c11099897de92827f9e">bit</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>};</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">//</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">// Peripheral clock control register 1 bit definitions</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_p_c_l_k_c_r1___b_i_t_s.html">PCLKCR1_BITS</a>  {     <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#aec99c0dbabd4c34e4645bb3f83b5b9dd">EPWM1ENCLK</a>:1;   <span class="comment">// 0     Enable SYSCLKOUT to EPWM1</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a1db64813d530c8188b4d570ebbc2327b">EPWM2ENCLK</a>:1;   <span class="comment">// 1     Enable SYSCLKOUT to EPWM2</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a18629aa50c49e02fc3dbe7e888deb457">EPWM3ENCLK</a>:1;   <span class="comment">// 2     Enable SYSCLKOUT to EPWM3</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a393e14eaac54d2218287b543fad1bf2e">EPWM4ENCLK</a>:1;   <span class="comment">// 3     Enable SYSCLKOUT to EPWM4</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#adc84bfd7d3a98cce57fafd44a4f71f86">EPWM5ENCLK</a>:1;   <span class="comment">// 4     Enable SYSCLKOUT to EPWM5</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#af590ef0254da581717dc1c497b74c493">EPWM6ENCLK</a>:1;   <span class="comment">// 5     Enable SYSCLKOUT to EPWM6</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6783f7db0507a92abbb8a8954437acf1">rsvd1</a>:2;        <span class="comment">// 7:6   reserved</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6e74093f6bcaf284d22924f17e4c82ae">ECAP1ENCLK</a>:1;   <span class="comment">// 8     Enable SYSCLKOUT to ECAP1</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a0afec24f9f4fa93fe4300ff56aa50f4c">ECAP2ENCLK</a>:1;   <span class="comment">// 9     Enable SYSCLKOUT to ECAP2</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a8cf57cd4e1998d4e0ed353c4671b8956">ECAP3ENCLK</a>:1;   <span class="comment">// 10    Enable SYSCLKOUT to ECAP3</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a4c5e88c506d19dd42c8b9fe888556165">ECAP4ENCLK</a>:1;   <span class="comment">// 11    Enable SYSCLKOUT to ECAP4</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#af9ca782e88e8f8d9212c306d98d5f490">ECAP5ENCLK</a>:1;   <span class="comment">// 12    Enable SYSCLKOUT to ECAP5</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#a2f0b138a2ae9ff2e9f3a336d55a0323b">ECAP6ENCLK</a>:1;   <span class="comment">// 13    Enable SYSCLKOUT to ECAP6</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#aba660657d56e0c8ae91d48b6f9a6754f">EQEP1ENCLK</a>:1;   <span class="comment">// 14    Enable SYSCLKOUT to EQEP1</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r1___b_i_t_s.html#ae405ac54ad8fe86b84563ff3bf601fea">EQEP2ENCLK</a>:1;   <span class="comment">// 15    Enable SYSCLKOUT to EQEP2</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>};</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="keyword">union </span><a class="code hl_union" href="union_p_c_l_k_c_r1___r_e_g.html">PCLKCR1_REG</a> {</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="union_p_c_l_k_c_r1___r_e_g.html#a926e917c0816d350e59b322430bf4671">all</a>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="keyword">struct </span>PCLKCR1_BITS <a class="code hl_variable" href="union_p_c_l_k_c_r1___r_e_g.html#a0a537e89c134df8729cb1eea2b2128d8">bit</a>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>};</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// Peripheral clock control register 2 bit definitions</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_p_c_l_k_c_r3___b_i_t_s.html">PCLKCR3_BITS</a>  {         <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a03d9795fea738b33c075dd55ed8f6e0b">rsvd1</a>:8;            <span class="comment">// 7:0   reserved</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a449cafb3a2d36d7847f8c707a86d2658">CPUTIMER0ENCLK</a>:1;   <span class="comment">// 8     Enable SYSCLKOUT to CPU-Timer 0</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r3___b_i_t_s.html#aac7aea219526dc1458fbf46bc404122f">CPUTIMER1ENCLK</a>:1;   <span class="comment">// 9     Enable SYSCLKOUT to CPU-Timer 1</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a6b4c50852bde2078572c1c773c10c3ba">CPUTIMER2ENCLK</a>:1;   <span class="comment">// 10    Enable SYSCLKOUT to CPU-Timer 2</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a929b34b3020a8ccab982c9f787a7b13d">DMAENCLK</a>:1;         <span class="comment">// 11    Enable the DMA clock</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a7893134f3d929355272de81842170ecf">XINTFENCLK</a>:1;       <span class="comment">// 12    Enable SYSCLKOUT to XINTF</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a4243da3d97fc134f50b6d619f6bf542a">GPIOINENCLK</a>:1;      <span class="comment">//     Enable GPIO input clock</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_c_l_k_c_r3___b_i_t_s.html#a0cb9702a834a566cd007240c944204cb">rsvd2</a>:2;            <span class="comment">// 15:14 reserved</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>};</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="keyword">union </span><a class="code hl_union" href="union_p_c_l_k_c_r3___r_e_g.html">PCLKCR3_REG</a> {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="union_p_c_l_k_c_r3___r_e_g.html#a6d6c88c875ad6245dfa5e791b161201d">all</a>;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="keyword">struct </span>PCLKCR3_BITS <a class="code hl_variable" href="union_p_c_l_k_c_r3___r_e_g.html#a26c198098151254234fc20cd2bca291b">bit</a>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>};</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">// PLL control register bit definitions</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">//</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_p_l_l_c_r___b_i_t_s.html">PLLCR_BITS</a> {       <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_c_r___b_i_t_s.html#ac084b5f9630ba377da1b825a52557d5f">DIV</a>:4;         <span class="comment">// 3:0   Set clock ratio for the PLL</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_p_l_l_c_r___b_i_t_s.html#ad08b3a787027d6e6c143788a1c63a4eb">rsvd1</a>:12;      <span class="comment">// 15:4  reserved</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>};</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="keyword">union </span><a class="code hl_union" href="union_p_l_l_c_r___r_e_g.html">PLLCR_REG</a> {</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code hl_variable" href="union_p_l_l_c_r___r_e_g.html#ab5d69564dc97b4c9db0964f748b79f36">all</a>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="keyword">struct </span>PLLCR_BITS  <a class="code hl_variable" href="union_p_l_l_c_r___r_e_g.html#a1eb34e9269da5517292176dd544c7e85">bit</a>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>};</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">//</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// Low Power Mode 0 control register bit definitions</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">//</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_l_p_m_c_r0___b_i_t_s.html">LPMCR0_BITS</a> {      <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_l_p_m_c_r0___b_i_t_s.html#a0dd11dbf77e6190bb2e889160a314bab">LPM</a>:2;         <span class="comment">// 1:0   Set the low power mode</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_l_p_m_c_r0___b_i_t_s.html#a4b57c1a9470af75c774798d18db0424b">QUALSTDBY</a>:6;   <span class="comment">// 7:2   Qualification</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_l_p_m_c_r0___b_i_t_s.html#aa0d1e76767df9dcf9f1f7edb4d67e825">rsvd1</a>:7;       <span class="comment">// 14:8  reserved</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_l_p_m_c_r0___b_i_t_s.html#ae02df05b44f6f2b89b927a500b80bf23">WDINTE</a>:1;      <span class="comment">// 15    Enables WD to wake the device from STANDBY</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>};</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="keyword">union </span><a class="code hl_union" href="union_l_p_m_c_r0___r_e_g.html">LPMCR0_REG</a> {</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="union_l_p_m_c_r0___r_e_g.html#a93d128db10fffb86e6fa0d53b7c35647">all</a>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keyword">struct </span>LPMCR0_BITS  <a class="code hl_variable" href="union_l_p_m_c_r0___r_e_g.html#abc05ed63aaf36024e3e19b99b84104f2">bit</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>};</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">//</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">// Dual-mapping configuration register bit definitions</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">//</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_m_a_p_c_n_f___b_i_t_s.html">MAPCNF_BITS</a> {     <span class="comment">// bits  description</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_m_a_p_c_n_f___b_i_t_s.html#ae24a01c20d8c8da0b6efe6990e817f8e">MAPEPWM</a>:1;    <span class="comment">// 0     EPWM dual-map enable</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="struct_m_a_p_c_n_f___b_i_t_s.html#a876a265c687f8c2c880719a7e3934c5d">rsvd1</a>:15;     <span class="comment">// 15:1  reserved</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>};</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="keyword">union </span><a class="code hl_union" href="union_m_a_p_c_n_f___r_e_g.html">MAPCNF_REG</a> {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code hl_variable" href="union_m_a_p_c_n_f___r_e_g.html#aa3db64ec79e3bbd1b2d6fe6354beee60">all</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="keyword">struct </span>MAPCNF_BITS <a class="code hl_variable" href="union_m_a_p_c_n_f___r_e_g.html#a3c72acb0a152d5283af6275d62098e07">bit</a>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>};</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">// System Control Register File</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">//</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_s_y_s___c_t_r_l___r_e_g_s.html">SYS_CTRL_REGS</a> {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92fe15d379e0656fa835523dbca62358">rsvd1</a>;     <span class="comment">// 0</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <span class="keyword">union   </span>PLLSTS_REG  <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a13b1bddad30d3266f4160bc1fd0de68a">PLLSTS</a>;    <span class="comment">// 1</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a6094d6141c0e5b7fcf8347e75dc7ee8e">rsvd2</a>[8];  <span class="comment">// 2-9</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="comment">// 10: High-speed peripheral clock pre-scaler</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="keyword">union   </span>HISPCP_REG  <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad42d708dd4d801d6e2d4e500f40203c1">HISPCP</a>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="keyword">union   </span>LOSPCP_REG  <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a47d376515ad8d8ea6ca56e9a01f967ba">LOSPCP</a>;    <span class="comment">// 11: Low-speed peripheral clock pre-scaler</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="keyword">union   </span>PCLKCR0_REG <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#acd238c6558115a6f6bc9ba60bb2b8048">PCLKCR0</a>;   <span class="comment">// 12: Peripheral clock control register</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="keyword">union   </span>PCLKCR1_REG <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad4114eb042095b43d1aa33c19edcdd5b">PCLKCR1</a>;   <span class="comment">// 13: Peripheral clock control register</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keyword">union   </span>LPMCR0_REG  <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae03e71e7962023480bf29bb486a2f290">LPMCR0</a>;    <span class="comment">// 14: Low-power mode control register 0</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a9790be6d3c12cb7a30e5a982b7d8635b">rsvd3</a>;     <span class="comment">// 15: reserved</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <span class="keyword">union   </span>PCLKCR3_REG <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8ff46de9dde77535c5975ceb732b794a">PCLKCR3</a>;   <span class="comment">// 16: Peripheral clock control register</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <span class="keyword">union   </span>PLLCR_REG   <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8025cf3655933b18ac398fc1f7aac8ac">PLLCR</a>;     <span class="comment">// 17: PLL control register</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="comment">// No bit definitions are defined for SCSR because</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="comment">// a read-modify-write instruction can clear the WDOVERRIDE bit</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae6000479e34b786d1bc87c6f2e42049d">SCSR</a>;      <span class="comment">// 18: System control and status register</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92b24af23d12a6923e477f4468b839e2">WDCNTR</a>;    <span class="comment">// 19: WD counter register</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a770233f4e7f0eccd807279b48cb9d76d">rsvd4</a>;     <span class="comment">// 20</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a1ed06323c33e1bba4a06aaf56186286a">WDKEY</a>;     <span class="comment">// 21: WD reset key register</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#abadc8d3f4767ff807a49072ad01db79d">rsvd5</a>[3];  <span class="comment">// 22-24</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="comment">// No bit definitions are defined for WDCR because</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="comment">// the proper value must be written to the WDCHK field</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <span class="comment">// whenever writing to this register.</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a3ceb4cad7e7068a2872a2d50c647745c">WDCR</a>;      <span class="comment">// 25: WD timer control register</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ab5e5af247b3dcf63d27afbe642496aa5">rsvd6</a>[4];  <span class="comment">// 26-29</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <span class="keyword">union   </span>MAPCNF_REG  <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a2ffb7adf4b4e29fe0ab20938d9ea720a">MAPCNF</a>;    <span class="comment">// 30: Dual-mapping configuration register</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a103f52ec3d3cd489f8e65b06b7c7bb69">rsvd7</a>[1];  <span class="comment">// 31</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>};</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">//</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// CSM Registers</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">//</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">//</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// CSM Status &amp; Control register bit definitions</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">//</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_c_s_m_s_c_r___b_i_t_s.html">CSMSCR_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_c_s_m_s_c_r___b_i_t_s.html#af9a8d39bcfe9f90add69b261eb25b795">SECURE</a>:1;    <span class="comment">// 0     Secure flag</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_c_s_m_s_c_r___b_i_t_s.html#a231f9bcb4cec686eda3df920afc80b3a">rsvd1</a>:14;    <span class="comment">// 14-1  reserved</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_c_s_m_s_c_r___b_i_t_s.html#aa410b0a58e542d686621a910c633e241">FORCESEC</a>:1;  <span class="comment">// 15    Force Secure control bit</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>};</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">//</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">// Allow access to the bit fields or entire register</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="keyword">union </span><a class="code hl_union" href="union_c_s_m_s_c_r___r_e_g.html">CSMSCR_REG</a> {</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code hl_variable" href="union_c_s_m_s_c_r___r_e_g.html#a8cae8c039202b2507d03cab325844976">all</a>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    <span class="keyword">struct </span>CSMSCR_BITS <a class="code hl_variable" href="union_c_s_m_s_c_r___r_e_g.html#afc38165358ce48cfba84877599c29bb3">bit</a>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>};</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">//</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// CSM Register File</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">//</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_c_s_m___r_e_g_s.html">CSM_REGS</a> {</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a7e06a87597063e7639e0d9594b64a815">KEY0</a>;    <span class="comment">// KEY reg bits 15-0</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#ad30fde77f060f4f690c010e011479855">KEY1</a>;    <span class="comment">// KEY reg bits 31-16</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a66ce0b5b350b5ef634917e77a33d33ba">KEY2</a>;    <span class="comment">// KEY reg bits 47-32</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a8ee53df67d4b8800b17abbec51631dfc">KEY3</a>;    <span class="comment">// KEY reg bits 63-48</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#ae15274359fc1e12c28362089732012a0">KEY4</a>;    <span class="comment">// KEY reg bits 79-64</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a56af8aa2b4eeaf318b71a449f26bf663">KEY5</a>;    <span class="comment">// KEY reg bits 95-80</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#ac759c33046c4fd9fc61f746de092c078">KEY6</a>;    <span class="comment">// KEY reg bits 111-96</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a7484c680a52621bb3796eae8bd80e7f0">KEY7</a>;    <span class="comment">// KEY reg bits 127-112</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a73fdc3c764412fd753d6dcbd80fa072b">rsvd1</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a8764b38dd3d522f0e91381302958eb78">rsvd2</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a99e02d181935057376511671542dd61c">rsvd3</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#aae4e714538d044e01433943510615c54">rsvd4</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#adb1133c4a93f1b9e2dceda2b3dcf83a5">rsvd5</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#ae58303f1818d0833e2050b37be5f84f8">rsvd6</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#a2aa082d9f598ea9e0a93de9af6498c06">rsvd7</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="keyword">union </span>CSMSCR_REG <a class="code hl_variable" href="struct_c_s_m___r_e_g_s.html#ac8f9409f438f898359135dcec87670f8">CSMSCR</a>;  <span class="comment">// CSM Status &amp; Control register</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>};  </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">// Password locations</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_c_s_m___p_w_l.html">CSM_PWL</a> {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code hl_variable" href="struct_c_s_m___p_w_l.html#a3d8f3f88f583af59df6436aa5cac7807">PSWD0</a>;  <span class="comment">// PSWD bits 15-0</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code hl_variable" href="struct_c_s_m___p_w_l.html#af3c3743d45b54af8d57a349bc1ab13a4">PSWD1</a>;  <span class="comment">// PSWD bits 31-16</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code hl_variable" href="struct_c_s_m___p_w_l.html#add8a4f2a2bcc3b4987a6622b2dec631a">PSWD2</a>;  <span class="comment">// PSWD bits 47-32</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code hl_variable" href="struct_c_s_m___p_w_l.html#a0423aae279c277031c59865c8231289c">PSWD3</a>;  <span class="comment">// PSWD bits 63-48</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code hl_variable" href="struct_c_s_m___p_w_l.html#a46d058d571dc38310acb1cc8972f8020">PSWD4</a>;  <span class="comment">// PSWD bits 79-64</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code hl_variable" href="struct_c_s_m___p_w_l.html#a68f79eeb333c4baf2cc0902c14db22f0">PSWD5</a>;  <span class="comment">// PSWD bits 95-80</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code hl_variable" href="struct_c_s_m___p_w_l.html#a4d58e243c2e2121bc0f87e12511421bd">PSWD6</a>;  <span class="comment">// PSWD bits 111-96</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code hl_variable" href="struct_c_s_m___p_w_l.html#abb13ae8c5d8b99203e18d5b0ea9c5792">PSWD7</a>;  <span class="comment">// PSWD bits 127-112</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>};  </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">//</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">// Defines for Flash Registers</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">//</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="25_a_225_a___v10_2_device_2_d_s_p2833x___sys_ctrl_8h.html#a2dc9734a0b2f432f047075c63d48508b">  317</a></span><span class="preprocessor">#define FLASH_SLEEP   0x0000;</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="25_a_225_a___v10_2_device_2_d_s_p2833x___sys_ctrl_8h.html#a871237900954b95dcc7a8813806f49f9">  318</a></span><span class="preprocessor">#define FLASH_STANDBY 0x0001;</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="25_a_225_a___v10_2_device_2_d_s_p2833x___sys_ctrl_8h.html#a1d9ab918a359cb8781d9c1f1c6786f0f">  319</a></span><span class="preprocessor">#define FLASH_ACTIVE  0x0003;</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">//</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Flash Option Register bit definitions</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">//</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_f_o_p_t___b_i_t_s.html">FOPT_BITS</a> {        <span class="comment">// bit   description</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_o_p_t___b_i_t_s.html#a361e7496ee5059a373055063bcdaed20">ENPIPE</a>:1;   <span class="comment">// 0     Enable Pipeline Mode</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_o_p_t___b_i_t_s.html#a39d2b2c0301e0cce10e1f0cb97591e63">rsvd</a>:15;    <span class="comment">// 1-15  reserved</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>};</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">//</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Allow access to the bit fields or entire register</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">//</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="keyword">union </span><a class="code hl_union" href="union_f_o_p_t___r_e_g.html">FOPT_REG</a> {</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="union_f_o_p_t___r_e_g.html#a9a76411d7be66de47078d5f5ba236842">all</a>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="keyword">struct </span>FOPT_BITS <a class="code hl_variable" href="union_f_o_p_t___r_e_g.html#a1b186a871005bdd73900c43bd4aa45c9">bit</a>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>};</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">//</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// Flash Power Modes Register bit definitions</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">//</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_f_p_w_r___b_i_t_s.html">FPWR_BITS</a> {        <span class="comment">// bit   description</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_p_w_r___b_i_t_s.html#a4d54370d9d141da652a5c729adb8252f">PWR</a>:2;      <span class="comment">// 0-1   Power Mode bits</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_p_w_r___b_i_t_s.html#a57f27439cf48049a7582c1c1f8298cdc">rsvd</a>:14;    <span class="comment">// 2-15  reserved</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>};</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">// Allow access to the bit fields or entire register</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="keyword">union </span><a class="code hl_union" href="union_f_p_w_r___r_e_g.html">FPWR_REG</a> {</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code hl_variable" href="union_f_p_w_r___r_e_g.html#a1dbac8f10a721593bfed4c7d48168e80">all</a>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <span class="keyword">struct </span>FPWR_BITS <a class="code hl_variable" href="union_f_p_w_r___r_e_g.html#a4b6679e9ad0a5c691aeb596d27bf933f">bit</a>;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>};</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">//</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">// Flash Status Register bit definitions</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">//</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_f_s_t_a_t_u_s___b_i_t_s.html">FSTATUS_BITS</a> {        <span class="comment">// bit   description</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a0c2da5d8192ee49caf2ee5cd99ce6156">PWRS</a>:2;        <span class="comment">// 0-1   Power Mode Status bits</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#acb8fd0ba47941bb14991829c4338e301">STDBYWAITS</a>:1;  <span class="comment">// 2     Bank/Pump Sleep to Standby Wait Counter Status bits</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a94ed8236a55892509cd30e8c9ad9d0a2">ACTIVEWAITS</a>:1; <span class="comment">// 3     Bank/Pump Standby to Active Wait Counter Status bits</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aee514807140c6a9d0817d8487c8f17c5">rsvd1</a>:4;       <span class="comment">// 4-7   reserved</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aa00cd6ec86807a3d218d670b06526007">V3STAT</a>:1;      <span class="comment">// 8     VDD3V Status Latch bit</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_s_t_a_t_u_s___b_i_t_s.html#ad12c115aa33da7b47f2a205ca7fa8698">rsvd2</a>:7;       <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>};  </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">//</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">// Allow access to the bit fields or entire register</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">//</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="keyword">union </span><a class="code hl_union" href="union_f_s_t_a_t_u_s___r_e_g.html">FSTATUS_REG</a> {</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code hl_variable" href="union_f_s_t_a_t_u_s___r_e_g.html#a1cf9569655267b3df3a7fadcb904cd65">all</a>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <span class="keyword">struct </span>FSTATUS_BITS <a class="code hl_variable" href="union_f_s_t_a_t_u_s___r_e_g.html#abd9dab32178d2480a2be0f8c05560aad">bit</a>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>};  </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">//</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">// Flash Sleep to Standby Wait Counter Register bit definitions</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">//</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html">FSTDBYWAIT_BITS</a> {     <span class="comment">// bit   description</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="comment">// 0-8   Bank/Pump Sleep to Standby Wait Count bits</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa8b04e63dce365a4be147052f0e81966">STDBYWAIT</a>:9;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa05420e317ff33994846ee579aa96d97">rsvd</a>:7;        <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>};</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">//</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">// Allow access to the bit fields or entire register</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">//</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="keyword">union </span><a class="code hl_union" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html">FSTDBYWAIT_REG</a> {</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                 <a class="code hl_variable" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#ab7dc0564d976b733ce61f4b0c1fda330">all</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <span class="keyword">struct </span>FSTDBYWAIT_BITS <a class="code hl_variable" href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#a9373cc0e11fbfed38c003b846dac753f">bit</a>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>};</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">//</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">// Flash Standby to Active Wait Counter Register bit definitions</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">//</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html">FACTIVEWAIT_BITS</a> {    <span class="comment">// bit   description</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    <span class="comment">// 0-8   Bank/Pump Standby to Active Wait Count bits</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a5c15af4a405316e22931ab8d7bf4a0b8">ACTIVEWAIT</a>:9;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a32609d601ac20bd394aba79efa655b42">rsvd</a>:7;        <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>};</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">//</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">// Allow access to the bit fields or entire register</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">//</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="keyword">union </span><a class="code hl_union" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html">FACTIVEWAIT_REG</a> {</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code hl_variable" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#a47ada74d1099cebe7f42a4c21183c25c">all</a>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    <span class="keyword">struct </span>FACTIVEWAIT_BITS <a class="code hl_variable" href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#ab9ddc5bbc54ac32460e14faf81728c09">bit</a>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>};</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">//</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">// Bank Read Access Wait State Register bit definitions</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">//</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html">FBANKWAIT_BITS</a> {        <span class="comment">// bit   description</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a51e4f58ff980ecf2107b921d8511c5bb">RANDWAIT</a>:4;      <span class="comment">// 0-3   Flash Random Read Wait State bits</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a0e349785deb6785684dc6171b0c01873">rsvd1</a>:4;         <span class="comment">// 4-7   reserved</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#ab71734d37cf0bcf6dec57611e02b16fd">PAGEWAIT</a>:4;      <span class="comment">// 8-11  Flash Paged Read Wait State bits</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a4c11f6983334381618df77caee206ecf">rsvd2</a>:4;         <span class="comment">// 12-15 reserved</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>}; </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">//</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">// Allow access to the bit fields or entire register</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">//</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="keyword">union </span><a class="code hl_union" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html">FBANKWAIT_REG</a> {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code hl_variable" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#aedae156c4b8204ccec122c8ea5e8ead0">all</a>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="keyword">struct </span>FBANKWAIT_BITS <a class="code hl_variable" href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#a94cadf33b8d56788736dbd7da4f32dc8">bit</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>};</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">// OTP Read Access Wait State Register bit definitions</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">//</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="keyword">struct  </span><a class="code hl_struct" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html">FOTPWAIT_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#ae771a262cbcef7cd6697640e938c1c44">OTPWAIT</a>:5;     <span class="comment">// 0-4   OTP Read Wait State bits</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code hl_variable" href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#af83512e965409fdf9a6eb167f9798d38">rsvd</a>:11;       <span class="comment">// 5-15  reserved</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>};</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">//</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">// Allow access to the bit fields or entire register</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">//</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="keyword">union </span><a class="code hl_union" href="union_f_o_t_p_w_a_i_t___r_e_g.html">FOTPWAIT_REG</a> {</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code hl_variable" href="union_f_o_t_p_w_a_i_t___r_e_g.html#ab014549b16696d6ae7c81a15e8ba6985">all</a>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <span class="keyword">struct </span>FOTPWAIT_BITS <a class="code hl_variable" href="union_f_o_t_p_w_a_i_t___r_e_g.html#ae75b3daac3662a229c803d7c3c8c2509">bit</a>;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>};  </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="keyword">struct </span><a class="code hl_struct" href="struct_f_l_a_s_h___r_e_g_s.html">FLASH_REGS</a> {</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="keyword">union </span>FOPT_REG        <a class="code hl_variable" href="struct_f_l_a_s_h___r_e_g_s.html#a4e3737164105da516d12cf96d72e4462">FOPT</a>;        <span class="comment">// Option Register</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <a class="code hl_typedef" href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code hl_variable" href="struct_f_l_a_s_h___r_e_g_s.html#a908f202dcf45f912317192cf9217cc37">rsvd1</a>;       <span class="comment">// reserved</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keyword">union </span>FPWR_REG        <a class="code hl_variable" href="struct_f_l_a_s_h___r_e_g_s.html#a08947a9a22155823234bd3697acfa82c">FPWR</a>;        <span class="comment">// Power Modes Register</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <span class="keyword">union </span>FSTATUS_REG     <a class="code hl_variable" href="struct_f_l_a_s_h___r_e_g_s.html#a6cab5a44e4b47f9a71c97561a6fd904b">FSTATUS</a>;     <span class="comment">// Status Register</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>    <span class="comment">// Pump/Bank Sleep to Standby Wait State Register</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="keyword">union </span>FSTDBYWAIT_REG  <a class="code hl_variable" href="struct_f_l_a_s_h___r_e_g_s.html#ac70507eabc1bf0e5539c4add4b93aed9">FSTDBYWAIT</a>;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>    <span class="comment">// Pump/Bank Standby to Active Wait State Register</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    <span class="keyword">union </span>FACTIVEWAIT_REG <a class="code hl_variable" href="struct_f_l_a_s_h___r_e_g_s.html#a40e915f21d965b80013e0001d1b1c655">FACTIVEWAIT</a>;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <span class="keyword">union </span>FBANKWAIT_REG   <a class="code hl_variable" href="struct_f_l_a_s_h___r_e_g_s.html#a02edad7918489475c25c28eba3cc2552">FBANKWAIT</a>;   <span class="comment">// Bank Read Access Wait State Register</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    <span class="keyword">union </span>FOTPWAIT_REG    <a class="code hl_variable" href="struct_f_l_a_s_h___r_e_g_s.html#ab19b5708a0955d8ed65a2e534ed1d9ea">FOTPWAIT</a>;    <span class="comment">// OTP Read Access Wait State Register</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>};</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">//</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">// System Control External References &amp; Function Declarations</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">//</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_s_y_s___c_t_r_l___r_e_g_s.html">SYS_CTRL_REGS</a> <a class="code hl_variable" href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c.html#ac081b17476c2d428cea62e507fe76014">SysCtrlRegs</a>;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_c_s_m___r_e_g_s.html">CSM_REGS</a> <a class="code hl_variable" href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c.html#a9627212e73a77ca09b109fe4266997c5">CsmRegs</a>;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_c_s_m___p_w_l.html">CSM_PWL</a> <a class="code hl_variable" href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c.html#a5de07df0e1f2e2fa6a1650a0dec1ad0d">CsmPwl</a>;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_f_l_a_s_h___r_e_g_s.html">FLASH_REGS</a> <a class="code hl_variable" href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c.html#aff9297d88b88a85930a19f90296aeae8">FlashRegs</a>;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>}</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#endif  </span><span class="comment">// end of DSP2833x_SYS_CTRL_H definition</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">//</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// End of file</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="ttc" id="a22_a_2_p_q_2_device_2_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___device_8h_source.html#l00125">DSP2833x_Device.h:125</a></div></div>
<div class="ttc" id="a22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c_html_a5de07df0e1f2e2fa6a1650a0dec1ad0d"><div class="ttname"><a href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c.html#a5de07df0e1f2e2fa6a1650a0dec1ad0d">CsmPwl</a></div><div class="ttdeci">volatile struct CSM_PWL CsmPwl</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c_source.html#l00093">DSP2833x_GlobalVariableDefs.c:93</a></div></div>
<div class="ttc" id="a22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c_html_a9627212e73a77ca09b109fe4266997c5"><div class="ttname"><a href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c.html#a9627212e73a77ca09b109fe4266997c5">CsmRegs</a></div><div class="ttdeci">volatile struct CSM_REGS CsmRegs</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c_source.html#l00100">DSP2833x_GlobalVariableDefs.c:100</a></div></div>
<div class="ttc" id="a22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c_html_ac081b17476c2d428cea62e507fe76014"><div class="ttname"><a href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c.html#ac081b17476c2d428cea62e507fe76014">SysCtrlRegs</a></div><div class="ttdeci">volatile struct SYS_CTRL_REGS SysCtrlRegs</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c_source.html#l00381">DSP2833x_GlobalVariableDefs.c:381</a></div></div>
<div class="ttc" id="a22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c_html_aff9297d88b88a85930a19f90296aeae8"><div class="ttname"><a href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c.html#aff9297d88b88a85930a19f90296aeae8">FlashRegs</a></div><div class="ttdeci">volatile struct FLASH_REGS FlashRegs</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___global_variable_defs_8c_source.html#l00388">DSP2833x_GlobalVariableDefs.c:388</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html"><div class="ttname"><a href="struct_c_s_m___p_w_l.html">CSM_PWL</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00303">DSP2833x_SysCtrl.h:303</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html_a0423aae279c277031c59865c8231289c"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a0423aae279c277031c59865c8231289c">CSM_PWL::PSWD3</a></div><div class="ttdeci">Uint16 PSWD3</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00307">DSP2833x_SysCtrl.h:307</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html_a3d8f3f88f583af59df6436aa5cac7807"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a3d8f3f88f583af59df6436aa5cac7807">CSM_PWL::PSWD0</a></div><div class="ttdeci">Uint16 PSWD0</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00304">DSP2833x_SysCtrl.h:304</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html_a46d058d571dc38310acb1cc8972f8020"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a46d058d571dc38310acb1cc8972f8020">CSM_PWL::PSWD4</a></div><div class="ttdeci">Uint16 PSWD4</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00308">DSP2833x_SysCtrl.h:308</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html_a4d58e243c2e2121bc0f87e12511421bd"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a4d58e243c2e2121bc0f87e12511421bd">CSM_PWL::PSWD6</a></div><div class="ttdeci">Uint16 PSWD6</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00310">DSP2833x_SysCtrl.h:310</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html_a68f79eeb333c4baf2cc0902c14db22f0"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#a68f79eeb333c4baf2cc0902c14db22f0">CSM_PWL::PSWD5</a></div><div class="ttdeci">Uint16 PSWD5</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00309">DSP2833x_SysCtrl.h:309</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html_abb13ae8c5d8b99203e18d5b0ea9c5792"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#abb13ae8c5d8b99203e18d5b0ea9c5792">CSM_PWL::PSWD7</a></div><div class="ttdeci">Uint16 PSWD7</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00311">DSP2833x_SysCtrl.h:311</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html_add8a4f2a2bcc3b4987a6622b2dec631a"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#add8a4f2a2bcc3b4987a6622b2dec631a">CSM_PWL::PSWD2</a></div><div class="ttdeci">Uint16 PSWD2</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00306">DSP2833x_SysCtrl.h:306</a></div></div>
<div class="ttc" id="astruct_c_s_m___p_w_l_html_af3c3743d45b54af8d57a349bc1ab13a4"><div class="ttname"><a href="struct_c_s_m___p_w_l.html#af3c3743d45b54af8d57a349bc1ab13a4">CSM_PWL::PSWD1</a></div><div class="ttdeci">Uint16 PSWD1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00305">DSP2833x_SysCtrl.h:305</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html">CSM_REGS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00281">DSP2833x_SysCtrl.h:281</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a2aa082d9f598ea9e0a93de9af6498c06"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a2aa082d9f598ea9e0a93de9af6498c06">CSM_REGS::rsvd7</a></div><div class="ttdeci">Uint16 rsvd7</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00296">DSP2833x_SysCtrl.h:296</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a56af8aa2b4eeaf318b71a449f26bf663"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a56af8aa2b4eeaf318b71a449f26bf663">CSM_REGS::KEY5</a></div><div class="ttdeci">Uint16 KEY5</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00287">DSP2833x_SysCtrl.h:287</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a66ce0b5b350b5ef634917e77a33d33ba"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a66ce0b5b350b5ef634917e77a33d33ba">CSM_REGS::KEY2</a></div><div class="ttdeci">Uint16 KEY2</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00284">DSP2833x_SysCtrl.h:284</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a73fdc3c764412fd753d6dcbd80fa072b"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a73fdc3c764412fd753d6dcbd80fa072b">CSM_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00290">DSP2833x_SysCtrl.h:290</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a7484c680a52621bb3796eae8bd80e7f0"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a7484c680a52621bb3796eae8bd80e7f0">CSM_REGS::KEY7</a></div><div class="ttdeci">Uint16 KEY7</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00289">DSP2833x_SysCtrl.h:289</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a7e06a87597063e7639e0d9594b64a815"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a7e06a87597063e7639e0d9594b64a815">CSM_REGS::KEY0</a></div><div class="ttdeci">Uint16 KEY0</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00282">DSP2833x_SysCtrl.h:282</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a8764b38dd3d522f0e91381302958eb78"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a8764b38dd3d522f0e91381302958eb78">CSM_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00291">DSP2833x_SysCtrl.h:291</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a8ee53df67d4b8800b17abbec51631dfc"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a8ee53df67d4b8800b17abbec51631dfc">CSM_REGS::KEY3</a></div><div class="ttdeci">Uint16 KEY3</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00285">DSP2833x_SysCtrl.h:285</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_a99e02d181935057376511671542dd61c"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#a99e02d181935057376511671542dd61c">CSM_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00292">DSP2833x_SysCtrl.h:292</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_aae4e714538d044e01433943510615c54"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#aae4e714538d044e01433943510615c54">CSM_REGS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00293">DSP2833x_SysCtrl.h:293</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_ac759c33046c4fd9fc61f746de092c078"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ac759c33046c4fd9fc61f746de092c078">CSM_REGS::KEY6</a></div><div class="ttdeci">Uint16 KEY6</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00288">DSP2833x_SysCtrl.h:288</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_ac8f9409f438f898359135dcec87670f8"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ac8f9409f438f898359135dcec87670f8">CSM_REGS::CSMSCR</a></div><div class="ttdeci">union CSMSCR_REG CSMSCR</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00297">DSP2833x_SysCtrl.h:297</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_ad30fde77f060f4f690c010e011479855"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ad30fde77f060f4f690c010e011479855">CSM_REGS::KEY1</a></div><div class="ttdeci">Uint16 KEY1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00283">DSP2833x_SysCtrl.h:283</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_adb1133c4a93f1b9e2dceda2b3dcf83a5"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#adb1133c4a93f1b9e2dceda2b3dcf83a5">CSM_REGS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00294">DSP2833x_SysCtrl.h:294</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_ae15274359fc1e12c28362089732012a0"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ae15274359fc1e12c28362089732012a0">CSM_REGS::KEY4</a></div><div class="ttdeci">Uint16 KEY4</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00286">DSP2833x_SysCtrl.h:286</a></div></div>
<div class="ttc" id="astruct_c_s_m___r_e_g_s_html_ae58303f1818d0833e2050b37be5f84f8"><div class="ttname"><a href="struct_c_s_m___r_e_g_s.html#ae58303f1818d0833e2050b37be5f84f8">CSM_REGS::rsvd6</a></div><div class="ttdeci">Uint16 rsvd6</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00295">DSP2833x_SysCtrl.h:295</a></div></div>
<div class="ttc" id="astruct_c_s_m_s_c_r___b_i_t_s_html"><div class="ttname"><a href="struct_c_s_m_s_c_r___b_i_t_s.html">CSMSCR_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00264">DSP2833x_SysCtrl.h:264</a></div></div>
<div class="ttc" id="astruct_c_s_m_s_c_r___b_i_t_s_html_a231f9bcb4cec686eda3df920afc80b3a"><div class="ttname"><a href="struct_c_s_m_s_c_r___b_i_t_s.html#a231f9bcb4cec686eda3df920afc80b3a">CSMSCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00266">DSP2833x_SysCtrl.h:266</a></div></div>
<div class="ttc" id="astruct_c_s_m_s_c_r___b_i_t_s_html_aa410b0a58e542d686621a910c633e241"><div class="ttname"><a href="struct_c_s_m_s_c_r___b_i_t_s.html#aa410b0a58e542d686621a910c633e241">CSMSCR_BITS::FORCESEC</a></div><div class="ttdeci">Uint16 FORCESEC</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00267">DSP2833x_SysCtrl.h:267</a></div></div>
<div class="ttc" id="astruct_c_s_m_s_c_r___b_i_t_s_html_af9a8d39bcfe9f90add69b261eb25b795"><div class="ttname"><a href="struct_c_s_m_s_c_r___b_i_t_s.html#af9a8d39bcfe9f90add69b261eb25b795">CSMSCR_BITS::SECURE</a></div><div class="ttdeci">Uint16 SECURE</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00265">DSP2833x_SysCtrl.h:265</a></div></div>
<div class="ttc" id="astruct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html">FACTIVEWAIT_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00396">DSP2833x_SysCtrl.h:396</a></div></div>
<div class="ttc" id="astruct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s_html_a32609d601ac20bd394aba79efa655b42"><div class="ttname"><a href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a32609d601ac20bd394aba79efa655b42">FACTIVEWAIT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00402">DSP2833x_SysCtrl.h:402</a></div></div>
<div class="ttc" id="astruct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s_html_a5c15af4a405316e22931ab8d7bf4a0b8"><div class="ttname"><a href="struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html#a5c15af4a405316e22931ab8d7bf4a0b8">FACTIVEWAIT_BITS::ACTIVEWAIT</a></div><div class="ttdeci">Uint16 ACTIVEWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00400">DSP2833x_SysCtrl.h:400</a></div></div>
<div class="ttc" id="astruct_f_b_a_n_k_w_a_i_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html">FBANKWAIT_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00416">DSP2833x_SysCtrl.h:416</a></div></div>
<div class="ttc" id="astruct_f_b_a_n_k_w_a_i_t___b_i_t_s_html_a0e349785deb6785684dc6171b0c01873"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a0e349785deb6785684dc6171b0c01873">FBANKWAIT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00418">DSP2833x_SysCtrl.h:418</a></div></div>
<div class="ttc" id="astruct_f_b_a_n_k_w_a_i_t___b_i_t_s_html_a4c11f6983334381618df77caee206ecf"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a4c11f6983334381618df77caee206ecf">FBANKWAIT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00420">DSP2833x_SysCtrl.h:420</a></div></div>
<div class="ttc" id="astruct_f_b_a_n_k_w_a_i_t___b_i_t_s_html_a51e4f58ff980ecf2107b921d8511c5bb"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#a51e4f58ff980ecf2107b921d8511c5bb">FBANKWAIT_BITS::RANDWAIT</a></div><div class="ttdeci">Uint16 RANDWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00417">DSP2833x_SysCtrl.h:417</a></div></div>
<div class="ttc" id="astruct_f_b_a_n_k_w_a_i_t___b_i_t_s_html_ab71734d37cf0bcf6dec57611e02b16fd"><div class="ttname"><a href="struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html#ab71734d37cf0bcf6dec57611e02b16fd">FBANKWAIT_BITS::PAGEWAIT</a></div><div class="ttdeci">Uint16 PAGEWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00419">DSP2833x_SysCtrl.h:419</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html">FLASH_REGS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00447">DSP2833x_SysCtrl.h:447</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html_a02edad7918489475c25c28eba3cc2552"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a02edad7918489475c25c28eba3cc2552">FLASH_REGS::FBANKWAIT</a></div><div class="ttdeci">union FBANKWAIT_REG FBANKWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00463">DSP2833x_SysCtrl.h:463</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html_a08947a9a22155823234bd3697acfa82c"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a08947a9a22155823234bd3697acfa82c">FLASH_REGS::FPWR</a></div><div class="ttdeci">union FPWR_REG FPWR</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00450">DSP2833x_SysCtrl.h:450</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html_a40e915f21d965b80013e0001d1b1c655"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a40e915f21d965b80013e0001d1b1c655">FLASH_REGS::FACTIVEWAIT</a></div><div class="ttdeci">union FACTIVEWAIT_REG FACTIVEWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00461">DSP2833x_SysCtrl.h:461</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html_a4e3737164105da516d12cf96d72e4462"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a4e3737164105da516d12cf96d72e4462">FLASH_REGS::FOPT</a></div><div class="ttdeci">union FOPT_REG FOPT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00448">DSP2833x_SysCtrl.h:448</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html_a6cab5a44e4b47f9a71c97561a6fd904b"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a6cab5a44e4b47f9a71c97561a6fd904b">FLASH_REGS::FSTATUS</a></div><div class="ttdeci">union FSTATUS_REG FSTATUS</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00451">DSP2833x_SysCtrl.h:451</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html_a908f202dcf45f912317192cf9217cc37"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#a908f202dcf45f912317192cf9217cc37">FLASH_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00449">DSP2833x_SysCtrl.h:449</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html_ab19b5708a0955d8ed65a2e534ed1d9ea"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#ab19b5708a0955d8ed65a2e534ed1d9ea">FLASH_REGS::FOTPWAIT</a></div><div class="ttdeci">union FOTPWAIT_REG FOTPWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00464">DSP2833x_SysCtrl.h:464</a></div></div>
<div class="ttc" id="astruct_f_l_a_s_h___r_e_g_s_html_ac70507eabc1bf0e5539c4add4b93aed9"><div class="ttname"><a href="struct_f_l_a_s_h___r_e_g_s.html#ac70507eabc1bf0e5539c4add4b93aed9">FLASH_REGS::FSTDBYWAIT</a></div><div class="ttdeci">union FSTDBYWAIT_REG FSTDBYWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00456">DSP2833x_SysCtrl.h:456</a></div></div>
<div class="ttc" id="astruct_f_o_p_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_o_p_t___b_i_t_s.html">FOPT_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00324">DSP2833x_SysCtrl.h:324</a></div></div>
<div class="ttc" id="astruct_f_o_p_t___b_i_t_s_html_a361e7496ee5059a373055063bcdaed20"><div class="ttname"><a href="struct_f_o_p_t___b_i_t_s.html#a361e7496ee5059a373055063bcdaed20">FOPT_BITS::ENPIPE</a></div><div class="ttdeci">Uint16 ENPIPE</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00325">DSP2833x_SysCtrl.h:325</a></div></div>
<div class="ttc" id="astruct_f_o_p_t___b_i_t_s_html_a39d2b2c0301e0cce10e1f0cb97591e63"><div class="ttname"><a href="struct_f_o_p_t___b_i_t_s.html#a39d2b2c0301e0cce10e1f0cb97591e63">FOPT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00326">DSP2833x_SysCtrl.h:326</a></div></div>
<div class="ttc" id="astruct_f_o_t_p_w_a_i_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html">FOTPWAIT_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00434">DSP2833x_SysCtrl.h:434</a></div></div>
<div class="ttc" id="astruct_f_o_t_p_w_a_i_t___b_i_t_s_html_ae771a262cbcef7cd6697640e938c1c44"><div class="ttname"><a href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#ae771a262cbcef7cd6697640e938c1c44">FOTPWAIT_BITS::OTPWAIT</a></div><div class="ttdeci">Uint16 OTPWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00435">DSP2833x_SysCtrl.h:435</a></div></div>
<div class="ttc" id="astruct_f_o_t_p_w_a_i_t___b_i_t_s_html_af83512e965409fdf9a6eb167f9798d38"><div class="ttname"><a href="struct_f_o_t_p_w_a_i_t___b_i_t_s.html#af83512e965409fdf9a6eb167f9798d38">FOTPWAIT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00436">DSP2833x_SysCtrl.h:436</a></div></div>
<div class="ttc" id="astruct_f_p_w_r___b_i_t_s_html"><div class="ttname"><a href="struct_f_p_w_r___b_i_t_s.html">FPWR_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00340">DSP2833x_SysCtrl.h:340</a></div></div>
<div class="ttc" id="astruct_f_p_w_r___b_i_t_s_html_a4d54370d9d141da652a5c729adb8252f"><div class="ttname"><a href="struct_f_p_w_r___b_i_t_s.html#a4d54370d9d141da652a5c729adb8252f">FPWR_BITS::PWR</a></div><div class="ttdeci">Uint16 PWR</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00341">DSP2833x_SysCtrl.h:341</a></div></div>
<div class="ttc" id="astruct_f_p_w_r___b_i_t_s_html_a57f27439cf48049a7582c1c1f8298cdc"><div class="ttname"><a href="struct_f_p_w_r___b_i_t_s.html#a57f27439cf48049a7582c1c1f8298cdc">FPWR_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00342">DSP2833x_SysCtrl.h:342</a></div></div>
<div class="ttc" id="astruct_f_s_t_a_t_u_s___b_i_t_s_html"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html">FSTATUS_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00356">DSP2833x_SysCtrl.h:356</a></div></div>
<div class="ttc" id="astruct_f_s_t_a_t_u_s___b_i_t_s_html_a0c2da5d8192ee49caf2ee5cd99ce6156"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a0c2da5d8192ee49caf2ee5cd99ce6156">FSTATUS_BITS::PWRS</a></div><div class="ttdeci">Uint16 PWRS</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00357">DSP2833x_SysCtrl.h:357</a></div></div>
<div class="ttc" id="astruct_f_s_t_a_t_u_s___b_i_t_s_html_a94ed8236a55892509cd30e8c9ad9d0a2"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#a94ed8236a55892509cd30e8c9ad9d0a2">FSTATUS_BITS::ACTIVEWAITS</a></div><div class="ttdeci">Uint16 ACTIVEWAITS</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00359">DSP2833x_SysCtrl.h:359</a></div></div>
<div class="ttc" id="astruct_f_s_t_a_t_u_s___b_i_t_s_html_aa00cd6ec86807a3d218d670b06526007"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aa00cd6ec86807a3d218d670b06526007">FSTATUS_BITS::V3STAT</a></div><div class="ttdeci">Uint16 V3STAT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00361">DSP2833x_SysCtrl.h:361</a></div></div>
<div class="ttc" id="astruct_f_s_t_a_t_u_s___b_i_t_s_html_acb8fd0ba47941bb14991829c4338e301"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#acb8fd0ba47941bb14991829c4338e301">FSTATUS_BITS::STDBYWAITS</a></div><div class="ttdeci">Uint16 STDBYWAITS</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00358">DSP2833x_SysCtrl.h:358</a></div></div>
<div class="ttc" id="astruct_f_s_t_a_t_u_s___b_i_t_s_html_ad12c115aa33da7b47f2a205ca7fa8698"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#ad12c115aa33da7b47f2a205ca7fa8698">FSTATUS_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00362">DSP2833x_SysCtrl.h:362</a></div></div>
<div class="ttc" id="astruct_f_s_t_a_t_u_s___b_i_t_s_html_aee514807140c6a9d0817d8487c8f17c5"><div class="ttname"><a href="struct_f_s_t_a_t_u_s___b_i_t_s.html#aee514807140c6a9d0817d8487c8f17c5">FSTATUS_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00360">DSP2833x_SysCtrl.h:360</a></div></div>
<div class="ttc" id="astruct_f_s_t_d_b_y_w_a_i_t___b_i_t_s_html"><div class="ttname"><a href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html">FSTDBYWAIT_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00376">DSP2833x_SysCtrl.h:376</a></div></div>
<div class="ttc" id="astruct_f_s_t_d_b_y_w_a_i_t___b_i_t_s_html_aa05420e317ff33994846ee579aa96d97"><div class="ttname"><a href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa05420e317ff33994846ee579aa96d97">FSTDBYWAIT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00382">DSP2833x_SysCtrl.h:382</a></div></div>
<div class="ttc" id="astruct_f_s_t_d_b_y_w_a_i_t___b_i_t_s_html_aa8b04e63dce365a4be147052f0e81966"><div class="ttname"><a href="struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html#aa8b04e63dce365a4be147052f0e81966">FSTDBYWAIT_BITS::STDBYWAIT</a></div><div class="ttdeci">Uint16 STDBYWAIT</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00380">DSP2833x_SysCtrl.h:380</a></div></div>
<div class="ttc" id="astruct_h_i_s_p_c_p___b_i_t_s_html"><div class="ttname"><a href="struct_h_i_s_p_c_p___b_i_t_s.html">HISPCP_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00079">DSP2833x_SysCtrl.h:79</a></div></div>
<div class="ttc" id="astruct_h_i_s_p_c_p___b_i_t_s_html_a2fe7f5779cca36d001b3d6e5a6357285"><div class="ttname"><a href="struct_h_i_s_p_c_p___b_i_t_s.html#a2fe7f5779cca36d001b3d6e5a6357285">HISPCP_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00081">DSP2833x_SysCtrl.h:81</a></div></div>
<div class="ttc" id="astruct_h_i_s_p_c_p___b_i_t_s_html_a889af4f1cf80c60b7abf27da02f28933"><div class="ttname"><a href="struct_h_i_s_p_c_p___b_i_t_s.html#a889af4f1cf80c60b7abf27da02f28933">HISPCP_BITS::HSPCLK</a></div><div class="ttdeci">Uint16 HSPCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00080">DSP2833x_SysCtrl.h:80</a></div></div>
<div class="ttc" id="astruct_l_o_s_p_c_p___b_i_t_s_html"><div class="ttname"><a href="struct_l_o_s_p_c_p___b_i_t_s.html">LOSPCP_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00092">DSP2833x_SysCtrl.h:92</a></div></div>
<div class="ttc" id="astruct_l_o_s_p_c_p___b_i_t_s_html_a766a0fe048d5e1343de743d2202a2e16"><div class="ttname"><a href="struct_l_o_s_p_c_p___b_i_t_s.html#a766a0fe048d5e1343de743d2202a2e16">LOSPCP_BITS::LSPCLK</a></div><div class="ttdeci">Uint16 LSPCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00093">DSP2833x_SysCtrl.h:93</a></div></div>
<div class="ttc" id="astruct_l_o_s_p_c_p___b_i_t_s_html_add9555cb679167bb194e235d81e5dcc3"><div class="ttname"><a href="struct_l_o_s_p_c_p___b_i_t_s.html#add9555cb679167bb194e235d81e5dcc3">LOSPCP_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00094">DSP2833x_SysCtrl.h:94</a></div></div>
<div class="ttc" id="astruct_l_p_m_c_r0___b_i_t_s_html"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html">LPMCR0_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00188">DSP2833x_SysCtrl.h:188</a></div></div>
<div class="ttc" id="astruct_l_p_m_c_r0___b_i_t_s_html_a0dd11dbf77e6190bb2e889160a314bab"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html#a0dd11dbf77e6190bb2e889160a314bab">LPMCR0_BITS::LPM</a></div><div class="ttdeci">Uint16 LPM</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00189">DSP2833x_SysCtrl.h:189</a></div></div>
<div class="ttc" id="astruct_l_p_m_c_r0___b_i_t_s_html_a4b57c1a9470af75c774798d18db0424b"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html#a4b57c1a9470af75c774798d18db0424b">LPMCR0_BITS::QUALSTDBY</a></div><div class="ttdeci">Uint16 QUALSTDBY</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00190">DSP2833x_SysCtrl.h:190</a></div></div>
<div class="ttc" id="astruct_l_p_m_c_r0___b_i_t_s_html_aa0d1e76767df9dcf9f1f7edb4d67e825"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html#aa0d1e76767df9dcf9f1f7edb4d67e825">LPMCR0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00191">DSP2833x_SysCtrl.h:191</a></div></div>
<div class="ttc" id="astruct_l_p_m_c_r0___b_i_t_s_html_ae02df05b44f6f2b89b927a500b80bf23"><div class="ttname"><a href="struct_l_p_m_c_r0___b_i_t_s.html#ae02df05b44f6f2b89b927a500b80bf23">LPMCR0_BITS::WDINTE</a></div><div class="ttdeci">Uint16 WDINTE</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00192">DSP2833x_SysCtrl.h:192</a></div></div>
<div class="ttc" id="astruct_m_a_p_c_n_f___b_i_t_s_html"><div class="ttname"><a href="struct_m_a_p_c_n_f___b_i_t_s.html">MAPCNF_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00203">DSP2833x_SysCtrl.h:203</a></div></div>
<div class="ttc" id="astruct_m_a_p_c_n_f___b_i_t_s_html_a876a265c687f8c2c880719a7e3934c5d"><div class="ttname"><a href="struct_m_a_p_c_n_f___b_i_t_s.html#a876a265c687f8c2c880719a7e3934c5d">MAPCNF_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00205">DSP2833x_SysCtrl.h:205</a></div></div>
<div class="ttc" id="astruct_m_a_p_c_n_f___b_i_t_s_html_ae24a01c20d8c8da0b6efe6990e817f8e"><div class="ttname"><a href="struct_m_a_p_c_n_f___b_i_t_s.html#ae24a01c20d8c8da0b6efe6990e817f8e">MAPCNF_BITS::MAPEPWM</a></div><div class="ttdeci">Uint16 MAPEPWM</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00204">DSP2833x_SysCtrl.h:204</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html">PCLKCR0_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00105">DSP2833x_SysCtrl.h:105</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_a103ca6993498d1e71cb72a109663cef1"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a103ca6993498d1e71cb72a109663cef1">PCLKCR0_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00113">DSP2833x_SysCtrl.h:113</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_a28851e1f4a0d0fee2a1eb66fd339f75c"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a28851e1f4a0d0fee2a1eb66fd339f75c">PCLKCR0_BITS::TBCLKSYNC</a></div><div class="ttdeci">Uint16 TBCLKSYNC</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00107">DSP2833x_SysCtrl.h:107</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_a2cc41a325b93fcd24cb6d87b92096fd5"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a2cc41a325b93fcd24cb6d87b92096fd5">PCLKCR0_BITS::ADCENCLK</a></div><div class="ttdeci">Uint16 ADCENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00108">DSP2833x_SysCtrl.h:108</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_a45d13c5879de46538bd777acaa92a6a3"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a45d13c5879de46538bd777acaa92a6a3">PCLKCR0_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00106">DSP2833x_SysCtrl.h:106</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_a47e784ed57c84871e5fb210785337276"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a47e784ed57c84871e5fb210785337276">PCLKCR0_BITS::MCBSPAENCLK</a></div><div class="ttdeci">Uint16 MCBSPAENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00116">DSP2833x_SysCtrl.h:116</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_a53bbbd55d88830fe2b199a3f8d383eb1"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a53bbbd55d88830fe2b199a3f8d383eb1">PCLKCR0_BITS::SCICENCLK</a></div><div class="ttdeci">Uint16 SCICENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00110">DSP2833x_SysCtrl.h:110</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_a7810fcffba0116201bb7d6e478df0a01"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#a7810fcffba0116201bb7d6e478df0a01">PCLKCR0_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00111">DSP2833x_SysCtrl.h:111</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_aaab92d9248881ea14bd3e3d20fafbdb1"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#aaab92d9248881ea14bd3e3d20fafbdb1">PCLKCR0_BITS::SCIBENCLK</a></div><div class="ttdeci">Uint16 SCIBENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00115">DSP2833x_SysCtrl.h:115</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_ab19261798f36ab8a7590c5c2b890c2e1"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab19261798f36ab8a7590c5c2b890c2e1">PCLKCR0_BITS::SCIAENCLK</a></div><div class="ttdeci">Uint16 SCIAENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00114">DSP2833x_SysCtrl.h:114</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_ab6eadfdca6a9a0d1d182d4ac7f82ccc8"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab6eadfdca6a9a0d1d182d4ac7f82ccc8">PCLKCR0_BITS::ECANBENCLK</a></div><div class="ttdeci">Uint16 ECANBENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00119">DSP2833x_SysCtrl.h:119</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_ab9ec6019ee2033f0d8fe51d624d44361"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ab9ec6019ee2033f0d8fe51d624d44361">PCLKCR0_BITS::ECANAENCLK</a></div><div class="ttdeci">Uint16 ECANAENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00118">DSP2833x_SysCtrl.h:118</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_ac58e2dee88f69d8c594a797c1557b2c4"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ac58e2dee88f69d8c594a797c1557b2c4">PCLKCR0_BITS::MCBSPBENCLK</a></div><div class="ttdeci">Uint16 MCBSPBENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00117">DSP2833x_SysCtrl.h:117</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_ae4ff6ce1b2de2d2271a803afd4c84b2a"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#ae4ff6ce1b2de2d2271a803afd4c84b2a">PCLKCR0_BITS::I2CAENCLK</a></div><div class="ttdeci">Uint16 I2CAENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00109">DSP2833x_SysCtrl.h:109</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r0___b_i_t_s_html_aedb843062f9bc78fc9f284b086d83074"><div class="ttname"><a href="struct_p_c_l_k_c_r0___b_i_t_s.html#aedb843062f9bc78fc9f284b086d83074">PCLKCR0_BITS::SPIAENCLK</a></div><div class="ttdeci">Uint16 SPIAENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00112">DSP2833x_SysCtrl.h:112</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html">PCLKCR1_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00130">DSP2833x_SysCtrl.h:130</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a0afec24f9f4fa93fe4300ff56aa50f4c"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a0afec24f9f4fa93fe4300ff56aa50f4c">PCLKCR1_BITS::ECAP2ENCLK</a></div><div class="ttdeci">Uint16 ECAP2ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00139">DSP2833x_SysCtrl.h:139</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a18629aa50c49e02fc3dbe7e888deb457"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a18629aa50c49e02fc3dbe7e888deb457">PCLKCR1_BITS::EPWM3ENCLK</a></div><div class="ttdeci">Uint16 EPWM3ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00133">DSP2833x_SysCtrl.h:133</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a1db64813d530c8188b4d570ebbc2327b"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a1db64813d530c8188b4d570ebbc2327b">PCLKCR1_BITS::EPWM2ENCLK</a></div><div class="ttdeci">Uint16 EPWM2ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00132">DSP2833x_SysCtrl.h:132</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a2f0b138a2ae9ff2e9f3a336d55a0323b"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a2f0b138a2ae9ff2e9f3a336d55a0323b">PCLKCR1_BITS::ECAP6ENCLK</a></div><div class="ttdeci">Uint16 ECAP6ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00143">DSP2833x_SysCtrl.h:143</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a393e14eaac54d2218287b543fad1bf2e"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a393e14eaac54d2218287b543fad1bf2e">PCLKCR1_BITS::EPWM4ENCLK</a></div><div class="ttdeci">Uint16 EPWM4ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00134">DSP2833x_SysCtrl.h:134</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a4c5e88c506d19dd42c8b9fe888556165"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a4c5e88c506d19dd42c8b9fe888556165">PCLKCR1_BITS::ECAP4ENCLK</a></div><div class="ttdeci">Uint16 ECAP4ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00141">DSP2833x_SysCtrl.h:141</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a6783f7db0507a92abbb8a8954437acf1"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6783f7db0507a92abbb8a8954437acf1">PCLKCR1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00137">DSP2833x_SysCtrl.h:137</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a6e74093f6bcaf284d22924f17e4c82ae"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a6e74093f6bcaf284d22924f17e4c82ae">PCLKCR1_BITS::ECAP1ENCLK</a></div><div class="ttdeci">Uint16 ECAP1ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00138">DSP2833x_SysCtrl.h:138</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_a8cf57cd4e1998d4e0ed353c4671b8956"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#a8cf57cd4e1998d4e0ed353c4671b8956">PCLKCR1_BITS::ECAP3ENCLK</a></div><div class="ttdeci">Uint16 ECAP3ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00140">DSP2833x_SysCtrl.h:140</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_aba660657d56e0c8ae91d48b6f9a6754f"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#aba660657d56e0c8ae91d48b6f9a6754f">PCLKCR1_BITS::EQEP1ENCLK</a></div><div class="ttdeci">Uint16 EQEP1ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00144">DSP2833x_SysCtrl.h:144</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_adc84bfd7d3a98cce57fafd44a4f71f86"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#adc84bfd7d3a98cce57fafd44a4f71f86">PCLKCR1_BITS::EPWM5ENCLK</a></div><div class="ttdeci">Uint16 EPWM5ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00135">DSP2833x_SysCtrl.h:135</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_ae405ac54ad8fe86b84563ff3bf601fea"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#ae405ac54ad8fe86b84563ff3bf601fea">PCLKCR1_BITS::EQEP2ENCLK</a></div><div class="ttdeci">Uint16 EQEP2ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00145">DSP2833x_SysCtrl.h:145</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_aec99c0dbabd4c34e4645bb3f83b5b9dd"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#aec99c0dbabd4c34e4645bb3f83b5b9dd">PCLKCR1_BITS::EPWM1ENCLK</a></div><div class="ttdeci">Uint16 EPWM1ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00131">DSP2833x_SysCtrl.h:131</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_af590ef0254da581717dc1c497b74c493"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#af590ef0254da581717dc1c497b74c493">PCLKCR1_BITS::EPWM6ENCLK</a></div><div class="ttdeci">Uint16 EPWM6ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00136">DSP2833x_SysCtrl.h:136</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r1___b_i_t_s_html_af9ca782e88e8f8d9212c306d98d5f490"><div class="ttname"><a href="struct_p_c_l_k_c_r1___b_i_t_s.html#af9ca782e88e8f8d9212c306d98d5f490">PCLKCR1_BITS::ECAP5ENCLK</a></div><div class="ttdeci">Uint16 ECAP5ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00142">DSP2833x_SysCtrl.h:142</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html">PCLKCR3_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00156">DSP2833x_SysCtrl.h:156</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html_a03d9795fea738b33c075dd55ed8f6e0b"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a03d9795fea738b33c075dd55ed8f6e0b">PCLKCR3_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00157">DSP2833x_SysCtrl.h:157</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html_a0cb9702a834a566cd007240c944204cb"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a0cb9702a834a566cd007240c944204cb">PCLKCR3_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00164">DSP2833x_SysCtrl.h:164</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html_a4243da3d97fc134f50b6d619f6bf542a"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a4243da3d97fc134f50b6d619f6bf542a">PCLKCR3_BITS::GPIOINENCLK</a></div><div class="ttdeci">Uint16 GPIOINENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00163">DSP2833x_SysCtrl.h:163</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html_a449cafb3a2d36d7847f8c707a86d2658"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a449cafb3a2d36d7847f8c707a86d2658">PCLKCR3_BITS::CPUTIMER0ENCLK</a></div><div class="ttdeci">Uint16 CPUTIMER0ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00158">DSP2833x_SysCtrl.h:158</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html_a6b4c50852bde2078572c1c773c10c3ba"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a6b4c50852bde2078572c1c773c10c3ba">PCLKCR3_BITS::CPUTIMER2ENCLK</a></div><div class="ttdeci">Uint16 CPUTIMER2ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00160">DSP2833x_SysCtrl.h:160</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html_a7893134f3d929355272de81842170ecf"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a7893134f3d929355272de81842170ecf">PCLKCR3_BITS::XINTFENCLK</a></div><div class="ttdeci">Uint16 XINTFENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00162">DSP2833x_SysCtrl.h:162</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html_a929b34b3020a8ccab982c9f787a7b13d"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#a929b34b3020a8ccab982c9f787a7b13d">PCLKCR3_BITS::DMAENCLK</a></div><div class="ttdeci">Uint16 DMAENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00161">DSP2833x_SysCtrl.h:161</a></div></div>
<div class="ttc" id="astruct_p_c_l_k_c_r3___b_i_t_s_html_aac7aea219526dc1458fbf46bc404122f"><div class="ttname"><a href="struct_p_c_l_k_c_r3___b_i_t_s.html#aac7aea219526dc1458fbf46bc404122f">PCLKCR3_BITS::CPUTIMER1ENCLK</a></div><div class="ttdeci">Uint16 CPUTIMER1ENCLK</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00159">DSP2833x_SysCtrl.h:159</a></div></div>
<div class="ttc" id="astruct_p_l_l_c_r___b_i_t_s_html"><div class="ttname"><a href="struct_p_l_l_c_r___b_i_t_s.html">PLLCR_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00175">DSP2833x_SysCtrl.h:175</a></div></div>
<div class="ttc" id="astruct_p_l_l_c_r___b_i_t_s_html_ac084b5f9630ba377da1b825a52557d5f"><div class="ttname"><a href="struct_p_l_l_c_r___b_i_t_s.html#ac084b5f9630ba377da1b825a52557d5f">PLLCR_BITS::DIV</a></div><div class="ttdeci">Uint16 DIV</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00176">DSP2833x_SysCtrl.h:176</a></div></div>
<div class="ttc" id="astruct_p_l_l_c_r___b_i_t_s_html_ad08b3a787027d6e6c143788a1c63a4eb"><div class="ttname"><a href="struct_p_l_l_c_r___b_i_t_s.html#ad08b3a787027d6e6c143788a1c63a4eb">PLLCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00177">DSP2833x_SysCtrl.h:177</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html">PLLSTS_BITS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00059">DSP2833x_SysCtrl.h:59</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_a4210710247c95097119ec5b588610491"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#a4210710247c95097119ec5b588610491">PLLSTS_BITS::MCLKCLR</a></div><div class="ttdeci">Uint16 MCLKCLR</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00064">DSP2833x_SysCtrl.h:64</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_a7df1b8bd1fc8617ecd13cfd4087bb962"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#a7df1b8bd1fc8617ecd13cfd4087bb962">PLLSTS_BITS::PLLLOCKS</a></div><div class="ttdeci">Uint16 PLLLOCKS</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00060">DSP2833x_SysCtrl.h:60</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_a974b1c4341ab7ed28344c79337d69c8b"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#a974b1c4341ab7ed28344c79337d69c8b">PLLSTS_BITS::PLLOFF</a></div><div class="ttdeci">Uint16 PLLOFF</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00062">DSP2833x_SysCtrl.h:62</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_a9fc55d573939747d85d2663590ca8387"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#a9fc55d573939747d85d2663590ca8387">PLLSTS_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00061">DSP2833x_SysCtrl.h:61</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_aabb0abd8c327153969a7a9a3463a32a2"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#aabb0abd8c327153969a7a9a3463a32a2">PLLSTS_BITS::MCLKSTS</a></div><div class="ttdeci">Uint16 MCLKSTS</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00063">DSP2833x_SysCtrl.h:63</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_ab59888f251e1f1717d32526bf7d30540"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#ab59888f251e1f1717d32526bf7d30540">PLLSTS_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00068">DSP2833x_SysCtrl.h:68</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_ad40a2b788581cbf64fbcd0783178c4c6"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#ad40a2b788581cbf64fbcd0783178c4c6">PLLSTS_BITS::DIVSEL</a></div><div class="ttdeci">Uint16 DIVSEL</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00067">DSP2833x_SysCtrl.h:67</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_af0e53c081db44d376f5d093b2bd63f1c"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#af0e53c081db44d376f5d093b2bd63f1c">PLLSTS_BITS::OSCOFF</a></div><div class="ttdeci">Uint16 OSCOFF</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00065">DSP2833x_SysCtrl.h:65</a></div></div>
<div class="ttc" id="astruct_p_l_l_s_t_s___b_i_t_s_html_afca9a16d305fe5c407f8f71b06af76d0"><div class="ttname"><a href="struct_p_l_l_s_t_s___b_i_t_s.html#afca9a16d305fe5c407f8f71b06af76d0">PLLSTS_BITS::MCLKOFF</a></div><div class="ttdeci">Uint16 MCLKOFF</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00066">DSP2833x_SysCtrl.h:66</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html">SYS_CTRL_REGS</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00216">DSP2833x_SysCtrl.h:216</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a103f52ec3d3cd489f8e65b06b7c7bb69"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a103f52ec3d3cd489f8e65b06b7c7bb69">SYS_CTRL_REGS::rsvd7</a></div><div class="ttdeci">Uint16 rsvd7[1]</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00254">DSP2833x_SysCtrl.h:254</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a13b1bddad30d3266f4160bc1fd0de68a"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a13b1bddad30d3266f4160bc1fd0de68a">SYS_CTRL_REGS::PLLSTS</a></div><div class="ttdeci">union PLLSTS_REG PLLSTS</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00218">DSP2833x_SysCtrl.h:218</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a1ed06323c33e1bba4a06aaf56186286a"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a1ed06323c33e1bba4a06aaf56186286a">SYS_CTRL_REGS::WDKEY</a></div><div class="ttdeci">Uint16 WDKEY</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00242">DSP2833x_SysCtrl.h:242</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a2ffb7adf4b4e29fe0ab20938d9ea720a"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a2ffb7adf4b4e29fe0ab20938d9ea720a">SYS_CTRL_REGS::MAPCNF</a></div><div class="ttdeci">union MAPCNF_REG MAPCNF</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00253">DSP2833x_SysCtrl.h:253</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a3ceb4cad7e7068a2872a2d50c647745c"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a3ceb4cad7e7068a2872a2d50c647745c">SYS_CTRL_REGS::WDCR</a></div><div class="ttdeci">Uint16 WDCR</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00250">DSP2833x_SysCtrl.h:250</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a47d376515ad8d8ea6ca56e9a01f967ba"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a47d376515ad8d8ea6ca56e9a01f967ba">SYS_CTRL_REGS::LOSPCP</a></div><div class="ttdeci">union LOSPCP_REG LOSPCP</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00226">DSP2833x_SysCtrl.h:226</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a6094d6141c0e5b7fcf8347e75dc7ee8e"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a6094d6141c0e5b7fcf8347e75dc7ee8e">SYS_CTRL_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2[8]</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00219">DSP2833x_SysCtrl.h:219</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a770233f4e7f0eccd807279b48cb9d76d"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a770233f4e7f0eccd807279b48cb9d76d">SYS_CTRL_REGS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00241">DSP2833x_SysCtrl.h:241</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a8025cf3655933b18ac398fc1f7aac8ac"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8025cf3655933b18ac398fc1f7aac8ac">SYS_CTRL_REGS::PLLCR</a></div><div class="ttdeci">union PLLCR_REG PLLCR</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00232">DSP2833x_SysCtrl.h:232</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a8ff46de9dde77535c5975ceb732b794a"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a8ff46de9dde77535c5975ceb732b794a">SYS_CTRL_REGS::PCLKCR3</a></div><div class="ttdeci">union PCLKCR3_REG PCLKCR3</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00231">DSP2833x_SysCtrl.h:231</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a92b24af23d12a6923e477f4468b839e2"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92b24af23d12a6923e477f4468b839e2">SYS_CTRL_REGS::WDCNTR</a></div><div class="ttdeci">Uint16 WDCNTR</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00240">DSP2833x_SysCtrl.h:240</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a92fe15d379e0656fa835523dbca62358"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a92fe15d379e0656fa835523dbca62358">SYS_CTRL_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00217">DSP2833x_SysCtrl.h:217</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_a9790be6d3c12cb7a30e5a982b7d8635b"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#a9790be6d3c12cb7a30e5a982b7d8635b">SYS_CTRL_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00230">DSP2833x_SysCtrl.h:230</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_ab5e5af247b3dcf63d27afbe642496aa5"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ab5e5af247b3dcf63d27afbe642496aa5">SYS_CTRL_REGS::rsvd6</a></div><div class="ttdeci">Uint16 rsvd6[4]</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00252">DSP2833x_SysCtrl.h:252</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_abadc8d3f4767ff807a49072ad01db79d"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#abadc8d3f4767ff807a49072ad01db79d">SYS_CTRL_REGS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5[3]</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00243">DSP2833x_SysCtrl.h:243</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_acd238c6558115a6f6bc9ba60bb2b8048"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#acd238c6558115a6f6bc9ba60bb2b8048">SYS_CTRL_REGS::PCLKCR0</a></div><div class="ttdeci">union PCLKCR0_REG PCLKCR0</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00227">DSP2833x_SysCtrl.h:227</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_ad4114eb042095b43d1aa33c19edcdd5b"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad4114eb042095b43d1aa33c19edcdd5b">SYS_CTRL_REGS::PCLKCR1</a></div><div class="ttdeci">union PCLKCR1_REG PCLKCR1</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00228">DSP2833x_SysCtrl.h:228</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_ad42d708dd4d801d6e2d4e500f40203c1"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ad42d708dd4d801d6e2d4e500f40203c1">SYS_CTRL_REGS::HISPCP</a></div><div class="ttdeci">union HISPCP_REG HISPCP</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00224">DSP2833x_SysCtrl.h:224</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_ae03e71e7962023480bf29bb486a2f290"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae03e71e7962023480bf29bb486a2f290">SYS_CTRL_REGS::LPMCR0</a></div><div class="ttdeci">union LPMCR0_REG LPMCR0</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00229">DSP2833x_SysCtrl.h:229</a></div></div>
<div class="ttc" id="astruct_s_y_s___c_t_r_l___r_e_g_s_html_ae6000479e34b786d1bc87c6f2e42049d"><div class="ttname"><a href="struct_s_y_s___c_t_r_l___r_e_g_s.html#ae6000479e34b786d1bc87c6f2e42049d">SYS_CTRL_REGS::SCSR</a></div><div class="ttdeci">Uint16 SCSR</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00238">DSP2833x_SysCtrl.h:238</a></div></div>
<div class="ttc" id="aunion_c_s_m_s_c_r___r_e_g_html"><div class="ttname"><a href="union_c_s_m_s_c_r___r_e_g.html">CSMSCR_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00273">DSP2833x_SysCtrl.h:273</a></div></div>
<div class="ttc" id="aunion_c_s_m_s_c_r___r_e_g_html_a8cae8c039202b2507d03cab325844976"><div class="ttname"><a href="union_c_s_m_s_c_r___r_e_g.html#a8cae8c039202b2507d03cab325844976">CSMSCR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00274">DSP2833x_SysCtrl.h:274</a></div></div>
<div class="ttc" id="aunion_c_s_m_s_c_r___r_e_g_html_afc38165358ce48cfba84877599c29bb3"><div class="ttname"><a href="union_c_s_m_s_c_r___r_e_g.html#afc38165358ce48cfba84877599c29bb3">CSMSCR_REG::bit</a></div><div class="ttdeci">struct CSMSCR_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00275">DSP2833x_SysCtrl.h:275</a></div></div>
<div class="ttc" id="aunion_f_a_c_t_i_v_e_w_a_i_t___r_e_g_html"><div class="ttname"><a href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html">FACTIVEWAIT_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00408">DSP2833x_SysCtrl.h:408</a></div></div>
<div class="ttc" id="aunion_f_a_c_t_i_v_e_w_a_i_t___r_e_g_html_a47ada74d1099cebe7f42a4c21183c25c"><div class="ttname"><a href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#a47ada74d1099cebe7f42a4c21183c25c">FACTIVEWAIT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00409">DSP2833x_SysCtrl.h:409</a></div></div>
<div class="ttc" id="aunion_f_a_c_t_i_v_e_w_a_i_t___r_e_g_html_ab9ddc5bbc54ac32460e14faf81728c09"><div class="ttname"><a href="union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html#ab9ddc5bbc54ac32460e14faf81728c09">FACTIVEWAIT_REG::bit</a></div><div class="ttdeci">struct FACTIVEWAIT_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00410">DSP2833x_SysCtrl.h:410</a></div></div>
<div class="ttc" id="aunion_f_b_a_n_k_w_a_i_t___r_e_g_html"><div class="ttname"><a href="union_f_b_a_n_k_w_a_i_t___r_e_g.html">FBANKWAIT_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00426">DSP2833x_SysCtrl.h:426</a></div></div>
<div class="ttc" id="aunion_f_b_a_n_k_w_a_i_t___r_e_g_html_a94cadf33b8d56788736dbd7da4f32dc8"><div class="ttname"><a href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#a94cadf33b8d56788736dbd7da4f32dc8">FBANKWAIT_REG::bit</a></div><div class="ttdeci">struct FBANKWAIT_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00428">DSP2833x_SysCtrl.h:428</a></div></div>
<div class="ttc" id="aunion_f_b_a_n_k_w_a_i_t___r_e_g_html_aedae156c4b8204ccec122c8ea5e8ead0"><div class="ttname"><a href="union_f_b_a_n_k_w_a_i_t___r_e_g.html#aedae156c4b8204ccec122c8ea5e8ead0">FBANKWAIT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00427">DSP2833x_SysCtrl.h:427</a></div></div>
<div class="ttc" id="aunion_f_o_p_t___r_e_g_html"><div class="ttname"><a href="union_f_o_p_t___r_e_g.html">FOPT_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00332">DSP2833x_SysCtrl.h:332</a></div></div>
<div class="ttc" id="aunion_f_o_p_t___r_e_g_html_a1b186a871005bdd73900c43bd4aa45c9"><div class="ttname"><a href="union_f_o_p_t___r_e_g.html#a1b186a871005bdd73900c43bd4aa45c9">FOPT_REG::bit</a></div><div class="ttdeci">struct FOPT_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00334">DSP2833x_SysCtrl.h:334</a></div></div>
<div class="ttc" id="aunion_f_o_p_t___r_e_g_html_a9a76411d7be66de47078d5f5ba236842"><div class="ttname"><a href="union_f_o_p_t___r_e_g.html#a9a76411d7be66de47078d5f5ba236842">FOPT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00333">DSP2833x_SysCtrl.h:333</a></div></div>
<div class="ttc" id="aunion_f_o_t_p_w_a_i_t___r_e_g_html"><div class="ttname"><a href="union_f_o_t_p_w_a_i_t___r_e_g.html">FOTPWAIT_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00442">DSP2833x_SysCtrl.h:442</a></div></div>
<div class="ttc" id="aunion_f_o_t_p_w_a_i_t___r_e_g_html_ab014549b16696d6ae7c81a15e8ba6985"><div class="ttname"><a href="union_f_o_t_p_w_a_i_t___r_e_g.html#ab014549b16696d6ae7c81a15e8ba6985">FOTPWAIT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00443">DSP2833x_SysCtrl.h:443</a></div></div>
<div class="ttc" id="aunion_f_o_t_p_w_a_i_t___r_e_g_html_ae75b3daac3662a229c803d7c3c8c2509"><div class="ttname"><a href="union_f_o_t_p_w_a_i_t___r_e_g.html#ae75b3daac3662a229c803d7c3c8c2509">FOTPWAIT_REG::bit</a></div><div class="ttdeci">struct FOTPWAIT_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00444">DSP2833x_SysCtrl.h:444</a></div></div>
<div class="ttc" id="aunion_f_p_w_r___r_e_g_html"><div class="ttname"><a href="union_f_p_w_r___r_e_g.html">FPWR_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00348">DSP2833x_SysCtrl.h:348</a></div></div>
<div class="ttc" id="aunion_f_p_w_r___r_e_g_html_a1dbac8f10a721593bfed4c7d48168e80"><div class="ttname"><a href="union_f_p_w_r___r_e_g.html#a1dbac8f10a721593bfed4c7d48168e80">FPWR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00349">DSP2833x_SysCtrl.h:349</a></div></div>
<div class="ttc" id="aunion_f_p_w_r___r_e_g_html_a4b6679e9ad0a5c691aeb596d27bf933f"><div class="ttname"><a href="union_f_p_w_r___r_e_g.html#a4b6679e9ad0a5c691aeb596d27bf933f">FPWR_REG::bit</a></div><div class="ttdeci">struct FPWR_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00350">DSP2833x_SysCtrl.h:350</a></div></div>
<div class="ttc" id="aunion_f_s_t_a_t_u_s___r_e_g_html"><div class="ttname"><a href="union_f_s_t_a_t_u_s___r_e_g.html">FSTATUS_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00368">DSP2833x_SysCtrl.h:368</a></div></div>
<div class="ttc" id="aunion_f_s_t_a_t_u_s___r_e_g_html_a1cf9569655267b3df3a7fadcb904cd65"><div class="ttname"><a href="union_f_s_t_a_t_u_s___r_e_g.html#a1cf9569655267b3df3a7fadcb904cd65">FSTATUS_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00369">DSP2833x_SysCtrl.h:369</a></div></div>
<div class="ttc" id="aunion_f_s_t_a_t_u_s___r_e_g_html_abd9dab32178d2480a2be0f8c05560aad"><div class="ttname"><a href="union_f_s_t_a_t_u_s___r_e_g.html#abd9dab32178d2480a2be0f8c05560aad">FSTATUS_REG::bit</a></div><div class="ttdeci">struct FSTATUS_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00370">DSP2833x_SysCtrl.h:370</a></div></div>
<div class="ttc" id="aunion_f_s_t_d_b_y_w_a_i_t___r_e_g_html"><div class="ttname"><a href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html">FSTDBYWAIT_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00388">DSP2833x_SysCtrl.h:388</a></div></div>
<div class="ttc" id="aunion_f_s_t_d_b_y_w_a_i_t___r_e_g_html_a9373cc0e11fbfed38c003b846dac753f"><div class="ttname"><a href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#a9373cc0e11fbfed38c003b846dac753f">FSTDBYWAIT_REG::bit</a></div><div class="ttdeci">struct FSTDBYWAIT_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00390">DSP2833x_SysCtrl.h:390</a></div></div>
<div class="ttc" id="aunion_f_s_t_d_b_y_w_a_i_t___r_e_g_html_ab7dc0564d976b733ce61f4b0c1fda330"><div class="ttname"><a href="union_f_s_t_d_b_y_w_a_i_t___r_e_g.html#ab7dc0564d976b733ce61f4b0c1fda330">FSTDBYWAIT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00389">DSP2833x_SysCtrl.h:389</a></div></div>
<div class="ttc" id="aunion_h_i_s_p_c_p___r_e_g_html"><div class="ttname"><a href="union_h_i_s_p_c_p___r_e_g.html">HISPCP_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00084">DSP2833x_SysCtrl.h:84</a></div></div>
<div class="ttc" id="aunion_h_i_s_p_c_p___r_e_g_html_a16a5b18d968ca31275c1c7bebe60e917"><div class="ttname"><a href="union_h_i_s_p_c_p___r_e_g.html#a16a5b18d968ca31275c1c7bebe60e917">HISPCP_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00085">DSP2833x_SysCtrl.h:85</a></div></div>
<div class="ttc" id="aunion_h_i_s_p_c_p___r_e_g_html_a33200d722535e490b03d011ae815c6e1"><div class="ttname"><a href="union_h_i_s_p_c_p___r_e_g.html#a33200d722535e490b03d011ae815c6e1">HISPCP_REG::bit</a></div><div class="ttdeci">struct HISPCP_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00086">DSP2833x_SysCtrl.h:86</a></div></div>
<div class="ttc" id="aunion_l_o_s_p_c_p___r_e_g_html"><div class="ttname"><a href="union_l_o_s_p_c_p___r_e_g.html">LOSPCP_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00097">DSP2833x_SysCtrl.h:97</a></div></div>
<div class="ttc" id="aunion_l_o_s_p_c_p___r_e_g_html_a8e0da115cfddedb5794b1d909ffb8f0e"><div class="ttname"><a href="union_l_o_s_p_c_p___r_e_g.html#a8e0da115cfddedb5794b1d909ffb8f0e">LOSPCP_REG::bit</a></div><div class="ttdeci">struct LOSPCP_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00099">DSP2833x_SysCtrl.h:99</a></div></div>
<div class="ttc" id="aunion_l_o_s_p_c_p___r_e_g_html_aff68b322df91ea2c6670964de3b296b5"><div class="ttname"><a href="union_l_o_s_p_c_p___r_e_g.html#aff68b322df91ea2c6670964de3b296b5">LOSPCP_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00098">DSP2833x_SysCtrl.h:98</a></div></div>
<div class="ttc" id="aunion_l_p_m_c_r0___r_e_g_html"><div class="ttname"><a href="union_l_p_m_c_r0___r_e_g.html">LPMCR0_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00195">DSP2833x_SysCtrl.h:195</a></div></div>
<div class="ttc" id="aunion_l_p_m_c_r0___r_e_g_html_a93d128db10fffb86e6fa0d53b7c35647"><div class="ttname"><a href="union_l_p_m_c_r0___r_e_g.html#a93d128db10fffb86e6fa0d53b7c35647">LPMCR0_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00196">DSP2833x_SysCtrl.h:196</a></div></div>
<div class="ttc" id="aunion_l_p_m_c_r0___r_e_g_html_abc05ed63aaf36024e3e19b99b84104f2"><div class="ttname"><a href="union_l_p_m_c_r0___r_e_g.html#abc05ed63aaf36024e3e19b99b84104f2">LPMCR0_REG::bit</a></div><div class="ttdeci">struct LPMCR0_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00197">DSP2833x_SysCtrl.h:197</a></div></div>
<div class="ttc" id="aunion_m_a_p_c_n_f___r_e_g_html"><div class="ttname"><a href="union_m_a_p_c_n_f___r_e_g.html">MAPCNF_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00208">DSP2833x_SysCtrl.h:208</a></div></div>
<div class="ttc" id="aunion_m_a_p_c_n_f___r_e_g_html_a3c72acb0a152d5283af6275d62098e07"><div class="ttname"><a href="union_m_a_p_c_n_f___r_e_g.html#a3c72acb0a152d5283af6275d62098e07">MAPCNF_REG::bit</a></div><div class="ttdeci">struct MAPCNF_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00210">DSP2833x_SysCtrl.h:210</a></div></div>
<div class="ttc" id="aunion_m_a_p_c_n_f___r_e_g_html_aa3db64ec79e3bbd1b2d6fe6354beee60"><div class="ttname"><a href="union_m_a_p_c_n_f___r_e_g.html#aa3db64ec79e3bbd1b2d6fe6354beee60">MAPCNF_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00209">DSP2833x_SysCtrl.h:209</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r0___r_e_g_html"><div class="ttname"><a href="union_p_c_l_k_c_r0___r_e_g.html">PCLKCR0_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00122">DSP2833x_SysCtrl.h:122</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r0___r_e_g_html_a57362b47d4a11c11099897de92827f9e"><div class="ttname"><a href="union_p_c_l_k_c_r0___r_e_g.html#a57362b47d4a11c11099897de92827f9e">PCLKCR0_REG::bit</a></div><div class="ttdeci">struct PCLKCR0_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00124">DSP2833x_SysCtrl.h:124</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r0___r_e_g_html_acb635bdd7caee4ee7036985307948b7e"><div class="ttname"><a href="union_p_c_l_k_c_r0___r_e_g.html#acb635bdd7caee4ee7036985307948b7e">PCLKCR0_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00123">DSP2833x_SysCtrl.h:123</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r1___r_e_g_html"><div class="ttname"><a href="union_p_c_l_k_c_r1___r_e_g.html">PCLKCR1_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00148">DSP2833x_SysCtrl.h:148</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r1___r_e_g_html_a0a537e89c134df8729cb1eea2b2128d8"><div class="ttname"><a href="union_p_c_l_k_c_r1___r_e_g.html#a0a537e89c134df8729cb1eea2b2128d8">PCLKCR1_REG::bit</a></div><div class="ttdeci">struct PCLKCR1_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00150">DSP2833x_SysCtrl.h:150</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r1___r_e_g_html_a926e917c0816d350e59b322430bf4671"><div class="ttname"><a href="union_p_c_l_k_c_r1___r_e_g.html#a926e917c0816d350e59b322430bf4671">PCLKCR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00149">DSP2833x_SysCtrl.h:149</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r3___r_e_g_html"><div class="ttname"><a href="union_p_c_l_k_c_r3___r_e_g.html">PCLKCR3_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00167">DSP2833x_SysCtrl.h:167</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r3___r_e_g_html_a26c198098151254234fc20cd2bca291b"><div class="ttname"><a href="union_p_c_l_k_c_r3___r_e_g.html#a26c198098151254234fc20cd2bca291b">PCLKCR3_REG::bit</a></div><div class="ttdeci">struct PCLKCR3_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00169">DSP2833x_SysCtrl.h:169</a></div></div>
<div class="ttc" id="aunion_p_c_l_k_c_r3___r_e_g_html_a6d6c88c875ad6245dfa5e791b161201d"><div class="ttname"><a href="union_p_c_l_k_c_r3___r_e_g.html#a6d6c88c875ad6245dfa5e791b161201d">PCLKCR3_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00168">DSP2833x_SysCtrl.h:168</a></div></div>
<div class="ttc" id="aunion_p_l_l_c_r___r_e_g_html"><div class="ttname"><a href="union_p_l_l_c_r___r_e_g.html">PLLCR_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00180">DSP2833x_SysCtrl.h:180</a></div></div>
<div class="ttc" id="aunion_p_l_l_c_r___r_e_g_html_a1eb34e9269da5517292176dd544c7e85"><div class="ttname"><a href="union_p_l_l_c_r___r_e_g.html#a1eb34e9269da5517292176dd544c7e85">PLLCR_REG::bit</a></div><div class="ttdeci">struct PLLCR_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00182">DSP2833x_SysCtrl.h:182</a></div></div>
<div class="ttc" id="aunion_p_l_l_c_r___r_e_g_html_ab5d69564dc97b4c9db0964f748b79f36"><div class="ttname"><a href="union_p_l_l_c_r___r_e_g.html#ab5d69564dc97b4c9db0964f748b79f36">PLLCR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00181">DSP2833x_SysCtrl.h:181</a></div></div>
<div class="ttc" id="aunion_p_l_l_s_t_s___r_e_g_html"><div class="ttname"><a href="union_p_l_l_s_t_s___r_e_g.html">PLLSTS_REG</a></div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00071">DSP2833x_SysCtrl.h:71</a></div></div>
<div class="ttc" id="aunion_p_l_l_s_t_s___r_e_g_html_a09c55a9d3d0af27a2d3a83cbdbb2105c"><div class="ttname"><a href="union_p_l_l_s_t_s___r_e_g.html#a09c55a9d3d0af27a2d3a83cbdbb2105c">PLLSTS_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00072">DSP2833x_SysCtrl.h:72</a></div></div>
<div class="ttc" id="aunion_p_l_l_s_t_s___r_e_g_html_a69c8bbd6131fdc87fb9736ce86c41918"><div class="ttname"><a href="union_p_l_l_s_t_s___r_e_g.html#a69c8bbd6131fdc87fb9736ce86c41918">PLLSTS_REG::bit</a></div><div class="ttdeci">struct PLLSTS_BITS bit</div><div class="ttdef"><b>定义</b> <a href="22_a_2_p_q_2_device_2_d_s_p2833x___sys_ctrl_8h_source.html#l00073">DSP2833x_SysCtrl.h:73</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_a6e4cb1f5a6e732470401aac39d591a8.html">NUEDC-Core</a></li><li class="navelem"><a href="dir_5506101b76382283adbe76592e28ea78.html">Projects</a></li><li class="navelem"><a href="dir_7dd5ed44a494c219ca67de2f65681ad1.html">28335</a></li><li class="navelem"><a href="dir_e496776680680bb04a6f9997a6ad8319.html">25A</a></li><li class="navelem"><a href="dir_e5acf1c66ebeb6f516f538c7a8d9c60e.html">25A_V10</a></li><li class="navelem"><a href="dir_a9aaf31f2b367e5198d729557505d729.html">Device</a></li><li class="navelem"><a href="25_a_225_a___v10_2_device_2_d_s_p2833x___sys_ctrl_8h.html">DSP2833x_SysCtrl.h</a></li>
    <li class="footer">制作者 <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
