ARM GAS  /tmp/cc3ZN2Zp.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f7xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	SystemInit:
  26              	.LFB141:
  27              		.file 1 "Core/Src/system_stm32f7xx.c"
   1:Core/Src/system_stm32f7xx.c **** /**
   2:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f7xx.c ****   * @file    system_stm32f7xx.c
   4:Core/Src/system_stm32f7xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f7xx.c ****   * @brief   CMSIS Cortex-M7 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f7xx.c ****   *
   7:Core/Src/system_stm32f7xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Core/Src/system_stm32f7xx.c ****   *   user application:
   9:Core/Src/system_stm32f7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32f7xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32f7xx.c ****   *                      the "startup_stm32f7xx.s" file.
  12:Core/Src/system_stm32f7xx.c ****   *
  13:Core/Src/system_stm32f7xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32f7xx.c ****   *                                  by the user application to setup the SysTick 
  15:Core/Src/system_stm32f7xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32f7xx.c ****   *                                     
  17:Core/Src/system_stm32f7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32f7xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32f7xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32f7xx.c ****   *
  21:Core/Src/system_stm32f7xx.c ****   *
  22:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
  23:Core/Src/system_stm32f7xx.c ****   * @attention
  24:Core/Src/system_stm32f7xx.c ****   *
  25:Core/Src/system_stm32f7xx.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  26:Core/Src/system_stm32f7xx.c ****   * All rights reserved.</center></h2>
  27:Core/Src/system_stm32f7xx.c ****   *
  28:Core/Src/system_stm32f7xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  29:Core/Src/system_stm32f7xx.c ****   * the "License"; You may not use this file except in compliance with the
  30:Core/Src/system_stm32f7xx.c ****   * License. You may obtain a copy of the License at:
  31:Core/Src/system_stm32f7xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
ARM GAS  /tmp/cc3ZN2Zp.s 			page 2


  32:Core/Src/system_stm32f7xx.c ****   *
  33:Core/Src/system_stm32f7xx.c ****   ******************************************************************************
  34:Core/Src/system_stm32f7xx.c ****   */
  35:Core/Src/system_stm32f7xx.c **** 
  36:Core/Src/system_stm32f7xx.c **** /** @addtogroup CMSIS
  37:Core/Src/system_stm32f7xx.c ****   * @{
  38:Core/Src/system_stm32f7xx.c ****   */
  39:Core/Src/system_stm32f7xx.c **** 
  40:Core/Src/system_stm32f7xx.c **** /** @addtogroup stm32f7xx_system
  41:Core/Src/system_stm32f7xx.c ****   * @{
  42:Core/Src/system_stm32f7xx.c ****   */  
  43:Core/Src/system_stm32f7xx.c ****   
  44:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Includes
  45:Core/Src/system_stm32f7xx.c ****   * @{
  46:Core/Src/system_stm32f7xx.c ****   */
  47:Core/Src/system_stm32f7xx.c **** 
  48:Core/Src/system_stm32f7xx.c **** #include "stm32f7xx.h"
  49:Core/Src/system_stm32f7xx.c **** 
  50:Core/Src/system_stm32f7xx.c **** #if !defined  (HSE_VALUE) 
  51:Core/Src/system_stm32f7xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  52:Core/Src/system_stm32f7xx.c **** #endif /* HSE_VALUE */
  53:Core/Src/system_stm32f7xx.c **** 
  54:Core/Src/system_stm32f7xx.c **** #if !defined  (HSI_VALUE)
  55:Core/Src/system_stm32f7xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  56:Core/Src/system_stm32f7xx.c **** #endif /* HSI_VALUE */
  57:Core/Src/system_stm32f7xx.c **** 
  58:Core/Src/system_stm32f7xx.c **** /**
  59:Core/Src/system_stm32f7xx.c ****   * @}
  60:Core/Src/system_stm32f7xx.c ****   */
  61:Core/Src/system_stm32f7xx.c **** 
  62:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_TypesDefinitions
  63:Core/Src/system_stm32f7xx.c ****   * @{
  64:Core/Src/system_stm32f7xx.c ****   */
  65:Core/Src/system_stm32f7xx.c **** 
  66:Core/Src/system_stm32f7xx.c **** /**
  67:Core/Src/system_stm32f7xx.c ****   * @}
  68:Core/Src/system_stm32f7xx.c ****   */
  69:Core/Src/system_stm32f7xx.c **** 
  70:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Defines
  71:Core/Src/system_stm32f7xx.c ****   * @{
  72:Core/Src/system_stm32f7xx.c ****   */
  73:Core/Src/system_stm32f7xx.c **** 
  74:Core/Src/system_stm32f7xx.c **** /************************* Miscellaneous Configuration ************************/
  75:Core/Src/system_stm32f7xx.c **** 
  76:Core/Src/system_stm32f7xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  77:Core/Src/system_stm32f7xx.c ****          configuration. */
  78:Core/Src/system_stm32f7xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  79:Core/Src/system_stm32f7xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  80:Core/Src/system_stm32f7xx.c ****      remap of boot address selected */
  81:Core/Src/system_stm32f7xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  82:Core/Src/system_stm32f7xx.c **** 
  83:Core/Src/system_stm32f7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  84:Core/Src/system_stm32f7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  85:Core/Src/system_stm32f7xx.c ****      in Sram else user remap will be done in Flash. */
  86:Core/Src/system_stm32f7xx.c **** /* #define VECT_TAB_SRAM */
  87:Core/Src/system_stm32f7xx.c **** #if defined(VECT_TAB_SRAM)
  88:Core/Src/system_stm32f7xx.c **** #define VECT_TAB_BASE_ADDRESS   RAMDTCM_BASE    /*!< Vector Table base address field.
ARM GAS  /tmp/cc3ZN2Zp.s 			page 3


  89:Core/Src/system_stm32f7xx.c ****                                                      This value must be a multiple of 0x200. */
  90:Core/Src/system_stm32f7xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
  91:Core/Src/system_stm32f7xx.c ****                                                      This value must be a multiple of 0x200. */
  92:Core/Src/system_stm32f7xx.c **** #else
  93:Core/Src/system_stm32f7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
  94:Core/Src/system_stm32f7xx.c ****                                                      This value must be a multiple of 0x200. */
  95:Core/Src/system_stm32f7xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
  96:Core/Src/system_stm32f7xx.c ****                                                      This value must be a multiple of 0x200. */
  97:Core/Src/system_stm32f7xx.c **** #endif /* VECT_TAB_SRAM */
  98:Core/Src/system_stm32f7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
  99:Core/Src/system_stm32f7xx.c **** /******************************************************************************/
 100:Core/Src/system_stm32f7xx.c **** 
 101:Core/Src/system_stm32f7xx.c **** /**
 102:Core/Src/system_stm32f7xx.c ****   * @}
 103:Core/Src/system_stm32f7xx.c ****   */
 104:Core/Src/system_stm32f7xx.c **** 
 105:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Macros
 106:Core/Src/system_stm32f7xx.c ****   * @{
 107:Core/Src/system_stm32f7xx.c ****   */
 108:Core/Src/system_stm32f7xx.c **** 
 109:Core/Src/system_stm32f7xx.c **** /**
 110:Core/Src/system_stm32f7xx.c ****   * @}
 111:Core/Src/system_stm32f7xx.c ****   */
 112:Core/Src/system_stm32f7xx.c **** 
 113:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Variables
 114:Core/Src/system_stm32f7xx.c ****   * @{
 115:Core/Src/system_stm32f7xx.c ****   */
 116:Core/Src/system_stm32f7xx.c **** 
 117:Core/Src/system_stm32f7xx.c ****   /* This variable is updated in three ways:
 118:Core/Src/system_stm32f7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 119:Core/Src/system_stm32f7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 120:Core/Src/system_stm32f7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 121:Core/Src/system_stm32f7xx.c ****          Note: If you use this function to configure the system clock; then there
 122:Core/Src/system_stm32f7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 123:Core/Src/system_stm32f7xx.c ****                variable is updated automatically.
 124:Core/Src/system_stm32f7xx.c ****   */
 125:Core/Src/system_stm32f7xx.c ****   uint32_t SystemCoreClock = 16000000;
 126:Core/Src/system_stm32f7xx.c ****   const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 127:Core/Src/system_stm32f7xx.c ****   const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 128:Core/Src/system_stm32f7xx.c **** 
 129:Core/Src/system_stm32f7xx.c **** /**
 130:Core/Src/system_stm32f7xx.c ****   * @}
 131:Core/Src/system_stm32f7xx.c ****   */
 132:Core/Src/system_stm32f7xx.c **** 
 133:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_FunctionPrototypes
 134:Core/Src/system_stm32f7xx.c ****   * @{
 135:Core/Src/system_stm32f7xx.c ****   */
 136:Core/Src/system_stm32f7xx.c **** 
 137:Core/Src/system_stm32f7xx.c **** /**
 138:Core/Src/system_stm32f7xx.c ****   * @}
 139:Core/Src/system_stm32f7xx.c ****   */
 140:Core/Src/system_stm32f7xx.c **** 
 141:Core/Src/system_stm32f7xx.c **** /** @addtogroup STM32F7xx_System_Private_Functions
 142:Core/Src/system_stm32f7xx.c ****   * @{
 143:Core/Src/system_stm32f7xx.c ****   */
 144:Core/Src/system_stm32f7xx.c **** 
 145:Core/Src/system_stm32f7xx.c **** /**
ARM GAS  /tmp/cc3ZN2Zp.s 			page 4


 146:Core/Src/system_stm32f7xx.c ****   * @brief  Setup the microcontroller system
 147:Core/Src/system_stm32f7xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 148:Core/Src/system_stm32f7xx.c ****   *         SystemFrequency variable.
 149:Core/Src/system_stm32f7xx.c ****   * @param  None
 150:Core/Src/system_stm32f7xx.c ****   * @retval None
 151:Core/Src/system_stm32f7xx.c ****   */
 152:Core/Src/system_stm32f7xx.c **** void SystemInit(void)
 153:Core/Src/system_stm32f7xx.c **** {
  28              		.loc 1 153 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 154:Core/Src/system_stm32f7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 155:Core/Src/system_stm32f7xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 156:Core/Src/system_stm32f7xx.c ****   SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 156 0
  34 0000 034A     		ldr	r2, .L2
  35 0002 D2F88830 		ldr	r3, [r2, #136]
  36 0006 43F47003 		orr	r3, r3, #15728640
  37 000a C2F88830 		str	r3, [r2, #136]
 157:Core/Src/system_stm32f7xx.c **** #endif
 158:Core/Src/system_stm32f7xx.c **** 
 159:Core/Src/system_stm32f7xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 160:Core/Src/system_stm32f7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 161:Core/Src/system_stm32f7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 162:Core/Src/system_stm32f7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 163:Core/Src/system_stm32f7xx.c **** }
  38              		.loc 1 163 0
  39 000e 7047     		bx	lr
  40              	.L3:
  41              		.align	2
  42              	.L2:
  43 0010 00ED00E0 		.word	-536810240
  44              		.cfi_endproc
  45              	.LFE141:
  47              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  48              		.align	1
  49              		.global	SystemCoreClockUpdate
  50              		.syntax unified
  51              		.thumb
  52              		.thumb_func
  53              		.fpu fpv5-sp-d16
  55              	SystemCoreClockUpdate:
  56              	.LFB142:
 164:Core/Src/system_stm32f7xx.c **** 
 165:Core/Src/system_stm32f7xx.c **** /**
 166:Core/Src/system_stm32f7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 167:Core/Src/system_stm32f7xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 168:Core/Src/system_stm32f7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 169:Core/Src/system_stm32f7xx.c ****   *         other parameters.
 170:Core/Src/system_stm32f7xx.c ****   *           
 171:Core/Src/system_stm32f7xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 172:Core/Src/system_stm32f7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 173:Core/Src/system_stm32f7xx.c ****   *         based on this variable will be incorrect.         
 174:Core/Src/system_stm32f7xx.c ****   *     
 175:Core/Src/system_stm32f7xx.c ****   * @note   - The system frequency computed by this function is not the real 
ARM GAS  /tmp/cc3ZN2Zp.s 			page 5


 176:Core/Src/system_stm32f7xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 177:Core/Src/system_stm32f7xx.c ****   *           constant and the selected clock source:
 178:Core/Src/system_stm32f7xx.c ****   *             
 179:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 180:Core/Src/system_stm32f7xx.c ****   *                                              
 181:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 182:Core/Src/system_stm32f7xx.c ****   *                          
 183:Core/Src/system_stm32f7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 184:Core/Src/system_stm32f7xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 185:Core/Src/system_stm32f7xx.c ****   *         
 186:Core/Src/system_stm32f7xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
 187:Core/Src/system_stm32f7xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 188:Core/Src/system_stm32f7xx.c ****   *             in voltage and temperature.   
 189:Core/Src/system_stm32f7xx.c ****   *    
 190:Core/Src/system_stm32f7xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
 191:Core/Src/system_stm32f7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 192:Core/Src/system_stm32f7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 193:Core/Src/system_stm32f7xx.c ****   *              have wrong result.
 194:Core/Src/system_stm32f7xx.c ****   *                
 195:Core/Src/system_stm32f7xx.c ****   *         - The result of this function could be not correct when using fractional
 196:Core/Src/system_stm32f7xx.c ****   *           value for HSE crystal.
 197:Core/Src/system_stm32f7xx.c ****   *     
 198:Core/Src/system_stm32f7xx.c ****   * @param  None
 199:Core/Src/system_stm32f7xx.c ****   * @retval None
 200:Core/Src/system_stm32f7xx.c ****   */
 201:Core/Src/system_stm32f7xx.c **** void SystemCoreClockUpdate(void)
 202:Core/Src/system_stm32f7xx.c **** {
  57              		.loc 1 202 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  62              	.LVL0:
 203:Core/Src/system_stm32f7xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 204:Core/Src/system_stm32f7xx.c ****   
 205:Core/Src/system_stm32f7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 206:Core/Src/system_stm32f7xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  63              		.loc 1 206 0
  64 0000 224B     		ldr	r3, .L14
  65 0002 9B68     		ldr	r3, [r3, #8]
  66 0004 03F00C03 		and	r3, r3, #12
  67              	.LVL1:
 207:Core/Src/system_stm32f7xx.c **** 
 208:Core/Src/system_stm32f7xx.c ****   switch (tmp)
  68              		.loc 1 208 0
  69 0008 042B     		cmp	r3, #4
  70 000a 14D0     		beq	.L6
  71 000c 082B     		cmp	r3, #8
  72 000e 16D0     		beq	.L7
  73 0010 1BB1     		cbz	r3, .L13
 209:Core/Src/system_stm32f7xx.c ****   {
 210:Core/Src/system_stm32f7xx.c ****     case 0x00:  /* HSI used as system clock source */
 211:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSI_VALUE;
 212:Core/Src/system_stm32f7xx.c ****       break;
 213:Core/Src/system_stm32f7xx.c ****     case 0x04:  /* HSE used as system clock source */
 214:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSE_VALUE;
 215:Core/Src/system_stm32f7xx.c ****       break;
ARM GAS  /tmp/cc3ZN2Zp.s 			page 6


 216:Core/Src/system_stm32f7xx.c ****     case 0x08:  /* PLL used as system clock source */
 217:Core/Src/system_stm32f7xx.c **** 
 218:Core/Src/system_stm32f7xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 219:Core/Src/system_stm32f7xx.c ****          SYSCLK = PLL_VCO / PLL_P
 220:Core/Src/system_stm32f7xx.c ****          */    
 221:Core/Src/system_stm32f7xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 222:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 223:Core/Src/system_stm32f7xx.c ****       
 224:Core/Src/system_stm32f7xx.c ****       if (pllsource != 0)
 225:Core/Src/system_stm32f7xx.c ****       {
 226:Core/Src/system_stm32f7xx.c ****         /* HSE used as PLL clock source */
 227:Core/Src/system_stm32f7xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 228:Core/Src/system_stm32f7xx.c ****       }
 229:Core/Src/system_stm32f7xx.c ****       else
 230:Core/Src/system_stm32f7xx.c ****       {
 231:Core/Src/system_stm32f7xx.c ****         /* HSI used as PLL clock source */
 232:Core/Src/system_stm32f7xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 233:Core/Src/system_stm32f7xx.c ****       }
 234:Core/Src/system_stm32f7xx.c **** 
 235:Core/Src/system_stm32f7xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 236:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 237:Core/Src/system_stm32f7xx.c ****       break;
 238:Core/Src/system_stm32f7xx.c ****     default:
 239:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = HSI_VALUE;
  74              		.loc 1 239 0
  75 0012 1F4B     		ldr	r3, .L14+4
  76              	.LVL2:
  77 0014 1F4A     		ldr	r2, .L14+8
  78 0016 1A60     		str	r2, [r3]
 240:Core/Src/system_stm32f7xx.c ****       break;
  79              		.loc 1 240 0
  80 0018 02E0     		b	.L9
  81              	.LVL3:
  82              	.L13:
 211:Core/Src/system_stm32f7xx.c ****       break;
  83              		.loc 1 211 0
  84 001a 1D4B     		ldr	r3, .L14+4
  85              	.LVL4:
  86 001c 1D4A     		ldr	r2, .L14+8
  87 001e 1A60     		str	r2, [r3]
  88              	.LVL5:
  89              	.L9:
 241:Core/Src/system_stm32f7xx.c ****   }
 242:Core/Src/system_stm32f7xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 243:Core/Src/system_stm32f7xx.c ****   /* Get HCLK prescaler */
 244:Core/Src/system_stm32f7xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  90              		.loc 1 244 0
  91 0020 1A4B     		ldr	r3, .L14
  92 0022 9B68     		ldr	r3, [r3, #8]
  93 0024 C3F30313 		ubfx	r3, r3, #4, #4
  94 0028 1B4A     		ldr	r2, .L14+12
  95 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
  96              	.LVL6:
 245:Core/Src/system_stm32f7xx.c ****   /* HCLK frequency */
 246:Core/Src/system_stm32f7xx.c ****   SystemCoreClock >>= tmp;
  97              		.loc 1 246 0
  98 002c 184A     		ldr	r2, .L14+4
ARM GAS  /tmp/cc3ZN2Zp.s 			page 7


  99 002e 1368     		ldr	r3, [r2]
 100 0030 CB40     		lsrs	r3, r3, r1
 101 0032 1360     		str	r3, [r2]
 247:Core/Src/system_stm32f7xx.c **** }
 102              		.loc 1 247 0
 103 0034 7047     		bx	lr
 104              	.LVL7:
 105              	.L6:
 214:Core/Src/system_stm32f7xx.c ****       break;
 106              		.loc 1 214 0
 107 0036 164B     		ldr	r3, .L14+4
 108              	.LVL8:
 109 0038 184A     		ldr	r2, .L14+16
 110 003a 1A60     		str	r2, [r3]
 215:Core/Src/system_stm32f7xx.c ****     case 0x08:  /* PLL used as system clock source */
 111              		.loc 1 215 0
 112 003c F0E7     		b	.L9
 113              	.LVL9:
 114              	.L7:
 221:Core/Src/system_stm32f7xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 115              		.loc 1 221 0
 116 003e 134B     		ldr	r3, .L14
 117              	.LVL10:
 118 0040 5A68     		ldr	r2, [r3, #4]
 119              	.LVL11:
 222:Core/Src/system_stm32f7xx.c ****       
 120              		.loc 1 222 0
 121 0042 5B68     		ldr	r3, [r3, #4]
 122 0044 03F03F03 		and	r3, r3, #63
 123              	.LVL12:
 224:Core/Src/system_stm32f7xx.c ****       {
 124              		.loc 1 224 0
 125 0048 12F4800F 		tst	r2, #4194304
 126 004c 13D0     		beq	.L10
 227:Core/Src/system_stm32f7xx.c ****       }
 127              		.loc 1 227 0
 128 004e 134A     		ldr	r2, .L14+16
 129              	.LVL13:
 130 0050 B2FBF3F2 		udiv	r2, r2, r3
 131 0054 0D4B     		ldr	r3, .L14
 132              	.LVL14:
 133 0056 5B68     		ldr	r3, [r3, #4]
 134 0058 C3F38813 		ubfx	r3, r3, #6, #9
 135 005c 03FB02F3 		mul	r3, r3, r2
 136              	.LVL15:
 137              	.L11:
 235:Core/Src/system_stm32f7xx.c ****       SystemCoreClock = pllvco/pllp;
 138              		.loc 1 235 0
 139 0060 0A4A     		ldr	r2, .L14
 140 0062 5268     		ldr	r2, [r2, #4]
 141 0064 C2F30142 		ubfx	r2, r2, #16, #2
 142 0068 0132     		adds	r2, r2, #1
 143 006a 5200     		lsls	r2, r2, #1
 144              	.LVL16:
 236:Core/Src/system_stm32f7xx.c ****       break;
 145              		.loc 1 236 0
 146 006c B3FBF2F3 		udiv	r3, r3, r2
ARM GAS  /tmp/cc3ZN2Zp.s 			page 8


 147              	.LVL17:
 148 0070 074A     		ldr	r2, .L14+4
 149              	.LVL18:
 150 0072 1360     		str	r3, [r2]
 237:Core/Src/system_stm32f7xx.c ****     default:
 151              		.loc 1 237 0
 152 0074 D4E7     		b	.L9
 153              	.LVL19:
 154              	.L10:
 232:Core/Src/system_stm32f7xx.c ****       }
 155              		.loc 1 232 0
 156 0076 074A     		ldr	r2, .L14+8
 157              	.LVL20:
 158 0078 B2FBF3F2 		udiv	r2, r2, r3
 159 007c 034B     		ldr	r3, .L14
 160              	.LVL21:
 161 007e 5B68     		ldr	r3, [r3, #4]
 162 0080 C3F38813 		ubfx	r3, r3, #6, #9
 163 0084 03FB02F3 		mul	r3, r3, r2
 164              	.LVL22:
 165 0088 EAE7     		b	.L11
 166              	.L15:
 167 008a 00BF     		.align	2
 168              	.L14:
 169 008c 00380240 		.word	1073887232
 170 0090 00000000 		.word	.LANCHOR0
 171 0094 0024F400 		.word	16000000
 172 0098 00000000 		.word	.LANCHOR1
 173 009c 40787D01 		.word	25000000
 174              		.cfi_endproc
 175              	.LFE142:
 177              		.global	APBPrescTable
 178              		.global	AHBPrescTable
 179              		.global	SystemCoreClock
 180              		.section	.data.SystemCoreClock,"aw",%progbits
 181              		.align	2
 182              		.set	.LANCHOR0,. + 0
 185              	SystemCoreClock:
 186 0000 0024F400 		.word	16000000
 187              		.section	.rodata.AHBPrescTable,"a",%progbits
 188              		.align	2
 189              		.set	.LANCHOR1,. + 0
 192              	AHBPrescTable:
 193 0000 00       		.byte	0
 194 0001 00       		.byte	0
 195 0002 00       		.byte	0
 196 0003 00       		.byte	0
 197 0004 00       		.byte	0
 198 0005 00       		.byte	0
 199 0006 00       		.byte	0
 200 0007 00       		.byte	0
 201 0008 01       		.byte	1
 202 0009 02       		.byte	2
 203 000a 03       		.byte	3
 204 000b 04       		.byte	4
 205 000c 06       		.byte	6
 206 000d 07       		.byte	7
ARM GAS  /tmp/cc3ZN2Zp.s 			page 9


 207 000e 08       		.byte	8
 208 000f 09       		.byte	9
 209              		.section	.rodata.APBPrescTable,"a",%progbits
 210              		.align	2
 213              	APBPrescTable:
 214 0000 00       		.byte	0
 215 0001 00       		.byte	0
 216 0002 00       		.byte	0
 217 0003 00       		.byte	0
 218 0004 01       		.byte	1
 219 0005 02       		.byte	2
 220 0006 03       		.byte	3
 221 0007 04       		.byte	4
 222              		.text
 223              	.Letext0:
 224              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 225              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 226              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 227              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 228              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f756xx.h"
 229              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/cc3ZN2Zp.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f7xx.c
     /tmp/cc3ZN2Zp.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/cc3ZN2Zp.s:25     .text.SystemInit:0000000000000000 SystemInit
     /tmp/cc3ZN2Zp.s:43     .text.SystemInit:0000000000000010 $d
     /tmp/cc3ZN2Zp.s:48     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/cc3ZN2Zp.s:55     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/cc3ZN2Zp.s:169    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/cc3ZN2Zp.s:213    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/cc3ZN2Zp.s:192    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/cc3ZN2Zp.s:185    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/cc3ZN2Zp.s:181    .data.SystemCoreClock:0000000000000000 $d
     /tmp/cc3ZN2Zp.s:188    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/cc3ZN2Zp.s:210    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
