// Seed: 4261036685
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1'b0 - 1;
  wire id_3, id_4;
endmodule
module module_1 ();
  assign id_1 = id_1;
  tri0 id_2, id_3, id_4, id_5;
  assign id_5 = 1;
  tri1 id_6, id_7;
  wor  id_8 = 1;
  wire id_9;
  always id_1 = 1'b0 && ~1;
  assign id_6 = id_4;
  assign id_2 = 1;
  wire id_10, id_11;
  assign id_6 = id_8 - id_1;
  wire id_12;
  module_0(
      id_11
  );
  always id_2 = 1;
endmodule
