

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Sat Sep  1 14:12:14 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  10021|    2|  10021|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  10019|        21|          1|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	23  / (!tmp_5)
	3  / (tmp_5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	2  / true
23 --> 

* FSM state operations: 

 <State 1> : 6.81ns
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data) nounwind, !map !100"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %eventsArraySize) nounwind, !map !104"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %eventSlice) nounwind, !map !110"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @parseEvents_str) nounwind"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%eventsArraySize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventsArraySize) nounwind"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([240 x i720]* @glPLSlices_V_0, [240 x i720]* @glPLSlices_V_1, [240 x i720]* @glPLSlices_V_2, [1 x i8]* @p_str, [12 x i8]* @p_str11, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:146]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:146]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %eventSlice, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:146]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%glPLActiveSliceIdx_V_1 = load i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:147]
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %glPLActiveSliceIdx_V_1, 0" [abmofParseEvents/src/abmof_hw_accel.cpp:147]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%p_glPLActiveSliceIdx_s = select i1 %tmp, i2 1, i2 %glPLActiveSliceIdx_V_1" [abmofParseEvents/src/abmof_hw_accel.cpp:147]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%tmp_2 = icmp eq i2 %p_glPLActiveSliceIdx_s, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:154]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%glPLActiveSliceIdx_V_2 = select i1 %tmp_2, i2 -2, i2 %p_glPLActiveSliceIdx_s" [abmofParseEvents/src/abmof_hw_accel.cpp:154]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_3)   --->   "%tmp_3 = trunc i2 %glPLActiveSliceIdx_V_2 to i1" [abmofParseEvents/src/abmof_hw_accel.cpp:161]
ST_1 : Operation 38 [1/1] (0.95ns)   --->   "%tmp_4 = icmp eq i2 %glPLActiveSliceIdx_V_2, -2" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_1)   --->   "%tmp1 = or i1 %tmp, %tmp_4" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_glPLActiveSliceIdx_1 = or i1 %tmp1, %tmp_2" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_2)   --->   "%glPLActiveSliceIdx_V_4 = select i1 %tmp_4, i2 0, i2 -2" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_2)   --->   "%tmp_9 = or i1 %tmp_4, %tmp_2" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_glPLActiveSliceIdx_2 = select i1 %tmp_9, i2 %glPLActiveSliceIdx_V_4, i2 1" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_glPLActiveSliceIdx_3)   --->   "%not_tmp_4 = xor i1 %tmp_4, true" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_glPLActiveSliceIdx_3 = and i1 %tmp_3, %not_tmp_4" [abmofParseEvents/src/abmof_hw_accel.cpp:161]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %p_glPLActiveSliceIdx_1, label %mergeST, label %._crit_edge195.new" [abmofParseEvents/src/abmof_hw_accel.cpp:161]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i2 %p_glPLActiveSliceIdx_2, i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:149]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge195.new"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_op_assign = alloca i16"
ST_1 : Operation 50 [1/1] (0.96ns)   --->   "%tmp_3_cast = select i1 %p_glPLActiveSliceIdx_3, i9 240, i9 0" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %0" [abmofParseEvents/src/abmof_hw_accel.cpp:185]

 <State 2> : 3.45ns
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_07_rec = phi i31 [ 0, %._crit_edge195.new ], [ %i, %accumulateHW.exit_ifconv ]"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %p_07_rec to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:324]
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %i_cast, %eventsArraySize_read" [abmofParseEvents/src/abmof_hw_accel.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.52ns)   --->   "%i = add i31 %p_07_rec, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %1, label %4" [abmofParseEvents/src/abmof_hw_accel.cpp:185]
ST_2 : Operation 57 [1/1] (2.47ns)   --->   "%tmp_10 = icmp eq i31 %p_07_rec, 0" [abmofParseEvents/src/abmof_hw_accel.cpp:307]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 7.37ns
ST_3 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_6 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %data) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:189]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%x = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 17, i32 31)" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_6, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:192]
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %2, label %accumulateHW.exit_ifconv" [abmofParseEvents/src/abmof_hw_accel.cpp:21->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_3 : Operation 62 [19/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 2, i32 16)" [abmofParseEvents/src/abmof_hw_accel.cpp:189]
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_14 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 2, i32 16)" [abmofParseEvents/src/abmof_hw_accel.cpp:189]
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_6, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:189]

 <State 4> : 8.53ns
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%x_cast = zext i15 %x to i16" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_4 : Operation 67 [18/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_cast = zext i15 %x to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_4 : Operation 69 [1/1] (6.38ns)   --->   "%mul = mul i32 43691, %zext_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%newIndex1_cast = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul, i32 17, i32 25)" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_4 : Operation 71 [1/1] (1.82ns)   --->   "%tmp_8 = add i9 %tmp_3_cast, %newIndex1_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%i_op_assign_load = load i16* %i_op_assign" [abmofParseEvents/src/abmof_hw_accel.cpp:326]
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i16 %i_op_assign_load to i25" [abmofParseEvents/src/abmof_hw_accel.cpp:326]
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_16 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_14, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i23 %tmp_16 to i25" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sum_load = load i16* @sum, align 2" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i16 %sum_load to i25" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %tmp_31, i16 %x_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:189]
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i17 %tmp_17 to i25" [abmofParseEvents/src/abmof_hw_accel.cpp:317]
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i25 %tmp_21_cast, %tmp_23_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:317]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (4.16ns) (root node of TernaryAdder)   --->   "%tmp_19 = add i25 %tmp2, %tmp_20_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:317]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.73ns)   --->   "%storemerge = select i1 %tmp_10, i25 %tmp_15_cast, i25 %tmp_19" [abmofParseEvents/src/abmof_hw_accel.cpp:307]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%storemerge_cast = sext i25 %storemerge to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:307]
ST_4 : Operation 84 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %eventSlice, i32 %storemerge_cast) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:310]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 85 [1/1] (2.07ns)   --->   "%localCnt = add i16 %i_op_assign_load, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:326]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i16 %localCnt, i16* %i_op_assign" [abmofParseEvents/src/abmof_hw_accel.cpp:326]

 <State 5> : 3.74ns
ST_5 : Operation 87 [17/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.74ns
ST_6 : Operation 88 [16/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.74ns
ST_7 : Operation 89 [15/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.74ns
ST_8 : Operation 90 [14/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.74ns
ST_9 : Operation 91 [13/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.74ns
ST_10 : Operation 92 [12/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.74ns
ST_11 : Operation 93 [11/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.74ns
ST_12 : Operation 94 [10/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.74ns
ST_13 : Operation 95 [9/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.74ns
ST_14 : Operation 96 [8/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.74ns
ST_15 : Operation 97 [7/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.74ns
ST_16 : Operation 98 [6/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.74ns
ST_17 : Operation 99 [5/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.74ns
ST_18 : Operation 100 [4/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.74ns
ST_19 : Operation 101 [3/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.74ns
ST_20 : Operation 102 [2/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i9 %tmp_8 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%glPLSlices_V_0_addr = getelementptr [240 x i720]* @glPLSlices_V_0, i64 0, i64 %tmp_8_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%glPLSlices_V_1_addr = getelementptr [240 x i720]* @glPLSlices_V_1, i64 0, i64 %tmp_8_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%glPLSlices_V_2_addr = getelementptr [240 x i720]* @glPLSlices_V_2, i64 0, i64 %tmp_8_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_20 : Operation 107 [2/2] (3.25ns)   --->   "%glPLSlices_V_0_load = load i720* %glPLSlices_V_0_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_20 : Operation 108 [2/2] (3.25ns)   --->   "%glPLSlices_V_1_load = load i720* %glPLSlices_V_1_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_20 : Operation 109 [2/2] (3.25ns)   --->   "%glPLSlices_V_2_load = load i720* %glPLSlices_V_2_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>

 <State 21> : 7.25ns
ST_21 : Operation 110 [1/19] (3.74ns)   --->   "%arrayNo = urem i15 %x, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%arrayNo_cast3 = zext i15 %arrayNo to i16" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i15 %arrayNo to i3" [abmofParseEvents/src/abmof_hw_accel.cpp:190]
ST_21 : Operation 113 [1/2] (3.25ns)   --->   "%glPLSlices_V_0_load = load i720* %glPLSlices_V_0_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_21 : Operation 114 [1/2] (3.25ns)   --->   "%glPLSlices_V_1_load = load i720* %glPLSlices_V_1_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_21 : Operation 115 [1/2] (3.25ns)   --->   "%glPLSlices_V_2_load = load i720* %glPLSlices_V_2_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_21 : Operation 116 [1/1] (1.77ns)   --->   "%tmpData_V = call i720 @_ssdm_op_Mux.ap_auto.3i720.i16(i720 %glPLSlices_V_0_load, i720 %glPLSlices_V_1_load, i720 %glPLSlices_V_2_load, i16 %arrayNo_cast3) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_7 = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_s, i2 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i17 %tmp_7 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %tmp_14_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%index_assign_1_s = or i17 %tmp_7, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%index_assign_1_cast = zext i17 %index_assign_1_s to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%index_assign_1_1 = or i17 %tmp_7, 2" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%index_assign_1_1_cas = zext i17 %index_assign_1_1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_1_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%index_assign_1_2 = or i17 %tmp_7, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%index_assign_1_2_cas = zext i17 %index_assign_1_2 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_2_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_4_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_20, i1 %tmp_18, i1 %tmp_15, i1 %tmp_13)" [abmofParseEvents/src/abmof_hw_accel.cpp:29->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 130 [1/1] (1.73ns)   --->   "%tmpTmpData_V = add i4 1, %p_Result_4_3" [abmofParseEvents/src/abmof_hw_accel.cpp:31->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i4 %tmpTmpData_V to i1" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%p_Repl2_1 = zext i1 %tmp_23 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_24 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmpData_V, i32 %tmp_14_cast, i64 %p_Repl2_1)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%p_Repl2_1_1 = zext i1 %tmp_25 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_26 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_24, i32 %index_assign_1_cast, i64 %p_Repl2_1_1)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 2)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%p_Repl2_1_2 = zext i1 %tmp_27 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_28 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_26, i32 %index_assign_1_1_cas, i64 %p_Repl2_1_2)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 3)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%p_Repl2_1_3 = zext i1 %tmp_29 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_30 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_28, i32 %index_assign_1_2_cas, i64 %p_Repl2_1_3)" [abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_21 : Operation 143 [1/1] (1.13ns)   --->   "switch i3 %tmp_12, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]

 <State 22> : 3.25ns
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:186]
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:186]
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:187]
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 10000, i32 5000, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:188]
ST_22 : Operation 148 [1/1] (3.25ns)   --->   "store i720 %tmp_30, i720* %glPLSlices_V_1_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_22 : Operation 150 [1/1] (3.25ns)   --->   "store i720 %tmp_30, i720* %glPLSlices_V_0_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_22 : Operation 152 [1/1] (3.25ns)   --->   "store i720 %tmp_30, i720* %glPLSlices_V_2_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 240> <RAM>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "br label %accumulateHW.exit_ifconv" [abmofParseEvents/src/abmof_hw_accel.cpp:37->abmofParseEvents/src/abmof_hw_accel.cpp:196]
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%glCnt_load = load i16* @glCnt, align 2" [abmofParseEvents/src/abmof_hw_accel.cpp:327]
ST_22 : Operation 156 [1/1] (2.07ns)   --->   "%tmp_21 = add i16 %glCnt_load, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:327]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "store i16 %tmp_21, i16* @glCnt, align 2" [abmofParseEvents/src/abmof_hw_accel.cpp:327]
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_1) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:328]
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "br label %0" [abmofParseEvents/src/abmof_hw_accel.cpp:185]

 <State 23> : 0.00ns
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [abmofParseEvents/src/abmof_hw_accel.cpp:330]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 6.81ns
The critical path consists of the following:
	'load' operation ('glPLActiveSliceIdx_V_1', abmofParseEvents/src/abmof_hw_accel.cpp:147) on static variable 'glPLActiveSliceIdx_V' [18]  (0 ns)
	'icmp' operation ('tmp', abmofParseEvents/src/abmof_hw_accel.cpp:147) [19]  (0.959 ns)
	'select' operation ('p_glPLActiveSliceIdx_s', abmofParseEvents/src/abmof_hw_accel.cpp:147) [20]  (0.993 ns)
	'icmp' operation ('tmp_2', abmofParseEvents/src/abmof_hw_accel.cpp:154) [21]  (0.959 ns)
	'select' operation ('glPLActiveSliceIdx_V_2', abmofParseEvents/src/abmof_hw_accel.cpp:154) [22]  (0.993 ns)
	'icmp' operation ('tmp_4', abmofParseEvents/src/abmof_hw_accel.cpp:161) [24]  (0.959 ns)
	'xor' operation ('not_tmp_4', abmofParseEvents/src/abmof_hw_accel.cpp:161) [30]  (0 ns)
	'and' operation ('p_glPLActiveSliceIdx_3', abmofParseEvents/src/abmof_hw_accel.cpp:161) [31]  (0.978 ns)
	'select' operation ('tmp_3_cast', abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196) [38]  (0.968 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_5', abmofParseEvents/src/abmof_hw_accel.cpp:185) [43]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 7.37ns
The critical path consists of the following:
	fifo read on port 'data' (abmofParseEvents/src/abmof_hw_accel.cpp:189) [51]  (3.63 ns)
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 4>: 8.53ns
The critical path consists of the following:
	'add' operation ('tmp_19', abmofParseEvents/src/abmof_hw_accel.cpp:317) [124]  (4.17 ns)
	'select' operation ('storemerge', abmofParseEvents/src/abmof_hw_accel.cpp:307) [125]  (0.73 ns)
	fifo write on port 'eventSlice' (abmofParseEvents/src/abmof_hw_accel.cpp:310) [127]  (3.63 ns)

 <State 5>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 7>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 9>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 10>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 11>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 12>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 13>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 14>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 15>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 16>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 17>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 18>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 19>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 20>: 3.74ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)

 <State 21>: 7.25ns
The critical path consists of the following:
	'urem' operation ('arrayNo', abmofParseEvents/src/abmof_hw_accel.cpp:190) [57]  (3.74 ns)
	'mux' operation ('tmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:196) [71]  (1.77 ns)
	'add' operation ('tmpTmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:31->abmofParseEvents/src/abmof_hw_accel.cpp:196) [86]  (1.74 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation (abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:196) of variable 'tmp_30', abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:196 on array 'glPLSlices_V_1' [101]  (3.25 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
