// Generated register defines for mage

#ifndef _MAGE_REG_DEFS_
#define _MAGE_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define MAGE_PARAM_REG_WIDTH 32

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_00_CFG_PE_00_FIELD_WIDTH 32
#define MAGE_CFG_PE_00_CFG_PE_00_FIELDS_PER_REG 1
#define MAGE_CFG_PE_00_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_00_REG_OFFSET 0x0

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_01_CFG_PE_01_FIELD_WIDTH 32
#define MAGE_CFG_PE_01_CFG_PE_01_FIELDS_PER_REG 1
#define MAGE_CFG_PE_01_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_01_REG_OFFSET 0x4

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_02_CFG_PE_02_FIELD_WIDTH 32
#define MAGE_CFG_PE_02_CFG_PE_02_FIELDS_PER_REG 1
#define MAGE_CFG_PE_02_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_02_REG_OFFSET 0x8

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_03_CFG_PE_03_FIELD_WIDTH 32
#define MAGE_CFG_PE_03_CFG_PE_03_FIELDS_PER_REG 1
#define MAGE_CFG_PE_03_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_03_REG_OFFSET 0xc

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_10_CFG_PE_10_FIELD_WIDTH 32
#define MAGE_CFG_PE_10_CFG_PE_10_FIELDS_PER_REG 1
#define MAGE_CFG_PE_10_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_10_REG_OFFSET 0x10

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_11_CFG_PE_11_FIELD_WIDTH 32
#define MAGE_CFG_PE_11_CFG_PE_11_FIELDS_PER_REG 1
#define MAGE_CFG_PE_11_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_11_REG_OFFSET 0x14

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_12_CFG_PE_12_FIELD_WIDTH 32
#define MAGE_CFG_PE_12_CFG_PE_12_FIELDS_PER_REG 1
#define MAGE_CFG_PE_12_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_12_REG_OFFSET 0x18

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_13_CFG_PE_13_FIELD_WIDTH 32
#define MAGE_CFG_PE_13_CFG_PE_13_FIELDS_PER_REG 1
#define MAGE_CFG_PE_13_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_13_REG_OFFSET 0x1c

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_20_CFG_PE_20_FIELD_WIDTH 32
#define MAGE_CFG_PE_20_CFG_PE_20_FIELDS_PER_REG 1
#define MAGE_CFG_PE_20_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_20_REG_OFFSET 0x20

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_21_CFG_PE_21_FIELD_WIDTH 32
#define MAGE_CFG_PE_21_CFG_PE_21_FIELDS_PER_REG 1
#define MAGE_CFG_PE_21_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_21_REG_OFFSET 0x24

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_22_CFG_PE_22_FIELD_WIDTH 32
#define MAGE_CFG_PE_22_CFG_PE_22_FIELDS_PER_REG 1
#define MAGE_CFG_PE_22_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_22_REG_OFFSET 0x28

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_23_CFG_PE_23_FIELD_WIDTH 32
#define MAGE_CFG_PE_23_CFG_PE_23_FIELDS_PER_REG 1
#define MAGE_CFG_PE_23_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_23_REG_OFFSET 0x2c

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_30_CFG_PE_30_FIELD_WIDTH 32
#define MAGE_CFG_PE_30_CFG_PE_30_FIELDS_PER_REG 1
#define MAGE_CFG_PE_30_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_30_REG_OFFSET 0x30

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_31_CFG_PE_31_FIELD_WIDTH 32
#define MAGE_CFG_PE_31_CFG_PE_31_FIELDS_PER_REG 1
#define MAGE_CFG_PE_31_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_31_REG_OFFSET 0x34

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_32_CFG_PE_32_FIELD_WIDTH 32
#define MAGE_CFG_PE_32_CFG_PE_32_FIELDS_PER_REG 1
#define MAGE_CFG_PE_32_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_32_REG_OFFSET 0x38

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_33_CFG_PE_33_FIELD_WIDTH 32
#define MAGE_CFG_PE_33_CFG_PE_33_FIELDS_PER_REG 1
#define MAGE_CFG_PE_33_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_33_REG_OFFSET 0x3c

// PEs constants (common parameters)
#define MAGE_PEA_CONSTANTS_CONSTANT_FIELD_WIDTH 32
#define MAGE_PEA_CONSTANTS_CONSTANT_FIELDS_PER_REG 1
#define MAGE_PEA_CONSTANTS_MULTIREG_COUNT 16

// PEs constants
#define MAGE_PEA_CONSTANTS_0_REG_OFFSET 0x40

// PEs constants
#define MAGE_PEA_CONSTANTS_1_REG_OFFSET 0x44

// PEs constants
#define MAGE_PEA_CONSTANTS_2_REG_OFFSET 0x48

// PEs constants
#define MAGE_PEA_CONSTANTS_3_REG_OFFSET 0x4c

// PEs constants
#define MAGE_PEA_CONSTANTS_4_REG_OFFSET 0x50

// PEs constants
#define MAGE_PEA_CONSTANTS_5_REG_OFFSET 0x54

// PEs constants
#define MAGE_PEA_CONSTANTS_6_REG_OFFSET 0x58

// PEs constants
#define MAGE_PEA_CONSTANTS_7_REG_OFFSET 0x5c

// PEs constants
#define MAGE_PEA_CONSTANTS_8_REG_OFFSET 0x60

// PEs constants
#define MAGE_PEA_CONSTANTS_9_REG_OFFSET 0x64

// PEs constants
#define MAGE_PEA_CONSTANTS_10_REG_OFFSET 0x68

// PEs constants
#define MAGE_PEA_CONSTANTS_11_REG_OFFSET 0x6c

// PEs constants
#define MAGE_PEA_CONSTANTS_12_REG_OFFSET 0x70

// PEs constants
#define MAGE_PEA_CONSTANTS_13_REG_OFFSET 0x74

// PEs constants
#define MAGE_PEA_CONSTANTS_14_REG_OFFSET 0x78

// PEs constants
#define MAGE_PEA_CONSTANTS_15_REG_OFFSET 0x7c

// PEs RF (common parameters)
#define MAGE_PEA_RF_CONSTANT_FIELD_WIDTH 32
#define MAGE_PEA_RF_CONSTANT_FIELDS_PER_REG 1
#define MAGE_PEA_RF_MULTIREG_COUNT 16

// PEs RF
#define MAGE_PEA_RF_0_REG_OFFSET 0x80

// PEs RF
#define MAGE_PEA_RF_1_REG_OFFSET 0x84

// PEs RF
#define MAGE_PEA_RF_2_REG_OFFSET 0x88

// PEs RF
#define MAGE_PEA_RF_3_REG_OFFSET 0x8c

// PEs RF
#define MAGE_PEA_RF_4_REG_OFFSET 0x90

// PEs RF
#define MAGE_PEA_RF_5_REG_OFFSET 0x94

// PEs RF
#define MAGE_PEA_RF_6_REG_OFFSET 0x98

// PEs RF
#define MAGE_PEA_RF_7_REG_OFFSET 0x9c

// PEs RF
#define MAGE_PEA_RF_8_REG_OFFSET 0xa0

// PEs RF
#define MAGE_PEA_RF_9_REG_OFFSET 0xa4

// PEs RF
#define MAGE_PEA_RF_10_REG_OFFSET 0xa8

// PEs RF
#define MAGE_PEA_RF_11_REG_OFFSET 0xac

// PEs RF
#define MAGE_PEA_RF_12_REG_OFFSET 0xb0

// PEs RF
#define MAGE_PEA_RF_13_REG_OFFSET 0xb4

// PEs RF
#define MAGE_PEA_RF_14_REG_OFFSET 0xb8

// PEs RF
#define MAGE_PEA_RF_15_REG_OFFSET 0xbc

// Transaction size for DMA 0
#define MAGE_TRANS_SIZE_0_REG_OFFSET 0xc0

// Transaction size for DMA 1
#define MAGE_TRANS_SIZE_1_REG_OFFSET 0xc4

// Transaction size for DMA 2
#define MAGE_TRANS_SIZE_2_REG_OFFSET 0xc8

// Transaction size for DMA 3
#define MAGE_TRANS_SIZE_3_REG_OFFSET 0xcc

// If set to 1, each column of Mage works in streaming separately from all
// the other. If 0, all columns work together. If 2, columns are grouped in 2
// groups of 2 each
#define MAGE_SEPARATE_COLS_REG_OFFSET 0xd0
#define MAGE_SEPARATE_COLS_SEP_COLS_MASK 0x3
#define MAGE_SEPARATE_COLS_SEP_COLS_OFFSET 0
#define MAGE_SEPARATE_COLS_SEP_COLS_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEPARATE_COLS_SEP_COLS_MASK, .index = MAGE_SEPARATE_COLS_SEP_COLS_OFFSET })

// It makes the DMA channels work in synch or not
#define MAGE_SYNCH_DMA_CH_REG_OFFSET 0xd4
#define MAGE_SYNCH_DMA_CH_SYNCH_DMA_CH_BIT 0

// Selection signals for output stream crossbars
#define MAGE_STREAM_OUT_XBAR_SEL_REG_OFFSET 0xd8
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_OFFSET 0
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_OFFSET 2
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_OFFSET 4
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_OFFSET 6
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_OFFSET })

// Selection signals for output of MAGE-CGRA PEA (common parameters)
// Selection signals for output of MAGE-CGRA PEA
#define MAGE_SEL_OUT_COL_PEA_REG_OFFSET 0xdc
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_MASK 0xff
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_OFFSET 0
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_MASK 0xff
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_OFFSET 8
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_MASK 0xff
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_OFFSET 16
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_MASK 0xff
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_OFFSET 24
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_OFFSET })

// Accumulation Value for PEs (common parameters)
#define MAGE_ACC_VALUE_ACC_FIELD_WIDTH 32
#define MAGE_ACC_VALUE_ACC_FIELDS_PER_REG 1
#define MAGE_ACC_VALUE_MULTIREG_COUNT 16

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_0_REG_OFFSET 0xe0

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_1_REG_OFFSET 0xe4

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_2_REG_OFFSET 0xe8

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_3_REG_OFFSET 0xec

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_4_REG_OFFSET 0xf0

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_5_REG_OFFSET 0xf4

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_6_REG_OFFSET 0xf8

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_7_REG_OFFSET 0xfc

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_8_REG_OFFSET 0x100

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_9_REG_OFFSET 0x104

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_10_REG_OFFSET 0x108

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_11_REG_OFFSET 0x10c

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_12_REG_OFFSET 0x110

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_13_REG_OFFSET 0x114

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_14_REG_OFFSET 0x118

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_15_REG_OFFSET 0x11c

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _MAGE_REG_DEFS_
// End generated register defines for mage