<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › irq_pyxis.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq_pyxis.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/irq_pyxis.c</span>
<span class="cm"> *</span>
<span class="cm"> * Based on code written by David A Rusling (david.rusling@reo.mts.dec.com).</span>
<span class="cm"> *</span>
<span class="cm"> * IRQ Code common to all PYXIS core logic chips.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/core_cia.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>


<span class="cm">/* Note mask bit is true for ENABLED irqs.  */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cached_irq_mask</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">pyxis_update_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_MASK</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_MASK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">pyxis_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pyxis_update_irq_hw</span><span class="p">(</span><span class="n">cached_irq_mask</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">pyxis_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pyxis_update_irq_hw</span><span class="p">(</span><span class="n">cached_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">pyxis_mask_and_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bit</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">cached_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>

	<span class="cm">/* Disable the interrupt.  */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_MASK</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="cm">/* Ack PYXIS PCI interrupt.  */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_REQ</span> <span class="o">=</span> <span class="n">bit</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="cm">/* Re-read to force both writes.  */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_MASK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">pyxis_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;PYXIS&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">pyxis_mask_and_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">pyxis_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">pyxis_enable_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> 
<span class="nf">pyxis_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pld</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Read the interrupt summary register of PYXIS */</span>
	<span class="n">pld</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_REQ</span><span class="p">;</span>
	<span class="n">pld</span> <span class="o">&amp;=</span> <span class="n">cached_irq_mask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now for every possible bit set, work through them and call</span>
<span class="cm">	 * the appropriate interrupt handler.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">pld</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">ffz</span><span class="p">(</span><span class="o">~</span><span class="n">pld</span><span class="p">);</span>
		<span class="n">pld</span> <span class="o">&amp;=</span> <span class="n">pld</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* clear least bit set */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">7</span><span class="p">)</span>
			<span class="n">isa_device_interrupt</span><span class="p">(</span><span class="n">vector</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">handle_irq</span><span class="p">(</span><span class="mi">16</span><span class="o">+</span><span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span>
<span class="nf">init_pyxis_irqs</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ignore_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">i</span><span class="p">;</span>

	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_MASK</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* disable all */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">PYXIS_INT_REQ</span>  <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* flush all */</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="cm">/* Send -INTA pulses to clear any pending interrupts ...*/</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span> <span class="n">CIA_IACK_SC</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">48</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ignore_mask</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pyxis_irq_type</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">setup_irq</span><span class="p">(</span><span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">isa_cascade_irqaction</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
