dependencies:
  lowrisc:dv:dv_fcov_macros:0: []
  lowrisc:dv_verilator:ibex_pcounts:0: []
  lowrisc:dv_verilator:memutil_dpi:0: []
  lowrisc:dv_verilator:memutil_verilator:0:
  - lowrisc:dv_verilator:memutil_dpi:0
  - lowrisc:dv_verilator:simutil_verilator:0
  lowrisc:dv_verilator:simutil_verilator:0: []
  lowrisc:ibex:ibex_core:0.1:
  - lowrisc:dv:dv_fcov_macros:0
  - lowrisc:ibex:ibex_icache:0.1
  - lowrisc:ibex:ibex_pkg:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:clock_gating:0
  - lowrisc:prim:lfsr:0.1
  - lowrisc:tool:check_tool_requirements:0.1
  lowrisc:ibex:ibex_core_tracing:0.1:
  - lowrisc:ibex:ibex_core:0.1
  - lowrisc:ibex:ibex_tracer:0.1
  lowrisc:ibex:ibex_icache:0.1:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:secded:0.1
  lowrisc:ibex:ibex_pkg:0.1: []
  lowrisc:ibex:ibex_simple_system:0:
  - lowrisc:dv_verilator:ibex_pcounts:0
  - lowrisc:dv_verilator:memutil_verilator:0
  - lowrisc:dv_verilator:simutil_verilator:0
  - lowrisc:ibex:ibex_core_tracing:0.1
  - lowrisc:ibex:sim_shared:0
  lowrisc:ibex:ibex_tracer:0.1:
  - lowrisc:ibex:ibex_pkg:0.1
  - lowrisc:prim:assert:0.1
  lowrisc:ibex:sim_shared:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p:0
  - lowrisc:prim:ram_2p:0
  lowrisc:lint:common:0.1:
  - lowrisc:tool:check_tool_requirements:0.1
  lowrisc:prim:assert:0.1: []
  lowrisc:prim:clock_gating:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:lfsr:0.1:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  lowrisc:prim:prim_pkg:0.1:
  - lowrisc:prim_abstract:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  lowrisc:prim:primgen:0.1: []
  lowrisc:prim:ram_1p:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  - lowrisc:prim:ram_1p_pkg:0
  lowrisc:prim:ram_1p_pkg:0: []
  lowrisc:prim:ram_2p:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim_abstract:ram_2p:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim:primgen:0.1
  - lowrisc:prim:ram_2p_pkg:0
  lowrisc:prim:ram_2p_pkg:0: []
  lowrisc:prim:secded:0.1: []
  lowrisc:prim:util_memload:0: []
  lowrisc:prim_abstract:clock_gating:0:
  - lowrisc:prim_generic:clock_gating:0
  - lowrisc:prim:prim_pkg:0.1
  - lowrisc:prim_xilinx:clock_gating:0
  lowrisc:prim_abstract:prim_pkg:0.1: []
  lowrisc:prim_abstract:ram_1p:0:
  - lowrisc:prim_badbit:ram_1p:0
  - lowrisc:prim_generic:ram_1p:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_abstract:ram_2p:0:
  - lowrisc:prim_generic:ram_2p:0
  - lowrisc:prim:prim_pkg:0.1
  lowrisc:prim_badbit:ram_1p:0:
  - lowrisc:prim:assert:0.1
  - lowrisc:prim_generic:ram_1p:0
  lowrisc:prim_generic:clock_gating:0:
  - lowrisc:lint:common:0.1
  lowrisc:prim_generic:ram_1p:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_1p_pkg:0
  - lowrisc:prim:util_memload:0
  lowrisc:prim_generic:ram_2p:0:
  - lowrisc:lint:common:0.1
  - lowrisc:prim:assert:0.1
  - lowrisc:prim:ram_2p_pkg:0
  - lowrisc:prim:util_memload:0
  lowrisc:prim_xilinx:clock_gating:0:
  - lowrisc:lint:common:0.1
  lowrisc:tool:check_tool_requirements:0.1: []
files:
- core: lowrisc:dv:dv_fcov_macros:0
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
- core: lowrisc:dv_verilator:ibex_pcounts:0
  file_type: cppSource
  name: ../src/lowrisc_dv_verilator_ibex_pcounts_0/cpp/ibex_pcounts.cc
- core: lowrisc:dv_verilator:ibex_pcounts:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_ibex_pcounts_0/cpp/ibex_pcounts.h
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/ranged_map.h
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/dpi_memutil.cc
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/dpi_memutil.h
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/sv_scoped.cc
- core: lowrisc:dv_verilator:memutil_dpi:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/sv_scoped.h
- core: lowrisc:dv_verilator:simutil_verilator:0
  file_type: cppSource
  name: ../src/lowrisc_dv_verilator_simutil_verilator_0/cpp/verilator_sim_ctrl.cc
- core: lowrisc:dv_verilator:simutil_verilator:0
  file_type: cppSource
  name: ../src/lowrisc_dv_verilator_simutil_verilator_0/cpp/verilated_toplevel.cc
- core: lowrisc:dv_verilator:simutil_verilator:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_simutil_verilator_0/cpp/verilator_sim_ctrl.h
- core: lowrisc:dv_verilator:simutil_verilator:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_simutil_verilator_0/cpp/verilated_toplevel.h
- core: lowrisc:dv_verilator:simutil_verilator:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_simutil_verilator_0/cpp/sim_ctrl_extension.h
- core: lowrisc:ibex:ibex_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
- core: lowrisc:prim_abstract:prim_pkg:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_yosys_macros.svh
- core: lowrisc:prim:assert:0.1
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_standard_macros.svh
- core: lowrisc:prim:ram_1p_pkg:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv
- core: lowrisc:prim:ram_2p_pkg:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_ram_2p_pkg_0/rtl/prim_ram_2p_pkg.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_enc.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv
- core: lowrisc:prim:secded:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv
- core: lowrisc:prim:util_memload:0
  file_type: systemVerilogSource
  is_include_file: true
  name: ../src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh
- core: lowrisc:tool:check_tool_requirements:0.1
  name: util/check_tool_requirements.py
- core: lowrisc:tool:check_tool_requirements:0.1
  name: tool_requirements.py
- core: lowrisc:dv_verilator:memutil_verilator:0
  file_type: cppSource
  name: ../src/lowrisc_dv_verilator_memutil_verilator_0/cpp/verilator_memutil.cc
- core: lowrisc:dv_verilator:memutil_verilator:0
  file_type: cppSource
  is_include_file: true
  name: ../src/lowrisc_dv_verilator_memutil_verilator_0/cpp/verilator_memutil.h
- core: lowrisc:ibex:ibex_tracer:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_tracer_0.1/rtl/ibex_tracer_pkg.sv
- core: lowrisc:ibex:ibex_tracer:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_tracer_0.1/rtl/ibex_tracer.sv
- core: lowrisc:lint:common:0.1
  file_type: vlt
  name: ../src/lowrisc_lint_common_0.1/tools/verilator/common.vlt
- core: lowrisc:prim_generic:clock_gating:0
  file_type: vlt
  name: ../src/lowrisc_prim_generic_clock_gating_0/lint/prim_generic_clock_gating.vlt
- core: lowrisc:prim_generic:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
- core: lowrisc:prim_generic:ram_1p:0
  file_type: vlt
  name: ../src/lowrisc_prim_generic_ram_1p_0/lint/prim_generic_ram_1p.vlt
- core: lowrisc:prim_generic:ram_1p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
- core: lowrisc:prim_generic:ram_2p:0
  file_type: vlt
  name: ../src/lowrisc_prim_generic_ram_2p_0/lint/prim_generic_ram_2p.vlt
- core: lowrisc:prim_generic:ram_2p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv
- core: lowrisc:prim:lfsr:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
- core: lowrisc:prim_xilinx:clock_gating:0
  file_type: vlt
  name: ../src/lowrisc_prim_xilinx_clock_gating_0/lint/prim_xilinx_clock_gating.vlt
- core: lowrisc:prim_xilinx:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
- core: lowrisc:prim_abstract:clock_gating:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv
- core: lowrisc:prim_abstract:ram_2p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv
- core: lowrisc:prim_badbit:ram_1p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_badbit_ram_1p_0/prim_badbit_ram_1p.sv
- core: lowrisc:prim_abstract:ram_1p:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
- core: lowrisc:ibex:ibex_icache:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
- core: lowrisc:ibex:sim_shared:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_sim_shared_0/./rtl/ram_1p.sv
- core: lowrisc:ibex:sim_shared:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_sim_shared_0/./rtl/ram_2p.sv
- core: lowrisc:ibex:sim_shared:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_sim_shared_0/./rtl/bus.sv
- core: lowrisc:ibex:sim_shared:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv
- core: lowrisc:ibex:sim_shared:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_sim_shared_0/./rtl/timer.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: vlt
  name: ../src/lowrisc_ibex_ibex_core_0.1/lint/verilator_waiver.vlt
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_branch_predict.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_fpga.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_latch.sv
- core: lowrisc:ibex:ibex_core:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
- core: lowrisc:ibex:ibex_core_tracing:0.1
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_core_tracing_0.1/rtl/ibex_core_tracing.sv
- core: lowrisc:ibex:ibex_simple_system:0
  file_type: cppSource
  name: ../src/lowrisc_ibex_ibex_simple_system_0/ibex_simple_system.cc
- core: lowrisc:ibex:ibex_simple_system:0
  file_type: vlt
  name: ../src/lowrisc_ibex_ibex_simple_system_0/lint/verilator_waiver.vlt
- core: lowrisc:ibex:ibex_simple_system:0
  file_type: systemVerilogSource
  name: ../src/lowrisc_ibex_ibex_simple_system_0/rtl/ibex_simple_system.sv
hooks:
  pre_build:
  - cmd:
    - python3
    - util/check_tool_requirements.py
    env:
      FILES_ROOT: ../src/lowrisc_tool_check_tool_requirements_0.1
    name: check_tool_requirements
name: lowrisc_ibex_ibex_simple_system_0
parameters:
  BranchPredictor:
    datatype: int
    default: 0
    description: Enables static branch prediction (EXPERIMENTAL)
    paramtype: vlogparam
  BranchTargetALU:
    datatype: int
    default: 0
    description: Enables separate branch target ALU (increasing branch performance
      EXPERIMENTAL)
    paramtype: vlogparam
  ICache:
    datatype: int
    default: 0
    description: Enable instruction cache
    paramtype: vlogparam
  ICacheECC:
    datatype: int
    default: 0
    description: Enable ECC protection in instruction cache
    paramtype: vlogparam
  PMPEnable:
    datatype: int
    default: 0
    description: Enable PMP
    paramtype: vlogparam
  PMPGranularity:
    datatype: int
    default: 0
    description: Granularity of NAPOT range, 0 = 4 byte, 1 = byte, 2 = 16 byte, 3
      = 32 byte etc
    paramtype: vlogparam
  PMPNumRegions:
    datatype: int
    default: 4
    description: Number of PMP regions
    paramtype: vlogparam
  RV32B:
    datatype: str
    default: ibex_pkg::RV32BNone
    description: Bitmanip implementation parameter enum. See the ibex_pkg::rv32b_e
      enum in ibex_pkg.sv for permitted values.
    paramtype: vlogdefine
  RV32E:
    datatype: int
    default: 0
    description: Enable the E ISA extension (reduced register set) [0/1]
    paramtype: vlogparam
  RV32M:
    datatype: str
    default: ibex_pkg::RV32MFast
    description: RV32M implementation parameter enum. See the ibex_pkg::rv32m_e enum
      in ibex_pkg.sv for permitted values.
    paramtype: vlogdefine
  RVFI:
    datatype: bool
    default: true
    paramtype: vlogdefine
  RegFile:
    datatype: str
    default: ibex_pkg::RegFileFF
    description: Register file implementation parameter enum. See the ibex_pkg::regfile_e
      enum in ibex_pkg.sv for permitted values.
    paramtype: vlogdefine
  SRAMInitFile:
    datatype: str
    description: Path to a vmem file to initialize the RAM with
    paramtype: vlogparam
  SecureIbex:
    datatype: int
    default: 0
    description: Enables security hardening features (EXPERIMENTAL) [0/1]
    paramtype: vlogparam
  WritebackStage:
    datatype: int
    default: 0
    description: Enables third pipeline stage (EXPERIMENTAL)
    paramtype: vlogparam
tool_options:
  verilator:
    mode: cc
    verilator_options:
    - --trace
    - --trace-fst
    - --trace-structs
    - --trace-params
    - --trace-max-array 1024
    - -CFLAGS "-std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=ibex_simple_system
      -g"
    - -LDFLAGS "-pthread -lutil -lelf"
    - -Wall
    - -Wwarn-IMPERFECTSCH
    - --unroll-count 72
toplevel: ibex_simple_system
version: 0.2.1
vpi: []
