/*
 * Component description for ACC
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2023-01-20T08:56:57Z */
#ifndef _SAMA7G_ACC_COMPONENT_H_
#define _SAMA7G_ACC_COMPONENT_H_

/* ************************************************************************** */
/*   SOFTWARE API DEFINITION FOR ACC                                          */
/* ************************************************************************** */

/* -------- ACC_CR : (ACC Offset: 0x00) ( /W 32) Control Register -------- */
#define ACC_CR_SWRST_Pos                      _UINT32_(0)                                          /* (ACC_CR) Software Reset Position */
#define ACC_CR_SWRST_Msk                      (_UINT32_(0x1) << ACC_CR_SWRST_Pos)                  /* (ACC_CR) Software Reset Mask */
#define ACC_CR_SWRST(value)                   (ACC_CR_SWRST_Msk & (_UINT32_(value) << ACC_CR_SWRST_Pos)) /* Assigment of value for SWRST in the ACC_CR register */
#define   ACC_CR_SWRST_0_Val                  _UINT32_(0x0)                                        /* (ACC_CR) No effect.  */
#define   ACC_CR_SWRST_1_Val                  _UINT32_(0x1)                                        /* (ACC_CR) Resets the module.  */
#define ACC_CR_SWRST_0                        (ACC_CR_SWRST_0_Val << ACC_CR_SWRST_Pos)             /* (ACC_CR) No effect. Position  */
#define ACC_CR_SWRST_1                        (ACC_CR_SWRST_1_Val << ACC_CR_SWRST_Pos)             /* (ACC_CR) Resets the module. Position  */
#define ACC_CR_Msk                            _UINT32_(0x00000001)                                 /* (ACC_CR) Register Mask  */


/* -------- ACC_MR : (ACC Offset: 0x04) (R/W 32) Mode Register -------- */
#define ACC_MR_RESETVALUE                     _UINT32_(0x00)                                       /*  (ACC_MR) Mode Register  Reset Value */

#define ACC_MR_SELMINUS_Pos                   _UINT32_(0)                                          /* (ACC_MR) Selection for Minus Comparator Input Position */
#define ACC_MR_SELMINUS_Msk                   (_UINT32_(0x7) << ACC_MR_SELMINUS_Pos)               /* (ACC_MR) Selection for Minus Comparator Input Mask */
#define ACC_MR_SELMINUS(value)                (ACC_MR_SELMINUS_Msk & (_UINT32_(value) << ACC_MR_SELMINUS_Pos)) /* Assigment of value for SELMINUS in the ACC_MR register */
#define   ACC_MR_SELMINUS_VBG_Val             _UINT32_(0x0)                                        /* (ACC_MR) Selects VBG  */
#define   ACC_MR_SELMINUS_ACC_INN1_Val        _UINT32_(0x1)                                        /* (ACC_MR) Selects ACC_INN1  */
#define   ACC_MR_SELMINUS_ACC_INN2_Val        _UINT32_(0x2)                                        /* (ACC_MR) Selects ACC_INN2  */
#define   ACC_MR_SELMINUS_ACC_INN3_Val        _UINT32_(0x3)                                        /* (ACC_MR) Selects ACC_INN3  */
#define ACC_MR_SELMINUS_VBG                   (ACC_MR_SELMINUS_VBG_Val << ACC_MR_SELMINUS_Pos)     /* (ACC_MR) Selects VBG Position  */
#define ACC_MR_SELMINUS_ACC_INN1              (ACC_MR_SELMINUS_ACC_INN1_Val << ACC_MR_SELMINUS_Pos) /* (ACC_MR) Selects ACC_INN1 Position  */
#define ACC_MR_SELMINUS_ACC_INN2              (ACC_MR_SELMINUS_ACC_INN2_Val << ACC_MR_SELMINUS_Pos) /* (ACC_MR) Selects ACC_INN2 Position  */
#define ACC_MR_SELMINUS_ACC_INN3              (ACC_MR_SELMINUS_ACC_INN3_Val << ACC_MR_SELMINUS_Pos) /* (ACC_MR) Selects ACC_INN3 Position  */
#define ACC_MR_SELPLUS_Pos                    _UINT32_(4)                                          /* (ACC_MR) Selection For Plus Comparator Input Position */
#define ACC_MR_SELPLUS_Msk                    (_UINT32_(0x7) << ACC_MR_SELPLUS_Pos)                /* (ACC_MR) Selection For Plus Comparator Input Mask */
#define ACC_MR_SELPLUS(value)                 (ACC_MR_SELPLUS_Msk & (_UINT32_(value) << ACC_MR_SELPLUS_Pos)) /* Assigment of value for SELPLUS in the ACC_MR register */
#define   ACC_MR_SELPLUS_ACC_INP0_Val         _UINT32_(0x0)                                        /* (ACC_MR) Selects ACC_INP0  */
#define   ACC_MR_SELPLUS_ACC_INP1_Val         _UINT32_(0x1)                                        /* (ACC_MR) Selects ACC_INP1  */
#define   ACC_MR_SELPLUS_ACC_INP2_Val         _UINT32_(0x2)                                        /* (ACC_MR) Selects ACC_INP2  */
#define   ACC_MR_SELPLUS_ACC_INP3_Val         _UINT32_(0x3)                                        /* (ACC_MR) Selects ACC_INP3  */
#define ACC_MR_SELPLUS_ACC_INP0               (ACC_MR_SELPLUS_ACC_INP0_Val << ACC_MR_SELPLUS_Pos)  /* (ACC_MR) Selects ACC_INP0 Position  */
#define ACC_MR_SELPLUS_ACC_INP1               (ACC_MR_SELPLUS_ACC_INP1_Val << ACC_MR_SELPLUS_Pos)  /* (ACC_MR) Selects ACC_INP1 Position  */
#define ACC_MR_SELPLUS_ACC_INP2               (ACC_MR_SELPLUS_ACC_INP2_Val << ACC_MR_SELPLUS_Pos)  /* (ACC_MR) Selects ACC_INP2 Position  */
#define ACC_MR_SELPLUS_ACC_INP3               (ACC_MR_SELPLUS_ACC_INP3_Val << ACC_MR_SELPLUS_Pos)  /* (ACC_MR) Selects ACC_INP3 Position  */
#define ACC_MR_ACEN_Pos                       _UINT32_(8)                                          /* (ACC_MR) Analog Comparator Enable Position */
#define ACC_MR_ACEN_Msk                       (_UINT32_(0x1) << ACC_MR_ACEN_Pos)                   /* (ACC_MR) Analog Comparator Enable Mask */
#define ACC_MR_ACEN(value)                    (ACC_MR_ACEN_Msk & (_UINT32_(value) << ACC_MR_ACEN_Pos)) /* Assigment of value for ACEN in the ACC_MR register */
#define   ACC_MR_ACEN_DIS_Val                 _UINT32_(0x0)                                        /* (ACC_MR) Analog comparator disabled.  */
#define   ACC_MR_ACEN_EN_Val                  _UINT32_(0x1)                                        /* (ACC_MR) Analog comparator enabled.  */
#define ACC_MR_ACEN_DIS                       (ACC_MR_ACEN_DIS_Val << ACC_MR_ACEN_Pos)             /* (ACC_MR) Analog comparator disabled. Position  */
#define ACC_MR_ACEN_EN                        (ACC_MR_ACEN_EN_Val << ACC_MR_ACEN_Pos)              /* (ACC_MR) Analog comparator enabled. Position  */
#define ACC_MR_EDGETYP_Pos                    _UINT32_(9)                                          /* (ACC_MR) Edge Type Position */
#define ACC_MR_EDGETYP_Msk                    (_UINT32_(0x3) << ACC_MR_EDGETYP_Pos)                /* (ACC_MR) Edge Type Mask */
#define ACC_MR_EDGETYP(value)                 (ACC_MR_EDGETYP_Msk & (_UINT32_(value) << ACC_MR_EDGETYP_Pos)) /* Assigment of value for EDGETYP in the ACC_MR register */
#define   ACC_MR_EDGETYP_RISING_Val           _UINT32_(0x0)                                        /* (ACC_MR) Only rising edge of comparator output  */
#define   ACC_MR_EDGETYP_FALLING_Val          _UINT32_(0x1)                                        /* (ACC_MR) Falling edge of comparator output  */
#define   ACC_MR_EDGETYP_ANY_Val              _UINT32_(0x2)                                        /* (ACC_MR) Any edge of comparator output  */
#define ACC_MR_EDGETYP_RISING                 (ACC_MR_EDGETYP_RISING_Val << ACC_MR_EDGETYP_Pos)    /* (ACC_MR) Only rising edge of comparator output Position  */
#define ACC_MR_EDGETYP_FALLING                (ACC_MR_EDGETYP_FALLING_Val << ACC_MR_EDGETYP_Pos)   /* (ACC_MR) Falling edge of comparator output Position  */
#define ACC_MR_EDGETYP_ANY                    (ACC_MR_EDGETYP_ANY_Val << ACC_MR_EDGETYP_Pos)       /* (ACC_MR) Any edge of comparator output Position  */
#define ACC_MR_INV_Pos                        _UINT32_(12)                                         /* (ACC_MR) Invert Comparator Output Position */
#define ACC_MR_INV_Msk                        (_UINT32_(0x1) << ACC_MR_INV_Pos)                    /* (ACC_MR) Invert Comparator Output Mask */
#define ACC_MR_INV(value)                     (ACC_MR_INV_Msk & (_UINT32_(value) << ACC_MR_INV_Pos)) /* Assigment of value for INV in the ACC_MR register */
#define   ACC_MR_INV_DIS_Val                  _UINT32_(0x0)                                        /* (ACC_MR) Analog comparator output is directly processed.  */
#define   ACC_MR_INV_EN_Val                   _UINT32_(0x1)                                        /* (ACC_MR) Analog comparator output is inverted prior to being processed.  */
#define ACC_MR_INV_DIS                        (ACC_MR_INV_DIS_Val << ACC_MR_INV_Pos)               /* (ACC_MR) Analog comparator output is directly processed. Position  */
#define ACC_MR_INV_EN                         (ACC_MR_INV_EN_Val << ACC_MR_INV_Pos)                /* (ACC_MR) Analog comparator output is inverted prior to being processed. Position  */
#define ACC_MR_SELFS_Pos                      _UINT32_(13)                                         /* (ACC_MR) Selection Of Fault Source Position */
#define ACC_MR_SELFS_Msk                      (_UINT32_(0x1) << ACC_MR_SELFS_Pos)                  /* (ACC_MR) Selection Of Fault Source Mask */
#define ACC_MR_SELFS(value)                   (ACC_MR_SELFS_Msk & (_UINT32_(value) << ACC_MR_SELFS_Pos)) /* Assigment of value for SELFS in the ACC_MR register */
#define   ACC_MR_SELFS_CE_Val                 _UINT32_(0x0)                                        /* (ACC_MR) The CE flag is used to drive the FAULT output.  */
#define   ACC_MR_SELFS_OUTPUT_Val             _UINT32_(0x1)                                        /* (ACC_MR) The output of the analog comparator flag is used to drive the FAULT output.  */
#define ACC_MR_SELFS_CE                       (ACC_MR_SELFS_CE_Val << ACC_MR_SELFS_Pos)            /* (ACC_MR) The CE flag is used to drive the FAULT output. Position  */
#define ACC_MR_SELFS_OUTPUT                   (ACC_MR_SELFS_OUTPUT_Val << ACC_MR_SELFS_Pos)        /* (ACC_MR) The output of the analog comparator flag is used to drive the FAULT output. Position  */
#define ACC_MR_FE_Pos                         _UINT32_(14)                                         /* (ACC_MR) Fault Enable Position */
#define ACC_MR_FE_Msk                         (_UINT32_(0x1) << ACC_MR_FE_Pos)                     /* (ACC_MR) Fault Enable Mask */
#define ACC_MR_FE(value)                      (ACC_MR_FE_Msk & (_UINT32_(value) << ACC_MR_FE_Pos)) /* Assigment of value for FE in the ACC_MR register */
#define   ACC_MR_FE_DIS_Val                   _UINT32_(0x0)                                        /* (ACC_MR) The FAULT output is tied to 0.  */
#define   ACC_MR_FE_EN_Val                    _UINT32_(0x1)                                        /* (ACC_MR) The FAULT output is driven by the signal defined by SELFS.  */
#define ACC_MR_FE_DIS                         (ACC_MR_FE_DIS_Val << ACC_MR_FE_Pos)                 /* (ACC_MR) The FAULT output is tied to 0. Position  */
#define ACC_MR_FE_EN                          (ACC_MR_FE_EN_Val << ACC_MR_FE_Pos)                  /* (ACC_MR) The FAULT output is driven by the signal defined by SELFS. Position  */
#define ACC_MR_Msk                            _UINT32_(0x00007777)                                 /* (ACC_MR) Register Mask  */


/* -------- ACC_IER : (ACC Offset: 0x24) ( /W 32) Interrupt Enable Register -------- */
#define ACC_IER_CE_Pos                        _UINT32_(0)                                          /* (ACC_IER) Comparison Edge Position */
#define ACC_IER_CE_Msk                        (_UINT32_(0x1) << ACC_IER_CE_Pos)                    /* (ACC_IER) Comparison Edge Mask */
#define ACC_IER_CE(value)                     (ACC_IER_CE_Msk & (_UINT32_(value) << ACC_IER_CE_Pos)) /* Assigment of value for CE in the ACC_IER register */
#define   ACC_IER_CE_0_Val                    _UINT32_(0x0)                                        /* (ACC_IER) No effect.  */
#define   ACC_IER_CE_1_Val                    _UINT32_(0x1)                                        /* (ACC_IER) Enables the interrupt when the selected edge (defined by EDGETYP) occurs.  */
#define ACC_IER_CE_0                          (ACC_IER_CE_0_Val << ACC_IER_CE_Pos)                 /* (ACC_IER) No effect. Position  */
#define ACC_IER_CE_1                          (ACC_IER_CE_1_Val << ACC_IER_CE_Pos)                 /* (ACC_IER) Enables the interrupt when the selected edge (defined by EDGETYP) occurs. Position  */
#define ACC_IER_Msk                           _UINT32_(0x00000001)                                 /* (ACC_IER) Register Mask  */


/* -------- ACC_IDR : (ACC Offset: 0x28) ( /W 32) Interrupt Disable Register -------- */
#define ACC_IDR_CE_Pos                        _UINT32_(0)                                          /* (ACC_IDR) Comparison Edge Position */
#define ACC_IDR_CE_Msk                        (_UINT32_(0x1) << ACC_IDR_CE_Pos)                    /* (ACC_IDR) Comparison Edge Mask */
#define ACC_IDR_CE(value)                     (ACC_IDR_CE_Msk & (_UINT32_(value) << ACC_IDR_CE_Pos)) /* Assigment of value for CE in the ACC_IDR register */
#define   ACC_IDR_CE_0_Val                    _UINT32_(0x0)                                        /* (ACC_IDR) No effect.  */
#define   ACC_IDR_CE_1_Val                    _UINT32_(0x1)                                        /* (ACC_IDR) Disables the interrupt when the selected edge (defined by EDGETYP) occurs.  */
#define ACC_IDR_CE_0                          (ACC_IDR_CE_0_Val << ACC_IDR_CE_Pos)                 /* (ACC_IDR) No effect. Position  */
#define ACC_IDR_CE_1                          (ACC_IDR_CE_1_Val << ACC_IDR_CE_Pos)                 /* (ACC_IDR) Disables the interrupt when the selected edge (defined by EDGETYP) occurs. Position  */
#define ACC_IDR_Msk                           _UINT32_(0x00000001)                                 /* (ACC_IDR) Register Mask  */


/* -------- ACC_IMR : (ACC Offset: 0x2C) ( R/ 32) Interrupt Mask Register -------- */
#define ACC_IMR_RESETVALUE                    _UINT32_(0x00)                                       /*  (ACC_IMR) Interrupt Mask Register  Reset Value */

#define ACC_IMR_CE_Pos                        _UINT32_(0)                                          /* (ACC_IMR) Comparison Edge Position */
#define ACC_IMR_CE_Msk                        (_UINT32_(0x1) << ACC_IMR_CE_Pos)                    /* (ACC_IMR) Comparison Edge Mask */
#define ACC_IMR_CE(value)                     (ACC_IMR_CE_Msk & (_UINT32_(value) << ACC_IMR_CE_Pos)) /* Assigment of value for CE in the ACC_IMR register */
#define   ACC_IMR_CE_0_Val                    _UINT32_(0x0)                                        /* (ACC_IMR) The interrupt is disabled.  */
#define   ACC_IMR_CE_1_Val                    _UINT32_(0x1)                                        /* (ACC_IMR) The interrupt is enabled.  */
#define ACC_IMR_CE_0                          (ACC_IMR_CE_0_Val << ACC_IMR_CE_Pos)                 /* (ACC_IMR) The interrupt is disabled. Position  */
#define ACC_IMR_CE_1                          (ACC_IMR_CE_1_Val << ACC_IMR_CE_Pos)                 /* (ACC_IMR) The interrupt is enabled. Position  */
#define ACC_IMR_Msk                           _UINT32_(0x00000001)                                 /* (ACC_IMR) Register Mask  */


/* -------- ACC_ISR : (ACC Offset: 0x30) ( R/ 32) Interrupt Status Register -------- */
#define ACC_ISR_RESETVALUE                    _UINT32_(0x00)                                       /*  (ACC_ISR) Interrupt Status Register  Reset Value */

#define ACC_ISR_CE_Pos                        _UINT32_(0)                                          /* (ACC_ISR) Comparison Edge (cleared on read) Position */
#define ACC_ISR_CE_Msk                        (_UINT32_(0x1) << ACC_ISR_CE_Pos)                    /* (ACC_ISR) Comparison Edge (cleared on read) Mask */
#define ACC_ISR_CE(value)                     (ACC_ISR_CE_Msk & (_UINT32_(value) << ACC_ISR_CE_Pos)) /* Assigment of value for CE in the ACC_ISR register */
#define   ACC_ISR_CE_0_Val                    _UINT32_(0x0)                                        /* (ACC_ISR) No edge occurred (defined by EDGETYP) on analog comparator output since the last read of ACC_ISR.  */
#define   ACC_ISR_CE_1_Val                    _UINT32_(0x1)                                        /* (ACC_ISR) A selected edge (defined by EDGETYP) on analog comparator output occurred since the last read of ACC_ISR.  */
#define ACC_ISR_CE_0                          (ACC_ISR_CE_0_Val << ACC_ISR_CE_Pos)                 /* (ACC_ISR) No edge occurred (defined by EDGETYP) on analog comparator output since the last read of ACC_ISR. Position  */
#define ACC_ISR_CE_1                          (ACC_ISR_CE_1_Val << ACC_ISR_CE_Pos)                 /* (ACC_ISR) A selected edge (defined by EDGETYP) on analog comparator output occurred since the last read of ACC_ISR. Position  */
#define ACC_ISR_SCO_Pos                       _UINT32_(1)                                          /* (ACC_ISR) Synchronized Comparator Output Position */
#define ACC_ISR_SCO_Msk                       (_UINT32_(0x1) << ACC_ISR_SCO_Pos)                   /* (ACC_ISR) Synchronized Comparator Output Mask */
#define ACC_ISR_SCO(value)                    (ACC_ISR_SCO_Msk & (_UINT32_(value) << ACC_ISR_SCO_Pos)) /* Assigment of value for SCO in the ACC_ISR register */
#define ACC_ISR_MASK_Pos                      _UINT32_(31)                                         /* (ACC_ISR) Flag Mask Position */
#define ACC_ISR_MASK_Msk                      (_UINT32_(0x1) << ACC_ISR_MASK_Pos)                  /* (ACC_ISR) Flag Mask Mask */
#define ACC_ISR_MASK(value)                   (ACC_ISR_MASK_Msk & (_UINT32_(value) << ACC_ISR_MASK_Pos)) /* Assigment of value for MASK in the ACC_ISR register */
#define   ACC_ISR_MASK_0_Val                  _UINT32_(0x0)                                        /* (ACC_ISR) The CE flag and SCO value are valid.  */
#define   ACC_ISR_MASK_1_Val                  _UINT32_(0x1)                                        /* (ACC_ISR) The CE flag and SCO value are invalid.  */
#define ACC_ISR_MASK_0                        (ACC_ISR_MASK_0_Val << ACC_ISR_MASK_Pos)             /* (ACC_ISR) The CE flag and SCO value are valid. Position  */
#define ACC_ISR_MASK_1                        (ACC_ISR_MASK_1_Val << ACC_ISR_MASK_Pos)             /* (ACC_ISR) The CE flag and SCO value are invalid. Position  */
#define ACC_ISR_Msk                           _UINT32_(0x80000003)                                 /* (ACC_ISR) Register Mask  */


/* -------- ACC_ACR : (ACC Offset: 0x94) (R/W 32) Analog Control Register -------- */
#define ACC_ACR_RESETVALUE                    _UINT32_(0x00)                                       /*  (ACC_ACR) Analog Control Register  Reset Value */

#define ACC_ACR_MSEL_Pos                      _UINT32_(0)                                          /* (ACC_ACR) Masking Period Selection Position */
#define ACC_ACR_MSEL_Msk                      (_UINT32_(0x1) << ACC_ACR_MSEL_Pos)                  /* (ACC_ACR) Masking Period Selection Mask */
#define ACC_ACR_MSEL(value)                   (ACC_ACR_MSEL_Msk & (_UINT32_(value) << ACC_ACR_MSEL_Pos)) /* Assigment of value for MSEL in the ACC_ACR register */
#define   ACC_ACR_MSEL_0_Val                  _UINT32_(0x0)                                        /* (ACC_ACR) Masks AC output for 16 peripheral clock periods after any write access in ACC_MR or ACC_CR.  */
#define   ACC_ACR_MSEL_1_Val                  _UINT32_(0x1)                                        /* (ACC_ACR) Masks AC output for 128 peripheral clock periods after any write access in ACC_MR or ACC_CR.  */
#define ACC_ACR_MSEL_0                        (ACC_ACR_MSEL_0_Val << ACC_ACR_MSEL_Pos)             /* (ACC_ACR) Masks AC output for 16 peripheral clock periods after any write access in ACC_MR or ACC_CR. Position  */
#define ACC_ACR_MSEL_1                        (ACC_ACR_MSEL_1_Val << ACC_ACR_MSEL_Pos)             /* (ACC_ACR) Masks AC output for 128 peripheral clock periods after any write access in ACC_MR or ACC_CR. Position  */
#define ACC_ACR_Msk                           _UINT32_(0x00000001)                                 /* (ACC_ACR) Register Mask  */


/* -------- ACC_WPMR : (ACC Offset: 0xE4) (R/W 32) Write Protection Mode Register -------- */
#define ACC_WPMR_RESETVALUE                   _UINT32_(0x00)                                       /*  (ACC_WPMR) Write Protection Mode Register  Reset Value */

#define ACC_WPMR_WPEN_Pos                     _UINT32_(0)                                          /* (ACC_WPMR) Write Protection Configuration Enable Position */
#define ACC_WPMR_WPEN_Msk                     (_UINT32_(0x1) << ACC_WPMR_WPEN_Pos)                 /* (ACC_WPMR) Write Protection Configuration Enable Mask */
#define ACC_WPMR_WPEN(value)                  (ACC_WPMR_WPEN_Msk & (_UINT32_(value) << ACC_WPMR_WPEN_Pos)) /* Assigment of value for WPEN in the ACC_WPMR register */
#define   ACC_WPMR_WPEN_0_Val                 _UINT32_(0x0)                                        /* (ACC_WPMR) Disables the write protection if WPKEY corresponds to 0x414343 ("ACC" in ASCII).  */
#define   ACC_WPMR_WPEN_1_Val                 _UINT32_(0x1)                                        /* (ACC_WPMR) Enables the write protection if WPKEY corresponds to 0x414343 ("ACC" in ASCII).  */
#define ACC_WPMR_WPEN_0                       (ACC_WPMR_WPEN_0_Val << ACC_WPMR_WPEN_Pos)           /* (ACC_WPMR) Disables the write protection if WPKEY corresponds to 0x414343 ("ACC" in ASCII). Position  */
#define ACC_WPMR_WPEN_1                       (ACC_WPMR_WPEN_1_Val << ACC_WPMR_WPEN_Pos)           /* (ACC_WPMR) Enables the write protection if WPKEY corresponds to 0x414343 ("ACC" in ASCII). Position  */
#define ACC_WPMR_WPKEY_Pos                    _UINT32_(8)                                          /* (ACC_WPMR) Write Protection Key Position */
#define ACC_WPMR_WPKEY_Msk                    (_UINT32_(0xFFFFFF) << ACC_WPMR_WPKEY_Pos)           /* (ACC_WPMR) Write Protection Key Mask */
#define ACC_WPMR_WPKEY(value)                 (ACC_WPMR_WPKEY_Msk & (_UINT32_(value) << ACC_WPMR_WPKEY_Pos)) /* Assigment of value for WPKEY in the ACC_WPMR register */
#define   ACC_WPMR_WPKEY_PASSWD_Val           _UINT32_(0x414343)                                   /* (ACC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.  */
#define ACC_WPMR_WPKEY_PASSWD                 (ACC_WPMR_WPKEY_PASSWD_Val << ACC_WPMR_WPKEY_Pos)    /* (ACC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. Position  */
#define ACC_WPMR_Msk                          _UINT32_(0xFFFFFF01)                                 /* (ACC_WPMR) Register Mask  */


/* -------- ACC_WPSR : (ACC Offset: 0xE8) ( R/ 32) Write Protection Status Register -------- */
#define ACC_WPSR_RESETVALUE                   _UINT32_(0x00)                                       /*  (ACC_WPSR) Write Protection Status Register  Reset Value */

#define ACC_WPSR_WPVS_Pos                     _UINT32_(0)                                          /* (ACC_WPSR) Write Protection Violation Status Position */
#define ACC_WPSR_WPVS_Msk                     (_UINT32_(0x1) << ACC_WPSR_WPVS_Pos)                 /* (ACC_WPSR) Write Protection Violation Status Mask */
#define ACC_WPSR_WPVS(value)                  (ACC_WPSR_WPVS_Msk & (_UINT32_(value) << ACC_WPSR_WPVS_Pos)) /* Assigment of value for WPVS in the ACC_WPSR register */
#define   ACC_WPSR_WPVS_0_Val                 _UINT32_(0x0)                                        /* (ACC_WPSR) No write protection violation has occurred since the last read of ACC_WPSR.  */
#define   ACC_WPSR_WPVS_1_Val                 _UINT32_(0x1)                                        /* (ACC_WPSR) A write protection violation (WPEN = 1) has occurred since the last read of ACC_WPSR.  */
#define ACC_WPSR_WPVS_0                       (ACC_WPSR_WPVS_0_Val << ACC_WPSR_WPVS_Pos)           /* (ACC_WPSR) No write protection violation has occurred since the last read of ACC_WPSR. Position  */
#define ACC_WPSR_WPVS_1                       (ACC_WPSR_WPVS_1_Val << ACC_WPSR_WPVS_Pos)           /* (ACC_WPSR) A write protection violation (WPEN = 1) has occurred since the last read of ACC_WPSR. Position  */
#define ACC_WPSR_Msk                          _UINT32_(0x00000001)                                 /* (ACC_WPSR) Register Mask  */


/** \brief ACC register offsets definitions */
#define ACC_CR_REG_OFST                _UINT32_(0x00)      /* (ACC_CR) Control Register Offset */
#define ACC_MR_REG_OFST                _UINT32_(0x04)      /* (ACC_MR) Mode Register Offset */
#define ACC_IER_REG_OFST               _UINT32_(0x24)      /* (ACC_IER) Interrupt Enable Register Offset */
#define ACC_IDR_REG_OFST               _UINT32_(0x28)      /* (ACC_IDR) Interrupt Disable Register Offset */
#define ACC_IMR_REG_OFST               _UINT32_(0x2C)      /* (ACC_IMR) Interrupt Mask Register Offset */
#define ACC_ISR_REG_OFST               _UINT32_(0x30)      /* (ACC_ISR) Interrupt Status Register Offset */
#define ACC_ACR_REG_OFST               _UINT32_(0x94)      /* (ACC_ACR) Analog Control Register Offset */
#define ACC_WPMR_REG_OFST              _UINT32_(0xE4)      /* (ACC_WPMR) Write Protection Mode Register Offset */
#define ACC_WPSR_REG_OFST              _UINT32_(0xE8)      /* (ACC_WPSR) Write Protection Status Register Offset */

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
/** \brief ACC register API structure */
typedef struct
{  /* Analog Comparator Controller */
  __O   uint32_t                       ACC_CR;             /**< Offset: 0x00 ( /W  32) Control Register */
  __IO  uint32_t                       ACC_MR;             /**< Offset: 0x04 (R/W  32) Mode Register */
  __I   uint8_t                        Reserved1[0x1C];
  __O   uint32_t                       ACC_IER;            /**< Offset: 0x24 ( /W  32) Interrupt Enable Register */
  __O   uint32_t                       ACC_IDR;            /**< Offset: 0x28 ( /W  32) Interrupt Disable Register */
  __I   uint32_t                       ACC_IMR;            /**< Offset: 0x2C (R/   32) Interrupt Mask Register */
  __I   uint32_t                       ACC_ISR;            /**< Offset: 0x30 (R/   32) Interrupt Status Register */
  __I   uint8_t                        Reserved2[0x60];
  __IO  uint32_t                       ACC_ACR;            /**< Offset: 0x94 (R/W  32) Analog Control Register */
  __I   uint8_t                        Reserved3[0x4C];
  __IO  uint32_t                       ACC_WPMR;           /**< Offset: 0xE4 (R/W  32) Write Protection Mode Register */
  __I   uint32_t                       ACC_WPSR;           /**< Offset: 0xE8 (R/   32) Write Protection Status Register */
} acc_registers_t;


#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#endif /* _SAMA7G_ACC_COMPONENT_H_ */
