{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721759354121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721759354122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 15:29:13 2024 " "Processing started: Tue Jul 23 15:29:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721759354122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721759354122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vend -c vend " "Command: quartus_map --read_settings_files=on --write_settings_files=off vend -c vend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721759354123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721759354300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vend.vhd 2 1 " "Using design file vend.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vend-behav " "Found design unit 1: vend-behav" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354703 ""} { "Info" "ISGN_ENTITY_NAME" "1 vend " "Found entity 1: vend" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1721759354703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vend " "Elaborating entity \"vend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721759354707 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux regfile.vhd " "Entity \"mux\" obtained from \"regfile.vhd\" instead of from Quartus II megafunction library" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 90 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1721759354714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 12 6 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 12 design units and 6 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regist-structural " "Found design unit 2: regist-structural" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 decoder3x8-structural " "Found design unit 3: decoder3x8-structural" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 threestate-hardware " "Found design unit 4: threestate-hardware" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux-hardware " "Found design unit 5: mux-hardware" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 regfile-registerfile " "Found design unit 6: regfile-registerfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_ENTITY_NAME" "2 regist " "Found entity 2: regist" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder3x8 " "Found entity 3: decoder3x8" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_ENTITY_NAME" "4 threestate " "Found entity 4: threestate" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""} { "Info" "ISGN_ENTITY_NAME" "6 regfile " "Found entity 6: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721759354714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1721759354714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:u2 " "Elaborating entity \"regfile\" for hierarchy \"regfile:u2\"" {  } { { "vend.vhd" "u2" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721759354716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 regfile:u2\|decoder3x8:d0 " "Elaborating entity \"decoder3x8\" for hierarchy \"regfile:u2\|decoder3x8:d0\"" {  } { { "regfile.vhd" "d0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721759354730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist regfile:u2\|regist:r0 " "Elaborating entity \"regist\" for hierarchy \"regfile:u2\|regist:r0\"" {  } { { "regfile.vhd" "r0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721759354734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop regfile:u2\|regist:r0\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"regfile:u2\|regist:r0\|flipflop:ff0\"" {  } { { "regfile.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721759354737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threestate regfile:u2\|threestate:t0 " "Elaborating entity \"threestate\" for hierarchy \"regfile:u2\|threestate:t0\"" {  } { { "regfile.vhd" "t0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721759354758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux regfile:u2\|mux:m " "Elaborating entity \"mux\" for hierarchy \"regfile:u2\|mux:m\"" {  } { { "regfile.vhd" "m" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721759354763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721759356594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721759356594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721759357529 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721759357529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721759357529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721759357529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721759357541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 15:29:17 2024 " "Processing ended: Tue Jul 23 15:29:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721759357541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721759357541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721759357541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721759357541 ""}
