-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/brjathu/FPGA/Processor_FPGA/cacheTest_isim_beh.exe" -prj "/home/brjathu/FPGA/Processor_FPGA/cacheTest_beh.prj" "work.cacheTest" "work.glbl" 
