{
  "design": {
    "design_info": {
      "boundary_crc": "0x3269F7C8858EF1E",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project_crc.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2.2"
    },
    "design_tree": {
      "gen_0": "",
      "crc24a_0": ""
    },
    "ports": {
      "ap_clk_0": {
        "type": "clk",
        "direction": "I"
      },
      "ap_rst_n_0": {
        "type": "rst",
        "direction": "I"
      },
      "c_TDATA_0": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "c_TVALID_0": {
        "direction": "O"
      },
      "last_TVALID_0": {
        "direction": "O"
      },
      "last_TDATA_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "gen_0": {
        "vlnv": "xilinx.com:hls:gen:1.0",
        "xci_name": "design_1_gen_0_1",
        "xci_path": "ip/design_1_gen_0_1/design_1_gen_0_1.xci",
        "inst_hier_path": "gen_0"
      },
      "crc24a_0": {
        "vlnv": "xilinx.com:hls:crc24a:1.0",
        "xci_name": "design_1_crc24a_0_0",
        "xci_path": "ip/design_1_crc24a_0_0/design_1_crc24a_0_0.xci",
        "inst_hier_path": "crc24a_0"
      }
    },
    "interface_nets": {
      "gen_0_a": {
        "interface_ports": [
          "gen_0/a",
          "crc24a_0/a"
        ]
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk_0",
          "gen_0/ap_clk",
          "crc24a_0/ap_clk"
        ]
      },
      "ap_rst_n_0_1": {
        "ports": [
          "ap_rst_n_0",
          "gen_0/ap_rst_n",
          "gen_0/ap_start",
          "crc24a_0/ap_rst_n",
          "crc24a_0/ap_start",
          "crc24a_0/c_TREADY",
          "crc24a_0/last_TREADY"
        ]
      },
      "crc24a_0_c_TDATA": {
        "ports": [
          "crc24a_0/c_TDATA",
          "c_TDATA_0"
        ]
      },
      "crc24a_0_c_TVALID": {
        "ports": [
          "crc24a_0/c_TVALID",
          "c_TVALID_0"
        ]
      },
      "crc24a_0_last_TDATA": {
        "ports": [
          "crc24a_0/last_TDATA",
          "last_TDATA_0"
        ]
      },
      "crc24a_0_last_TVALID": {
        "ports": [
          "crc24a_0/last_TVALID",
          "last_TVALID_0"
        ]
      }
    }
  }
}