###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:37:51 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK 
Endpoint:   U0_UART/u_rx/u_data_sampling/sampled_reg_reg/SN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.036
  Arrival Time                  0.048
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.011 | 
     | u_uart_rst_mux/U1                            | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |    0.036 | 
     | U0_UART/u_rx/u_data_sampling/sampled_reg_reg | SN ^       | SDFFSX1M | 0.019 | 0.000 |   0.048 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |          | 0.000 |       |   0.000 |    0.011 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.011 | 
     | U0_UART/u_rx/u_data_sampling/sampled_reg_reg | CK ^       | SDFFSX1M | 0.000 | 0.000 |   0.000 |    0.011 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1  | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U1_ClkDiv/flag_reg | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1  | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U1_ClkDiv/flag_reg | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U0_ClkDiv/\counter_reg[1] | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[2] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U0_ClkDiv/\counter_reg[2] | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ClkDiv/\counter_reg[2] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[3] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U0_ClkDiv/\counter_reg[3] | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ClkDiv/\counter_reg[3] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[4] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U0_ClkDiv/\counter_reg[4] | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ClkDiv/\counter_reg[4] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U0_ClkDiv/\counter_reg[5] | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[6] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U0_ClkDiv/\counter_reg[6] | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ClkDiv/\counter_reg[6] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_ClkDiv/\counter_reg[0] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U0_ClkDiv/\counter_reg[0] | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ClkDiv/\counter_reg[0] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[7] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                -0.059
  Arrival Time                  0.048
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.107 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.019 | 0.048 |   0.048 |   -0.059 | 
     | U0_ClkDiv/\counter_reg[7] | RN ^       | SDFFRX4M | 0.019 | 0.000 |   0.048 |   -0.059 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |    0.107 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ClkDiv/\counter_reg[7] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.136
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.109 | 
     | u_rst_mux/U1                 | A ^ -> Y ^ | MX2X2M    | 0.180 | 0.135 |   0.135 |    0.025 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.180 | 0.002 |   0.136 |    0.027 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.109 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.109 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.137
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.110 | 
     | u_rst_mux/U1                 | A ^ -> Y ^ | MX2X2M    | 0.180 | 0.135 |   0.135 |    0.024 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.180 | 0.003 |   0.137 |    0.027 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |           | 0.050 |       |   0.000 |    0.110 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.137
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.110 | 
     | u_rst_mux/U1                 | A ^ -> Y ^ | MX2X2M    | 0.180 | 0.135 |   0.135 |    0.024 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX2M | 0.180 | 0.003 |   0.137 |    0.027 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |           | 0.050 |       |   0.000 |    0.110 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.023
  Arrival Time                  0.137
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.114 | 
     | u_rst_mux/U1                 | A ^ -> Y ^ | MX2X2M    | 0.180 | 0.135 |   0.135 |    0.021 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.180 | 0.002 |   0.137 |    0.023 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.114 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.114 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |    0.114 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\count_reg[1] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\count_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\count_reg[1] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                    | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\count_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[0] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[0] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[7] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[7] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[7] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[1] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[1] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[2] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[2] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[3] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[3] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[4] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[4] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[5] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[5] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[6] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[6] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/par_bit_reg/CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/par_bit_reg/RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                      | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART/u_tx/u_parity_calc/par_bit_reg | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                   | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART/u_tx/u_parity_calc/par_bit_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1  | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_ClkDiv/flag_reg | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_clk_mux/U1  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_ClkDiv/flag_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_ClkDiv/div_clk_reg_reg | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_PULSE_GEN/pls_flop_reg | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1      | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_PULSE_GEN/rcv_flop_reg | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1      | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[2] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[2] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[0] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[0] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[0] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[0] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[2] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[2] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[3] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[1] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[1] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_ptr_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[3] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_FIFO_RD/\rd_bin_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                -0.070
  Arrival Time                  0.048
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.118 | 
     | u_uart_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.019 | 0.048 |   0.048 |   -0.070 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] | RN ^       | SDFFRQX2M | 0.019 | 0.000 |   0.048 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |           | 0.000 |       |   0.000 |    0.118 | 
     | u_uart_TX_clk_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.118 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------+ 

