// Seed: 1691204069
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_4;
  logic id_5;
endmodule
program module_1;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  wire id_10;
endprogram
module module_2 #(
    parameter id_1 = 32'd8,
    parameter id_2 = 32'd88
) (
    input wor   id_0,
    input uwire _id_1,
    input wor   _id_2,
    input wire  id_3
);
  wire [-1 : id_2] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  always_latch @(posedge id_0 or posedge id_5 or posedge 1);
  always @(posedge 1);
  wire [-1  !==  id_1 : -1  *  -1  &&  id_1] id_6;
endmodule
