SCIF0:
  SMR:
    CKS:
      DIVIDE_BY_1: [0, "P1ϕ"]
      DIVIDE_BY_4: [1, "P1ϕ/4"]
      DIVIDE_BY_16: [2, "P1ϕ/16"]
      DIVIDE_BY_64: [3, "P1ϕ/64"]

  BRR:
    D: [0x00, 0xff]

  SCR:
    CKE:
      INTERNAL_SCK_IN: [0, "Asynchronous mode: Internal clock, SCK pin used for input (input signal is ignored). Clock synchronous mode: Internal clock, SCK pin used for synchronous clock output"]
      INTERNAL_SCK_OUT: [1, "Internal clock, SCK pin used for synchronous clock output"]
      EXTERNAL_SCK_IN: [2, "External clock, SCK pin used for synchronous clock input"]

  FTDR:
    D: [0x00, 0xff]

  FCR:
    RSTRG:
      GE_15_BYTES: [0, "15 bytes"]
      GE_1_BYTE: [1,"1 byte"]
      GE_4_BYTES: [2,"4 bytes"]
      GE_6_BYTES: [3,"6 bytes"]
      GE_8_BYTES: [4,"8 bytes"]
      GE_10_BYTES: [5, "10 bytes"]
      GE_12_BYTES: [6, "12 bytes"]
      GE_14_BYTES: [7, "14 bytes"]
    TTRG:
      LE_8_BYTES: [0, "8 bytes"]
      LE_4_BYTES: [1, "4 bytes"]
      LE_2_BYTES: [2, "2 bytes"]
      EQ_0_BYTES: [3, "0 bytes"]
