---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AArch64InstrInfo.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="AArch64.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64RegisterInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64registerinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/TargetInstrInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/TypeSize.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/typesize-h"
  isLocal="true" />
<IncludesListItem
  filePath="optional"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="AArch64GenInstrInfo.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/aarch64">llvm::AArch64</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/aarch64instrinfo">AArch64InstrInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/usednzcv">UsedNZCV</a></>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#a309185dacbbc2610d98ea8130927f3b3">FALKOR&#95;STRIDED&#95;ACCESS&#95;MD</a>&nbsp;&nbsp;&nbsp;&quot;falkor.strided.access&quot;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ab12de263eb2ee622714701bc1946fad6">GET&#95;INSTRINFO&#95;HEADER</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ae3a5564e9b47164e48b07656ac0e2098">GET&#95;INSTRINFO&#95;HELPER&#95;DECLS</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>&nbsp;&nbsp;&nbsp;((<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>) &lt;&lt; 3)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE</a>&nbsp;&nbsp;&nbsp;(<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG&#95;FALSE&#95;LANE&#95;TYPE</a>&nbsp;&nbsp;&nbsp;((<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>) &lt;&lt; 7)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG&#95;INSTR&#95;FLAGS</a>&nbsp;&nbsp;&nbsp;((<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>) &lt;&lt; 9)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>&nbsp;&nbsp;&nbsp;((<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>) &lt;&lt; 11)</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Defines

### FALKOR&#95;STRIDED&#95;ACCESS&#95;MD {#a309185dacbbc2610d98ea8130927f3b3}

<MemberDefinition
  prototype={<>#define FALKOR&#95;STRIDED&#95;ACCESS&#95;MD&nbsp;&nbsp;&nbsp;&quot;falkor.strided.access&quot;</>}>

Definition at line <a href="#l00034">34</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>.
</MemberDefinition>

### GET&#95;INSTRINFO&#95;HEADER {#ab12de263eb2ee622714701bc1946fad6}

<MemberDefinition
  prototype={<>#define GET&#95;INSTRINFO&#95;HEADER</>}>

Definition at line <a href="#l00022">22</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>.
</MemberDefinition>

### GET&#95;INSTRINFO&#95;HELPER&#95;DECLS {#ae3a5564e9b47164e48b07656ac0e2098}

<MemberDefinition
  prototype={<>#define GET&#95;INSTRINFO&#95;HELPER&#95;DECLS</>}>

Definition at line <a href="#l00550">550</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>.
</MemberDefinition>

### TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE {#a3287cf6d372c025dfa662057a353dbe7}

<MemberDefinition
  prototype={<>#define TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE&nbsp;&nbsp;&nbsp;((<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>) &lt;&lt; 3)</>}>

Definition at line <a href="#l00766">766</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>.
</MemberDefinition>

### TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE {#afdc269c742e7e39baabcbc2e110bb8da}

<MemberDefinition
  prototype={<>#define TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE&nbsp;&nbsp;&nbsp;(<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>)</>}>

Definition at line <a href="#l00765">765</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>.
</MemberDefinition>

### TSFLAG&#95;FALSE&#95;LANE&#95;TYPE {#ac8eb75ab10dd8c899fd76221bec7cf48}

<MemberDefinition
  prototype={<>#define TSFLAG&#95;FALSE&#95;LANE&#95;TYPE&nbsp;&nbsp;&nbsp;((<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>) &lt;&lt; 7)</>}>

Definition at line <a href="#l00767">767</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>.
</MemberDefinition>

### TSFLAG&#95;INSTR&#95;FLAGS {#af7abfed88e18e1d45e98ffaf9da945be}

<MemberDefinition
  prototype={<>#define TSFLAG&#95;INSTR&#95;FLAGS&nbsp;&nbsp;&nbsp;((<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>) &lt;&lt; 9)</>}>

Definition at line <a href="#l00768">768</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>.
</MemberDefinition>

### TSFLAG&#95;SME&#95;MATRIX&#95;TYPE {#a6ac29d620592992de156f8d526e3b1ae}

<MemberDefinition
  prototype={<>#define TSFLAG&#95;SME&#95;MATRIX&#95;TYPE&nbsp;&nbsp;&nbsp;((<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>) &lt;&lt; 11)</>}>

Definition at line <a href="#l00769">769</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===- AArch64InstrInfo.h - AArch64 Instruction Information -----&#42;- C++ -&#42;-===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file contains the AArch64 implementation of the TargetInstrInfo class.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef LLVM&#95;LIB&#95;TARGET&#95;AARCH64&#95;AARCH64INSTRINFO&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define LLVM&#95;LIB&#95;TARGET&#95;AARCH64&#95;AARCH64INSTRINFO&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64-h">AArch64.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64registerinfo-h">AArch64RegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/typesize-h">llvm/Support/TypeSize.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;optional&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22" lineLink="#ab12de263eb2ee622714701bc1946fad6"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;INSTRINFO&#95;HEADER</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal">AArch64Subtarget;</Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29" lineLink="/docs/api/namespaces/llvm/#acecb758d131c550fcdf82d6211884138"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a href="/docs/api/namespaces/llvm/#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a> =</Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">MachineMemOperand::MOTargetFlag1</a>;</Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31" lineLink="/docs/api/namespaces/llvm/#adcbbc11398a037540fd4fbab96e6f6a4"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a href="/docs/api/namespaces/llvm/#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a> =</Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">MachineMemOperand::MOTargetFlag2</a>;</Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34" lineLink="#a309185dacbbc2610d98ea8130927f3b3"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define FALKOR&#95;STRIDED&#95;ACCESS&#95;MD &quot;falkor.strided.access&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="comment">// AArch64 MachineCombiner patterns</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081">AArch64MachineCombinerPattern</a> : </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// These are patterns used to reduce the length of dependence chain.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a32c16136ae0351dcda14d0f4c6707ded"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a32c16136ae0351dcda14d0f4c6707ded">SUBADD&#95;OP1</a> = <a href="/docs/api/namespaces/llvm/#a72fae53189574086169c907fd3ce8a4dad2676caff429d2a4548b30daaed05f90">MachineCombinerPattern::TARGET&#95;PATTERN&#95;START</a>,</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081accff5e3d00d208ac5eac3038b45a68e1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081accff5e3d00d208ac5eac3038b45a68e1">SUBADD&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// These are multiply-add patterns matched by the AArch64 machine combiner.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081abbcaf554b2aeaef80cb61c1a9bfa4fb8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081abbcaf554b2aeaef80cb61c1a9bfa4fb8">MULADDW&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aaabfd1c646edf729d24f415a03232cd8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aaabfd1c646edf729d24f415a03232cd8">MULADDW&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a04fd1978a4f7c94cc370d9a3940ab9b9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a04fd1978a4f7c94cc370d9a3940ab9b9">MULSUBW&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ae3f5ac151986cbaa0cb9a66bda8ae620"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ae3f5ac151986cbaa0cb9a66bda8ae620">MULSUBW&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a441912041899752296b49cbdf01ebe96"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a441912041899752296b49cbdf01ebe96">MULADDWI&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af58e9da167498449818b46d834fb8b44"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af58e9da167498449818b46d834fb8b44">MULSUBWI&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2fdbbb7605c0641fd680f2b6f4654843"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2fdbbb7605c0641fd680f2b6f4654843">MULADDX&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7d7d1ae75b0c61c4fd859fb754ca87da"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7d7d1ae75b0c61c4fd859fb754ca87da">MULADDX&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af80f1b5b6dfd46363064a46fe026aa18"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af80f1b5b6dfd46363064a46fe026aa18">MULSUBX&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a587e584f072ba0aebacc244e6ffeab48"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a587e584f072ba0aebacc244e6ffeab48">MULSUBX&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a091819871a7996a5178037f90a973af8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a091819871a7996a5178037f90a973af8">MULADDXI&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a3feaa03038d4172ebcedbaa6cb98e468"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a3feaa03038d4172ebcedbaa6cb98e468">MULSUBXI&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// NEON integers vectors</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a49d7aeec4d46eceb096be4ad6d45c259"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a49d7aeec4d46eceb096be4ad6d45c259">MULADDv8i8&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a5c8c19baccaa3ba3dbacca5ce011ee27"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a5c8c19baccaa3ba3dbacca5ce011ee27">MULADDv8i8&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a61a16544eb6feeac711f2f679ff43947"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a61a16544eb6feeac711f2f679ff43947">MULADDv16i8&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a5c6b6f16c959ba70ad982391c4f28979"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a5c6b6f16c959ba70ad982391c4f28979">MULADDv16i8&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ad0779448a48cf7f0ae369e4acfa6b432"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ad0779448a48cf7f0ae369e4acfa6b432">MULADDv4i16&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a450de5c53a682d9c0711087857e66e56"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a450de5c53a682d9c0711087857e66e56">MULADDv4i16&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ae85ed809edea767ac9b3f6a83e68306c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ae85ed809edea767ac9b3f6a83e68306c">MULADDv8i16&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab3efd87cedaa1376a11800ae66a8af9d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab3efd87cedaa1376a11800ae66a8af9d">MULADDv8i16&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a66d11af038a94fa2db0f3dc57bcb2e1f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a66d11af038a94fa2db0f3dc57bcb2e1f">MULADDv2i32&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a58f90b4095f6de0cb29d100f9a98111f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a58f90b4095f6de0cb29d100f9a98111f">MULADDv2i32&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a6e68e02afdd837853410842a554f7915"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a6e68e02afdd837853410842a554f7915">MULADDv4i32&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a489c3f3316335b1cfa6e7174b61b94d6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a489c3f3316335b1cfa6e7174b61b94d6">MULADDv4i32&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ae2ce23a92b21ad38bf6626419b72fb98"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ae2ce23a92b21ad38bf6626419b72fb98">MULSUBv8i8&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081afef7979e02e75de7dd163e05e60a350e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081afef7979e02e75de7dd163e05e60a350e">MULSUBv8i8&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a151d4ba2c8e79faec23b895da8a4b5e3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a151d4ba2c8e79faec23b895da8a4b5e3">MULSUBv16i8&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7ab0c1c56e6201f0fb54c736a5cb59c1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7ab0c1c56e6201f0fb54c736a5cb59c1">MULSUBv16i8&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a45caafd2d036833623a9a3e7d75eadf9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a45caafd2d036833623a9a3e7d75eadf9">MULSUBv4i16&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a960d20d24cece9595d68238f8388b345"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a960d20d24cece9595d68238f8388b345">MULSUBv4i16&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a82d4d9ad96413032a77fdecb8750f163"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a82d4d9ad96413032a77fdecb8750f163">MULSUBv8i16&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a03c2d2c131a8ef6342b09a0524f0136b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a03c2d2c131a8ef6342b09a0524f0136b">MULSUBv8i16&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2ecb9a17e63d5940114e3370ea314054"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2ecb9a17e63d5940114e3370ea314054">MULSUBv2i32&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af93f6ad2aedd6f2e9135722eb5e10ac2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af93f6ad2aedd6f2e9135722eb5e10ac2">MULSUBv2i32&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aef032d1c33a5cf258c915f37e0a319cb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aef032d1c33a5cf258c915f37e0a319cb">MULSUBv4i32&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab32477ba81c86eda0b9b435adc59c5d9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab32477ba81c86eda0b9b435adc59c5d9">MULSUBv4i32&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081afd5a9d70890814eab0b364a47c911cb5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081afd5a9d70890814eab0b364a47c911cb5">MULADDv4i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a1244c7b6e96e47476f0f2b20ae4758a7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a1244c7b6e96e47476f0f2b20ae4758a7">MULADDv4i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ad3fb6b45af08b4e248015bf7e6e5839f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ad3fb6b45af08b4e248015bf7e6e5839f">MULADDv8i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af4f298a3a23bd860f54fcb3c8a3c87f1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af4f298a3a23bd860f54fcb3c8a3c87f1">MULADDv8i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a77cbec9de2221d33e905c505ff100dc1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a77cbec9de2221d33e905c505ff100dc1">MULADDv2i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7fb97a564d6c84b58c7f83e7778c7785"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7fb97a564d6c84b58c7f83e7778c7785">MULADDv2i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7ee53383fa82a4fa8a927d51378d944c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7ee53383fa82a4fa8a927d51378d944c">MULADDv4i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aaf08ec9798b8d10d5d8230822a2358b4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aaf08ec9798b8d10d5d8230822a2358b4">MULADDv4i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aaaa836ebb5d687ad69f07888f4490d0a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aaaa836ebb5d687ad69f07888f4490d0a">MULSUBv4i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2659c1d63a5330f78aed8f5e3bc153a6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2659c1d63a5330f78aed8f5e3bc153a6">MULSUBv4i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab379db876e9fff0d468eca802aff1d15"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab379db876e9fff0d468eca802aff1d15">MULSUBv8i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a1c05703c1b56bbeaada423e094e1a5b4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a1c05703c1b56bbeaada423e094e1a5b4">MULSUBv8i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0895802cc0c36bca09ecc98712c8053e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0895802cc0c36bca09ecc98712c8053e">MULSUBv2i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab51c4c41785b05718e432d9674f47f55"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab51c4c41785b05718e432d9674f47f55">MULSUBv2i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aeee9f4a161bc13aab345f1734f20f6f0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aeee9f4a161bc13aab345f1734f20f6f0">MULSUBv4i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a3499c6340b695808558550fb019a9ca8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a3499c6340b695808558550fb019a9ca8">MULSUBv4i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Floating Point</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a173ee85364fc1eb108938c8372827ff7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a173ee85364fc1eb108938c8372827ff7">FMULADDH&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aabc53997d7894be5eb40810745549073"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aabc53997d7894be5eb40810745549073">FMULADDH&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a5d86ab23b51cb137de8debb33a03e113"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a5d86ab23b51cb137de8debb33a03e113">FMULSUBH&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a455f5434d37ab1ecef5d82aa8b7e291b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a455f5434d37ab1ecef5d82aa8b7e291b">FMULSUBH&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a4939e86ef4510ceb729ae2a595a7ade1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a4939e86ef4510ceb729ae2a595a7ade1">FMULADDS&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aacf7b664d029c90786c2e53006c8c12c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aacf7b664d029c90786c2e53006c8c12c">FMULADDS&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a9052c5e8a47baa23436afc9fd2f4ddc2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a9052c5e8a47baa23436afc9fd2f4ddc2">FMULSUBS&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0ab58a2095e4bb3abccae77e85c53121"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0ab58a2095e4bb3abccae77e85c53121">FMULSUBS&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a4b5616e470ba55bf574745527d41f4d0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a4b5616e470ba55bf574745527d41f4d0">FMULADDD&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7a8573dbc3eef167b70dd1d04f94bc2c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7a8573dbc3eef167b70dd1d04f94bc2c">FMULADDD&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a470de5f4b5e67204b6f9774eb7508adf"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a470de5f4b5e67204b6f9774eb7508adf">FMULSUBD&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a404af9657e59e385b2510c0ea9c4389b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a404af9657e59e385b2510c0ea9c4389b">FMULSUBD&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2128b33f53a413a7263e48cab14edb11"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2128b33f53a413a7263e48cab14edb11">FNMULSUBH&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0dc534ead99070b3ef367081718f58eb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0dc534ead99070b3ef367081718f58eb">FNMULSUBS&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aa810aa575f0528701808312255989cc0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aa810aa575f0528701808312255989cc0">FNMULSUBD&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a29da0b711c806f3e110ef4be00840f5d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a29da0b711c806f3e110ef4be00840f5d">FMLAv1i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a64a724a4e4e907f10318a826f4b860dd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a64a724a4e4e907f10318a826f4b860dd">FMLAv1i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a14c9352a879669d52fb40425fd7f1ec1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a14c9352a879669d52fb40425fd7f1ec1">FMLAv1i64&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a254939223be79847ea842531f7dbeb93"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a254939223be79847ea842531f7dbeb93">FMLAv1i64&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081adbf5b6fc6d9f153968f9464133fce7a6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081adbf5b6fc6d9f153968f9464133fce7a6">FMLAv4f16&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a6609a41ed10bdc4908ba0ec186e952df"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a6609a41ed10bdc4908ba0ec186e952df">FMLAv4f16&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a43fac15e41468e271fd3a8e9ba5ba10a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a43fac15e41468e271fd3a8e9ba5ba10a">FMLAv8f16&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a8329ce85350ad0d6a42bb948a2eb6d13"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a8329ce85350ad0d6a42bb948a2eb6d13">FMLAv8f16&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ac41d721ea5ce1a2111d5b8928f408f24"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ac41d721ea5ce1a2111d5b8928f408f24">FMLAv2f32&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081acc4b54336476469db4e2bebd229e0825"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081acc4b54336476469db4e2bebd229e0825">FMLAv2f32&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2def6435ef8399688ebfca4b0c64880e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2def6435ef8399688ebfca4b0c64880e">FMLAv2f64&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a05bc63d873a1c8a1c9a4c83236938d29"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a05bc63d873a1c8a1c9a4c83236938d29">FMLAv2f64&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081add6083823694329041b5b8f41e72296c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081add6083823694329041b5b8f41e72296c">FMLAv4i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a824335a2f06b62c5a0a7523bd548aa14"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a824335a2f06b62c5a0a7523bd548aa14">FMLAv4i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aaa6146d75c9d45914aa145a28701b19f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aaa6146d75c9d45914aa145a28701b19f">FMLAv8i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a164af88f2db901ac755f5515f3a2b08c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a164af88f2db901ac755f5515f3a2b08c">FMLAv8i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a9f803e9611c7dc8463a245d00791c559"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a9f803e9611c7dc8463a245d00791c559">FMLAv2i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0c64efbc0cb7271651277f176fa4d21e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0c64efbc0cb7271651277f176fa4d21e">FMLAv2i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a63a034ee40df6f873506cb087289b0f6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a63a034ee40df6f873506cb087289b0f6">FMLAv2i64&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2d1b8082b8a641778274bc55c171ba47"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2d1b8082b8a641778274bc55c171ba47">FMLAv2i64&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af7fdb9d7a607aef418ce841de04236f6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af7fdb9d7a607aef418ce841de04236f6">FMLAv4f32&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af25eba0d7bb7f03d7e7bf572bdac52c5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af25eba0d7bb7f03d7e7bf572bdac52c5">FMLAv4f32&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a42935be91301488d5630f754a7b7a673"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a42935be91301488d5630f754a7b7a673">FMLAv4i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ad3044849d8545f97060f56ea80fa196f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ad3044849d8545f97060f56ea80fa196f">FMLAv4i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0843550622fe6dda3034259ea62dc986"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a0843550622fe6dda3034259ea62dc986">FMLSv1i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081afb5e9be653baddce8c394a34e93753c7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081afb5e9be653baddce8c394a34e93753c7">FMLSv1i64&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a714249f500e9569927c20953056b3513"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a714249f500e9569927c20953056b3513">FMLSv4f16&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a1cfa80c2a7bc3ab93307eddca9f3b697"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a1cfa80c2a7bc3ab93307eddca9f3b697">FMLSv4f16&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab83befd458ba245c59c0b48fd2d20182"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ab83befd458ba245c59c0b48fd2d20182">FMLSv8f16&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7173a759f649820224bf5737160215c6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7173a759f649820224bf5737160215c6">FMLSv8f16&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a1d0397aa241d5b7171a07f3d4dce0223"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a1d0397aa241d5b7171a07f3d4dce0223">FMLSv2f32&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a273637896b58938e79c2c22bead07b72"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a273637896b58938e79c2c22bead07b72">FMLSv2f32&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a85845bacf9b763b22d3ec71ae8c17ef9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a85845bacf9b763b22d3ec71ae8c17ef9">FMLSv2f64&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a4876197ede6027b668b905ba9c30f00d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a4876197ede6027b668b905ba9c30f00d">FMLSv2f64&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a5eea07d234b0baa44a25a37bc333cf88"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a5eea07d234b0baa44a25a37bc333cf88">FMLSv4i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a9a65290e45e52435fb6e38843858182d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a9a65290e45e52435fb6e38843858182d">FMLSv4i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2e3a103b14b4d513c84a02b7360b380f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2e3a103b14b4d513c84a02b7360b380f">FMLSv8i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af0ee08da6cdf1c922e2fa28602e711ab"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081af0ee08da6cdf1c922e2fa28602e711ab">FMLSv8i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aa50bc3dba90ebfd632d93db67b03e8f1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aa50bc3dba90ebfd632d93db67b03e8f1">FMLSv2i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a8cc4984799cb0d30032b56ec47b6e68f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a8cc4984799cb0d30032b56ec47b6e68f">FMLSv2i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081abf773f75b734a04493ac02608cac4212"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081abf773f75b734a04493ac02608cac4212">FMLSv2i64&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a667423dbeddfccb051503042cd2f25b3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a667423dbeddfccb051503042cd2f25b3">FMLSv2i64&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7d8e9301a297aa48bfd213e1fd0a2e3f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a7d8e9301a297aa48bfd213e1fd0a2e3f">FMLSv4f32&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a74b17f278cf0590c8e135d79db715df3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a74b17f278cf0590c8e135d79db715df3">FMLSv4f32&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a93257695eff10a14a3f237c627b2916f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a93257695eff10a14a3f237c627b2916f">FMLSv4i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aae50b06370bcbb91d7c93cfa19aaf1d1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081aae50b06370bcbb91d7c93cfa19aaf1d1">FMLSv4i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a19a131bf91b8e77378a5621201b6acfa"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a19a131bf91b8e77378a5621201b6acfa">FMULv2i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a84a58388d0b4436a034836e56a0daa5b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a84a58388d0b4436a034836e56a0daa5b">FMULv2i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a93a582c110273ffba55e6e60abb55981"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a93a582c110273ffba55e6e60abb55981">FMULv2i64&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a3b392d5a83c74984a34d3e8424d71317"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a3b392d5a83c74984a34d3e8424d71317">FMULv2i64&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a070f3b0aae9f763fbb021baab89e15be"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a070f3b0aae9f763fbb021baab89e15be">FMULv4i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2efbd5c27fc48ce7a1899b8d9aa1581f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a2efbd5c27fc48ce7a1899b8d9aa1581f">FMULv4i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081adc0f0177744cd3d76da670a6c71fc368"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081adc0f0177744cd3d76da670a6c71fc368">FMULv4i32&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081abf0aedc997dfe9dff0845aaa9d266129"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081abf0aedc997dfe9dff0845aaa9d266129">FMULv4i32&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ae0b39e885769b4f4bab9b709d7f40359"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081ae0b39e885769b4f4bab9b709d7f40359">FMULv8i16&#95;indexed&#95;OP1</a>,</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a456140411ed09fd65e9791d87ff58dc7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a456140411ed09fd65e9791d87ff58dc7">FMULv8i16&#95;indexed&#95;OP2</a>,</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a3fa37ac5f5d303429c55b37d11a86190"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a788ace9bfafe2db73b33d1f4301ce081a3fa37ac5f5d303429c55b37d11a86190">FNMADD</a>,</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176" lineLink="/docs/api/classes/llvm/aarch64instrinfo"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/aarch64instrinfo/#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a> final : </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/aarch64geninstrinfo">AArch64GenInstrInfo</a> &#123;</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64registerinfo">AArch64RegisterInfo</a> RI;</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget">AArch64Subtarget</a> &amp;Subtarget;</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">explicit</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget">AArch64Subtarget</a> &amp;STI);</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="comment">  /// such, whenever a client has an instance of instruction info, it should</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="comment">  /// always be able to get register info as well (through this method).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186" lineLink="/docs/api/classes/llvm/aarch64instrinfo/#a616fc69908b11c1c62addae537191ad4"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64registerinfo">AArch64RegisterInfo</a> &amp;<a href="/docs/api/classes/llvm/aarch64instrinfo/#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> RI; &#125;</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/register">Register</a> &amp;SrcReg,</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">                             <a href="/docs/api/classes/llvm/register">Register</a> &amp;DstReg, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &amp;SubIdx) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64instrinfo/#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;MIa,</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">                                  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;MIb) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a7cc5396346a84254535290f2ed779d05">isLoadFromStackSlot</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">                               </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> &amp;FrameIndex) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ae4068c8158f6254ad197ed84cf1dca1c">isStoreToStackSlot</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> &amp;FrameIndex) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="comment">  /// Does this instruction set its full destination register to zero?</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="comment">  /// Does this instruction rename a GPR without modifying bits?</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="comment">  /// Does this instruction rename an FPR without modifying bits?</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="comment">  /// Return true if pairing the given load or store is hinted to be</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="comment">  /// unprofitable.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="comment">  /// Return true if the given load or store is a strided memory access.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="comment">  /// Return true if it has an unscaled load/store offset.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc);</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222" lineLink="/docs/api/classes/llvm/aarch64instrinfo/#a43d75eef1ce19e91ce70d4b964b1bf42"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a43d75eef1ce19e91ce70d4b964b1bf42">hasUnscaledLdStOffset</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &#123;</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="comment">  /// Returns the unscaled load/store for the scaled load/store opcode,</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="comment">  /// if there is a corresponding unscaled variant available.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> std::optional&lt;unsigned&gt; <a href="/docs/api/classes/llvm/aarch64instrinfo/#a3ed4919d637d0c25ecee9f7bd16f11b2">getUnscaledLdSt</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc);</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="comment">  /// Scaling factor for (scaled or unscaled) load or store.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc);</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232" lineLink="/docs/api/classes/llvm/aarch64instrinfo/#a11e0c0c1465e563be81d564f2ba60abb"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &#123;</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="comment">  /// Returns whether the instruction is a pre-indexed load.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#aea1877f1ea9ff547ae50f179902e2961">isPreLd</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="comment">  /// Returns whether the instruction is a pre-indexed store.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a61af0a6c92c6e41f81dcead5ef46a4a7">isPreSt</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="comment">  /// Returns whether the instruction is a pre-indexed load/store.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a482f66b2913dcfcc84a4cfeafc83e304">isPreLdSt</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="comment">  /// Returns whether the instruction is a paired load/store.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a6ba8f62a5514943195111193dfd7ae08">isPairedLdSt</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="comment">  /// Returns the base register operator of a load/store.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;<a href="/docs/api/classes/llvm/aarch64instrinfo/#af66bca919a5501ae9f377298fd684864">getLdStBaseOp</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="comment">  /// Returns the immediate offset operator of a load/store.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;<a href="/docs/api/classes/llvm/aarch64instrinfo/#a3111bf1fd6e9282ec7a9b14b3a3cae3e">getLdStOffsetOp</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="comment">  /// Returns whether the physical register is FP or NEON.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ad3c70c6e436af031d1d0f1e4ecfe6cc5">isFpOrNEON</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="comment">  /// Returns the shift amount operator of a load/store.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;<a href="/docs/api/classes/llvm/aarch64instrinfo/#a412579416d151a39f4f5351de565542c">getLdStAmountOp</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="comment">  /// Returns whether the instruction is FP or NEON.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ad3c70c6e436af031d1d0f1e4ecfe6cc5">isFpOrNEON</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="comment">  /// Returns whether the instruction is in H form (16 bit operands)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a020578d7732a8ec4ec8baf887d95c502">isHForm</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="comment">  /// Returns whether the instruction is in Q form (128 bit operands)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a0650a7436e6924414e9d28b7b7cbfd66">isQForm</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="comment">  /// Returns whether the instruction can be compatible with non-zero BTYPE.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a0629dcc604a715cec2e2eb41896df3e1">hasBTISemantics</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="comment">  /// Returns the index for the immediate for a given instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc);</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="comment">  /// Return true if pairing the given load or store may be paired with another.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="comment">  /// Returns true if MI is one of the TCRETURN&#42; instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a0b4cc9aee6e5aaf329ecd8e3856833e8">isTailCallReturnInst</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="comment">  /// Return the opcode that set flags when possible.  The caller is</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="comment">  /// responsible for ensuring the opc has a flag setting equivalent.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a2aa16f9d03ff7a4744cc7b83b4c39ec4">convertToFlagSettingOpc</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc);</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="comment">  /// Return true if this is a load/store that can be potentially paired/merged.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="comment">  /// Hint that pairing the given load or store is unprofitable.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">  std::optional&lt;ExtAddrMode&gt;</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64instrinfo/#a4d52ee98b63ac121fc09f1a5b04358ed">getAddrModeFromMemoryOp</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;MemI,</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#aa9430ae4ad548095743aa0a26b235d82">canFoldIntoAddrMode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;MemI, <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;AddrI,</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">                           <a href="/docs/api/structs/llvm/extaddrmode">ExtAddrMode</a> &amp;AM) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/classes/llvm/aarch64instrinfo/#a10b62cdcfa9a6e59de1c621f7aae8747">emitLdStWithAddr</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;MemI,</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/extaddrmode">ExtAddrMode</a> &amp;AM) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a512855a97cf9032c007ca232000a81ba">getMemOperandsWithOffsetWidth</a>(</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;const MachineOperand &#42;&gt;</a> &amp;BaseOps,</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">      int64&#95;t &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &amp;OffsetIsScalable, <a href="/docs/api/classes/llvm/locationsize">LocationSize</a> &amp;Width,</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="comment">  /// If \\p OffsetIsScalable is set to &#39;true&#39;, the offset is scaled by &#96;vscale&#96;.</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="comment">  /// This is true for some SVE instructions like ldr/str that have a</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="comment">  /// &#39;reg + imm&#39; addressing mode where the immediate is an index to the</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="comment">  /// scalable vector located at &#39;reg + imm &#42; vscale x #bytes&#39;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a7b433600072030cfe435557b2bd5f0ec">getMemOperandWithOffsetWidth</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;&amp;BaseOp,</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">                                    int64&#95;t &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &amp;OffsetIsScalable,</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">                                    <a href="/docs/api/classes/llvm/typesize">TypeSize</a> &amp;Width,</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="comment">  /// Return the immediate offset of the base register in a load/store \\p LdSt.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;<a href="/docs/api/classes/llvm/aarch64instrinfo/#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;LdSt) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="comment">  /// Returns true if opcode \\p Opc is a memory operation. If it is, set</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="comment">  /// \\p Scale, \\p Width, \\p MinOffset, and \\p MaxOffset accordingly.</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="comment">  /// For unscaled instructions, \\p Scale is set to 1 All values are in bytes.</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="comment">  /// MinOffset/MaxOffset are the un-scaled limits of the immediate in the</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="comment">  /// instruction, the actual offset limit is &#91;MinOffset&#42;Scale,</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="comment">  /// MaxOffset&#42;Scale&#93;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a08a16d97f309936fcfd4c2dbb74b5050">getMemOpInfo</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode, <a href="/docs/api/classes/llvm/typesize">TypeSize</a> &amp;Scale, <a href="/docs/api/classes/llvm/typesize">TypeSize</a> &amp;Width,</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">                           int64&#95;t &amp;MinOffset, int64&#95;t &amp;MaxOffset);</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a802e14b5716a86fc1f69d39fd1e2a5a2">shouldClusterMemOps</a>(<a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;const MachineOperand &#42;&gt;</a> BaseOps1,</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal">                           int64&#95;t Offset1, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> OffsetIsScalable1,</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">                           <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;const MachineOperand &#42;&gt;</a> BaseOps2,</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">                           int64&#95;t Offset2, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> OffsetIsScalable2,</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">                           </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ClusterSize,</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">                           </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumBytes) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> DestReg,</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> SrcReg, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> KillSrc, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode,</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/arrayref">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#acd4e3782462bd215bc07bd1f9b2b01b5">copyGPRRegTuple</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> DestReg, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> SrcReg,</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal">                       </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> KillSrc, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ZeroReg,</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">                       <a href="/docs/api/classes/llvm/arrayref">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ade00a4708e793e75a00a3030325cbf84">copyPhysReg</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">                   </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> DestReg, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> SrcReg,</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">                   </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> KillSrc, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> RenamableDest = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">                   </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> RenamableSrc = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#aeba4e73d60d1b4cedc120d06114c0620">storeRegToStackSlot</a>(</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a href="/docs/api/classes/llvm/register">Register</a> SrcReg,</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isKill, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> FrameIndex, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RC,</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a href="/docs/api/classes/llvm/register">Register</a> VReg,</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flags = <a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#aef098c9f09dc6ea1e32e64d79091a237">loadRegFromStackSlot</a>(</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/register">Register</a> DestReg, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> FrameIndex, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RC,</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a href="/docs/api/classes/llvm/register">Register</a> VReg,</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flags = <a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// This tells target independent code that it is okay to pass instructions</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// with subreg operands to foldMemoryOperandImpl.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364" lineLink="/docs/api/classes/llvm/aarch64instrinfo/#a1990769eead413855ac08a24140f3175"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a1990769eead413855ac08a24140f3175">isSubregFoldable</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/targetinstrinfo/#a0a1e73b39957ad3da60cb9d3a690df89">TargetInstrInfo::foldMemoryOperandImpl</a>;</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64instrinfo/#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a>(<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;unsigned&gt;</a> <a href="/docs/api/files/include/include/llvm/include/llvm/demangle/itaniumdemangle-h/#a926d7ce2143863b7a2afda0fca4d2b65">Ops</a>,</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> FrameIndex,</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42;LIS = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/virtregmap">VirtRegMap</a> &#42;VRM = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="comment">  /// \\returns true if a branch from an instruction with opcode \\p BranchOpc</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="comment">  ///  bytes is capable of jumping to a position \\p BrOffset bytes away.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> BranchOpc,</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">                             int64&#95;t BrOffset) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;<a href="/docs/api/classes/llvm/aarch64instrinfo/#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a538e94fb7d7a71910f3cbb5cd97aae0c">insertIndirectBranch</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;NewDestBB,</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;RestoreBB, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">                            int64&#95;t BrOffset, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42;RS) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;&amp;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">                     <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;&amp;FBB,</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">                     <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a193847098793cdbab306803186676899">Cond</a>,</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal">                     </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> AllowModify = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a51f54f2b0fd916f4c01b600905180782">analyzeBranchPredicate</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal">                              MachineBranchPredicate &amp;MBP,</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> AllowModify) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">                        </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> &#42;BytesRemoved = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ab8903896a25679d038ebd3e8769233f6">insertBranch</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;FBB, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MachineOperand&gt;</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a193847098793cdbab306803186676899">Cond</a>,</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal">                        </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> &#42;BytesAdded = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">  std::unique&#95;ptr&lt;TargetInstrInfo::PipelinerLoopInfo&gt;</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64instrinfo/#ab359f8ff91954b23a1e8366666e59cbb">analyzeLoopForPipelining</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;LoopBB) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64instrinfo/#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a>(<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a193847098793cdbab306803186676899">Cond</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MachineOperand&gt;</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a193847098793cdbab306803186676899">Cond</a>,</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">                       <a href="/docs/api/classes/llvm/register">Register</a>, <a href="/docs/api/classes/llvm/register">Register</a>, <a href="/docs/api/classes/llvm/register">Register</a>, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> &amp;, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> &amp;,</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">                       </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> &amp;) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a029c7ad54d8731492ed559aa860e3395">insertSelect</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/register">Register</a> DstReg,</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">                    <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MachineOperand&gt;</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a193847098793cdbab306803186676899">Cond</a>, <a href="/docs/api/classes/llvm/register">Register</a> TrueReg,</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">                    <a href="/docs/api/classes/llvm/register">Register</a> FalseReg) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a67adde1f2510be0a20eaf7ecce8954fa">insertNoop</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">                  <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcinst">MCInst</a> <a href="/docs/api/classes/llvm/aarch64instrinfo/#af373607877e9c76b500c1942c86e8da2">getNop</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="comment">  /// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="comment">  /// Return true if the comparison instruction can be analyzed.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ad11fff0bd7672635d1cabedca7be31c6">analyzeCompare</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/register">Register</a> &amp;SrcReg,</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">                      <a href="/docs/api/classes/llvm/register">Register</a> &amp;SrcReg2, int64&#95;t &amp;CmpMask,</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">                      int64&#95;t &amp;CmpValue) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="comment">  /// optimizeCompareInstr - Convert the instruction supplying the argument to</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="comment">  /// the comparison into one that sets the zero bit in the flags register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#abc0f8152bb9c4cdd79a31196933bb5df">optimizeCompareInstr</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;CmpInstr, <a href="/docs/api/classes/llvm/register">Register</a> SrcReg,</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/register">Register</a> SrcReg2, int64&#95;t CmpMask, int64&#95;t CmpValue,</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a878ef42ed9660dc3a739a37e056f845d">CombinerObjective</a> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ad35ff7ef57d009f7562e0b34d2148fc3">getCombinerObjective</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/pattern">Pattern</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="comment">  /// Return true when a code sequence can improve throughput. It</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="comment">  /// should be called only for instructions in loops.</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="comment">  /// \\param Pattern - combiner pattern</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo/#a9577627f0d3eeb6d270df2f88781e460">isThroughputPattern</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/pattern">Pattern</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="comment">  /// Return true when there is potentially a faster code sequence</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="comment">  /// for an instruction chain ending in &#96;&#96;Root&#96;&#96;. All potential patterns are</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="comment">  /// listed in the &#96;&#96;Patterns&#96;&#96; array.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> getMachineCombinerPatterns(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;Root,</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">                                  <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Patterns,</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">                                  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> DoRegPressureReduce) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="comment">  /// Return true when Inst is associative and commutative so that it can be</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="comment">  /// reassociated. If Invert is true, then the inverse of Inst operation must</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="comment">  /// be checked.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isAssociativeAndCommutative(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;Inst,</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">                                   </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Invert) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="comment">  /// the instructions that could replace the original code sequence</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> genAlternativeCodeSequence(</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;Root, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/pattern">Pattern</a>,</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;MachineInstr &#42;&gt;</a> &amp;InsInstrs,</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;MachineInstr &#42;&gt;</a> &amp;DelInstrs,</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/densemap">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="comment">  /// AArch64 supports MachineCombiner.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> useMachineCombiner() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> expandPostRAPseudo(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">  std::pair&lt;unsigned, unsigned&gt;</Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">  decomposeMachineOperandsTargetFlags(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> TF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;std::pair&lt;unsigned, const char &#42;&gt;</a>&gt;</Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal">  getSerializableDirectMachineOperandTargetFlags() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;std::pair&lt;unsigned, const char &#42;&gt;</a>&gt;</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">  getSerializableBitmaskMachineOperandTargetFlags() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char &#42;&gt;</a>&gt;</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">  getSerializableMachineMemOperandTargetFlags() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isFunctionSafeToOutlineFrom(<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">                                   </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> OutlineFromLinkOnceODRs) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">  std::optional&lt;std::unique&#95;ptr&lt;outliner::OutlinedFunction&gt;&gt;</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">  getOutliningCandidateInfo(</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinemoduleinfo">MachineModuleInfo</a> &amp;MMI,</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs,</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MinRepeats) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> mergeOutliningCandidateAttributes(</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/function">Function</a> &amp;<a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, std::vector&lt;outliner::Candidate&gt; &amp;Candidates) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/outliner/#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a> getOutliningTypeImpl(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinemoduleinfo">MachineModuleInfo</a> &amp;MMI,</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">                                           <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MIT,</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal">                                           </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Flags) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt;</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">      std::pair&lt;MachineBasicBlock::iterator, MachineBasicBlock::iterator&gt;&gt;</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">  getOutlinableRanges(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &amp;Flags) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> buildOutlinedFrame(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/outliner/outlinedfunction">outliner::OutlinedFunction</a> &amp;OF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">  insertOutlinedCall(<a href="/docs/api/classes/llvm/module">Module</a> &amp;M, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">                     <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;It, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">                     <a href="/docs/api/structs/llvm/outliner/candidate">outliner::Candidate</a> &amp;<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> shouldOutlineFromFunctionByDefault(<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> buildClearRegister(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">                          <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Iter, <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">                          </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> AllowSideEffects = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="comment">  /// Returns the vector element size (B, H, S or D) of an SVE opcode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">  uint64&#95;t getElementSizeForOpcode(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="comment">  /// Returns true if the opcode is for an SVE instruction that sets the</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="comment">  /// condition codes as if it&#39;s results had been fed to a PTEST instruction</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="comment">  /// along with the same general predicate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isPTestLikeOpcode(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="comment">  /// Returns true if the opcode is for an SVE WHILE## instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isWhileOpcode(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="comment">  /// Returns true if the instruction has a shift by immediate that can be</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="comment">  /// executed in one cycle less.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isFalkorShiftExtFast(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="comment">  /// Return true if the instructions is a SEH instruciton used for unwinding</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="comment">  /// on Windows.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">  std::optional&lt;RegImmPair&gt; isAddImmediate(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">                                           <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isFunctionSafeToSplit(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isMBBSafeToSplitToCold(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">  std::optional&lt;ParamLoadedValue&gt;</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">  describeLoadedValue(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> getTailDuplicateSize(<a href="/docs/api/namespaces/llvm/#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isExtendLikelyToBeFolded(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;ExtMI,</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> decomposeStackOffsetForFrameOffsets(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a> &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">                                                  int64&#95;t &amp;NumBytes,</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">                                                  int64&#95;t &amp;NumPredicateVectors,</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">                                                  int64&#95;t &amp;NumDataVectors);</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> decomposeStackOffsetForDwarfOffsets(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a> &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">                                                  int64&#95;t &amp;ByteSized,</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">                                                  int64&#95;t &amp;VGSized);</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Return true if address of the form BaseReg + Scale &#42; ScaledReg + Offset can</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// be used for a load/store of NumBytes. BaseReg is always present and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// implicit.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isLegalAddressingMode(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumBytes, int64&#95;t <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">                             </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Scale) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Decrement the SP, issuing probes along the way. &#96;TargetReg&#96; is the new top</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// of the stack. &#96;FrameSetup&#96; is passed as true, if the allocation is a part</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// of constructing the activation frame of a function.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/classes/llvm/aarch64instrinfo/#ab9deb47df6ac29c81422ae6b4bfd924d">probedStackAlloc</a>(<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">                                               <a href="/docs/api/classes/llvm/register">Register</a> TargetReg,</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal">                                               </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> FrameSetup) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550" lineLink="#ae3a5564e9b47164e48b07656ac0e2098"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;INSTRINFO&#95;HELPER&#95;DECLS</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal"></Highlight><Highlight kind="keyword">protected</Highlight><Highlight kind="normal">:</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="comment">  /// If the specific machine instruction is an instruction that moves/copies</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="comment">  /// value from one register to another register return destination and source</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="comment">  /// registers as machine operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">  std::optional&lt;DestSourcePair&gt;</Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64instrinfo/#a117c27122f686eca6691089a9aecbc21">isCopyInstrImpl</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">  std::optional&lt;DestSourcePair&gt;</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64instrinfo/#ae11df74792f268ce5e8df534c5d2c024">isCopyLikeInstrImpl</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal"></Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> getInstBundleLength(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="comment">  /// Sets the offsets on outlined instructions in \\p MBB which use SP</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="comment">  /// so that they will be valid post-outlining.</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="comment">  /// \\param MBB A \\p MachineBasicBlock in an outlined function.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> fixupPostOutline(MachineBasicBlock &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> instantiateCondBranch(MachineBasicBlock &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/dwarf-linker/#a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal">                             MachineBasicBlock &#42;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">                             <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef&lt;MachineOperand&gt;</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a193847098793cdbab306803186676899">Cond</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> substituteCmpToZero(MachineInstr &amp;CmpInstr, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> SrcReg,</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineRegisterInfo &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> removeCmpToZeroOrOne(MachineInstr &amp;CmpInstr, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> SrcReg,</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal">                            </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> CmpValue, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineRegisterInfo &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="comment">  /// Returns an unused general-purpose register which can be used for</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="comment">  /// constructing an outlined call if one exists. Returns 0 otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/transforms/lib/transforms/utils/mem2reg-cpp/#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> findRegisterToSaveLRTo(outliner::Candidate &amp;<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a1960c14773241d6a238d2db593abe552">C</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="comment">  /// Remove a ptest of a predicate-generating operation that already sets, or</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="comment">  /// can be made to set, the condition codes in an identical manner</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> optimizePTestInstr(MachineInstr &#42;PTest, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MaskReg,</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">                          </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> PredReg,</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineRegisterInfo &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">  std::optional&lt;unsigned&gt;</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal">  canRemovePTestInstr(MachineInstr &#42;PTest, MachineInstr &#42;Mask,</Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal">                      MachineInstr &#42;Pred, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineRegisterInfo &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="comment">  /// verifyInstruction - Perform target specific instruction verification.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> verifyInstruction(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal">                         StringRef &amp;ErrInfo) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597" lineLink="/docs/api/structs/llvm/usednzcv"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/usednzcv/#a5059ec85dcd9c74a861acc8ae3107e8d">UsedNZCV</a> &#123;</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598" lineLink="/docs/api/structs/llvm/usednzcv/#abe2f97a45fb29b53c3258372c7baa7c6"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/usednzcv/#abe2f97a45fb29b53c3258372c7baa7c6">N</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599" lineLink="/docs/api/structs/llvm/usednzcv/#af3f54f8d3913945d66d952527d20a025"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/usednzcv/#af3f54f8d3913945d66d952527d20a025">Z</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600" lineLink="/docs/api/structs/llvm/usednzcv/#a45bff45182b5da58e31d988ef5826e69"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/usednzcv/#a45bff45182b5da58e31d988ef5826e69">C</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601" lineLink="/docs/api/structs/llvm/usednzcv/#a1574ad01c6812d8d7758ded60242f6d8"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/usednzcv/#a1574ad01c6812d8d7758ded60242f6d8">V</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603" lineLink="/docs/api/structs/llvm/usednzcv/#a5059ec85dcd9c74a861acc8ae3107e8d"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/usednzcv/#a5059ec85dcd9c74a861acc8ae3107e8d">UsedNZCV</a>() = </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605" lineLink="/docs/api/structs/llvm/usednzcv/#a10df92aac66a0206ed4001b329792621"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/usednzcv/#a5059ec85dcd9c74a861acc8ae3107e8d">UsedNZCV</a> &amp;<a href="/docs/api/structs/llvm/usednzcv/#a10df92aac66a0206ed4001b329792621">operator|=</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/usednzcv/#a5059ec85dcd9c74a861acc8ae3107e8d">UsedNZCV</a> &amp;UsedFlags) &#123;</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="normal">    this-&gt;N |= UsedFlags.<a href="/docs/api/structs/llvm/usednzcv/#abe2f97a45fb29b53c3258372c7baa7c6">N</a>;</Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="normal">    this-&gt;Z |= UsedFlags.<a href="/docs/api/structs/llvm/usednzcv/#af3f54f8d3913945d66d952527d20a025">Z</a>;</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal">    this-&gt;C |= UsedFlags.<a href="/docs/api/structs/llvm/usednzcv/#a45bff45182b5da58e31d988ef5826e69">C</a>;</Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal">    this-&gt;V |= UsedFlags.<a href="/docs/api/structs/llvm/usednzcv/#a1574ad01c6812d8d7758ded60242f6d8">V</a>;</Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="comment">/// \\returns Conditions flags used after \\p CmpInstr in its MachineBB if  NZCV</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="comment">/// flags are not alive in successors of the same \\p CmpInstr and \\p MI parent.</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="comment">/// \\returns std::nullopt otherwise.</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="comment">/// Collect instructions using that flags in \\p CCUseInstrs if provided.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal">std::optional&lt;UsedNZCV&gt;</Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/#a8d6c4616e2c2cc90d58377868eda6102">examineCFlagsUse</a>(MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineInstr &amp;CmpInstr,</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal">                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> TargetRegisterInfo &amp;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">                 SmallVectorImpl&lt;MachineInstr &#42;&gt; &#42;CCUseInstrs = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="comment">/// Return true if there is an instruction /after/ \\p DefMI and before \\p UseMI</Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="comment">/// which either reads or clobbers NZCV.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#adb26c86c4abcccbe5376b3f7e5e8af69">isNZCVTouchedInInstructionRange</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineInstr &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineInstr &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> TargetRegisterInfo &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal">MCCFIInstruction <a href="/docs/api/namespaces/llvm/#a1170c3796a8947456c2d7841642b96eb">createDefCFA</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> TargetRegisterInfo &amp;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> FrameReg,</Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> StackOffset &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> LastAdjustmentWasScalable = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">MCCFIInstruction <a href="/docs/api/namespaces/llvm/#a2cd95c4fd57b9c1804bc70a37ac24574">createCFAOffset</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> TargetRegisterInfo &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> StackOffset &amp;OffsetFromDefCFA);</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="comment">/// emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="comment">/// plus Offset.  This is intended to be used from within the prolog/epilog</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="comment">/// insertion (PEI) pass, where a virtual scratch register may be allocated</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="comment">/// if necessary, to be replaced by the scavenger at the end of PEI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a7c6206e8d8fd98ecca8ac2c785ee9491">emitFrameOffset</a>(MachineBasicBlock &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal">                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/dwarf-linker/#a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a">DebugLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> DestReg, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> SrcReg,</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal">                     StackOffset <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> TargetInstrInfo &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>,</Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="normal">                     <a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> = <a href="/docs/api/classes/llvm/machineinstr/#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>,</Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal">                     </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SetNZCV = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> NeedsWinCFI = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">                     </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#42;HasWinCFI = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> EmitCFAOffset = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal">                     StackOffset InitialOffset = &#123;&#125;,</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">                     </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> FrameReg = AArch64::SP);</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="comment">/// rewriteAArch64FrameIndex - Rewrite MI to access &#39;Offset&#39; bytes from the</Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="comment">/// FP. Return false if the offset could not be handled directly in MI, and</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="comment">/// return the left-over portion by reference.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#acbe69ef233b07b4362366dcfc380abca">rewriteAArch64FrameIndex</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> FrameRegIdx,</Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> FrameReg, <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a> &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal">                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instrinfo">AArch64InstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>);</Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="comment">/// Use to report the frame offset status in isAArch64FrameOffsetLegal.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657" lineLink="/docs/api/namespaces/llvm/#a3d42df7595bb7da318e52023ffe95226"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a3d42df7595bb7da318e52023ffe95226">AArch64FrameOffsetStatus</a> &#123;</Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658" lineLink="/docs/api/namespaces/llvm/#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">AArch64FrameOffsetCannotUpdate</a> = 0x0, </Highlight><Highlight kind="comment">///&lt; Offset cannot apply.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659" lineLink="/docs/api/namespaces/llvm/#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a> = 0x1,      </Highlight><Highlight kind="comment">///&lt; Offset is legal.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660" lineLink="/docs/api/namespaces/llvm/#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a> = 2     </Highlight><Highlight kind="comment">///&lt; Offset can apply, at least partly.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="comment">/// Check if the @p Offset is a valid frame offset for @p MI.</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="comment">/// The returned value reports the validity of the frame offset for @p MI.</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="comment">/// It uses the values defined by AArch64FrameOffsetStatus for that.</Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="comment">/// If result == AArch64FrameOffsetCannotUpdate, @p MI cannot be updated to</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="comment">/// use an offset.eq</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="comment">/// If result &amp; AArch64FrameOffsetIsLegal, @p Offset can completely be</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="comment">/// rewritten in @p MI.</Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="comment">/// If result &amp; AArch64FrameOffsetCanUpdate, @p Offset contains the</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="comment">/// amount that is off the limit of the legal offset.</Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="comment">/// If set, @p OutUseUnscaledOp will contain the whether @p MI should be</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="comment">/// turned into an unscaled operator, which opcode is in @p OutUnscaledOp.</Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="comment">/// If set, @p EmittableOffset contains the amount that can be set in @p MI</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="comment">/// (possibly with @p OutUnscaledOp if OutUseUnscaledOp is true) and that</Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="comment">/// is a legal offset.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a18dec717578f39bfcff50e325c2d27c5">isAArch64FrameOffsetLegal</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineInstr &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, StackOffset &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#42;OutUseUnscaledOp = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &#42;OutUnscaledOp = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><Highlight kind="normal">                              int64&#95;t &#42;EmittableOffset = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682" lineLink="/docs/api/namespaces/llvm/#abbf5784629864b659e702b4861bc3b1e"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Opc) &#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Opc == AArch64::B; &#125;</Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684" lineLink="/docs/api/namespaces/llvm/#a0e6336a1dd23986cd15023ea0aae5269"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Opc) &#123;</Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opc) &#123;</Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::Bcc:</Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::CBZW:</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::CBZX:</Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::CBNZW:</Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::CBNZX:</Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::TBZW:</Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::TBZX:</Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::TBNZW:</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::TBNZX:</Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701" lineLink="/docs/api/namespaces/llvm/#a25ebb5d5fa4431b1a1835d0a5f4e2796"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Opc) &#123;</Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opc) &#123;</Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BR:</Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BRAA:</Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BRAB:</Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BRAAZ:</Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BRABZ:</Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713" lineLink="/docs/api/namespaces/llvm/#a133ece1ebe8f30b0e292213ab8c16753"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a133ece1ebe8f30b0e292213ab8c16753">isPTrueOpcode</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc) &#123;</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opc) &#123;</Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::PTRUE&#95;B:</Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::PTRUE&#95;H:</Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::PTRUE&#95;S:</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::PTRUE&#95;D:</Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="comment">/// Return opcode to be used for indirect calls.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a3a91375dbee36ddeeee15b974e39782c">getBLRCallOpcode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineFunction &amp;MF);</Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="comment">/// Return XPAC opcode to be used for a ptrauth strip using the given key.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729" lineLink="/docs/api/namespaces/llvm/#a2c635acfc68033798540dea72a03fced"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a2c635acfc68033798540dea72a03fced">getXPACOpcodeForKey</a>(<a href="/docs/api/namespaces/llvm/aarch64packey/#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K) &#123;</Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/aarch64packey">AArch64PACKey</a>;</Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (K) &#123;</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> IA: </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> IB: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> AArch64::XPACI;</Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> DA: </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> DB: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> AArch64::XPACD;</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled AArch64PACKey::ID enum&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="comment">/// Return AUT opcode to be used for a ptrauth auth using the given key, or its</Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="comment">/// AUT&#42;Z variant that doesn&#39;t take a discriminator operand, using zero instead.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740" lineLink="/docs/api/namespaces/llvm/#adeaafd19e35dd177bb6c9daa0247fbda"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#adeaafd19e35dd177bb6c9daa0247fbda">getAUTOpcodeForKey</a>(<a href="/docs/api/namespaces/llvm/aarch64packey/#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Zero) &#123;</Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/aarch64packey">AArch64PACKey</a>;</Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (K) &#123;</Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> IA: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Zero ? AArch64::AUTIZA : AArch64::AUTIA;</Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> IB: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Zero ? AArch64::AUTIZB : AArch64::AUTIB;</Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> DA: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Zero ? AArch64::AUTDZA : AArch64::AUTDA;</Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> DB: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Zero ? AArch64::AUTDZB : AArch64::AUTDB;</Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled AArch64PACKey::ID enum&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="comment">/// Return PAC opcode to be used for a ptrauth sign using the given key, or its</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="comment">/// PAC&#42;Z variant that doesn&#39;t take a discriminator operand, using zero instead.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753" lineLink="/docs/api/namespaces/llvm/#abcbcb9cd48f8f0399387bfa5c2b6e80d"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#abcbcb9cd48f8f0399387bfa5c2b6e80d">getPACOpcodeForKey</a>(<a href="/docs/api/namespaces/llvm/aarch64packey/#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Zero) &#123;</Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/aarch64packey">AArch64PACKey</a>;</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (K) &#123;</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> IA: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Zero ? AArch64::PACIZA : AArch64::PACIA;</Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> IB: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Zero ? AArch64::PACIZB : AArch64::PACIB;</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> DA: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Zero ? AArch64::PACDZA : AArch64::PACDA;</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> DB: </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Zero ? AArch64::PACDZB : AArch64::PACDB;</Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled AArch64PACKey::ID enum&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal"></Highlight><Highlight kind="comment">// struct TSFlags &#123;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765" lineLink="#afdc269c742e7e39baabcbc2e110bb8da"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE(X)      (X)        </Highlight><Highlight kind="comment">// 3-bits</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766" lineLink="#a3287cf6d372c025dfa662057a353dbe7"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE(X) ((X) &lt;&lt; 3)  </Highlight><Highlight kind="comment">// 4-bits</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767" lineLink="#ac8eb75ab10dd8c899fd76221bec7cf48"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TSFLAG&#95;FALSE&#95;LANE&#95;TYPE(X)       ((X) &lt;&lt; 7)  </Highlight><Highlight kind="comment">// 2-bits</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768" lineLink="#af7abfed88e18e1d45e98ffaf9da945be"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TSFLAG&#95;INSTR&#95;FLAGS(X)           ((X) &lt;&lt; 9)  </Highlight><Highlight kind="comment">// 2-bits</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769" lineLink="#a6ac29d620592992de156f8d526e3b1ae"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define TSFLAG&#95;SME&#95;MATRIX&#95;TYPE(X)       ((X) &lt;&lt; 11) </Highlight><Highlight kind="comment">// 3-bits</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#125;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal">AArch64 &#123;</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774" lineLink="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6da"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6da">ElementSizeType</a> &#123;</Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775" lineLink="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">ElementSizeMask</a> = <a href="#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE</a>(0x7),</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776" lineLink="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">ElementSizeNone</a> = <a href="#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE</a>(0x0),</Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777" lineLink="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">ElementSizeB</a>    = <a href="#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE</a>(0x1),</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778" lineLink="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">ElementSizeH</a>    = <a href="#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE</a>(0x2),</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779" lineLink="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">ElementSizeS</a>    = <a href="#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE</a>(0x3),</Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780" lineLink="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">ElementSizeD</a>    = <a href="#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE</a>(0x4),</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3">DestructiveInstType</a> &#123;</Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">DestructiveInstTypeMask</a>       = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0xf),</Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">NotDestructive</a>                = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x0),</Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">DestructiveOther</a>              = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x1),</Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">DestructiveUnary</a>              = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x2),</Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">DestructiveBinaryImm</a>          = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x3),</Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">DestructiveBinaryShImmUnpred</a>  = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x4),</Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">DestructiveBinary</a>             = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x5),</Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">DestructiveBinaryComm</a>         = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x6),</Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">DestructiveBinaryCommWithRev</a>  = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x7),</Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">DestructiveTernaryCommWithRev</a> = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x8),</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794" lineLink="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988">DestructiveUnaryPassthru</a>      = <a href="#a3287cf6d372c025dfa662057a353dbe7">TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</a>(0x9),</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797" lineLink="/docs/api/namespaces/llvm/aarch64/#a0c2254380bc875ff7a0c0631c45a05a1"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64/#a0c2254380bc875ff7a0c0631c45a05a1">FalseLaneType</a> &#123;</Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798" lineLink="/docs/api/namespaces/llvm/aarch64/#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">FalseLanesMask</a>  = <a href="#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG&#95;FALSE&#95;LANE&#95;TYPE</a>(0x3),</Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799" lineLink="/docs/api/namespaces/llvm/aarch64/#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">FalseLanesZero</a>  = <a href="#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG&#95;FALSE&#95;LANE&#95;TYPE</a>(0x1),</Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800" lineLink="/docs/api/namespaces/llvm/aarch64/#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">FalseLanesUndef</a> = <a href="#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG&#95;FALSE&#95;LANE&#95;TYPE</a>(0x2),</Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="normal"></Highlight><Highlight kind="comment">// NOTE: This is a bit field.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804" lineLink="/docs/api/namespaces/llvm/aarch64/#a55a90256e857e185aeaac9aabf606133"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> uint64&#95;t <a href="/docs/api/namespaces/llvm/aarch64/#a55a90256e857e185aeaac9aabf606133">InstrFlagIsWhile</a>     = <a href="#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG&#95;INSTR&#95;FLAGS</a>(0x1);</Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805" lineLink="/docs/api/namespaces/llvm/aarch64/#a6d80df9ebba012ae0264f1a6bfefb887"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> uint64&#95;t <a href="/docs/api/namespaces/llvm/aarch64/#a6d80df9ebba012ae0264f1a6bfefb887">InstrFlagIsPTestLike</a> = <a href="#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG&#95;INSTR&#95;FLAGS</a>(0x2);</Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34c">SMEMatrixType</a> &#123;</Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1">SMEMatrixTypeMask</a> = <a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>(0x7),</Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7">SMEMatrixNone</a>     = <a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>(0x0),</Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4">SMEMatrixTileB</a>    = <a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>(0x1),</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed">SMEMatrixTileH</a>    = <a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>(0x2),</Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610">SMEMatrixTileS</a>    = <a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>(0x3),</Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff">SMEMatrixTileD</a>    = <a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>(0x4),</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37">SMEMatrixTileQ</a>    = <a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>(0x5),</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815" lineLink="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64/#aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd">SMEMatrixArray</a>    = <a href="#a6ac29d620592992de156f8d526e3b1ae">TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</a>(0x6),</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef TSFLAG&#95;ELEMENT&#95;SIZE&#95;TYPE</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef TSFLAG&#95;DESTRUCTIVE&#95;INST&#95;TYPE</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef TSFLAG&#95;FALSE&#95;LANE&#95;TYPE</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef TSFLAG&#95;INSTR&#95;FLAGS</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef TSFLAG&#95;SME&#95;MATRIX&#95;TYPE</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824" lineLink="/docs/api/namespaces/llvm/aarch64/#adf45e97d6e46b991fa7604fcfd62bac2"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64/#adf45e97d6e46b991fa7604fcfd62bac2">getSVEPseudoMap</a>(uint16&#95;t Opcode);</Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825" lineLink="/docs/api/namespaces/llvm/aarch64/#a0be8ef5cd466708d68f127d3e2e156ae"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64/#a0be8ef5cd466708d68f127d3e2e156ae">getSVERevInstr</a>(uint16&#95;t Opcode);</Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826" lineLink="/docs/api/namespaces/llvm/aarch64/#af70553c20e5491cad4fad3ce00af56fc"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64/#af70553c20e5491cad4fad3ce00af56fc">getSVENonRevInstr</a>(uint16&#95;t Opcode);</Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828" lineLink="/docs/api/namespaces/llvm/aarch64/#a0ffbe496b7d5843d2beb9b4054b080da"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64/#a0ffbe496b7d5843d2beb9b4054b080da">getSMEPseudoMap</a>(uint16&#95;t Opcode);</Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace llvm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif</Highlight></CodeLine>

</ProgramListing>

</DoxygenPage>
