// Seed: 4099073069
module module_0 (
    output supply1 id_0 id_4,
    output wor id_1,
    output supply1 id_2
);
  parameter id_5 = 1;
  parameter id_6 = id_5;
  assign id_0 = 1;
  assign id_0 = (1);
  assign id_0 = -1;
  parameter id_7 = -1;
  reg id_8, id_9;
  initial if (id_9) id_8 <= id_7;
  wire id_10;
  assign id_0 = 'd0;
  wire id_11;
endmodule
module module_1 (
    output tri   id_0,
    input  logic id_1,
    output logic id_2,
    output tri   id_3,
    output wor   id_4
);
  always id_2 <= id_1.find;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.type_0 = 0;
  id_7(
      -1, id_0, id_3
  );
endmodule
