/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        fields_n.i
 * Purpose:     Field declarations.
 */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_N2NT_00r_fields[] = {
    { SUB_N2NT0f, 2, 0, SOCF_LE },
    { SUB_N2NT1f, 2, 2, SOCF_LE },
    { SUB_N2NT10f, 2, 20, SOCF_LE },
    { SUB_N2NT11f, 2, 22, SOCF_LE },
    { SUB_N2NT12f, 2, 24, SOCF_LE },
    { SUB_N2NT13f, 2, 26, SOCF_LE },
    { SUB_N2NT14f, 2, 28, SOCF_LE },
    { SUB_N2NT15f, 2, 30, SOCF_LE },
    { SUB_N2NT2f, 2, 4, SOCF_LE },
    { SUB_N2NT3f, 2, 6, SOCF_LE },
    { SUB_N2NT4f, 2, 8, SOCF_LE },
    { SUB_N2NT5f, 2, 10, SOCF_LE },
    { SUB_N2NT6f, 2, 12, SOCF_LE },
    { SUB_N2NT7f, 2, 14, SOCF_LE },
    { SUB_N2NT8f, 2, 16, SOCF_LE },
    { SUB_N2NT9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_BLOCK_ERASE_COMPLETEr_fields[] = {
    { ERASE_COMPLETEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_BLOCK_ERASE_COMPLETE_BCM53400_A0r_fields[] = {
    { ERASE_COMPLETEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_COPY_BACK_COMPLETEr_fields[] = {
    { COPY_BACK_COMPLETEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_COPY_BACK_COMPLETE_BCM53400_A0r_fields[] = {
    { COPY_BACK_COMPLETEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_DIRECT_READ_RD_MISSr_fields[] = {
    { RD_MISSf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_DIRECT_READ_RD_MISS_BCM53400_A0r_fields[] = {
    { RD_MISSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_ECC_MIPS_CORRr_fields[] = {
    { ECC_MIPS_CORRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_ECC_MIPS_CORR_BCM53400_A0r_fields[] = {
    { ECC_MIPS_CORRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_ECC_MIPS_UNCORRr_fields[] = {
    { ECC_MIPS_UNCORRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_ECC_MIPS_UNCORR_BCM53400_A0r_fields[] = {
    { ECC_MIPS_UNCORRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_IDM_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { APB_LITTLE_ENDIAN_MODEf, 1, 24, 0 },
    { AXI_BIG_ENDIAN_MODEf, 1, 28, 0 },
    { CLK_ENABLEf, 1, 0, 0 },
    { ENABLE_BLOCK_ERASE_COMPLETEf, 1, 3, 0 },
    { ENABLE_COPY_BACK_COMPLETEf, 1, 4, 0 },
    { ENABLE_DIRECT_READ_RD_MISSf, 1, 2, 0 },
    { ENABLE_ECC_MIPS_CORRf, 1, 9, 0 },
    { ENABLE_ECC_MIPS_UNCORRf, 1, 8, 0 },
    { ENABLE_NAND_RB_Bf, 1, 7, 0 },
    { ENABLE_PROGRAM_PAGE_COMPLETEf, 1, 5, 0 },
    { ENABLE_RO_CTLR_READYf, 1, 6, 0 },
    { TMf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { APB_LITTLE_ENDIAN_MODEf, 1, 24, 0 },
    { AXI_BIG_ENDIAN_MODEf, 1, 28, 0 },
    { CLK_ENABLEf, 1, 0, 0 },
    { ENABLE_BLOCK_ERASE_COMPLETEf, 1, 3, 0 },
    { ENABLE_COPY_BACK_COMPLETEf, 1, 4, 0 },
    { ENABLE_DIRECT_READ_RD_MISSf, 1, 2, 0 },
    { ENABLE_ECC_MIPS_CORRf, 1, 9, 0 },
    { ENABLE_ECC_MIPS_UNCORRf, 1, 8, 0 },
    { ENABLE_NAND_RB_Bf, 1, 7, 0 },
    { ENABLE_PROGRAM_PAGE_COMPLETEf, 1, 5, 0 },
    { ENABLE_RO_CTLR_READYf, 1, 6, 0 },
    { TMf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_IDM_IDM_IO_STATUSr_fields[] = {
    { ECC_MIPS_CORRf, 1, 3, SOCF_RO },
    { ECC_MIPS_UNCORRf, 1, 2, SOCF_RO },
    { NAND_RB_Bf, 1, 1, SOCF_RO },
    { RO_CTLR_READYf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_IDM_IDM_IO_STATUS_BCM53400_A0r_fields[] = {
    { ECC_MIPS_CORRf, 1, 3, SOCF_RO },
    { ECC_MIPS_UNCORRf, 1, 2, SOCF_RO },
    { NAND_RB_Bf, 1, 1, SOCF_RO },
    { RO_CTLR_READYf, 1, 0, SOCF_RO },
    { STRAP_IP_DISABLE_NANDf, 1, 25, SOCF_RO },
    { STRAP_NAND_FLASH_ECC_LEVELf, 4, 16, SOCF_LE|SOCF_RO },
    { STRAP_NAND_FLASH_PAGEf, 2, 20, SOCF_LE|SOCF_RO },
    { STRAP_NAND_WIDTH_16Bf, 1, 24, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_ACC_CONTROL_CS0r_fields[] = {
    { CACHE_MODE_ENf, 1, 22, 0 },
    { CACHE_MODE_LAST_PAGEf, 1, 21, 0 },
    { CE_CAREf, 1, 29, 0 },
    { ECC_LEVELf, 5, 16, SOCF_LE },
    { FAST_PGM_RDINf, 1, 28, 0 },
    { PAGE_HIT_ENf, 1, 24, 0 },
    { PARTIAL_PAGE_ENf, 1, 26, 0 },
    { PREFETCH_ENf, 1, 23, 0 },
    { RD_ECC_ENf, 1, 31, 0 },
    { RD_ERASED_ECC_ENf, 1, 27, 0 },
    { RESERVEDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SECTOR_SIZE_1Kf, 1, 7, 0 },
    { SPARE_AREA_SIZEf, 7, 0, SOCF_LE },
    { WR_ECC_ENf, 1, 30, 0 },
    { WR_PREEMPT_ENf, 1, 25, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_ACC_CONTROL_CS0_BCM53400_A0r_fields[] = {
    { CACHE_MODE_ENf, 1, 22, 0 },
    { CACHE_MODE_LAST_PAGEf, 1, 21, 0 },
    { CE_CAREf, 1, 29, 0 },
    { ECC_LEVELf, 5, 16, SOCF_LE },
    { FAST_PGM_RDINf, 1, 28, 0 },
    { PAGE_HIT_ENf, 1, 24, 0 },
    { PARTIAL_PAGE_ENf, 1, 26, 0 },
    { PREFETCH_ENf, 1, 23, 0 },
    { RD_ECC_ENf, 1, 31, 0 },
    { RD_ERASED_ECC_ENf, 1, 27, 0 },
    { RESERVEDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SECTOR_SIZE_1Kf, 1, 7, 0 },
    { SPARE_AREA_SIZEf, 7, 0, SOCF_LE },
    { WR_ECC_ENf, 1, 30, 0 },
    { WR_PREEMPT_ENf, 1, 25, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_BLK_WR_PROTECTr_fields[] = {
    { BLK_END_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_BLK_WR_PROTECT_BCM53400_A0r_fields[] = {
    { BLK_END_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDRr_fields[] = {
    { CS_SELf, 3, 16, SOCF_LE|SOCF_RO },
    { EXT_ADDRESSf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_BLOCK_ERASE_EXT_ADDR_BCM53400_A0r_fields[] = {
    { CS_SELf, 3, 16, SOCF_LE|SOCF_RO },
    { EXT_ADDRESSf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_BLOCK_LOCK_STATUSr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_BLOCK_LOCK_STATUS_BCM53400_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_CMD_EXT_ADDRESSr_fields[] = {
    { CS_SELf, 3, 16, SOCF_LE },
    { EXT_ADDRESSf, 16, 0, SOCF_LE },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_CMD_EXT_ADDRESS_BCM53400_A0r_fields[] = {
    { CS_SELf, 3, 16, SOCF_LE },
    { EXT_ADDRESSf, 16, 0, SOCF_LE },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_CMD_STARTr_fields[] = {
    { OPCODEf, 5, 24, SOCF_LE },
    { RESERVEDf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_CMD_START_BCM53400_A0r_fields[] = {
    { OPCODEf, 5, 24, SOCF_LE },
    { RESERVEDf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_CONFIG_CS0r_fields[] = {
    { BLK_ADR_BYTESf, 3, 8, SOCF_LE },
    { BLOCK_SIZEf, 3, 28, SOCF_LE },
    { COL_ADR_BYTESf, 3, 12, SOCF_LE },
    { CONFIG_LOCKf, 1, 31, 0 },
    { DEVICE_SIZEf, 4, 24, SOCF_LE },
    { DEVICE_WIDTHf, 1, 23, 0 },
    { FUL_ADR_BYTESf, 3, 16, SOCF_LE },
    { PAGE_SIZEf, 2, 20, SOCF_LE },
    { RESERVEDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_CONFIG_CS0_BCM53400_A0r_fields[] = {
    { BLK_ADR_BYTESf, 3, 8, SOCF_LE },
    { BLOCK_SIZEf, 3, 28, SOCF_LE },
    { COL_ADR_BYTESf, 3, 12, SOCF_LE },
    { CONFIG_LOCKf, 1, 31, 0 },
    { DEVICE_SIZEf, 4, 24, SOCF_LE },
    { DEVICE_WIDTHf, 1, 23, 0 },
    { FUL_ADR_BYTESf, 3, 16, SOCF_LE },
    { PAGE_SIZEf, 2, 20, SOCF_LE },
    { RESERVEDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_CORR_ERROR_COUNTr_fields[] = {
    { CORR_ERROR_COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_CORR_ERROR_COUNT_BCM53400_A0r_fields[] = {
    { CORR_ERROR_COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_CORR_STAT_THRESHOLDr_fields[] = {
    { CORR_STAT_THRESHOLD_CS0f, 6, 0, SOCF_LE },
    { CORR_STAT_THRESHOLD_CS1f, 6, 6, SOCF_LE },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_CORR_STAT_THRESHOLD_BCM53400_A0r_fields[] = {
    { CORR_STAT_THRESHOLD_CS0f, 6, 0, SOCF_LE },
    { CORR_STAT_THRESHOLD_CS1f, 6, 6, SOCF_LE },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_CS_NAND_SELECTr_fields[] = {
    { AUTO_DEVICE_ID_CONFIGf, 1, 30, 0 },
    { CS_LOCKf, 1, 31, 0 },
    { EBI_CS_0_SELf, 1, 0, 0 },
    { EBI_CS_0_USES_NANDf, 1, 8, 0 },
    { EBI_CS_1_SELf, 1, 1, 0 },
    { EBI_CS_1_USES_NANDf, 1, 9, 0 },
    { EBI_CS_2_SELf, 1, 2, 0 },
    { EBI_CS_2_USES_NANDf, 1, 10, 0 },
    { EBI_CS_3_SELf, 1, 3, 0 },
    { EBI_CS_3_USES_NANDf, 1, 11, 0 },
    { EBI_CS_4_SELf, 1, 4, 0 },
    { EBI_CS_4_USES_NANDf, 1, 12, 0 },
    { EBI_CS_5_SELf, 1, 5, 0 },
    { EBI_CS_5_USES_NANDf, 1, 13, 0 },
    { EBI_CS_6_SELf, 1, 6, 0 },
    { EBI_CS_6_USES_NANDf, 1, 14, 0 },
    { EBI_CS_7_SELf, 1, 7, 0 },
    { EBI_CS_7_USES_NANDf, 1, 15, 0 },
    { NAND_WPf, 1, 29, 0 },
    { RESERVEDf, 12, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WR_PROTECT_BLK0f, 1, 28, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_CS_NAND_SELECT_BCM53400_A0r_fields[] = {
    { AUTO_DEVICE_ID_CONFIGf, 1, 30, 0 },
    { CS_LOCKf, 1, 31, 0 },
    { EBI_CS_0_SELf, 1, 0, 0 },
    { EBI_CS_0_USES_NANDf, 1, 8, 0 },
    { EBI_CS_1_SELf, 1, 1, 0 },
    { EBI_CS_1_USES_NANDf, 1, 9, 0 },
    { EBI_CS_2_SELf, 1, 2, 0 },
    { EBI_CS_2_USES_NANDf, 1, 10, 0 },
    { EBI_CS_3_SELf, 1, 3, 0 },
    { EBI_CS_3_USES_NANDf, 1, 11, 0 },
    { EBI_CS_4_SELf, 1, 4, 0 },
    { EBI_CS_4_USES_NANDf, 1, 12, 0 },
    { EBI_CS_5_SELf, 1, 5, 0 },
    { EBI_CS_5_USES_NANDf, 1, 13, 0 },
    { EBI_CS_6_SELf, 1, 6, 0 },
    { EBI_CS_6_USES_NANDf, 1, 14, 0 },
    { EBI_CS_7_SELf, 1, 7, 0 },
    { EBI_CS_7_USES_NANDf, 1, 15, 0 },
    { NAND_WPf, 1, 29, 0 },
    { RESERVEDf, 12, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WR_PROTECT_BLK0f, 1, 28, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_CS_NAND_XORr_fields[] = {
    { EBI_CS_0_ADDR_1FC0_XORf, 1, 0, 0 },
    { EBI_CS_1_ADDR_1FC0_XORf, 1, 1, 0 },
    { EBI_CS_2_ADDR_1FC0_XORf, 1, 2, 0 },
    { EBI_CS_3_ADDR_1FC0_XORf, 1, 3, 0 },
    { EBI_CS_4_ADDR_1FC0_XORf, 1, 4, 0 },
    { EBI_CS_5_ADDR_1FC0_XORf, 1, 5, 0 },
    { EBI_CS_6_ADDR_1FC0_XORf, 1, 6, 0 },
    { EBI_CS_7_ADDR_1FC0_XORf, 1, 7, 0 },
    { ONLY_BLOCK_0_1FC0_XORf, 1, 31, 0 },
    { RESERVEDf, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_CS_NAND_XOR_BCM53400_A0r_fields[] = {
    { EBI_CS_0_ADDR_1FC0_XORf, 1, 0, 0 },
    { EBI_CS_1_ADDR_1FC0_XORf, 1, 1, 0 },
    { EBI_CS_2_ADDR_1FC0_XORf, 1, 2, 0 },
    { EBI_CS_3_ADDR_1FC0_XORf, 1, 3, 0 },
    { EBI_CS_4_ADDR_1FC0_XORf, 1, 4, 0 },
    { EBI_CS_5_ADDR_1FC0_XORf, 1, 5, 0 },
    { EBI_CS_6_ADDR_1FC0_XORf, 1, 6, 0 },
    { EBI_CS_7_ADDR_1FC0_XORf, 1, 7, 0 },
    { ONLY_BLOCK_0_1FC0_XORf, 1, 31, 0 },
    { RESERVEDf, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_FLASH_CACHE0r_fields[] = {
    { WORDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_FLASH_CACHE0_BCM53400_A0r_fields[] = {
    { WORDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_FLASH_DEVICE_IDr_fields[] = {
    { BYTE_0f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_1f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_2f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_BCM53400_A0r_fields[] = {
    { BYTE_0f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_1f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_2f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXTr_fields[] = {
    { BYTE_4f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_5f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_6f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_7f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_FLASH_DEVICE_ID_EXT_BCM53400_A0r_fields[] = {
    { BYTE_4f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_5f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_6f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_7f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_INIT_STATUSr_fields[] = {
    { AUTHENTICATION_FAILf, 1, 22, SOCF_RO },
    { DEVICE_ID_INIT_DONEf, 1, 30, SOCF_RO },
    { INIT_BLANKf, 1, 27, SOCF_RO },
    { INIT_CORR_ERRORf, 1, 24, SOCF_RO },
    { INIT_FAILf, 1, 28, SOCF_RO },
    { INIT_SUCCESSf, 1, 29, SOCF_RO },
    { INIT_TIMEOUTf, 1, 26, SOCF_RO },
    { INIT_UNC_ERRORf, 1, 25, SOCF_RO },
    { ONFI_INIT_DONEf, 1, 31, SOCF_RO },
    { PARAMETER_READYf, 1, 23, SOCF_RO },
    { RESERVEDf, 22, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_INIT_STATUS_BCM53400_A0r_fields[] = {
    { AUTHENTICATION_FAILf, 1, 22, SOCF_RO },
    { DEVICE_ID_INIT_DONEf, 1, 30, SOCF_RO },
    { INIT_BLANKf, 1, 27, SOCF_RO },
    { INIT_CORR_ERRORf, 1, 24, SOCF_RO },
    { INIT_FAILf, 1, 28, SOCF_RO },
    { INIT_SUCCESSf, 1, 29, SOCF_RO },
    { INIT_TIMEOUTf, 1, 26, SOCF_RO },
    { INIT_UNC_ERRORf, 1, 25, SOCF_RO },
    { ONFI_INIT_DONEf, 1, 31, SOCF_RO },
    { PARAMETER_READYf, 1, 23, SOCF_RO },
    { RESERVEDf, 22, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_INTFC_STATUSr_fields[] = {
    { CACHE_VALIDf, 1, 29, SOCF_RO },
    { CTLR_READYf, 1, 31, SOCF_RO },
    { ERASEDf, 1, 27, SOCF_RO },
    { FLASH_READYf, 1, 30, SOCF_RO },
    { FLASH_STATUSf, 8, 0, SOCF_LE|SOCF_RO },
    { PLANE_READYf, 1, 26, SOCF_RO },
    { RESERVEDf, 18, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SPARE_AREA_VALIDf, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_INTFC_STATUS_BCM53400_A0r_fields[] = {
    { CACHE_VALIDf, 1, 29, SOCF_RO },
    { CTLR_READYf, 1, 31, SOCF_RO },
    { ERASEDf, 1, 27, SOCF_RO },
    { FLASH_READYf, 1, 30, SOCF_RO },
    { FLASH_STATUSf, 8, 0, SOCF_LE|SOCF_RO },
    { PLANE_READYf, 1, 26, SOCF_RO },
    { RESERVEDf, 18, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SPARE_AREA_VALIDf, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_LL_OPr_fields[] = {
    { ALEf, 1, 18, 0 },
    { CLEf, 1, 19, 0 },
    { DATAf, 16, 0, SOCF_LE },
    { REf, 1, 16, 0 },
    { RESERVEDf, 11, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { RETURN_IDLEf, 1, 31, 0 },
    { WEf, 1, 17, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_LL_OP_BCM53400_A0r_fields[] = {
    { ALEf, 1, 18, 0 },
    { CLEf, 1, 19, 0 },
    { DATAf, 16, 0, SOCF_LE },
    { REf, 1, 16, 0 },
    { RESERVEDf, 11, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { RETURN_IDLEf, 1, 31, 0 },
    { WEf, 1, 17, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_LL_RDDATAr_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_LL_RDDATA_BCM53400_A0r_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESSr_fields[] = {
    { EXT_ADDRESSf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_MPLANE_BASE_EXT_ADDRESS_BCM53400_A0r_fields[] = {
    { EXT_ADDRESSf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_MULTIPLANE_CTRLr_fields[] = {
    { ERASE_CYC2_OP_ENABLEf, 1, 31, 0 },
    { READ_ADR_SIZEf, 1, 30, 0 },
    { READ_CYC_ADR_FLAGf, 1, 29, 0 },
    { READ_NEXT_PAGE_FLAGf, 1, 28, 0 },
    { RESERVEDf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_MULTIPLANE_CTRL_BCM53400_A0r_fields[] = {
    { ERASE_CYC2_OP_ENABLEf, 1, 31, 0 },
    { READ_ADR_SIZEf, 1, 30, 0 },
    { READ_CYC_ADR_FLAGf, 1, 29, 0 },
    { READ_NEXT_PAGE_FLAGf, 1, 28, 0 },
    { RESERVEDf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1r_fields[] = {
    { ERASE_CYC2_OPCODEf, 8, 24, SOCF_LE },
    { PROG_ODD_PLANE_OPCODEf, 8, 8, SOCF_LE },
    { PROG_TR_OPCODEf, 8, 0, SOCF_LE },
    { READ_STATUS_OPCODEf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2r_fields[] = {
    { PROG_CACHE_TR_OPCODEf, 8, 24, SOCF_LE },
    { READ_OPCODEf, 8, 8, SOCF_LE },
    { READ_RAND_OPCODEf, 8, 0, SOCF_LE },
    { TWO_PLANE_READ_STATUS_OPCODEf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_1_BCM53400_A0r_fields[] = {
    { ERASE_CYC2_OPCODEf, 8, 24, SOCF_LE },
    { PROG_ODD_PLANE_OPCODEf, 8, 8, SOCF_LE },
    { PROG_TR_OPCODEf, 8, 0, SOCF_LE },
    { READ_STATUS_OPCODEf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_MULTIPLANE_OPCODES_2_BCM53400_A0r_fields[] = {
    { PROG_CACHE_TR_OPCODEf, 8, 24, SOCF_LE },
    { READ_OPCODEf, 8, 8, SOCF_LE },
    { READ_RAND_OPCODEf, 8, 0, SOCF_LE },
    { TWO_PLANE_READ_STATUS_OPCODEf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_ONFI_DEBUG_DATAr_fields[] = {
    { ONFI_DEBUG_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_ONFI_DEBUG_DATA_BCM53400_A0r_fields[] = {
    { ONFI_DEBUG_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_ONFI_STATUSr_fields[] = {
    { ONFI_BAD_IDENT_PG0f, 1, 3, 0 },
    { ONFI_BAD_IDENT_PG1f, 1, 4, 0 },
    { ONFI_BAD_IDENT_PG2f, 1, 5, 0 },
    { ONFI_CRC_ERROR_PG0f, 1, 0, 0 },
    { ONFI_CRC_ERROR_PG1f, 1, 1, 0 },
    { ONFI_CRC_ERROR_PG2f, 1, 2, 0 },
    { ONFI_DEBUG_SELf, 4, 28, SOCF_LE },
    { ONFI_DETECTEDf, 1, 27, 0 },
    { RESERVEDf, 21, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_ONFI_STATUS_BCM53400_A0r_fields[] = {
    { ONFI_BAD_IDENT_PG0f, 1, 3, 0 },
    { ONFI_BAD_IDENT_PG1f, 1, 4, 0 },
    { ONFI_BAD_IDENT_PG2f, 1, 5, 0 },
    { ONFI_CRC_ERROR_PG0f, 1, 0, 0 },
    { ONFI_CRC_ERROR_PG1f, 1, 1, 0 },
    { ONFI_CRC_ERROR_PG2f, 1, 2, 0 },
    { ONFI_DEBUG_SELf, 4, 28, SOCF_LE },
    { ONFI_DETECTEDf, 1, 27, 0 },
    { RESERVEDf, 21, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_READ_ERROR_COUNTr_fields[] = {
    { READ_ERROR_COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_READ_ERROR_COUNT_BCM53400_A0r_fields[] = {
    { READ_ERROR_COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_REVISIONr_fields[] = {
    { MAJORf, 8, 8, SOCF_LE|SOCF_RO },
    { MINORf, 8, 0, SOCF_LE|SOCF_RO },
    { NAND_8KB_PAGE_SUPPORTf, 1, 31, SOCF_RO },
    { RESERVEDf, 15, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_REVISION_BCM53400_A0r_fields[] = {
    { MAJORf, 8, 8, SOCF_LE|SOCF_RO },
    { MINORf, 8, 0, SOCF_LE|SOCF_RO },
    { NAND_8KB_PAGE_SUPPORTf, 1, 31, SOCF_RO },
    { RESERVEDf, 15, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SEMAPHOREr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEMAPHORE_CTRLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SEMAPHORE_BCM53400_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEMAPHORE_CTRLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0r_fields[] = {
    { BYTE_OFS_0f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_1f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_2f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4r_fields[] = {
    { BYTE_OFS_4f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_5f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_6f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_7f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8r_fields[] = {
    { BYTE_OFS_10f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_11f, 8, 0, SOCF_LE|SOCF_RO },
    { BYTE_OFS_8f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_9f, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10r_fields[] = {
    { BYTE_OFS_16f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_17f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_18f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_19f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14r_fields[] = {
    { BYTE_OFS_20f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_21f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_22f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_23f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18r_fields[] = {
    { BYTE_OFS_24f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_25f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_26f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_27f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20r_fields[] = {
    { BYTE_OFS_32f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_33f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_34f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_35f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24r_fields[] = {
    { BYTE_OFS_36f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_37f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_38f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_39f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28r_fields[] = {
    { BYTE_OFS_40f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_41f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_42f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_43f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30r_fields[] = {
    { BYTE_OFS_48f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_49f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_50f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_51f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34r_fields[] = {
    { BYTE_OFS_52f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_53f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_54f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_55f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38r_fields[] = {
    { BYTE_OFS_56f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_57f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_58f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_59f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_0_BCM53400_A0r_fields[] = {
    { BYTE_OFS_0f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_1f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_2f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_10_BCM53400_A0r_fields[] = {
    { BYTE_OFS_16f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_17f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_18f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_19f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_14_BCM53400_A0r_fields[] = {
    { BYTE_OFS_20f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_21f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_22f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_23f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_18_BCM53400_A0r_fields[] = {
    { BYTE_OFS_24f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_25f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_26f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_27f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1Cr_fields[] = {
    { BYTE_OFS_28f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_29f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_30f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_31f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_1C_BCM53400_A0r_fields[] = {
    { BYTE_OFS_28f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_29f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_30f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_31f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_20_BCM53400_A0r_fields[] = {
    { BYTE_OFS_32f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_33f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_34f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_35f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_24_BCM53400_A0r_fields[] = {
    { BYTE_OFS_36f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_37f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_38f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_39f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_28_BCM53400_A0r_fields[] = {
    { BYTE_OFS_40f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_41f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_42f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_43f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2Cr_fields[] = {
    { BYTE_OFS_44f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_45f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_46f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_47f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_2C_BCM53400_A0r_fields[] = {
    { BYTE_OFS_44f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_45f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_46f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_47f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_30_BCM53400_A0r_fields[] = {
    { BYTE_OFS_48f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_49f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_50f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_51f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_34_BCM53400_A0r_fields[] = {
    { BYTE_OFS_52f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_53f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_54f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_55f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_38_BCM53400_A0r_fields[] = {
    { BYTE_OFS_56f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_57f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_58f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_59f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3Cr_fields[] = {
    { BYTE_OFS_60f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_61f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_62f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_63f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_3C_BCM53400_A0r_fields[] = {
    { BYTE_OFS_60f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_61f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_62f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_63f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_4_BCM53400_A0r_fields[] = {
    { BYTE_OFS_4f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_5f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_6f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_7f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_8_BCM53400_A0r_fields[] = {
    { BYTE_OFS_10f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_11f, 8, 0, SOCF_LE|SOCF_RO },
    { BYTE_OFS_8f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_9f, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_Cr_fields[] = {
    { BYTE_OFS_12f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_13f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_14f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_15f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_READ_OFS_C_BCM53400_A0r_fields[] = {
    { BYTE_OFS_12f, 8, 24, SOCF_LE|SOCF_RO },
    { BYTE_OFS_13f, 8, 16, SOCF_LE|SOCF_RO },
    { BYTE_OFS_14f, 8, 8, SOCF_LE|SOCF_RO },
    { BYTE_OFS_15f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0r_fields[] = {
    { BYTE_OFS_0f, 8, 24, SOCF_LE },
    { BYTE_OFS_1f, 8, 16, SOCF_LE },
    { BYTE_OFS_2f, 8, 8, SOCF_LE },
    { BYTE_OFS_3f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4r_fields[] = {
    { BYTE_OFS_4f, 8, 24, SOCF_LE },
    { BYTE_OFS_5f, 8, 16, SOCF_LE },
    { BYTE_OFS_6f, 8, 8, SOCF_LE },
    { BYTE_OFS_7f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8r_fields[] = {
    { BYTE_OFS_10f, 8, 8, SOCF_LE },
    { BYTE_OFS_11f, 8, 0, SOCF_LE },
    { BYTE_OFS_8f, 8, 24, SOCF_LE },
    { BYTE_OFS_9f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10r_fields[] = {
    { BYTE_OFS_16f, 8, 24, SOCF_LE },
    { BYTE_OFS_17f, 8, 16, SOCF_LE },
    { BYTE_OFS_18f, 8, 8, SOCF_LE },
    { BYTE_OFS_19f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14r_fields[] = {
    { BYTE_OFS_20f, 8, 24, SOCF_LE },
    { BYTE_OFS_21f, 8, 16, SOCF_LE },
    { BYTE_OFS_22f, 8, 8, SOCF_LE },
    { BYTE_OFS_23f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18r_fields[] = {
    { BYTE_OFS_24f, 8, 24, SOCF_LE },
    { BYTE_OFS_25f, 8, 16, SOCF_LE },
    { BYTE_OFS_26f, 8, 8, SOCF_LE },
    { BYTE_OFS_27f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20r_fields[] = {
    { BYTE_OFS_32f, 8, 24, SOCF_LE },
    { BYTE_OFS_33f, 8, 16, SOCF_LE },
    { BYTE_OFS_34f, 8, 8, SOCF_LE },
    { BYTE_OFS_35f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24r_fields[] = {
    { BYTE_OFS_36f, 8, 24, SOCF_LE },
    { BYTE_OFS_37f, 8, 16, SOCF_LE },
    { BYTE_OFS_38f, 8, 8, SOCF_LE },
    { BYTE_OFS_39f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28r_fields[] = {
    { BYTE_OFS_40f, 8, 24, SOCF_LE },
    { BYTE_OFS_41f, 8, 16, SOCF_LE },
    { BYTE_OFS_42f, 8, 8, SOCF_LE },
    { BYTE_OFS_43f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30r_fields[] = {
    { BYTE_OFS_48f, 8, 24, SOCF_LE },
    { BYTE_OFS_49f, 8, 16, SOCF_LE },
    { BYTE_OFS_50f, 8, 8, SOCF_LE },
    { BYTE_OFS_51f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34r_fields[] = {
    { BYTE_OFS_52f, 8, 24, SOCF_LE },
    { BYTE_OFS_53f, 8, 16, SOCF_LE },
    { BYTE_OFS_54f, 8, 8, SOCF_LE },
    { BYTE_OFS_55f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38r_fields[] = {
    { BYTE_OFS_56f, 8, 24, SOCF_LE },
    { BYTE_OFS_57f, 8, 16, SOCF_LE },
    { BYTE_OFS_58f, 8, 8, SOCF_LE },
    { BYTE_OFS_59f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_0_BCM53400_A0r_fields[] = {
    { BYTE_OFS_0f, 8, 24, SOCF_LE },
    { BYTE_OFS_1f, 8, 16, SOCF_LE },
    { BYTE_OFS_2f, 8, 8, SOCF_LE },
    { BYTE_OFS_3f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_10_BCM53400_A0r_fields[] = {
    { BYTE_OFS_16f, 8, 24, SOCF_LE },
    { BYTE_OFS_17f, 8, 16, SOCF_LE },
    { BYTE_OFS_18f, 8, 8, SOCF_LE },
    { BYTE_OFS_19f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_14_BCM53400_A0r_fields[] = {
    { BYTE_OFS_20f, 8, 24, SOCF_LE },
    { BYTE_OFS_21f, 8, 16, SOCF_LE },
    { BYTE_OFS_22f, 8, 8, SOCF_LE },
    { BYTE_OFS_23f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_18_BCM53400_A0r_fields[] = {
    { BYTE_OFS_24f, 8, 24, SOCF_LE },
    { BYTE_OFS_25f, 8, 16, SOCF_LE },
    { BYTE_OFS_26f, 8, 8, SOCF_LE },
    { BYTE_OFS_27f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1Cr_fields[] = {
    { BYTE_OFS_28f, 8, 24, SOCF_LE },
    { BYTE_OFS_29f, 8, 16, SOCF_LE },
    { BYTE_OFS_30f, 8, 8, SOCF_LE },
    { BYTE_OFS_31f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_1C_BCM53400_A0r_fields[] = {
    { BYTE_OFS_28f, 8, 24, SOCF_LE },
    { BYTE_OFS_29f, 8, 16, SOCF_LE },
    { BYTE_OFS_30f, 8, 8, SOCF_LE },
    { BYTE_OFS_31f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_20_BCM53400_A0r_fields[] = {
    { BYTE_OFS_32f, 8, 24, SOCF_LE },
    { BYTE_OFS_33f, 8, 16, SOCF_LE },
    { BYTE_OFS_34f, 8, 8, SOCF_LE },
    { BYTE_OFS_35f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_24_BCM53400_A0r_fields[] = {
    { BYTE_OFS_36f, 8, 24, SOCF_LE },
    { BYTE_OFS_37f, 8, 16, SOCF_LE },
    { BYTE_OFS_38f, 8, 8, SOCF_LE },
    { BYTE_OFS_39f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_28_BCM53400_A0r_fields[] = {
    { BYTE_OFS_40f, 8, 24, SOCF_LE },
    { BYTE_OFS_41f, 8, 16, SOCF_LE },
    { BYTE_OFS_42f, 8, 8, SOCF_LE },
    { BYTE_OFS_43f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2Cr_fields[] = {
    { BYTE_OFS_44f, 8, 24, SOCF_LE },
    { BYTE_OFS_45f, 8, 16, SOCF_LE },
    { BYTE_OFS_46f, 8, 8, SOCF_LE },
    { BYTE_OFS_47f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_2C_BCM53400_A0r_fields[] = {
    { BYTE_OFS_44f, 8, 24, SOCF_LE },
    { BYTE_OFS_45f, 8, 16, SOCF_LE },
    { BYTE_OFS_46f, 8, 8, SOCF_LE },
    { BYTE_OFS_47f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_30_BCM53400_A0r_fields[] = {
    { BYTE_OFS_48f, 8, 24, SOCF_LE },
    { BYTE_OFS_49f, 8, 16, SOCF_LE },
    { BYTE_OFS_50f, 8, 8, SOCF_LE },
    { BYTE_OFS_51f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_34_BCM53400_A0r_fields[] = {
    { BYTE_OFS_52f, 8, 24, SOCF_LE },
    { BYTE_OFS_53f, 8, 16, SOCF_LE },
    { BYTE_OFS_54f, 8, 8, SOCF_LE },
    { BYTE_OFS_55f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_38_BCM53400_A0r_fields[] = {
    { BYTE_OFS_56f, 8, 24, SOCF_LE },
    { BYTE_OFS_57f, 8, 16, SOCF_LE },
    { BYTE_OFS_58f, 8, 8, SOCF_LE },
    { BYTE_OFS_59f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3Cr_fields[] = {
    { BYTE_OFS_60f, 8, 24, SOCF_LE },
    { BYTE_OFS_61f, 8, 16, SOCF_LE },
    { BYTE_OFS_62f, 8, 8, SOCF_LE },
    { BYTE_OFS_63f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_3C_BCM53400_A0r_fields[] = {
    { BYTE_OFS_60f, 8, 24, SOCF_LE },
    { BYTE_OFS_61f, 8, 16, SOCF_LE },
    { BYTE_OFS_62f, 8, 8, SOCF_LE },
    { BYTE_OFS_63f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_4_BCM53400_A0r_fields[] = {
    { BYTE_OFS_4f, 8, 24, SOCF_LE },
    { BYTE_OFS_5f, 8, 16, SOCF_LE },
    { BYTE_OFS_6f, 8, 8, SOCF_LE },
    { BYTE_OFS_7f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_8_BCM53400_A0r_fields[] = {
    { BYTE_OFS_10f, 8, 8, SOCF_LE },
    { BYTE_OFS_11f, 8, 0, SOCF_LE },
    { BYTE_OFS_8f, 8, 24, SOCF_LE },
    { BYTE_OFS_9f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_Cr_fields[] = {
    { BYTE_OFS_12f, 8, 24, SOCF_LE },
    { BYTE_OFS_13f, 8, 16, SOCF_LE },
    { BYTE_OFS_14f, 8, 8, SOCF_LE },
    { BYTE_OFS_15f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_SPARE_AREA_WRITE_OFS_C_BCM53400_A0r_fields[] = {
    { BYTE_OFS_12f, 8, 24, SOCF_LE },
    { BYTE_OFS_13f, 8, 16, SOCF_LE },
    { BYTE_OFS_14f, 8, 8, SOCF_LE },
    { BYTE_OFS_15f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_TIMING_1_CS0r_fields[] = {
    { TADLf, 4, 0, SOCF_LE },
    { TALHf, 4, 4, SOCF_LE },
    { TCLHf, 4, 8, SOCF_LE },
    { TCSf, 4, 12, SOCF_LE },
    { TREHf, 4, 16, SOCF_LE },
    { TRPf, 4, 20, SOCF_LE },
    { TWHf, 4, 24, SOCF_LE },
    { TWPf, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_TIMING_1_CS0_BCM53400_A0r_fields[] = {
    { TADLf, 4, 0, SOCF_LE },
    { TALHf, 4, 4, SOCF_LE },
    { TCLHf, 4, 8, SOCF_LE },
    { TCSf, 4, 12, SOCF_LE },
    { TREHf, 4, 16, SOCF_LE },
    { TRPf, 4, 20, SOCF_LE },
    { TWHf, 4, 24, SOCF_LE },
    { TWPf, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_TIMING_2_CS0r_fields[] = {
    { CLK_SELECTf, 1, 31, 0 },
    { RESERVEDf, 18, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TREADf, 4, 0, SOCF_LE },
    { TWBf, 4, 9, SOCF_LE },
    { TWHRf, 5, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM53400_A0r_fields[] = {
    { CLK_SELECTf, 1, 31, 0 },
    { RESERVEDf, 18, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TREADf, 4, 0, SOCF_LE },
    { TWBf, 4, 9, SOCF_LE },
    { TWHRf, 5, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_NAND_NAND_FLASH_TIMING_2_CS0_BCM56150_A0r_fields[] = {
    { CLK_SELECTf, 1, 31, 0 },
    { RESERVEDf, 18, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { TREADf, 4, 0, SOCF_LE },
    { TWBf, 4, 9, SOCF_LE },
    { TWHRf, 5, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_FLASH_UNCORR_ERROR_COUNTr_fields[] = {
    { UNCORR_ERROR_COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_FLASH_UNCORR_ERROR_COUNT_BCM53400_A0r_fields[] = {
    { UNCORR_ERROR_COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_NAND_RB_Br_fields[] = {
    { RB_Bf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_NAND_RB_B_BCM53400_A0r_fields[] = {
    { RB_Bf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_PROGRAM_PAGE_COMPLETEr_fields[] = {
    { PROGRAM_PAGE_COMPLETEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_PROGRAM_PAGE_COMPLETE_BCM53400_A0r_fields[] = {
    { PROGRAM_PAGE_COMPLETEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NAND_RO_CTLR_READYr_fields[] = {
    { RO_CTLR_READYf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NAND_RO_CTLR_READY_BCM53400_A0r_fields[] = {
    { RO_CTLR_READYf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ADDITIONAL_RESETSr_fields[] = {
    { EIF_RSTNf, 1, 4, 0 },
    { ELK_0_RX_RSTNf, 1, 8, 0 },
    { ELK_0_TX_RSTNf, 1, 10, 0 },
    { ELK_1_RX_RSTNf, 1, 9, 0 },
    { ELK_1_TX_RSTNf, 1, 11, 0 },
    { SIF_RSTNf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_CONTEXTS_MASKr_fields[] = {
    { BIST_CONTEXTS_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_CONTEXT_TO_PORT_MAPr_fields[] = {
    { BIST_CONTEXT_TO_PORT_MAPf, 256, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_ENABLE_ILKN_PORTr_fields[] = {
    { BIST_ENABLE_ILKN_PORT_0f, 1, 0, 0 },
    { BIST_ENABLE_ILKN_PORT_1f, 1, 1, 0 },
    { BIST_ENABLE_ILKN_PORT_2f, 1, 2, 0 },
    { BIST_ENABLE_ILKN_PORT_3f, 1, 3, 0 },
    { BIST_ENABLE_ILKN_PORT_4f, 1, 4, 0 },
    { BIST_ENABLE_ILKN_PORT_5f, 1, 5, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_ERROR_GENERATORr_fields[] = {
    { ILKN_ERROR_GENERATOR_RX_LANE_0f, 1, 0, SOCF_RES },
    { ILKN_ERROR_GENERATOR_RX_LANE_23f, 1, 1, SOCF_RES },
    { ILKN_ERROR_GENERATOR_TX_LANE_0f, 1, 2, SOCF_RES },
    { ILKN_ERROR_GENERATOR_TX_LANE_23f, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_EVENTS_GENERATORr_fields[] = {
    { BIST_EVENTS_GEN_COUNTf, 32, 64, SOCF_LE|SOCF_RES },
    { BIST_EVENTS_GEN_RESETf, 1, 96, SOCF_RES },
    { BIST_EVENTS_GEN_T_0f, 16, 0, SOCF_LE|SOCF_RES },
    { BIST_EVENTS_GEN_T_1f, 16, 16, SOCF_LE|SOCF_RES },
    { BIST_EVENTS_GEN_T_2f, 16, 32, SOCF_LE|SOCF_RES },
    { BIST_EVENTS_GEN_T_3f, 16, 48, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_EVENTS_STATUSr_fields[] = {
    { BIST_EVENTS_ACTIVEf, 1, 32, SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_EVENTS_CNT_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_FLOW_FIRST_DESCRIPTORr_fields[] = {
    { FLOW_N_CLASSf, 4, 16, SOCF_LE|SOCF_RES },
    { FLOW_N_CONSTANT_CHf, 8, 20, SOCF_LE|SOCF_RES },
    { FLOW_N_CREATE_ERRf, 1, 14, SOCF_RES },
    { FLOW_N_DATA_TYPEf, 2, 12, SOCF_LE|SOCF_RES },
    { FLOW_N_NUM_OF_PKTSf, 12, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_FLOW_SECOND_DESCRIPTORr_fields[] = {
    { FLOW_N_INCREMENTAL_PKT_SIZEf, 1, 30, SOCF_RES },
    { FLOW_N_MIN_PKT_SIZEf, 14, 0, SOCF_LE|SOCF_RES },
    { FLOW_N_PKT_SIZE_MASKf, 14, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_GENERAL_CONFIGURATIONr_fields[] = {
    { BIST_CHECKER_RSTNf, 1, 1, SOCF_RES },
    { BIST_GENERATOR_RSTNf, 1, 0, SOCF_RES },
    { BIST_MASK_DATA_TO_IREf, 1, 3, SOCF_RES },
    { BIST_MAX_ILKN_CHANNELf, 4, 4, SOCF_LE|SOCF_RES },
    { BIST_PIPE_IDf, 32, 16, SOCF_LE|SOCF_RES },
    { TAKE_BIST_NOT_EGQf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_RXCOUNTERS_3r_fields[] = {
    { BIST_RX_ERR_IN_CRC_ERR_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_SOB_CNTf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_RX_COUNTERS_1r_fields[] = {
    { BIST_RX_ERR_LENGTH_PKT_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_PKT_INDEX_CNTf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_RX_COUNTERS_2r_fields[] = {
    { BIST_RX_ERR_BCT_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_DATA_CNTf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_RX_FLOW_CNTr_fields[] = {
    { BIST_RX_FLOW_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_RX_OK_PKT_CNTr_fields[] = {
    { BIST_RX_OK_PKT_CNTf, 48, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_RX_SHAPERr_fields[] = {
    { BIST_RX_SHAPER_CLEARf, 1, 25, SOCF_RES },
    { BIST_RX_SHAPER_CYCLEf, 12, 0, SOCF_LE|SOCF_RES },
    { BIST_RX_SHAPER_DUTYf, 12, 12, SOCF_LE|SOCF_RES },
    { BIST_RX_SHAPER_FORCEf, 1, 24, SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_SEEDr_fields[] = {
    { BIST_SEEDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_STATUSr_fields[] = {
    { BIST_RX_DONEf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_BCTf, 1, 16, SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_CRCf, 1, 24, SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_DATAf, 1, 20, SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_INDEXf, 1, 12, SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_LENGTHf, 1, 8, SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_RX_ERR_SOBf, 1, 28, SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_TX_DONEf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_TX_ADDITIONAL_COUNTERr_fields[] = {
    { BIST_TX_CRC_ERR_PKT_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { BIST_TX_FLOW_CNTf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_TX_PKT_CNTr_fields[] = {
    { BIST_TX_PKT_CNTf, 48, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_BIST_TX_PKT_THr_fields[] = {
    { BIST_TX_PKT_THf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ECC_ERR_1B_INITIATEr_fields[] = {
    { RX_MEMA_0_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { RX_MEMA_0_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 20, 0 },
    { RX_MEMA_0_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 40, 0 },
    { RX_MEMA_0_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 60, 0 },
    { RX_MEMA_0_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 80, 0 },
    { RX_MEMA_0_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 100, 0 },
    { RX_MEMA_1_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 1, 0 },
    { RX_MEMA_1_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 21, 0 },
    { RX_MEMA_1_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 41, 0 },
    { RX_MEMA_1_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 61, 0 },
    { RX_MEMA_1_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 81, 0 },
    { RX_MEMA_1_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 101, 0 },
    { RX_MEMA_2_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { RX_MEMA_2_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 22, 0 },
    { RX_MEMA_2_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 42, 0 },
    { RX_MEMA_2_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 62, 0 },
    { RX_MEMA_2_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 82, 0 },
    { RX_MEMA_2_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 102, 0 },
    { RX_MEMA_3_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 3, 0 },
    { RX_MEMA_3_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 23, 0 },
    { RX_MEMA_3_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 43, 0 },
    { RX_MEMA_3_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 63, 0 },
    { RX_MEMA_3_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 83, 0 },
    { RX_MEMA_3_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 103, 0 },
    { RX_MEMA_4_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { RX_MEMA_4_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 24, 0 },
    { RX_MEMA_4_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 44, 0 },
    { RX_MEMA_4_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 64, 0 },
    { RX_MEMA_4_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 84, 0 },
    { RX_MEMA_4_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 104, 0 },
    { RX_MEMB_0_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 5, 0 },
    { RX_MEMB_0_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 25, 0 },
    { RX_MEMB_0_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 45, 0 },
    { RX_MEMB_0_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 65, 0 },
    { RX_MEMB_0_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 85, 0 },
    { RX_MEMB_0_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 105, 0 },
    { RX_MEMB_1_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 6, 0 },
    { RX_MEMB_1_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 26, 0 },
    { RX_MEMB_1_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 46, 0 },
    { RX_MEMB_1_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 66, 0 },
    { RX_MEMB_1_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 86, 0 },
    { RX_MEMB_1_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 106, 0 },
    { RX_MEMB_2_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 7, 0 },
    { RX_MEMB_2_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 27, 0 },
    { RX_MEMB_2_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 47, 0 },
    { RX_MEMB_2_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 67, 0 },
    { RX_MEMB_2_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 87, 0 },
    { RX_MEMB_2_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 107, 0 },
    { RX_MEMB_3_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 8, 0 },
    { RX_MEMB_3_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 28, 0 },
    { RX_MEMB_3_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 48, 0 },
    { RX_MEMB_3_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 68, 0 },
    { RX_MEMB_3_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 88, 0 },
    { RX_MEMB_3_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 108, 0 },
    { RX_MEMB_4_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 9, 0 },
    { RX_MEMB_4_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 29, 0 },
    { RX_MEMB_4_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 49, 0 },
    { RX_MEMB_4_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 69, 0 },
    { RX_MEMB_4_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 89, 0 },
    { RX_MEMB_4_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 109, 0 },
    { RX_MEMC_0_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 10, 0 },
    { RX_MEMC_0_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 30, 0 },
    { RX_MEMC_0_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 50, 0 },
    { RX_MEMC_0_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 70, 0 },
    { RX_MEMC_0_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 90, 0 },
    { RX_MEMC_0_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 110, 0 },
    { RX_MEMC_1_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 11, 0 },
    { RX_MEMC_1_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 31, 0 },
    { RX_MEMC_1_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 51, 0 },
    { RX_MEMC_1_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 71, 0 },
    { RX_MEMC_1_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 91, 0 },
    { RX_MEMC_1_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 111, 0 },
    { RX_MEMC_2_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 12, 0 },
    { RX_MEMC_2_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 32, 0 },
    { RX_MEMC_2_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 52, 0 },
    { RX_MEMC_2_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 72, 0 },
    { RX_MEMC_2_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 92, 0 },
    { RX_MEMC_2_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 112, 0 },
    { RX_MEMC_3_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 13, 0 },
    { RX_MEMC_3_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 33, 0 },
    { RX_MEMC_3_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 53, 0 },
    { RX_MEMC_3_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 73, 0 },
    { RX_MEMC_3_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 93, 0 },
    { RX_MEMC_3_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 113, 0 },
    { RX_MEMC_4_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 14, 0 },
    { RX_MEMC_4_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 34, 0 },
    { RX_MEMC_4_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 54, 0 },
    { RX_MEMC_4_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 74, 0 },
    { RX_MEMC_4_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 94, 0 },
    { RX_MEMC_4_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 114, 0 },
    { RX_MEMD_0_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 15, 0 },
    { RX_MEMD_0_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 35, 0 },
    { RX_MEMD_0_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 55, 0 },
    { RX_MEMD_0_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 75, 0 },
    { RX_MEMD_0_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 95, 0 },
    { RX_MEMD_0_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 115, 0 },
    { RX_MEMD_1_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 16, 0 },
    { RX_MEMD_1_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 36, 0 },
    { RX_MEMD_1_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 56, 0 },
    { RX_MEMD_1_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 76, 0 },
    { RX_MEMD_1_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 96, 0 },
    { RX_MEMD_1_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 116, 0 },
    { RX_MEMD_2_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 17, 0 },
    { RX_MEMD_2_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 37, 0 },
    { RX_MEMD_2_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 57, 0 },
    { RX_MEMD_2_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 77, 0 },
    { RX_MEMD_2_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 97, 0 },
    { RX_MEMD_2_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 117, 0 },
    { RX_MEMD_3_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 18, 0 },
    { RX_MEMD_3_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 38, 0 },
    { RX_MEMD_3_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 58, 0 },
    { RX_MEMD_3_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 78, 0 },
    { RX_MEMD_3_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 98, 0 },
    { RX_MEMD_3_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 118, 0 },
    { RX_MEMD_4_QMLF_0_INITIATE_ECC_1B_ERRf, 1, 19, 0 },
    { RX_MEMD_4_QMLF_1_INITIATE_ECC_1B_ERRf, 1, 39, 0 },
    { RX_MEMD_4_QMLF_2_INITIATE_ECC_1B_ERRf, 1, 59, 0 },
    { RX_MEMD_4_QMLF_3_INITIATE_ECC_1B_ERRf, 1, 79, 0 },
    { RX_MEMD_4_QMLF_4_INITIATE_ECC_1B_ERRf, 1, 99, 0 },
    { RX_MEMD_4_QMLF_5_INITIATE_ECC_1B_ERRf, 1, 119, 0 },
    { TX_MEMA_0_CTRL_INITIATE_ECC_1B_ERRf, 1, 120, 0 },
    { TX_MEMA_1_CTRL_INITIATE_ECC_1B_ERRf, 1, 121, 0 },
    { TX_MEMA_2_CTRL_INITIATE_ECC_1B_ERRf, 1, 122, 0 },
    { TX_MEMA_3_CTRL_INITIATE_ECC_1B_ERRf, 1, 123, 0 },
    { TX_MEMA_4_CTRL_INITIATE_ECC_1B_ERRf, 1, 124, 0 },
    { TX_MEMA_5_CTRL_INITIATE_ECC_1B_ERRf, 1, 125, 0 },
    { TX_MEMB_0_CTRL_INITIATE_ECC_1B_ERRf, 1, 126, 0 },
    { TX_MEMB_1_CTRL_INITIATE_ECC_1B_ERRf, 1, 127, 0 },
    { TX_MEMB_2_CTRL_INITIATE_ECC_1B_ERRf, 1, 128, 0 },
    { TX_MEMB_3_CTRL_INITIATE_ECC_1B_ERRf, 1, 129, 0 },
    { TX_MEMB_4_CTRL_INITIATE_ECC_1B_ERRf, 1, 130, 0 },
    { TX_MEMB_5_CTRL_INITIATE_ECC_1B_ERRf, 1, 131, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { RX_MEMA_0_QMLF_0_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { RX_MEMA_0_QMLF_1_ECC_1B_ERR_MASKf, 1, 20, 0 },
    { RX_MEMA_0_QMLF_2_ECC_1B_ERR_MASKf, 1, 40, 0 },
    { RX_MEMA_0_QMLF_3_ECC_1B_ERR_MASKf, 1, 60, 0 },
    { RX_MEMA_0_QMLF_4_ECC_1B_ERR_MASKf, 1, 80, 0 },
    { RX_MEMA_0_QMLF_5_ECC_1B_ERR_MASKf, 1, 100, 0 },
    { RX_MEMA_1_QMLF_0_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { RX_MEMA_1_QMLF_1_ECC_1B_ERR_MASKf, 1, 21, 0 },
    { RX_MEMA_1_QMLF_2_ECC_1B_ERR_MASKf, 1, 41, 0 },
    { RX_MEMA_1_QMLF_3_ECC_1B_ERR_MASKf, 1, 61, 0 },
    { RX_MEMA_1_QMLF_4_ECC_1B_ERR_MASKf, 1, 81, 0 },
    { RX_MEMA_1_QMLF_5_ECC_1B_ERR_MASKf, 1, 101, 0 },
    { RX_MEMA_2_QMLF_0_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { RX_MEMA_2_QMLF_1_ECC_1B_ERR_MASKf, 1, 22, 0 },
    { RX_MEMA_2_QMLF_2_ECC_1B_ERR_MASKf, 1, 42, 0 },
    { RX_MEMA_2_QMLF_3_ECC_1B_ERR_MASKf, 1, 62, 0 },
    { RX_MEMA_2_QMLF_4_ECC_1B_ERR_MASKf, 1, 82, 0 },
    { RX_MEMA_2_QMLF_5_ECC_1B_ERR_MASKf, 1, 102, 0 },
    { RX_MEMA_3_QMLF_0_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { RX_MEMA_3_QMLF_1_ECC_1B_ERR_MASKf, 1, 23, 0 },
    { RX_MEMA_3_QMLF_2_ECC_1B_ERR_MASKf, 1, 43, 0 },
    { RX_MEMA_3_QMLF_3_ECC_1B_ERR_MASKf, 1, 63, 0 },
    { RX_MEMA_3_QMLF_4_ECC_1B_ERR_MASKf, 1, 83, 0 },
    { RX_MEMA_3_QMLF_5_ECC_1B_ERR_MASKf, 1, 103, 0 },
    { RX_MEMA_4_QMLF_0_ECC_1B_ERR_MASKf, 1, 4, 0 },
    { RX_MEMA_4_QMLF_1_ECC_1B_ERR_MASKf, 1, 24, 0 },
    { RX_MEMA_4_QMLF_2_ECC_1B_ERR_MASKf, 1, 44, 0 },
    { RX_MEMA_4_QMLF_3_ECC_1B_ERR_MASKf, 1, 64, 0 },
    { RX_MEMA_4_QMLF_4_ECC_1B_ERR_MASKf, 1, 84, 0 },
    { RX_MEMA_4_QMLF_5_ECC_1B_ERR_MASKf, 1, 104, 0 },
    { RX_MEMB_0_QMLF_0_ECC_1B_ERR_MASKf, 1, 5, 0 },
    { RX_MEMB_0_QMLF_1_ECC_1B_ERR_MASKf, 1, 25, 0 },
    { RX_MEMB_0_QMLF_2_ECC_1B_ERR_MASKf, 1, 45, 0 },
    { RX_MEMB_0_QMLF_3_ECC_1B_ERR_MASKf, 1, 65, 0 },
    { RX_MEMB_0_QMLF_4_ECC_1B_ERR_MASKf, 1, 85, 0 },
    { RX_MEMB_0_QMLF_5_ECC_1B_ERR_MASKf, 1, 105, 0 },
    { RX_MEMB_1_QMLF_0_ECC_1B_ERR_MASKf, 1, 6, 0 },
    { RX_MEMB_1_QMLF_1_ECC_1B_ERR_MASKf, 1, 26, 0 },
    { RX_MEMB_1_QMLF_2_ECC_1B_ERR_MASKf, 1, 46, 0 },
    { RX_MEMB_1_QMLF_3_ECC_1B_ERR_MASKf, 1, 66, 0 },
    { RX_MEMB_1_QMLF_4_ECC_1B_ERR_MASKf, 1, 86, 0 },
    { RX_MEMB_1_QMLF_5_ECC_1B_ERR_MASKf, 1, 106, 0 },
    { RX_MEMB_2_QMLF_0_ECC_1B_ERR_MASKf, 1, 7, 0 },
    { RX_MEMB_2_QMLF_1_ECC_1B_ERR_MASKf, 1, 27, 0 },
    { RX_MEMB_2_QMLF_2_ECC_1B_ERR_MASKf, 1, 47, 0 },
    { RX_MEMB_2_QMLF_3_ECC_1B_ERR_MASKf, 1, 67, 0 },
    { RX_MEMB_2_QMLF_4_ECC_1B_ERR_MASKf, 1, 87, 0 },
    { RX_MEMB_2_QMLF_5_ECC_1B_ERR_MASKf, 1, 107, 0 },
    { RX_MEMB_3_QMLF_0_ECC_1B_ERR_MASKf, 1, 8, 0 },
    { RX_MEMB_3_QMLF_1_ECC_1B_ERR_MASKf, 1, 28, 0 },
    { RX_MEMB_3_QMLF_2_ECC_1B_ERR_MASKf, 1, 48, 0 },
    { RX_MEMB_3_QMLF_3_ECC_1B_ERR_MASKf, 1, 68, 0 },
    { RX_MEMB_3_QMLF_4_ECC_1B_ERR_MASKf, 1, 88, 0 },
    { RX_MEMB_3_QMLF_5_ECC_1B_ERR_MASKf, 1, 108, 0 },
    { RX_MEMB_4_QMLF_0_ECC_1B_ERR_MASKf, 1, 9, 0 },
    { RX_MEMB_4_QMLF_1_ECC_1B_ERR_MASKf, 1, 29, 0 },
    { RX_MEMB_4_QMLF_2_ECC_1B_ERR_MASKf, 1, 49, 0 },
    { RX_MEMB_4_QMLF_3_ECC_1B_ERR_MASKf, 1, 69, 0 },
    { RX_MEMB_4_QMLF_4_ECC_1B_ERR_MASKf, 1, 89, 0 },
    { RX_MEMB_4_QMLF_5_ECC_1B_ERR_MASKf, 1, 109, 0 },
    { RX_MEMC_0_QMLF_0_ECC_1B_ERR_MASKf, 1, 10, 0 },
    { RX_MEMC_0_QMLF_1_ECC_1B_ERR_MASKf, 1, 30, 0 },
    { RX_MEMC_0_QMLF_2_ECC_1B_ERR_MASKf, 1, 50, 0 },
    { RX_MEMC_0_QMLF_3_ECC_1B_ERR_MASKf, 1, 70, 0 },
    { RX_MEMC_0_QMLF_4_ECC_1B_ERR_MASKf, 1, 90, 0 },
    { RX_MEMC_0_QMLF_5_ECC_1B_ERR_MASKf, 1, 110, 0 },
    { RX_MEMC_1_QMLF_0_ECC_1B_ERR_MASKf, 1, 11, 0 },
    { RX_MEMC_1_QMLF_1_ECC_1B_ERR_MASKf, 1, 31, 0 },
    { RX_MEMC_1_QMLF_2_ECC_1B_ERR_MASKf, 1, 51, 0 },
    { RX_MEMC_1_QMLF_3_ECC_1B_ERR_MASKf, 1, 71, 0 },
    { RX_MEMC_1_QMLF_4_ECC_1B_ERR_MASKf, 1, 91, 0 },
    { RX_MEMC_1_QMLF_5_ECC_1B_ERR_MASKf, 1, 111, 0 },
    { RX_MEMC_2_QMLF_0_ECC_1B_ERR_MASKf, 1, 12, 0 },
    { RX_MEMC_2_QMLF_1_ECC_1B_ERR_MASKf, 1, 32, 0 },
    { RX_MEMC_2_QMLF_2_ECC_1B_ERR_MASKf, 1, 52, 0 },
    { RX_MEMC_2_QMLF_3_ECC_1B_ERR_MASKf, 1, 72, 0 },
    { RX_MEMC_2_QMLF_4_ECC_1B_ERR_MASKf, 1, 92, 0 },
    { RX_MEMC_2_QMLF_5_ECC_1B_ERR_MASKf, 1, 112, 0 },
    { RX_MEMC_3_QMLF_0_ECC_1B_ERR_MASKf, 1, 13, 0 },
    { RX_MEMC_3_QMLF_1_ECC_1B_ERR_MASKf, 1, 33, 0 },
    { RX_MEMC_3_QMLF_2_ECC_1B_ERR_MASKf, 1, 53, 0 },
    { RX_MEMC_3_QMLF_3_ECC_1B_ERR_MASKf, 1, 73, 0 },
    { RX_MEMC_3_QMLF_4_ECC_1B_ERR_MASKf, 1, 93, 0 },
    { RX_MEMC_3_QMLF_5_ECC_1B_ERR_MASKf, 1, 113, 0 },
    { RX_MEMC_4_QMLF_0_ECC_1B_ERR_MASKf, 1, 14, 0 },
    { RX_MEMC_4_QMLF_1_ECC_1B_ERR_MASKf, 1, 34, 0 },
    { RX_MEMC_4_QMLF_2_ECC_1B_ERR_MASKf, 1, 54, 0 },
    { RX_MEMC_4_QMLF_3_ECC_1B_ERR_MASKf, 1, 74, 0 },
    { RX_MEMC_4_QMLF_4_ECC_1B_ERR_MASKf, 1, 94, 0 },
    { RX_MEMC_4_QMLF_5_ECC_1B_ERR_MASKf, 1, 114, 0 },
    { RX_MEMD_0_QMLF_0_ECC_1B_ERR_MASKf, 1, 15, 0 },
    { RX_MEMD_0_QMLF_1_ECC_1B_ERR_MASKf, 1, 35, 0 },
    { RX_MEMD_0_QMLF_2_ECC_1B_ERR_MASKf, 1, 55, 0 },
    { RX_MEMD_0_QMLF_3_ECC_1B_ERR_MASKf, 1, 75, 0 },
    { RX_MEMD_0_QMLF_4_ECC_1B_ERR_MASKf, 1, 95, 0 },
    { RX_MEMD_0_QMLF_5_ECC_1B_ERR_MASKf, 1, 115, 0 },
    { RX_MEMD_1_QMLF_0_ECC_1B_ERR_MASKf, 1, 16, 0 },
    { RX_MEMD_1_QMLF_1_ECC_1B_ERR_MASKf, 1, 36, 0 },
    { RX_MEMD_1_QMLF_2_ECC_1B_ERR_MASKf, 1, 56, 0 },
    { RX_MEMD_1_QMLF_3_ECC_1B_ERR_MASKf, 1, 76, 0 },
    { RX_MEMD_1_QMLF_4_ECC_1B_ERR_MASKf, 1, 96, 0 },
    { RX_MEMD_1_QMLF_5_ECC_1B_ERR_MASKf, 1, 116, 0 },
    { RX_MEMD_2_QMLF_0_ECC_1B_ERR_MASKf, 1, 17, 0 },
    { RX_MEMD_2_QMLF_1_ECC_1B_ERR_MASKf, 1, 37, 0 },
    { RX_MEMD_2_QMLF_2_ECC_1B_ERR_MASKf, 1, 57, 0 },
    { RX_MEMD_2_QMLF_3_ECC_1B_ERR_MASKf, 1, 77, 0 },
    { RX_MEMD_2_QMLF_4_ECC_1B_ERR_MASKf, 1, 97, 0 },
    { RX_MEMD_2_QMLF_5_ECC_1B_ERR_MASKf, 1, 117, 0 },
    { RX_MEMD_3_QMLF_0_ECC_1B_ERR_MASKf, 1, 18, 0 },
    { RX_MEMD_3_QMLF_1_ECC_1B_ERR_MASKf, 1, 38, 0 },
    { RX_MEMD_3_QMLF_2_ECC_1B_ERR_MASKf, 1, 58, 0 },
    { RX_MEMD_3_QMLF_3_ECC_1B_ERR_MASKf, 1, 78, 0 },
    { RX_MEMD_3_QMLF_4_ECC_1B_ERR_MASKf, 1, 98, 0 },
    { RX_MEMD_3_QMLF_5_ECC_1B_ERR_MASKf, 1, 118, 0 },
    { RX_MEMD_4_QMLF_0_ECC_1B_ERR_MASKf, 1, 19, 0 },
    { RX_MEMD_4_QMLF_1_ECC_1B_ERR_MASKf, 1, 39, 0 },
    { RX_MEMD_4_QMLF_2_ECC_1B_ERR_MASKf, 1, 59, 0 },
    { RX_MEMD_4_QMLF_3_ECC_1B_ERR_MASKf, 1, 79, 0 },
    { RX_MEMD_4_QMLF_4_ECC_1B_ERR_MASKf, 1, 99, 0 },
    { RX_MEMD_4_QMLF_5_ECC_1B_ERR_MASKf, 1, 119, 0 },
    { TX_MEMA_0_CTRL_ECC_1B_ERR_MASKf, 1, 120, 0 },
    { TX_MEMA_1_CTRL_ECC_1B_ERR_MASKf, 1, 121, 0 },
    { TX_MEMA_2_CTRL_ECC_1B_ERR_MASKf, 1, 122, 0 },
    { TX_MEMA_3_CTRL_ECC_1B_ERR_MASKf, 1, 123, 0 },
    { TX_MEMA_4_CTRL_ECC_1B_ERR_MASKf, 1, 124, 0 },
    { TX_MEMA_5_CTRL_ECC_1B_ERR_MASKf, 1, 125, 0 },
    { TX_MEMB_0_CTRL_ECC_1B_ERR_MASKf, 1, 126, 0 },
    { TX_MEMB_1_CTRL_ECC_1B_ERR_MASKf, 1, 127, 0 },
    { TX_MEMB_2_CTRL_ECC_1B_ERR_MASKf, 1, 128, 0 },
    { TX_MEMB_3_CTRL_ECC_1B_ERR_MASKf, 1, 129, 0 },
    { TX_MEMB_4_CTRL_ECC_1B_ERR_MASKf, 1, 130, 0 },
    { TX_MEMB_5_CTRL_ECC_1B_ERR_MASKf, 1, 131, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ECC_ERR_2B_INITIATEr_fields[] = {
    { RX_MEMA_0_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { RX_MEMA_0_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 20, 0 },
    { RX_MEMA_0_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 40, 0 },
    { RX_MEMA_0_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 60, 0 },
    { RX_MEMA_0_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 80, 0 },
    { RX_MEMA_0_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 100, 0 },
    { RX_MEMA_1_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { RX_MEMA_1_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 21, 0 },
    { RX_MEMA_1_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 41, 0 },
    { RX_MEMA_1_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 61, 0 },
    { RX_MEMA_1_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 81, 0 },
    { RX_MEMA_1_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 101, 0 },
    { RX_MEMA_2_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { RX_MEMA_2_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 22, 0 },
    { RX_MEMA_2_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 42, 0 },
    { RX_MEMA_2_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 62, 0 },
    { RX_MEMA_2_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 82, 0 },
    { RX_MEMA_2_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 102, 0 },
    { RX_MEMA_3_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { RX_MEMA_3_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 23, 0 },
    { RX_MEMA_3_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 43, 0 },
    { RX_MEMA_3_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 63, 0 },
    { RX_MEMA_3_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 83, 0 },
    { RX_MEMA_3_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 103, 0 },
    { RX_MEMA_4_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { RX_MEMA_4_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 24, 0 },
    { RX_MEMA_4_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 44, 0 },
    { RX_MEMA_4_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 64, 0 },
    { RX_MEMA_4_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 84, 0 },
    { RX_MEMA_4_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 104, 0 },
    { RX_MEMB_0_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { RX_MEMB_0_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 25, 0 },
    { RX_MEMB_0_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 45, 0 },
    { RX_MEMB_0_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 65, 0 },
    { RX_MEMB_0_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 85, 0 },
    { RX_MEMB_0_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 105, 0 },
    { RX_MEMB_1_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 6, 0 },
    { RX_MEMB_1_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 26, 0 },
    { RX_MEMB_1_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 46, 0 },
    { RX_MEMB_1_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 66, 0 },
    { RX_MEMB_1_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 86, 0 },
    { RX_MEMB_1_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 106, 0 },
    { RX_MEMB_2_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { RX_MEMB_2_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 27, 0 },
    { RX_MEMB_2_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 47, 0 },
    { RX_MEMB_2_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 67, 0 },
    { RX_MEMB_2_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 87, 0 },
    { RX_MEMB_2_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 107, 0 },
    { RX_MEMB_3_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 8, 0 },
    { RX_MEMB_3_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 28, 0 },
    { RX_MEMB_3_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 48, 0 },
    { RX_MEMB_3_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 68, 0 },
    { RX_MEMB_3_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 88, 0 },
    { RX_MEMB_3_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 108, 0 },
    { RX_MEMB_4_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 9, 0 },
    { RX_MEMB_4_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 29, 0 },
    { RX_MEMB_4_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 49, 0 },
    { RX_MEMB_4_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 69, 0 },
    { RX_MEMB_4_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 89, 0 },
    { RX_MEMB_4_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 109, 0 },
    { RX_MEMC_0_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 10, 0 },
    { RX_MEMC_0_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 30, 0 },
    { RX_MEMC_0_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 50, 0 },
    { RX_MEMC_0_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 70, 0 },
    { RX_MEMC_0_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 90, 0 },
    { RX_MEMC_0_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 110, 0 },
    { RX_MEMC_1_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 11, 0 },
    { RX_MEMC_1_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 31, 0 },
    { RX_MEMC_1_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 51, 0 },
    { RX_MEMC_1_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 71, 0 },
    { RX_MEMC_1_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 91, 0 },
    { RX_MEMC_1_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 111, 0 },
    { RX_MEMC_2_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 12, 0 },
    { RX_MEMC_2_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 32, 0 },
    { RX_MEMC_2_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 52, 0 },
    { RX_MEMC_2_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 72, 0 },
    { RX_MEMC_2_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 92, 0 },
    { RX_MEMC_2_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 112, 0 },
    { RX_MEMC_3_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 13, 0 },
    { RX_MEMC_3_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 33, 0 },
    { RX_MEMC_3_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 53, 0 },
    { RX_MEMC_3_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 73, 0 },
    { RX_MEMC_3_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 93, 0 },
    { RX_MEMC_3_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 113, 0 },
    { RX_MEMC_4_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 14, 0 },
    { RX_MEMC_4_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 34, 0 },
    { RX_MEMC_4_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 54, 0 },
    { RX_MEMC_4_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 74, 0 },
    { RX_MEMC_4_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 94, 0 },
    { RX_MEMC_4_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 114, 0 },
    { RX_MEMD_0_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 15, 0 },
    { RX_MEMD_0_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 35, 0 },
    { RX_MEMD_0_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 55, 0 },
    { RX_MEMD_0_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 75, 0 },
    { RX_MEMD_0_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 95, 0 },
    { RX_MEMD_0_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 115, 0 },
    { RX_MEMD_1_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 16, 0 },
    { RX_MEMD_1_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 36, 0 },
    { RX_MEMD_1_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 56, 0 },
    { RX_MEMD_1_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 76, 0 },
    { RX_MEMD_1_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 96, 0 },
    { RX_MEMD_1_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 116, 0 },
    { RX_MEMD_2_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 17, 0 },
    { RX_MEMD_2_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 37, 0 },
    { RX_MEMD_2_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 57, 0 },
    { RX_MEMD_2_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 77, 0 },
    { RX_MEMD_2_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 97, 0 },
    { RX_MEMD_2_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 117, 0 },
    { RX_MEMD_3_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 18, 0 },
    { RX_MEMD_3_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 38, 0 },
    { RX_MEMD_3_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 58, 0 },
    { RX_MEMD_3_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 78, 0 },
    { RX_MEMD_3_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 98, 0 },
    { RX_MEMD_3_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 118, 0 },
    { RX_MEMD_4_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 19, 0 },
    { RX_MEMD_4_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 39, 0 },
    { RX_MEMD_4_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 59, 0 },
    { RX_MEMD_4_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 79, 0 },
    { RX_MEMD_4_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 99, 0 },
    { RX_MEMD_4_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 119, 0 },
    { TX_MEMA_0_CTRL_INITIATE_ECC_2B_ERRf, 1, 120, 0 },
    { TX_MEMA_1_CTRL_INITIATE_ECC_2B_ERRf, 1, 121, 0 },
    { TX_MEMA_2_CTRL_INITIATE_ECC_2B_ERRf, 1, 122, 0 },
    { TX_MEMA_3_CTRL_INITIATE_ECC_2B_ERRf, 1, 123, 0 },
    { TX_MEMA_4_CTRL_INITIATE_ECC_2B_ERRf, 1, 124, 0 },
    { TX_MEMA_5_CTRL_INITIATE_ECC_2B_ERRf, 1, 125, 0 },
    { TX_MEMB_0_CTRL_INITIATE_ECC_2B_ERRf, 1, 126, 0 },
    { TX_MEMB_1_CTRL_INITIATE_ECC_2B_ERRf, 1, 127, 0 },
    { TX_MEMB_2_CTRL_INITIATE_ECC_2B_ERRf, 1, 128, 0 },
    { TX_MEMB_3_CTRL_INITIATE_ECC_2B_ERRf, 1, 129, 0 },
    { TX_MEMB_4_CTRL_INITIATE_ECC_2B_ERRf, 1, 130, 0 },
    { TX_MEMB_5_CTRL_INITIATE_ECC_2B_ERRf, 1, 131, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { RX_MEMA_0_QMLF_0_ECC_2B_ERR_MASKf, 1, 0, 0 },
    { RX_MEMA_0_QMLF_1_ECC_2B_ERR_MASKf, 1, 20, 0 },
    { RX_MEMA_0_QMLF_2_ECC_2B_ERR_MASKf, 1, 40, 0 },
    { RX_MEMA_0_QMLF_3_ECC_2B_ERR_MASKf, 1, 60, 0 },
    { RX_MEMA_0_QMLF_4_ECC_2B_ERR_MASKf, 1, 80, 0 },
    { RX_MEMA_0_QMLF_5_ECC_2B_ERR_MASKf, 1, 100, 0 },
    { RX_MEMA_1_QMLF_0_ECC_2B_ERR_MASKf, 1, 1, 0 },
    { RX_MEMA_1_QMLF_1_ECC_2B_ERR_MASKf, 1, 21, 0 },
    { RX_MEMA_1_QMLF_2_ECC_2B_ERR_MASKf, 1, 41, 0 },
    { RX_MEMA_1_QMLF_3_ECC_2B_ERR_MASKf, 1, 61, 0 },
    { RX_MEMA_1_QMLF_4_ECC_2B_ERR_MASKf, 1, 81, 0 },
    { RX_MEMA_1_QMLF_5_ECC_2B_ERR_MASKf, 1, 101, 0 },
    { RX_MEMA_2_QMLF_0_ECC_2B_ERR_MASKf, 1, 2, 0 },
    { RX_MEMA_2_QMLF_1_ECC_2B_ERR_MASKf, 1, 22, 0 },
    { RX_MEMA_2_QMLF_2_ECC_2B_ERR_MASKf, 1, 42, 0 },
    { RX_MEMA_2_QMLF_3_ECC_2B_ERR_MASKf, 1, 62, 0 },
    { RX_MEMA_2_QMLF_4_ECC_2B_ERR_MASKf, 1, 82, 0 },
    { RX_MEMA_2_QMLF_5_ECC_2B_ERR_MASKf, 1, 102, 0 },
    { RX_MEMA_3_QMLF_0_ECC_2B_ERR_MASKf, 1, 3, 0 },
    { RX_MEMA_3_QMLF_1_ECC_2B_ERR_MASKf, 1, 23, 0 },
    { RX_MEMA_3_QMLF_2_ECC_2B_ERR_MASKf, 1, 43, 0 },
    { RX_MEMA_3_QMLF_3_ECC_2B_ERR_MASKf, 1, 63, 0 },
    { RX_MEMA_3_QMLF_4_ECC_2B_ERR_MASKf, 1, 83, 0 },
    { RX_MEMA_3_QMLF_5_ECC_2B_ERR_MASKf, 1, 103, 0 },
    { RX_MEMA_4_QMLF_0_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { RX_MEMA_4_QMLF_1_ECC_2B_ERR_MASKf, 1, 24, 0 },
    { RX_MEMA_4_QMLF_2_ECC_2B_ERR_MASKf, 1, 44, 0 },
    { RX_MEMA_4_QMLF_3_ECC_2B_ERR_MASKf, 1, 64, 0 },
    { RX_MEMA_4_QMLF_4_ECC_2B_ERR_MASKf, 1, 84, 0 },
    { RX_MEMA_4_QMLF_5_ECC_2B_ERR_MASKf, 1, 104, 0 },
    { RX_MEMB_0_QMLF_0_ECC_2B_ERR_MASKf, 1, 5, 0 },
    { RX_MEMB_0_QMLF_1_ECC_2B_ERR_MASKf, 1, 25, 0 },
    { RX_MEMB_0_QMLF_2_ECC_2B_ERR_MASKf, 1, 45, 0 },
    { RX_MEMB_0_QMLF_3_ECC_2B_ERR_MASKf, 1, 65, 0 },
    { RX_MEMB_0_QMLF_4_ECC_2B_ERR_MASKf, 1, 85, 0 },
    { RX_MEMB_0_QMLF_5_ECC_2B_ERR_MASKf, 1, 105, 0 },
    { RX_MEMB_1_QMLF_0_ECC_2B_ERR_MASKf, 1, 6, 0 },
    { RX_MEMB_1_QMLF_1_ECC_2B_ERR_MASKf, 1, 26, 0 },
    { RX_MEMB_1_QMLF_2_ECC_2B_ERR_MASKf, 1, 46, 0 },
    { RX_MEMB_1_QMLF_3_ECC_2B_ERR_MASKf, 1, 66, 0 },
    { RX_MEMB_1_QMLF_4_ECC_2B_ERR_MASKf, 1, 86, 0 },
    { RX_MEMB_1_QMLF_5_ECC_2B_ERR_MASKf, 1, 106, 0 },
    { RX_MEMB_2_QMLF_0_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { RX_MEMB_2_QMLF_1_ECC_2B_ERR_MASKf, 1, 27, 0 },
    { RX_MEMB_2_QMLF_2_ECC_2B_ERR_MASKf, 1, 47, 0 },
    { RX_MEMB_2_QMLF_3_ECC_2B_ERR_MASKf, 1, 67, 0 },
    { RX_MEMB_2_QMLF_4_ECC_2B_ERR_MASKf, 1, 87, 0 },
    { RX_MEMB_2_QMLF_5_ECC_2B_ERR_MASKf, 1, 107, 0 },
    { RX_MEMB_3_QMLF_0_ECC_2B_ERR_MASKf, 1, 8, 0 },
    { RX_MEMB_3_QMLF_1_ECC_2B_ERR_MASKf, 1, 28, 0 },
    { RX_MEMB_3_QMLF_2_ECC_2B_ERR_MASKf, 1, 48, 0 },
    { RX_MEMB_3_QMLF_3_ECC_2B_ERR_MASKf, 1, 68, 0 },
    { RX_MEMB_3_QMLF_4_ECC_2B_ERR_MASKf, 1, 88, 0 },
    { RX_MEMB_3_QMLF_5_ECC_2B_ERR_MASKf, 1, 108, 0 },
    { RX_MEMB_4_QMLF_0_ECC_2B_ERR_MASKf, 1, 9, 0 },
    { RX_MEMB_4_QMLF_1_ECC_2B_ERR_MASKf, 1, 29, 0 },
    { RX_MEMB_4_QMLF_2_ECC_2B_ERR_MASKf, 1, 49, 0 },
    { RX_MEMB_4_QMLF_3_ECC_2B_ERR_MASKf, 1, 69, 0 },
    { RX_MEMB_4_QMLF_4_ECC_2B_ERR_MASKf, 1, 89, 0 },
    { RX_MEMB_4_QMLF_5_ECC_2B_ERR_MASKf, 1, 109, 0 },
    { RX_MEMC_0_QMLF_0_ECC_2B_ERR_MASKf, 1, 10, 0 },
    { RX_MEMC_0_QMLF_1_ECC_2B_ERR_MASKf, 1, 30, 0 },
    { RX_MEMC_0_QMLF_2_ECC_2B_ERR_MASKf, 1, 50, 0 },
    { RX_MEMC_0_QMLF_3_ECC_2B_ERR_MASKf, 1, 70, 0 },
    { RX_MEMC_0_QMLF_4_ECC_2B_ERR_MASKf, 1, 90, 0 },
    { RX_MEMC_0_QMLF_5_ECC_2B_ERR_MASKf, 1, 110, 0 },
    { RX_MEMC_1_QMLF_0_ECC_2B_ERR_MASKf, 1, 11, 0 },
    { RX_MEMC_1_QMLF_1_ECC_2B_ERR_MASKf, 1, 31, 0 },
    { RX_MEMC_1_QMLF_2_ECC_2B_ERR_MASKf, 1, 51, 0 },
    { RX_MEMC_1_QMLF_3_ECC_2B_ERR_MASKf, 1, 71, 0 },
    { RX_MEMC_1_QMLF_4_ECC_2B_ERR_MASKf, 1, 91, 0 },
    { RX_MEMC_1_QMLF_5_ECC_2B_ERR_MASKf, 1, 111, 0 },
    { RX_MEMC_2_QMLF_0_ECC_2B_ERR_MASKf, 1, 12, 0 },
    { RX_MEMC_2_QMLF_1_ECC_2B_ERR_MASKf, 1, 32, 0 },
    { RX_MEMC_2_QMLF_2_ECC_2B_ERR_MASKf, 1, 52, 0 },
    { RX_MEMC_2_QMLF_3_ECC_2B_ERR_MASKf, 1, 72, 0 },
    { RX_MEMC_2_QMLF_4_ECC_2B_ERR_MASKf, 1, 92, 0 },
    { RX_MEMC_2_QMLF_5_ECC_2B_ERR_MASKf, 1, 112, 0 },
    { RX_MEMC_3_QMLF_0_ECC_2B_ERR_MASKf, 1, 13, 0 },
    { RX_MEMC_3_QMLF_1_ECC_2B_ERR_MASKf, 1, 33, 0 },
    { RX_MEMC_3_QMLF_2_ECC_2B_ERR_MASKf, 1, 53, 0 },
    { RX_MEMC_3_QMLF_3_ECC_2B_ERR_MASKf, 1, 73, 0 },
    { RX_MEMC_3_QMLF_4_ECC_2B_ERR_MASKf, 1, 93, 0 },
    { RX_MEMC_3_QMLF_5_ECC_2B_ERR_MASKf, 1, 113, 0 },
    { RX_MEMC_4_QMLF_0_ECC_2B_ERR_MASKf, 1, 14, 0 },
    { RX_MEMC_4_QMLF_1_ECC_2B_ERR_MASKf, 1, 34, 0 },
    { RX_MEMC_4_QMLF_2_ECC_2B_ERR_MASKf, 1, 54, 0 },
    { RX_MEMC_4_QMLF_3_ECC_2B_ERR_MASKf, 1, 74, 0 },
    { RX_MEMC_4_QMLF_4_ECC_2B_ERR_MASKf, 1, 94, 0 },
    { RX_MEMC_4_QMLF_5_ECC_2B_ERR_MASKf, 1, 114, 0 },
    { RX_MEMD_0_QMLF_0_ECC_2B_ERR_MASKf, 1, 15, 0 },
    { RX_MEMD_0_QMLF_1_ECC_2B_ERR_MASKf, 1, 35, 0 },
    { RX_MEMD_0_QMLF_2_ECC_2B_ERR_MASKf, 1, 55, 0 },
    { RX_MEMD_0_QMLF_3_ECC_2B_ERR_MASKf, 1, 75, 0 },
    { RX_MEMD_0_QMLF_4_ECC_2B_ERR_MASKf, 1, 95, 0 },
    { RX_MEMD_0_QMLF_5_ECC_2B_ERR_MASKf, 1, 115, 0 },
    { RX_MEMD_1_QMLF_0_ECC_2B_ERR_MASKf, 1, 16, 0 },
    { RX_MEMD_1_QMLF_1_ECC_2B_ERR_MASKf, 1, 36, 0 },
    { RX_MEMD_1_QMLF_2_ECC_2B_ERR_MASKf, 1, 56, 0 },
    { RX_MEMD_1_QMLF_3_ECC_2B_ERR_MASKf, 1, 76, 0 },
    { RX_MEMD_1_QMLF_4_ECC_2B_ERR_MASKf, 1, 96, 0 },
    { RX_MEMD_1_QMLF_5_ECC_2B_ERR_MASKf, 1, 116, 0 },
    { RX_MEMD_2_QMLF_0_ECC_2B_ERR_MASKf, 1, 17, 0 },
    { RX_MEMD_2_QMLF_1_ECC_2B_ERR_MASKf, 1, 37, 0 },
    { RX_MEMD_2_QMLF_2_ECC_2B_ERR_MASKf, 1, 57, 0 },
    { RX_MEMD_2_QMLF_3_ECC_2B_ERR_MASKf, 1, 77, 0 },
    { RX_MEMD_2_QMLF_4_ECC_2B_ERR_MASKf, 1, 97, 0 },
    { RX_MEMD_2_QMLF_5_ECC_2B_ERR_MASKf, 1, 117, 0 },
    { RX_MEMD_3_QMLF_0_ECC_2B_ERR_MASKf, 1, 18, 0 },
    { RX_MEMD_3_QMLF_1_ECC_2B_ERR_MASKf, 1, 38, 0 },
    { RX_MEMD_3_QMLF_2_ECC_2B_ERR_MASKf, 1, 58, 0 },
    { RX_MEMD_3_QMLF_3_ECC_2B_ERR_MASKf, 1, 78, 0 },
    { RX_MEMD_3_QMLF_4_ECC_2B_ERR_MASKf, 1, 98, 0 },
    { RX_MEMD_3_QMLF_5_ECC_2B_ERR_MASKf, 1, 118, 0 },
    { RX_MEMD_4_QMLF_0_ECC_2B_ERR_MASKf, 1, 19, 0 },
    { RX_MEMD_4_QMLF_1_ECC_2B_ERR_MASKf, 1, 39, 0 },
    { RX_MEMD_4_QMLF_2_ECC_2B_ERR_MASKf, 1, 59, 0 },
    { RX_MEMD_4_QMLF_3_ECC_2B_ERR_MASKf, 1, 79, 0 },
    { RX_MEMD_4_QMLF_4_ECC_2B_ERR_MASKf, 1, 99, 0 },
    { RX_MEMD_4_QMLF_5_ECC_2B_ERR_MASKf, 1, 119, 0 },
    { TX_MEMA_0_CTRL_ECC_2B_ERR_MASKf, 1, 120, 0 },
    { TX_MEMA_1_CTRL_ECC_2B_ERR_MASKf, 1, 121, 0 },
    { TX_MEMA_2_CTRL_ECC_2B_ERR_MASKf, 1, 122, 0 },
    { TX_MEMA_3_CTRL_ECC_2B_ERR_MASKf, 1, 123, 0 },
    { TX_MEMA_4_CTRL_ECC_2B_ERR_MASKf, 1, 124, 0 },
    { TX_MEMA_5_CTRL_ECC_2B_ERR_MASKf, 1, 125, 0 },
    { TX_MEMB_0_CTRL_ECC_2B_ERR_MASKf, 1, 126, 0 },
    { TX_MEMB_1_CTRL_ECC_2B_ERR_MASKf, 1, 127, 0 },
    { TX_MEMB_2_CTRL_ECC_2B_ERR_MASKf, 1, 128, 0 },
    { TX_MEMB_3_CTRL_ECC_2B_ERR_MASKf, 1, 129, 0 },
    { TX_MEMB_4_CTRL_ECC_2B_ERR_MASKf, 1, 130, 0 },
    { TX_MEMB_5_CTRL_ECC_2B_ERR_MASKf, 1, 131, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_EGQ_CORE_FOR_NIF_QMLFr_fields[] = {
    { EGQ_CORE_FOR_NIF_QMLFf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_EGQ_PORT_FOR_HRFr_fields[] = {
    { EGQ_PORT_FOR_HRFf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_EGQ_PORT_FOR_NIF_PORTr_fields[] = {
    { EGQ_PORT_FOR_NIF_PORTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ELK_CFGr_fields[] = {
    { ELK_ON_ILKN_PORT_0_ELK_Nf, 1, 0, 0 },
    { ELK_ON_ILKN_PORT_1_ELK_Nf, 1, 1, 0 },
    { ELK_RX_ACTIVE_NBIH_ELK_Nf, 1, 4, 0 },
    { ELK_RX_ACTIVE_NBIL_0_ELK_Nf, 1, 5, 0 },
    { ELK_RX_ACTIVE_NBIL_1_ELK_Nf, 1, 6, 0 },
    { ELK_START_TX_THRESHOLD_Nf, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ENABLE_INTERLAKENr_fields[] = {
    { ENABLE_PORT_0f, 1, 0, 0 },
    { ENABLE_PORT_1f, 1, 1, 0 },
    { ENABLE_PORT_2f, 1, 2, 0 },
    { ENABLE_PORT_3f, 1, 3, 0 },
    { ENABLE_PORT_4f, 1, 4, 0 },
    { ENABLE_PORT_5f, 1, 5, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ENABLE_INTERLAKEN_HRFr_fields[] = {
    { RX_HRF_ENABLE_HRF_0f, 1, 0, 0 },
    { RX_HRF_ENABLE_HRF_1f, 1, 1, 0 },
    { RX_HRF_ENABLE_HRF_10f, 1, 10, 0 },
    { RX_HRF_ENABLE_HRF_11f, 1, 11, 0 },
    { RX_HRF_ENABLE_HRF_2f, 1, 2, 0 },
    { RX_HRF_ENABLE_HRF_3f, 1, 3, 0 },
    { RX_HRF_ENABLE_HRF_4f, 1, 4, 0 },
    { RX_HRF_ENABLE_HRF_5f, 1, 5, 0 },
    { RX_HRF_ENABLE_HRF_6f, 1, 6, 0 },
    { RX_HRF_ENABLE_HRF_7f, 1, 7, 0 },
    { RX_HRF_ENABLE_HRF_8f, 1, 8, 0 },
    { RX_HRF_ENABLE_HRF_9f, 1, 9, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ETH_RX_LLFC_FROM_RX_CNTr_fields[] = {
    { ETH_RX_LLFC_FROM_RX_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ETH_TX_GEN_LLFC_CNTr_fields[] = {
    { ETH_TX_GEN_LLFC_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ETH_TX_LLFC_STOP_TX_CNTr_fields[] = {
    { ETH_TX_LLFC_STOP_TX_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_BISTr_fields[] = {
    { FC_BIST_ENABLEf, 1, 0, SOCF_RES },
    { FC_BIST_SELECTf, 6, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_RXr_fields[] = {
    { FC_CHOOSE_PORT_FOR_ETH_RXf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_CHOOSE_PORT_FOR_ETH_TXr_fields[] = {
    { FC_CHOOSE_PORT_FOR_ETH_TXf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_CHOOSE_PORT_FOR_PFCr_fields[] = {
    { FC_CHOOSE_PORT_FOR_PFCf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_GEN_SAFC_REFRESH_TIMERr_fields[] = {
    { FC_TX_N_GEN_SAFC_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { FC_TX_N_GEN_SAFC_REFRESH_TIMER_ONLY_ON_XOFFf, 1, 16, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKNr_fields[] = {
    { FC_GEN_LLFC_FROM_ILKN_STATUS_MASKf, 6, 16, SOCF_LE },
    { FC_ILKN_MODEf, 6, 0, SOCF_LE },
    { FC_ILKN_RX_LLFC_ENf, 6, 8, SOCF_LE },
    { FC_ILKN_RX_LLFC_EVERY_16_CHSf, 6, 86, SOCF_LE },
    { FC_ILKN_RX_LLFC_ON_CH_0f, 6, 80, SOCF_LE },
    { FC_ILKN_TX_0_CAL_LENf, 4, 56, SOCF_LE },
    { FC_ILKN_TX_1_CAL_LENf, 4, 60, SOCF_LE },
    { FC_ILKN_TX_2_CAL_LENf, 4, 64, SOCF_LE },
    { FC_ILKN_TX_3_CAL_LENf, 4, 68, SOCF_LE },
    { FC_ILKN_TX_4_CAL_LENf, 4, 72, SOCF_LE },
    { FC_ILKN_TX_5_CAL_LENf, 4, 76, SOCF_LE },
    { FC_ILKN_TX_GEN_LLFC_EVERY_16_CHSf, 6, 40, SOCF_LE },
    { FC_ILKN_TX_GEN_LLFC_ON_ALL_CHSf, 6, 48, SOCF_LE },
    { FC_ILKN_TX_GEN_LLFC_ON_CH_0f, 6, 32, SOCF_LE },
    { FC_LLFC_STOP_TX_WHEN_RETRANSMIT_MASKf, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_RX_CHFC_CAL_LENr_fields[] = {
    { FC_ILKN_RX_0_CHFC_CAL_LENf, 9, 0, SOCF_LE },
    { FC_ILKN_RX_1_CHFC_CAL_LENf, 9, 12, SOCF_LE },
    { FC_ILKN_RX_2_CHFC_CAL_LENf, 9, 24, SOCF_LE },
    { FC_ILKN_RX_3_CHFC_CAL_LENf, 9, 36, SOCF_LE },
    { FC_ILKN_RX_4_CHFC_CAL_LENf, 9, 45, SOCF_LE },
    { FC_ILKN_RX_5_CHFC_CAL_LENf, 9, 54, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_RX_CHFC_FORCEr_fields[] = {
    { FC_ILKN_RX_CHFC_FORCEf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_RX_CHFC_TO_CFC_MASKr_fields[] = {
    { FC_ILKN_RX_CHFC_TO_CFC_MASKf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_CFC_RAWr_fields[] = {
    { FC_ILKN_RX_IB_CHFC_FROM_CFC_RAWf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_RAWr_fields[] = {
    { FC_ILKN_RX_IB_CHFC_FROM_PORT_RAWf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_RX_IB_CHFC_FROM_PORT_ROCr_fields[] = {
    { FC_ILKN_RX_IB_CHFC_FROM_PORT_ROCf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASKr_fields[] = {
    { FC_ILKN_TX_GEN_CHFC_FROM_CFC_MASKf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_FORCEr_fields[] = {
    { FC_ILKN_TX_GEN_IB_CHFC_FORCEf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_ILKN_TX_GEN_IB_CHFC_ROCr_fields[] = {
    { FC_ILKN_TX_GEN_IB_CHFC_ROCf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_LLFC_STOP_TX_FORCEr_fields[] = {
    { FC_LLFC_STOP_TX_FORCEf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr_fields[] = {
    { FC_LLFC_STOP_TX_FROM_CFC_MASKf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_MASK_FC_WHEN_LINK_FAILr_fields[] = {
    { FC_MASK_ILKN_CHFC_WHEN_LINK_FAILf, 6, 72, SOCF_LE },
    { FC_MASK_PFC_WHEN_LINK_FAILf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_CFGr_fields[] = {
    { FC_PFC_RX_TAKE_EVEN_BITSf, 1, 1, 0 },
    { FC_PFC_RX_TAKE_LSBf, 1, 0, 0 },
    { FC_PFC_TX_MAP_EACH_BIT_TO_TWO_BITSf, 1, 4, 0 },
    { FC_PFC_TX_ON_LSBf, 1, 2, 0 },
    { FC_PFC_TX_ON_MSBf, 1, 3, 0 },
    { INSERT_TWO_IDLES_IN_TX_CALf, 1, 5, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_DEBUG_INDICATIONSr_fields[] = {
    { FC_RX_PFC_FROM_PMf, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_PFC_TO_CFCf, 8, 8, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_TX_GEN_PFC_FROM_CFCf, 8, 24, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_TX_GEN_PFC_TO_PMf, 8, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_QMLF_MASKr_fields[] = {
    { FC_TX_N_MLF_0_GEN_PFC_FROM_QMLF_MASKf, 8, 0, SOCF_LE },
    { FC_TX_N_MLF_1_GEN_PFC_FROM_QMLF_MASKf, 8, 8, SOCF_LE },
    { FC_TX_N_MLF_2_GEN_PFC_FROM_QMLF_MASKf, 8, 16, SOCF_LE },
    { FC_TX_N_MLF_3_GEN_PFC_FROM_QMLF_MASKf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_RX_BITMAP_TYPE_Ar_fields[] = {
    { FC_LLFC_STOP_TX_FROM_PFC_RX_BITMAP_TYPE_Af, 8, 72, SOCF_LE },
    { FC_PFC_PRI_0_RX_BITMAP_TYPE_Af, 8, 0, SOCF_LE },
    { FC_PFC_PRI_1_RX_BITMAP_TYPE_Af, 8, 8, SOCF_LE },
    { FC_PFC_PRI_2_RX_BITMAP_TYPE_Af, 8, 16, SOCF_LE },
    { FC_PFC_PRI_3_RX_BITMAP_TYPE_Af, 8, 24, SOCF_LE },
    { FC_PFC_PRI_4_RX_BITMAP_TYPE_Af, 8, 32, SOCF_LE },
    { FC_PFC_PRI_5_RX_BITMAP_TYPE_Af, 8, 40, SOCF_LE },
    { FC_PFC_PRI_6_RX_BITMAP_TYPE_Af, 8, 48, SOCF_LE },
    { FC_PFC_PRI_7_RX_BITMAP_TYPE_Af, 8, 56, SOCF_LE },
    { FC_PFC_RX_FORCE_BITMAP_TYPE_Af, 8, 64, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_RX_BITMAP_TYPE_Br_fields[] = {
    { FC_LLFC_STOP_TX_FROM_PFC_RX_BITMAP_TYPE_Bf, 8, 72, SOCF_LE },
    { FC_PFC_PRI_0_RX_BITMAP_TYPE_Bf, 8, 0, SOCF_LE },
    { FC_PFC_PRI_1_RX_BITMAP_TYPE_Bf, 8, 8, SOCF_LE },
    { FC_PFC_PRI_2_RX_BITMAP_TYPE_Bf, 8, 16, SOCF_LE },
    { FC_PFC_PRI_3_RX_BITMAP_TYPE_Bf, 8, 24, SOCF_LE },
    { FC_PFC_PRI_4_RX_BITMAP_TYPE_Bf, 8, 32, SOCF_LE },
    { FC_PFC_PRI_5_RX_BITMAP_TYPE_Bf, 8, 40, SOCF_LE },
    { FC_PFC_PRI_6_RX_BITMAP_TYPE_Bf, 8, 48, SOCF_LE },
    { FC_PFC_PRI_7_RX_BITMAP_TYPE_Bf, 8, 56, SOCF_LE },
    { FC_PFC_RX_FORCE_BITMAP_TYPE_Bf, 8, 64, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_fields[] = {
    { FC_PFC_RX_BITMAP_TYPE_PER_PORTf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Ar_fields[] = {
    { FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Af, 4, 72, SOCF_LE },
    { FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Af, 8, 64, SOCF_LE },
    { FC_PFC_PRI_0_TX_BITMAP_TYPE_Af, 8, 0, SOCF_LE },
    { FC_PFC_PRI_1_TX_BITMAP_TYPE_Af, 8, 8, SOCF_LE },
    { FC_PFC_PRI_2_TX_BITMAP_TYPE_Af, 8, 16, SOCF_LE },
    { FC_PFC_PRI_3_TX_BITMAP_TYPE_Af, 8, 24, SOCF_LE },
    { FC_PFC_PRI_4_TX_BITMAP_TYPE_Af, 8, 32, SOCF_LE },
    { FC_PFC_PRI_5_TX_BITMAP_TYPE_Af, 8, 40, SOCF_LE },
    { FC_PFC_PRI_6_TX_BITMAP_TYPE_Af, 8, 48, SOCF_LE },
    { FC_PFC_PRI_7_TX_BITMAP_TYPE_Af, 8, 56, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Br_fields[] = {
    { FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Bf, 4, 72, SOCF_LE },
    { FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Bf, 8, 64, SOCF_LE },
    { FC_PFC_PRI_0_TX_BITMAP_TYPE_Bf, 8, 0, SOCF_LE },
    { FC_PFC_PRI_1_TX_BITMAP_TYPE_Bf, 8, 8, SOCF_LE },
    { FC_PFC_PRI_2_TX_BITMAP_TYPE_Bf, 8, 16, SOCF_LE },
    { FC_PFC_PRI_3_TX_BITMAP_TYPE_Bf, 8, 24, SOCF_LE },
    { FC_PFC_PRI_4_TX_BITMAP_TYPE_Bf, 8, 32, SOCF_LE },
    { FC_PFC_PRI_5_TX_BITMAP_TYPE_Bf, 8, 40, SOCF_LE },
    { FC_PFC_PRI_6_TX_BITMAP_TYPE_Bf, 8, 48, SOCF_LE },
    { FC_PFC_PRI_7_TX_BITMAP_TYPE_Bf, 8, 56, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Cr_fields[] = {
    { FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Cf, 4, 72, SOCF_LE },
    { FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Cf, 8, 64, SOCF_LE },
    { FC_PFC_PRI_0_TX_BITMAP_TYPE_Cf, 8, 0, SOCF_LE },
    { FC_PFC_PRI_1_TX_BITMAP_TYPE_Cf, 8, 8, SOCF_LE },
    { FC_PFC_PRI_2_TX_BITMAP_TYPE_Cf, 8, 16, SOCF_LE },
    { FC_PFC_PRI_3_TX_BITMAP_TYPE_Cf, 8, 24, SOCF_LE },
    { FC_PFC_PRI_4_TX_BITMAP_TYPE_Cf, 8, 32, SOCF_LE },
    { FC_PFC_PRI_5_TX_BITMAP_TYPE_Cf, 8, 40, SOCF_LE },
    { FC_PFC_PRI_6_TX_BITMAP_TYPE_Cf, 8, 48, SOCF_LE },
    { FC_PFC_PRI_7_TX_BITMAP_TYPE_Cf, 8, 56, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_TX_BITMAP_TYPE_Dr_fields[] = {
    { FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Df, 4, 72, SOCF_LE },
    { FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Df, 8, 64, SOCF_LE },
    { FC_PFC_PRI_0_TX_BITMAP_TYPE_Df, 8, 0, SOCF_LE },
    { FC_PFC_PRI_1_TX_BITMAP_TYPE_Df, 8, 8, SOCF_LE },
    { FC_PFC_PRI_2_TX_BITMAP_TYPE_Df, 8, 16, SOCF_LE },
    { FC_PFC_PRI_3_TX_BITMAP_TYPE_Df, 8, 24, SOCF_LE },
    { FC_PFC_PRI_4_TX_BITMAP_TYPE_Df, 8, 32, SOCF_LE },
    { FC_PFC_PRI_5_TX_BITMAP_TYPE_Df, 8, 40, SOCF_LE },
    { FC_PFC_PRI_6_TX_BITMAP_TYPE_Df, 8, 48, SOCF_LE },
    { FC_PFC_PRI_7_TX_BITMAP_TYPE_Df, 8, 56, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_fields[] = {
    { FC_PFC_TX_BITMAP_TYPE_PER_PORTf, 144, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_RESETr_fields[] = {
    { FC_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_RTM_CONFIGr_fields[] = {
    { FC_RTM_CH_PORT_STATE_SELf, 4, 16, SOCF_LE|SOCF_RES },
    { FC_RTM_ENABLEf, 1, 0, SOCF_RES },
    { FC_RTM_EVENT_IDLE_THf, 20, 28, SOCF_LE|SOCF_RES },
    { FC_RTM_EVENT_SELf, 7, 8, SOCF_LE|SOCF_RES },
    { FC_RTM_MODE_CNT_EVNT_DURf, 1, 6, SOCF_RES },
    { FC_RTM_MODE_CNT_TRIG_DURf, 1, 7, SOCF_RES },
    { FC_RTM_MODE_MTBPf, 1, 5, SOCF_RES },
    { FC_RTM_MODE_XOFFf, 1, 4, SOCF_RES },
    { FC_RTM_TRIG_SELf, 8, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_RTM_TIMERr_fields[] = {
    { FC_RTM_TIMERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_RX_GEN_LLFC_FROM_QMLFr_fields[] = {
    { FC_RX_GEN_LLFC_FROM_QMLFf, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_RX_GEN_PFC_FROM_QMLFr_fields[] = {
    { FC_RX_GEN_PFC_FROM_QMLFf, 72, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITSr_fields[] = {
    { FC_RX_0_LLFC_STOP_TX_FROM_MUBITSf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_1_LLFC_STOP_TX_FROM_MUBITSf, 1, 1, SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_2_LLFC_STOP_TX_FROM_MUBITSf, 1, 2, SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_3_LLFC_STOP_TX_FROM_MUBITSf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_4_LLFC_STOP_TX_FROM_MUBITSf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_5_LLFC_STOP_TX_FROM_MUBITSf, 1, 5, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_RX_MUBITS_TO_CFCr_fields[] = {
    { FC_RX_0_MUBITS_TO_CFCf, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_1_MUBITS_TO_CFCf, 8, 8, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_2_MUBITS_TO_CFCf, 8, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_3_MUBITS_TO_CFCf, 8, 24, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_4_MUBITS_TO_CFCf, 8, 32, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_RX_5_MUBITS_TO_CFCf, 8, 40, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_GEN_LLFC_FORCEr_fields[] = {
    { FC_TX_GEN_LLFC_FORCEf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_GEN_LLFC_FROM_CFCr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_CFCf, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_CFC_MASKf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_NPM_MASKf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_QMLF_MASKf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_GEN_LLFC_TO_PMr_fields[] = {
    { FC_TX_GEN_LLFC_TO_PMf, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_GEN_PFC_FORCEr_fields[] = {
    { FC_TX_GEN_PFC_FORCEf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr_fields[] = {
    { FC_TX_LLFC_STOP_TX_FROM_CFCf, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_LLFC_STOP_TX_TO_PMr_fields[] = {
    { FC_TX_LLFC_STOP_TX_TO_PMf, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_LOW_PASS_FILTERr_fields[] = {
    { FC_TX_LOW_PASS_FILTER_CNTf, 16, 0, SOCF_LE },
    { FC_TX_LOW_PASS_FOR_GEN_LLFCf, 1, 20, 0 },
    { FC_TX_LOW_PASS_FOR_GEN_PFCf, 1, 16, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FC_TX_MUBITS_FROM_CFCr_fields[] = {
    { FC_TX_0_MUBITS_FROM_CFCf, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_TX_1_MUBITS_FROM_CFCf, 8, 8, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_TX_2_MUBITS_FROM_CFCf, 8, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_TX_3_MUBITS_FROM_CFCf, 8, 24, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_TX_4_MUBITS_FROM_CFCf, 8, 32, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { FC_TX_5_MUBITS_FROM_CFCf, 8, 40, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FIFO_WRITE_POINTER_QMLF_SELECTr_fields[] = {
    { CHOSEN_RX_HRF_FOR_WRITE_POINTERf, 2, 8, SOCF_LE|SOCF_RES },
    { CHOSEN_RX_PORT_FOR_WRITE_POINTERf, 3, 0, SOCF_LE|SOCF_RES },
    { CHOSEN_TX_HRF_FOR_WRITE_POINTERf, 1, 12, SOCF_RES },
    { CHOSEN_TX_PORT_FOR_WRITE_POINTERf, 3, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_FIFO_WRITE_POINTER_RESULTr_fields[] = {
    { WRITE_POINTER_OF_CHOSEN_RX_HRFf, 12, 24, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { WRITE_POINTER_OF_CHOSEN_RX_PORTf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { WRITE_POINTER_OF_CHOSEN_TX_HRFf, 10, 36, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { WRITE_POINTER_OF_CHOSEN_TX_PORTf, 9, 12, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_RESETr_fields[] = {
    { HRF_RX_0_CONTROLLER_RSTNf, 1, 0, 0 },
    { HRF_RX_1_CONTROLLER_RSTNf, 1, 1, 0 },
    { HRF_RX_2_CONTROLLER_RSTNf, 1, 2, 0 },
    { HRF_RX_3_CONTROLLER_RSTNf, 1, 3, 0 },
    { HRF_TX_0_CONTROLLER_RSTNf, 1, 4, 0 },
    { HRF_TX_1_CONTROLLER_RSTNf, 1, 5, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_RX_CONFIG_HRFr_fields[] = {
    { HRF_RX_BURST_MERGE_EN_HRF_Nf, 1, 36, 0 },
    { HRF_RX_BURST_MERGE_FORCE_HRF_Nf, 1, 52, 0 },
    { HRF_RX_BURST_MERGE_TH_HRF_Nf, 12, 40, SOCF_LE },
    { HRF_RX_LLFC_THRESHOLD_CLR_HRF_Nf, 12, 24, SOCF_LE },
    { HRF_RX_LLFC_THRESHOLD_SET_HRF_Nf, 12, 12, SOCF_LE },
    { HRF_RX_THRESHOLD_AFTER_OVERFLOW_HRF_Nf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_RX_CONTROLLER_LEVELr_fields[] = {
    { HRF_RX_LEVEL_HRF_Nf, 13, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { HRF_RX_OVERFLOW_ERR_HRF_Nf, 1, 13, SOCF_RO|SOCF_SIG|SOCF_RES },
    { HRF_RX_UNDERFLOW_ERR_HRF_Nf, 1, 14, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCYr_fields[] = {
    { HRF_RX_MAX_OCCUPANCY_HRF_Nf, 13, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { HRF_RX_WAS_EMPTY_HRF_Nf, 1, 13, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_RX_MEM_CONFIGr_fields[] = {
    { HRF_RX_MEM_0_HRF_Nf, 1, 0, 0 },
    { HRF_RX_MEM_1_HRF_Nf, 1, 1, 0 },
    { HRF_RX_MEM_2_HRF_Nf, 1, 2, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_RX_USE_EXTENDED_MEM_HRFr_fields[] = {
    { HRF_RX_USE_EXTENDED_MEM_HRFf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_TX_CONFIG_HRFr_fields[] = {
    { HRF_TX_ALLOW_LLFC_STOP_TX_DURING_RETRANSMIT_HRF_Nf, 1, 14, 0 },
    { HRF_TX_EGQ_NON_SEGMENTED_MODE_HRF_Nf, 1, 15, 0 },
    { HRF_TX_EOB_VEC_BYPASS_ENABLE_HRF_Nf, 1, 13, 0 },
    { HRF_TX_NUM_CREDITS_TO_EGQ_HRF_Nf, 11, 16, SOCF_LE },
    { HRF_TX_START_TX_THRESHOLD_HRF_Nf, 10, 0, SOCF_LE },
    { HRF_TX_STOP_DATAPATH_HRF_Nf, 1, 10, 0 },
    { HRF_TX_USE_EXTENDED_MEM_HRF_Nf, 1, 12, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_TX_CONTROLLER_LEVELr_fields[] = {
    { HRF_TX_LEVEL_HRF_Nf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { HRF_TX_OVERFLOW_ERR_HRF_Nf, 1, 11, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCYr_fields[] = {
    { HRF_TX_MAX_OCCUPANCY_HRF_Nf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_TX_EGRESS_CREDITS_DEBUGr_fields[] = {
    { HRF_TX_FLUSH_EGRESS_HRF_0f, 1, 0, SOCF_RES },
    { HRF_TX_FLUSH_EGRESS_HRF_1f, 1, 2, SOCF_RES },
    { HRF_TX_STOP_EGRESS_HRF_0f, 1, 1, SOCF_RES },
    { HRF_TX_STOP_EGRESS_HRF_1f, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_HRF_TX_MEM_CONFIGr_fields[] = {
    { HRF_TX_MEM_0_HRF_Nf, 1, 0, 0 },
    { HRF_TX_MEM_1_HRF_Nf, 1, 1, 0 },
    { HRF_TX_MEM_2_HRF_Nf, 1, 2, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ILKN_CHANNEL_IS_TDM_PORTr_fields[] = {
    { ILKN_CHANNEL_IS_TDM_PORTf, 256, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ILKN_FC_OOB_CONFr_fields[] = {
    { ILKN_OOB_0_TO_ILKN_PMHf, 1, 0, 0 },
    { ILKN_OOB_0_TO_ILKN_PML_0f, 1, 1, 0 },
    { ILKN_OOB_0_TO_ILKN_PML_1f, 1, 2, 0 },
    { ILKN_OOB_1_TO_ILKN_PMHf, 1, 3, 0 },
    { ILKN_OOB_1_TO_ILKN_PML_0f, 1, 4, 0 },
    { ILKN_OOB_1_TO_ILKN_PML_1f, 1, 5, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ILKN_MULTIPLE_USE_BITSr_fields[] = {
    { ILKN_RX_N_LLFC_STOP_TX_FROM_MULTIPLE_USE_BITS_MASKf, 8, 0, SOCF_LE },
    { ILKN_RX_N_MULTIPLE_USE_BITS_TO_CFC_MASKf, 8, 8, SOCF_LE },
    { ILKN_TX_N_MULTIPLE_USE_BITS_FORCEf, 8, 24, SOCF_LE },
    { ILKN_TX_N_MULTIPLE_USE_BITS_FROM_CFC_MASKf, 8, 32, SOCF_LE },
    { ILKN_TX_N_MULTIPLE_USE_BITS_FROM_LLFC_MASKf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ILKN_RX_LLFC_FROM_RX_CNTr_fields[] = {
    { ILKN_RX_LLFC_FROM_RX_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr_fields[] = {
    { ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_ILKN_0f, 1, 0, 0 },
    { ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_ILKN_1f, 1, 1, 0 },
    { ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_ILKN_2f, 1, 2, 0 },
    { ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_ILKN_3f, 1, 3, 0 },
    { ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_ILKN_4f, 1, 4, 0 },
    { ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_ILKN_5f, 1, 5, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ILKN_TX_GEN_LLFC_CNTr_fields[] = {
    { ILKN_TX_GEN_LLFC_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ILKN_TX_LLFC_STOP_TX_CNTr_fields[] = {
    { ILKN_TX_LLFC_STOP_TX_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRFr_fields[] = {
    { ILKN_TX_RETRANS_ENABLE_HRF_Nf, 1, 0, 0 },
    { ILKN_TX_RETRANS_IGNORE_REQ_WHEN_ALMOST_EMPTY_HRF_Nf, 1, 29, 0 },
    { ILKN_TX_RETRANS_MULTIPLY_HRF_Nf, 2, 24, SOCF_LE },
    { ILKN_TX_RETRANS_NUM_ENTRIES_TO_SAVE_HRF_Nf, 9, 4, SOCF_LE },
    { ILKN_TX_RETRANS_REACT_ONLY_AT_POS_EDGE_HRF_Nf, 1, 16, 0 },
    { ILKN_TX_RETRANS_WAIT_FOR_SEQ_NUM_CHANGE_HRF_Nf, 1, 28, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_INTERRUPT_MASK_REGISTERr_fields[] = {
    { EGQ_0_TRAFFIC_TO_INACTIVE_PORT_INT_MASKf, 1, 7, 0 },
    { EGQ_1_TRAFFIC_TO_INACTIVE_PORT_INT_MASKf, 1, 8, 0 },
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { ERR_BITS_FROM_EGQ_INT_MASKf, 1, 4, 0 },
    { HRF_FORCE_MERGE_ERROR_INT_MASKf, 8, 16, SOCF_LE },
    { ILLEGAL_PORT_MAP_INT_MASKf, 1, 6, 0 },
    { LINK_STATUS_CHANGE_INT_MASKf, 1, 27, 0 },
    { NBI_PKT_DROP_COUNTERS_0_75P_INT_MASKERRUPTf, 1, 26, 0 },
    { RX_ELK_0_OVF_INT_MASKf, 1, 11, 0 },
    { RX_ELK_1_OVF_INT_MASKf, 1, 12, 0 },
    { RX_FIFO_OVERFLOW_INT_MASKf, 1, 2, 0 },
    { RX_NUM_DROPPED_EOPS_75P_INT_MASKf, 1, 25, 0 },
    { RX_NUM_DROPPED_EOPS_INT_MASKf, 1, 24, 0 },
    { SYNC_ETH_0_INT_MASKf, 1, 13, 0 },
    { SYNC_ETH_1_INT_MASKf, 1, 14, 0 },
    { TIMESTAMP_1588_FIFO_NOT_EMPTY_INT_MASKf, 1, 15, 0 },
    { TX_DOUBLE_SOB_INT_MASKf, 1, 10, 0 },
    { TX_FIFO_OVERFLOW_INT_MASKf, 1, 1, 0 },
    { TX_MISSING_SOB_INT_MASKf, 1, 9, 0 },
    { WRONG_EGQ_WORD_INT_MASKf, 1, 5, 0 },
    { WRONG_WORD_FROM_PM_INT_MASKf, 1, 3, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_INTERRUPT_REGISTERr_fields[] = {
    { EGQ_0_TRAFFIC_TO_INACTIVE_PORT_INTf, 1, 7, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { EGQ_1_TRAFFIC_TO_INACTIVE_PORT_INTf, 1, 8, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERR_BITS_FROM_EGQ_INTf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { HRF_FORCE_MERGE_ERROR_INTf, 8, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ILLEGAL_PORT_MAP_INTf, 1, 6, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { LINK_STATUS_CHANGE_INTf, 1, 27, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { NBI_PKT_DROP_COUNTERS_0_75P_INTERRUPTf, 1, 26, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_ELK_0_OVF_INTf, 1, 11, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_ELK_1_OVF_INTf, 1, 12, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_FIFO_OVERFLOW_INTf, 1, 2, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_NUM_DROPPED_EOPS_75P_INTf, 1, 25, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_NUM_DROPPED_EOPS_INTf, 1, 24, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SYNC_ETH_0_INTf, 1, 13, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SYNC_ETH_1_INTf, 1, 14, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TIMESTAMP_1588_FIFO_NOT_EMPTY_INTf, 1, 15, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TX_DOUBLE_SOB_INTf, 1, 10, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TX_FIFO_OVERFLOW_INTf, 1, 1, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TX_MISSING_SOB_INTf, 1, 9, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { WRONG_EGQ_WORD_INTf, 1, 5, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { WRONG_WORD_FROM_PM_INTf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LAST_RECEIVED_CONTROLSr_fields[] = {
    { LAST_RECEIVED_BEf, 7, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_RECEIVED_BTf, 2, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_RECEIVED_CHf, 8, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_RECEIVED_EOPf, 1, 2, SOCF_RO|SOCF_SIG },
    { LAST_RECEIVED_ERRf, 1, 3, SOCF_RO|SOCF_SIG },
    { LAST_RECEIVED_PORTf, 5, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_RECEIVED_SOPf, 1, 1, SOCF_RO|SOCF_SIG },
    { LAST_RECEIVED_TSf, 32, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_RECEIVED_VALIDf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LAST_RECEIVED_DATAr_fields[] = {
    { LAST_RECEIVED_DATAf, 256, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LAST_RECEIVED_DATA_ON_SOPr_fields[] = {
    { LAST_RECEIVED_DATA_ON_SOPf, 256, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LAST_SENT_CONTROLSr_fields[] = {
    { LAST_SENT_BEf, 6, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_SENT_BTf, 2, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_SENT_CHf, 8, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_SENT_EOPf, 1, 2, SOCF_RO|SOCF_SIG },
    { LAST_SENT_ERRf, 1, 3, SOCF_RO|SOCF_SIG },
    { LAST_SENT_PORTf, 6, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_SENT_SEQ_NUMf, 8, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LAST_SENT_SOPf, 1, 1, SOCF_RO|SOCF_SIG },
    { LAST_SENT_VALIDf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LAST_SENT_DATAr_fields[] = {
    { LAST_SENT_DATAf, 256, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LAST_SENT_DATA_ON_SOPr_fields[] = {
    { LAST_SENT_DATA_ON_SOPf, 256, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LINK_ACTIVEr_fields[] = {
    { RX_LINK_ACTIVEf, 24, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_LINK_ACTIVEf, 24, 24, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTERf, 24, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields[] = {
    { PKT_DROP_COUNTER_75P_RX_0_PORT_0_INT_MASKf, 1, 0, 0 },
    { PKT_DROP_COUNTER_75P_RX_0_PORT_1_INT_MASKf, 1, 1, 0 },
    { PKT_DROP_COUNTER_75P_RX_0_PORT_2_INT_MASKf, 1, 2, 0 },
    { PKT_DROP_COUNTER_75P_RX_0_PORT_3_INT_MASKf, 1, 3, 0 },
    { PKT_DROP_COUNTER_75P_RX_1_PORT_0_INT_MASKf, 1, 4, 0 },
    { PKT_DROP_COUNTER_75P_RX_1_PORT_1_INT_MASKf, 1, 5, 0 },
    { PKT_DROP_COUNTER_75P_RX_1_PORT_2_INT_MASKf, 1, 6, 0 },
    { PKT_DROP_COUNTER_75P_RX_1_PORT_3_INT_MASKf, 1, 7, 0 },
    { PKT_DROP_COUNTER_75P_RX_2_PORT_0_INT_MASKf, 1, 8, 0 },
    { PKT_DROP_COUNTER_75P_RX_2_PORT_1_INT_MASKf, 1, 9, 0 },
    { PKT_DROP_COUNTER_75P_RX_2_PORT_2_INT_MASKf, 1, 10, 0 },
    { PKT_DROP_COUNTER_75P_RX_2_PORT_3_INT_MASKf, 1, 11, 0 },
    { PKT_DROP_COUNTER_75P_RX_3_PORT_0_INT_MASKf, 1, 12, 0 },
    { PKT_DROP_COUNTER_75P_RX_3_PORT_1_INT_MASKf, 1, 13, 0 },
    { PKT_DROP_COUNTER_75P_RX_3_PORT_2_INT_MASKf, 1, 14, 0 },
    { PKT_DROP_COUNTER_75P_RX_3_PORT_3_INT_MASKf, 1, 15, 0 },
    { PKT_DROP_COUNTER_75P_RX_4_PORT_0_INT_MASKf, 1, 16, 0 },
    { PKT_DROP_COUNTER_75P_RX_4_PORT_1_INT_MASKf, 1, 17, 0 },
    { PKT_DROP_COUNTER_75P_RX_4_PORT_2_INT_MASKf, 1, 18, 0 },
    { PKT_DROP_COUNTER_75P_RX_4_PORT_3_INT_MASKf, 1, 19, 0 },
    { PKT_DROP_COUNTER_75P_RX_5_PORT_0_INT_MASKf, 1, 20, 0 },
    { PKT_DROP_COUNTER_75P_RX_5_PORT_1_INT_MASKf, 1, 21, 0 },
    { PKT_DROP_COUNTER_75P_RX_5_PORT_2_INT_MASKf, 1, 22, 0 },
    { PKT_DROP_COUNTER_75P_RX_5_PORT_3_INT_MASKf, 1, 23, 0 },
    { PKT_DROP_COUNTER_75P_RX_HRF_0_INT_MASKf, 1, 24, 0 },
    { PKT_DROP_COUNTER_75P_RX_HRF_1_INT_MASKf, 1, 25, 0 },
    { PKT_DROP_COUNTER_75P_RX_HRF_2_INT_MASKf, 1, 26, 0 },
    { PKT_DROP_COUNTER_75P_RX_HRF_3_INT_MASKf, 1, 27, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr_fields[] = {
    { PKT_DROP_COUNTER_75P_PORT_0_INTf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_10_INTf, 1, 10, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_11_INTf, 1, 11, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_12_INTf, 1, 12, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_13_INTf, 1, 13, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_14_INTf, 1, 14, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_15_INTf, 1, 15, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_16_INTf, 1, 16, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_17_INTf, 1, 17, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_18_INTf, 1, 18, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_19_INTf, 1, 19, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_1_INTf, 1, 1, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_20_INTf, 1, 20, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_21_INTf, 1, 21, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_22_INTf, 1, 22, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_23_INTf, 1, 23, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_2_INTf, 1, 2, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_3_INTf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_4_INTf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_5_INTf, 1, 5, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_6_INTf, 1, 6, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_7_INTf, 1, 7, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_8_INTf, 1, 8, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_9_INTf, 1, 9, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_RX_HRF_0_INTf, 1, 24, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_RX_HRF_1_INTf, 1, 25, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_RX_HRF_2_INTf, 1, 26, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_RX_HRF_3_INTf, 1, 27, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields[] = {
    { NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PHY_LED_MODEr_fields[] = {
    { PMH_PHY_LED_MODEf, 1, 0, 0 },
    { PML_0_PHY_LED_MODEf, 1, 1, 0 },
    { PML_1_PHY_LED_MODEf, 1, 2, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PM_CFGr_fields[] = {
    { PMH_NEEE_PD_ENf, 1, 9, 0 },
    { PMH_N_OTP_PORT_BOND_OPTIONf, 9, 0, SOCF_LE },
    { PMH_N_TSC_DVT_ENf, 1, 10, 0 },
    { PMH_N_TSC_IDDQf, 1, 11, 0 },
    { PMH_N_TSC_MDIO_FAST_MODEf, 1, 12, 0 },
    { PMH_N_TSC_PWRDWNf, 1, 13, 0 },
    { PMH_N_TSC_REFIN_ENf, 1, 14, 0 },
    { PMH_N_TSC_REFOUT_ENf, 1, 15, 0 },
    { PMH_N_TSC_RSTBf, 1, 16, 0 },
    { PMH_N_TX_DRV_HV_DISABLEf, 1, 17, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATIONr_fields[] = {
    { PM_EXT_LINK_INTERRUPTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATIONr_fields[] = {
    { PM_EXT_LOCAL_FAULTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PM_EXTERNAL_LPI_INDICATIONr_fields[] = {
    { PM_EXT_LPI_INDICATIONf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATIONr_fields[] = {
    { PM_EXT_REMOTE_FAULTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PM_ILKN_RX_RSTNr_fields[] = {
    { PMH_0_ILKN_RX_RSTNf, 4, 0, SOCF_LE },
    { PMH_1_ILKN_RX_RSTNf, 4, 4, SOCF_LE },
    { PMH_2_ILKN_RX_RSTNf, 4, 8, SOCF_LE },
    { PMH_3_ILKN_RX_RSTNf, 4, 12, SOCF_LE },
    { PMH_4_ILKN_RX_RSTNf, 4, 16, SOCF_LE },
    { PMH_5_ILKN_RX_RSTNf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PM_ILKN_TX_RSTNr_fields[] = {
    { PMH_0_ILKN_TX_RSTNf, 4, 0, SOCF_LE },
    { PMH_1_ILKN_TX_RSTNf, 4, 4, SOCF_LE },
    { PMH_2_ILKN_TX_RSTNf, 4, 8, SOCF_LE },
    { PMH_3_ILKN_TX_RSTNf, 4, 12, SOCF_LE },
    { PMH_4_ILKN_TX_RSTNf, 4, 16, SOCF_LE },
    { PMH_5_ILKN_TX_RSTNf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETSr_fields[] = {
    { PM_TERMINATE_RX_MAC_CTRL_PACKETSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NIF_TSC_LANE_STATUSr_fields[] = {
    { TSC_LANE_STATUS_0__Nf, 3, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TSC_LANE_STATUS_1__Nf, 3, 3, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TSC_LANE_STATUS_2__Nf, 3, 6, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TSC_LANE_STATUS_3__Nf, 3, 9, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRFr_fields[] = {
    { NUM_DROPPED_BURSTS_COUNTER_RX_HRFf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PAR_ERR_INITIATEr_fields[] = {
    { TX_MEMA_0_DATA_INITIATE_PAR_ERRf, 1, 0, 0 },
    { TX_MEMA_1_DATA_INITIATE_PAR_ERRf, 1, 1, 0 },
    { TX_MEMA_2_DATA_INITIATE_PAR_ERRf, 1, 2, 0 },
    { TX_MEMA_3_DATA_INITIATE_PAR_ERRf, 1, 3, 0 },
    { TX_MEMA_4_DATA_INITIATE_PAR_ERRf, 1, 4, 0 },
    { TX_MEMA_5_DATA_INITIATE_PAR_ERRf, 1, 5, 0 },
    { TX_MEMB_0_DATA_INITIATE_PAR_ERRf, 1, 6, 0 },
    { TX_MEMB_1_DATA_INITIATE_PAR_ERRf, 1, 7, 0 },
    { TX_MEMB_2_DATA_INITIATE_PAR_ERRf, 1, 8, 0 },
    { TX_MEMB_3_DATA_INITIATE_PAR_ERRf, 1, 9, 0 },
    { TX_MEMB_4_DATA_INITIATE_PAR_ERRf, 1, 10, 0 },
    { TX_MEMB_5_DATA_INITIATE_PAR_ERRf, 1, 11, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PAR_ERR_MEM_MASKr_fields[] = {
    { TX_MEMA_0_DATA_PARITY_ERR_MASKf, 1, 0, 0 },
    { TX_MEMA_1_DATA_PARITY_ERR_MASKf, 1, 1, 0 },
    { TX_MEMA_2_DATA_PARITY_ERR_MASKf, 1, 2, 0 },
    { TX_MEMA_3_DATA_PARITY_ERR_MASKf, 1, 3, 0 },
    { TX_MEMA_4_DATA_PARITY_ERR_MASKf, 1, 4, 0 },
    { TX_MEMA_5_DATA_PARITY_ERR_MASKf, 1, 5, 0 },
    { TX_MEMB_0_DATA_PARITY_ERR_MASKf, 1, 6, 0 },
    { TX_MEMB_1_DATA_PARITY_ERR_MASKf, 1, 7, 0 },
    { TX_MEMB_2_DATA_PARITY_ERR_MASKf, 1, 8, 0 },
    { TX_MEMB_3_DATA_PARITY_ERR_MASKf, 1, 9, 0 },
    { TX_MEMB_4_DATA_PARITY_ERR_MASKf, 1, 10, 0 },
    { TX_MEMB_5_DATA_PARITY_ERR_MASKf, 1, 11, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PKT_DROP_COUNTER_RX_HRFr_fields[] = {
    { PKT_DROP_COUNTER_RX_HRFf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PM_EEE_LPI_DETECTr_fields[] = {
    { PORT_EEE_LPI_DETECTf, 24, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PM_STRAP_LED_INTRA_DELAYr_fields[] = {
    { PMH_0_STRAP_LED_INTRA_DELAYf, 4, 0, SOCF_LE },
    { PMH_1_STRAP_LED_INTRA_DELAYf, 4, 4, SOCF_LE },
    { PMH_2_STRAP_LED_INTRA_DELAYf, 4, 8, SOCF_LE },
    { PMH_3_STRAP_LED_INTRA_DELAYf, 4, 12, SOCF_LE },
    { PMH_4_STRAP_LED_INTRA_DELAYf, 4, 16, SOCF_LE },
    { PMH_5_STRAP_LED_INTRA_DELAYf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PM_STRAP_LED_OUTPUT_DELAYr_fields[] = {
    { PMH_0_STRAP_LED_OUTPUT_DELAYf, 4, 0, SOCF_LE },
    { PMH_1_STRAP_LED_OUTPUT_DELAYf, 4, 4, SOCF_LE },
    { PMH_2_STRAP_LED_OUTPUT_DELAYf, 4, 8, SOCF_LE },
    { PMH_3_STRAP_LED_OUTPUT_DELAYf, 4, 12, SOCF_LE },
    { PMH_4_STRAP_LED_OUTPUT_DELAYf, 4, 16, SOCF_LE },
    { PMH_5_STRAP_LED_OUTPUT_DELAYf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PM_TX_PLL_LOCK_STATUSr_fields[] = {
    { PMH_0_TX_PLL_LOCK_STATUSf, 1, 0, SOCF_RO|SOCF_SIG },
    { PMH_1_TX_PLL_LOCK_STATUSf, 1, 1, SOCF_RO|SOCF_SIG },
    { PMH_2_TX_PLL_LOCK_STATUSf, 1, 2, SOCF_RO|SOCF_SIG },
    { PMH_3_TX_PLL_LOCK_STATUSf, 1, 3, SOCF_RO|SOCF_SIG },
    { PMH_4_TX_PLL_LOCK_STATUSf, 1, 4, SOCF_RO|SOCF_SIG },
    { PMH_5_TX_PLL_LOCK_STATUSf, 1, 5, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PORTS_INDICATIONSr_fields[] = {
    { RX_LINK_STATUS_PMH_0f, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PMH_1f, 4, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PMH_2f, 4, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PMH_3f, 4, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PMH_4f, 4, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PMH_5f, 4, 20, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PORT_METER_ADD_CFG_RXr_fields[] = {
    { CFG_N_BYTE_QUANTAf, 10, 12, SOCF_LE },
    { CFG_N_SOP_COMf, 8, 24, SOCF_LE },
    { CFG_N_TIME_QUANTAf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PORT_METER_MASK_FOR_LLFCr_fields[] = {
    { PORT_METER_MASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PORT_METER_PORTS_RSTNr_fields[] = {
    { PORT_METER_PORTS_RSTNf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PORT_METER_RSTNr_fields[] = {
    { PORT_METER_RSTNf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PORT_METER_THRESHOLDS_CFGr_fields[] = {
    { CFG_N_MAX_THf, 16, 0, SOCF_LE },
    { CFG_N_XOFF_THf, 16, 32, SOCF_LE },
    { CFG_N_XON_THf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PRD_CONFIGr_fields[] = {
    { PRD_PKT_TYPE_QMLF_Nf, 2, 0, SOCF_LE },
    { PRD_PRIO_MAP_QMLF_Nf, 128, 8, SOCF_LE },
    { PRD_UNTAG_PCP_QMLF_Nf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PRD_ENr_fields[] = {
    { PRD_ENf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_PRD_PKT_DROP_CNT_PORTr_fields[] = {
    { PRD_PKT_DROP_CNT_PORTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_QUMRANMX_PACKAGE_MODEr_fields[] = {
    { QUMRANMX_PACKAGE_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RECEIVED_RETRANSMIT_DEBUGr_fields[] = {
    { ILKN_GENERATE_RECEIVED_RETRANSMIT_REQUEST_HRF_0f, 1, 0, 0 },
    { ILKN_GENERATE_RECEIVED_RETRANSMIT_REQUEST_HRF_1f, 1, 1, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RSCL_PMHL_REGr_fields[] = {
    { RSCL_PMHL_CURR_COMP_CNTf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHL_DONEf, 1, 6, SOCF_RO|SOCF_SIG },
    { RSCL_PMHL_PONf, 4, 7, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHL_PREV_COMP_CNTf, 4, 11, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHL_RESCAL_COMPf, 1, 31, SOCF_RO|SOCF_SIG },
    { RSCL_PMHL_RESCAL_CTRL_DFSf, 13, 15, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHL_RESCAL_STATEf, 3, 28, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHL_VALIDf, 1, 32, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RSCL_PMHR_REGr_fields[] = {
    { RSCL_PMHR_CURR_COMP_CNTf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHR_DONEf, 1, 6, SOCF_RO|SOCF_SIG },
    { RSCL_PMHR_PONf, 4, 7, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHR_PREV_COMP_CNTf, 4, 11, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHR_RESCAL_COMPf, 1, 31, SOCF_RO|SOCF_SIG },
    { RSCL_PMHR_RESCAL_CTRL_DFSf, 13, 15, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHR_RESCAL_STATEf, 3, 28, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RSCL_PMHR_VALIDf, 1, 32, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_CORE_0_BYTE_COUNTERr_fields[] = {
    { RX_CORE_0_BYTE_COUNTERf, 62, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_CORE_0_PKT_COUNTERr_fields[] = {
    { RX_CORE_0_PKT_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_CORE_1_BYTE_COUNTERr_fields[] = {
    { RX_CORE_1_BYTE_COUNTERf, 62, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_CORE_1_PKT_COUNTERr_fields[] = {
    { RX_CORE_1_PKT_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_ELK_BURSTS_CNT_ELKr_fields[] = {
    { RX_ELK_BURSTS_CNT_ELKf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_ELK_BURST_DROP_CNT_ELKr_fields[] = {
    { RX_ELK_BURST_DROP_CNT_ELKf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_ELK_ERR_BURSTS_CNT_ELKr_fields[] = {
    { RX_ELK_ERR_BURSTS_CNT_ELKf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_ELK_OCTETS_CNT_ELKr_fields[] = {
    { RX_ELK_OCTETS_CNT_ELKf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_ELK_STATUSr_fields[] = {
    { RX_ELK_BUFFER_LEVEL_ELK_Nf, 5, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_ELK_MAX_OCCUPANCY_ELK_Nf, 5, 8, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_MLF_ERROR_PMr_fields[] = {
    { RX_MLF_OVERFLOW_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_0_MLF_1_QMLF_Nf, 1, 1, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_0_MLF_2_QMLF_Nf, 1, 2, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_0_MLF_3_QMLF_Nf, 1, 3, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_0_MLF_0_QMLF_Nf, 1, 4, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_0_MLF_1_QMLF_Nf, 1, 5, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_0_MLF_2_QMLF_Nf, 1, 6, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_0_MLF_3_QMLF_Nf, 1, 7, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_MLF_LEVEL_PMr_fields[] = {
    { RX_MLF_LEVEL_PORT_0_MLF_0_QMLF_Nf, 12, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_0_MLF_1_QMLF_Nf, 12, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_0_MLF_2_QMLF_Nf, 12, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_0_MLF_3_QMLF_Nf, 12, 48, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_0_MLF_0_QMLF_Nf, 1, 12, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_0_MLF_1_QMLF_Nf, 1, 28, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_0_MLF_2_QMLF_Nf, 1, 44, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_0_MLF_3_QMLF_Nf, 1, 60, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_0_MLF_0_QMLF_Nf, 1, 13, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_0_MLF_1_QMLF_Nf, 1, 29, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_0_MLF_2_QMLF_Nf, 1, 45, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_0_MLF_3_QMLF_Nf, 1, 61, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields[] = {
    { RX_LLFC_THRESHOLD_CLR_QMLF_Nf, 11, 12, SOCF_LE },
    { RX_LLFC_THRESHOLD_SET_QMLF_Nf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_MLF_MAX_OCCUPANCYr_fields[] = {
    { RX_MLF_MAX_OCCUPANCY_PORT_0_MLF_0_QMLF_Nf, 12, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_MAX_OCCUPANCY_PORT_0_MLF_1_QMLF_Nf, 12, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_MAX_OCCUPANCY_PORT_0_MLF_2_QMLF_Nf, 12, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_MAX_OCCUPANCY_PORT_0_MLF_3_QMLF_Nf, 12, 36, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields[] = {
    { RX_PFC_THRESHOLD_CLR_QMLF_Nf, 11, 12, SOCF_LE },
    { RX_PFC_THRESHOLD_SET_QMLF_Nf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_MLF_PRD_THRESHOLDS_CONFIGr_fields[] = {
    { RX_PRD_THRESHOLD_0_QMLF_Nf, 11, 0, SOCF_LE },
    { RX_PRD_THRESHOLD_1_QMLF_Nf, 11, 12, SOCF_LE },
    { RX_PRD_THRESHOLD_2_QMLF_Nf, 11, 24, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_NUM_TOTAL_DROPPED_EOPSr_fields[] = {
    { RX_NUM_TOTAL_DROPPED_EOPSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_PKT_DROP_COUNTERr_fields[] = {
    { RX_PKT_DROP_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_PKT_FC_ERR_COUNTERr_fields[] = {
    { RX_PKT_FC_ERR_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_PORTS_SRSTNr_fields[] = {
    { RX_PORTS_SRSTNf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_PORT_OVFr_fields[] = {
    { RX_PORT_OVFf, 28, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_PRD_VLAN_ETHERTYPEr_fields[] = {
    { PRD_VLAN_ETHERTYPE_1f, 16, 0, SOCF_LE },
    { PRD_VLAN_ETHERTYPE_2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_QMLF_CONFIGr_fields[] = {
    { RX_IS_TDM_MLF_0_QMLF_Nf, 1, 4, 0 },
    { RX_IS_TDM_MLF_1_QMLF_Nf, 1, 5, 0 },
    { RX_IS_TDM_MLF_2_QMLF_Nf, 1, 6, 0 },
    { RX_IS_TDM_MLF_3_QMLF_Nf, 1, 7, 0 },
    { RX_PORT_MODE_QMLF_Nf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_REQ_PIPE_0_HIGH_ENr_fields[] = {
    { RX_REQ_PIPE_0_HIGH_ENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_REQ_PIPE_0_LOW_ENr_fields[] = {
    { RX_REQ_PIPE_0_LOW_ENf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_REQ_PIPE_0_TDM_ENr_fields[] = {
    { RX_REQ_PIPE_0_TDM_ENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_REQ_PIPE_1_HIGH_ENr_fields[] = {
    { RX_REQ_PIPE_1_HIGH_ENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_REQ_PIPE_1_LOW_ENr_fields[] = {
    { RX_REQ_PIPE_1_LOW_ENf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_REQ_PIPE_1_TDM_ENr_fields[] = {
    { RX_REQ_PIPE_1_TDM_ENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_SCH_CONFIG_FOR_TDM_HRFSr_fields[] = {
    { HRF_RX_PIPE_10f, 1, 4, 0 },
    { HRF_RX_PIPE_11f, 1, 5, 0 },
    { HRF_RX_PIPE_2f, 1, 0, 0 },
    { HRF_RX_PIPE_3f, 1, 1, 0 },
    { HRF_RX_PIPE_6f, 1, 2, 0 },
    { HRF_RX_PIPE_7f, 1, 3, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_SCH_CONFIG_HRFr_fields[] = {
    { HRF_RX_PIPE_Nf, 1, 32, 0 },
    { HRF_RX_PRIORITY_HRF_Nf, 1, 36, 0 },
    { HRF_RX_SCH_MAP_HRF_Nf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_SCH_DEBUG_CONFr_fields[] = {
    { CHOSEN_RX_PORT_FOR_SCHf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_SCH_DEBUG_RESULTr_fields[] = {
    { RX_SCH_CNT_OF_CHOSEN_HRFf, 13, 12, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { RX_SCH_CNT_OF_CHOSEN_RMCf, 12, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { RX_SCH_LAST_HRF_WINf, 4, 36, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { RX_SCH_LAST_RMC_WINf, 7, 28, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_TDM_BYTE_COUNTERr_fields[] = {
    { RX_TDM_BYTE_COUNTERf, 62, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_TDM_PKT_COUNTERr_fields[] = {
    { RX_TDM_PKT_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLFr_fields[] = {
    { RX_THRESHOLD_AFTER_OVERFLOW_QMLFf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_TOTAL_BYTE_COUNTERr_fields[] = {
    { RX_TOTAL_BYTE_COUNTERf, 62, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_RX_TOTAL_PKT_COUNTERr_fields[] = {
    { RX_TOTAL_PKT_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_SIF_CFGr_fields[] = {
    { SIF_PORT_N_20G_MODEf, 1, 4, 0 },
    { SIF_PORT_N_ENf, 1, 0, 0 },
    { SIF_PORT_N_RESET_PORT_CREDITSf, 1, 8, 0 },
    { SIF_PORT_N_RESET_PORT_CREDITS_VALUEf, 6, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_STATS_BURSTS_CNT_PORTr_fields[] = {
    { STATS_BURSTS_CNT_PORTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_STATS_OCTETS_CNT_PORTr_fields[] = {
    { STATS_OCTETS_CNT_PORTf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_SYNC_ETH_CFGr_fields[] = {
    { SYNC_ETH_CLOCK_DIV_Nf, 2, 14, SOCF_LE },
    { SYNC_ETH_CLOCK_SEL_Nf, 7, 0, SOCF_LE },
    { SYNC_ETH_DIVIDER_PHASE_ONE_Nf, 4, 23, SOCF_LE },
    { SYNC_ETH_DIVIDER_PHASE_ZERO_Nf, 4, 19, SOCF_LE },
    { SYNC_ETH_GTIMER_MODE_Nf, 1, 18, SOCF_RES },
    { SYNC_ETH_LINK_VALID_SEL_Nf, 1, 17, 0 },
    { SYNC_ETH_SQUELCH_EN_Nf, 1, 16, 0 },
    { SYNC_ETH_VALID_SEL_Nf, 7, 7, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_SYNC_ETH_COUNTERr_fields[] = {
    { SYNC_ETH_COUNTER_Nf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_SYNC_ETH_SQUELCH_DIS_TH_REGr_fields[] = {
    { SYNC_ETH_SQUELCH_DIS_THf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_SYNC_ETH_SQUELCH_EN_TH_REGr_fields[] = {
    { SYNC_ETH_SQUELCH_EN_THf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TXI_PIPE_0_NOT_READYr_fields[] = {
    { TXI_PIPE_0_NOT_READY_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { TXI_PIPE_0_NOT_READY_CNT_OVFf, 1, 31, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TXI_PIPE_1_NOT_READYr_fields[] = {
    { TXI_PIPE_1_NOT_READY_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { TXI_PIPE_1_NOT_READY_CNT_OVFf, 1, 31, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TXI_TDM_NOT_READYr_fields[] = {
    { TXI_TDM_NOT_READY_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { TXI_TDM_NOT_READY_CNT_OVFf, 1, 31, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_CORE_0_BYTE_COUNTERr_fields[] = {
    { TX_CORE_0_BYTE_COUNTERf, 62, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_CORE_0_PKT_COUNTERr_fields[] = {
    { TX_CORE_0_PKT_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_CORE_1_BYTE_COUNTERr_fields[] = {
    { TX_CORE_1_BYTE_COUNTERf, 62, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_CORE_1_PKT_COUNTERr_fields[] = {
    { TX_CORE_1_PKT_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_EGRESS_CREDITS_DEBUG_PMr_fields[] = {
    { TX_FLUSH_EGRESS_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_1_QMLF_Nf, 1, 2, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_2_QMLF_Nf, 1, 4, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_3_QMLF_Nf, 1, 6, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_0_QMLF_Nf, 1, 1, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_1_QMLF_Nf, 1, 3, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_2_QMLF_Nf, 1, 5, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_3_QMLF_Nf, 1, 7, SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_ELK_BURSTS_CNT_ELKr_fields[] = {
    { TX_ELK_BURSTS_CNT_ELKf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_ELK_OCTETS_CNT_ELKr_fields[] = {
    { TX_ELK_OCTETS_CNT_ELKf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRFr_fields[] = {
    { TX_IGNORED_RETRANS_REQ_CNT_HRFf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_MLF_LEVEL_PMr_fields[] = {
    { TX_MLF_LEVEL_PORT_0_MLF_0_QMLF_Nf, 10, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_1_QMLF_Nf, 10, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_2_QMLF_Nf, 10, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_3_QMLF_Nf, 10, 36, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_MLF_MAX_OCCUPANCYr_fields[] = {
    { TX_MLF_MAX_OCCUPANCY_PORT_0_MLF_0_QMLF_Nf, 10, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_MLF_NUM_CREDITS_FROM_PMr_fields[] = {
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_0_QMLF_Nf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_1_QMLF_Nf, 6, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_2_QMLF_Nf, 6, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_3_QMLF_Nf, 6, 24, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_MLF_OVERFLOW_PMr_fields[] = {
    { TX_MLF_OVERFLOW_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_1_QMLF_Nf, 1, 1, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_2_QMLF_Nf, 1, 2, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_3_QMLF_Nf, 1, 3, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_NO_DATA_IN_BUFFERr_fields[] = {
    { TX_NO_DATA_IN_BUFFER_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_0_MLF_1_QMLF_Nf, 1, 4, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_0_MLF_2_QMLF_Nf, 1, 8, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_0_MLF_3_QMLF_Nf, 1, 12, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_PORTS_CONFIGr_fields[] = {
    { TX_APPEND_CRCf, 6, 8, SOCF_LE|SOCF_RES },
    { TX_REGEN_CRCf, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_PORTS_SRSTNr_fields[] = {
    { TX_PORTS_SRSTNf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_PORT_OVFr_fields[] = {
    { TX_PORT_OVFf, 26, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_QMLF_CONFIGr_fields[] = {
    { TX_PORT_MODE_QMLF_Nf, 2, 0, SOCF_LE },
    { TX_RESET_PORT_CREDITS_QMLF_Nf, 16, 16, SOCF_LE },
    { TX_RESET_PORT_CREDITS_VALUE_QMLF_Nf, 6, 32, SOCF_LE|SOCF_RES },
    { TX_START_TX_THRESHOLD_QMLF_Nf, 9, 4, SOCF_LE },
    { TX_STOP_DATA_TO_PORT_MACRO_MLF_0_QMLF_Nf, 1, 40, 0 },
    { TX_STOP_DATA_TO_PORT_MACRO_MLF_1_QMLF_Nf, 1, 41, 0 },
    { TX_STOP_DATA_TO_PORT_MACRO_MLF_2_QMLF_Nf, 1, 42, 0 },
    { TX_STOP_DATA_TO_PORT_MACRO_MLF_3_QMLF_Nf, 1, 43, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRFr_fields[] = {
    { TX_RECEIVED_RETRANS_REQ_CNT_HRFf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_TOTAL_BYTE_COUNTERr_fields[] = {
    { TX_TOTAL_BYTE_COUNTERf, 62, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_TX_TOTAL_PKT_COUNTERr_fields[] = {
    { TX_TOTAL_PKT_COUNTERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_ADDITIONAL_RESETSr_fields[] = {
    { ELK_0_RX_RSTNf, 1, 4, 0 },
    { ELK_0_TX_RSTNf, 1, 6, 0 },
    { ELK_1_RX_RSTNf, 1, 5, 0 },
    { ELK_1_TX_RSTNf, 1, 7, 0 },
    { SIF_RSTNf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_ECC_ERR_2B_INITIATEr_fields[] = {
    { RX_MEMA_0_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 0, 0 },
    { RX_MEMA_0_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 20, 0 },
    { RX_MEMA_0_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 40, 0 },
    { RX_MEMA_0_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 60, 0 },
    { RX_MEMA_0_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 80, 0 },
    { RX_MEMA_0_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 100, 0 },
    { RX_MEMA_1_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { RX_MEMA_1_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 21, 0 },
    { RX_MEMA_1_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 41, 0 },
    { RX_MEMA_1_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 61, 0 },
    { RX_MEMA_1_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 81, 0 },
    { RX_MEMA_1_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 101, 0 },
    { RX_MEMA_2_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 2, 0 },
    { RX_MEMA_2_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 22, 0 },
    { RX_MEMA_2_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 42, 0 },
    { RX_MEMA_2_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 62, 0 },
    { RX_MEMA_2_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 82, 0 },
    { RX_MEMA_2_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 102, 0 },
    { RX_MEMA_3_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 3, 0 },
    { RX_MEMA_3_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 23, 0 },
    { RX_MEMA_3_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 43, 0 },
    { RX_MEMA_3_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 63, 0 },
    { RX_MEMA_3_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 83, 0 },
    { RX_MEMA_3_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 103, 0 },
    { RX_MEMA_4_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 4, 0 },
    { RX_MEMA_4_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 24, 0 },
    { RX_MEMA_4_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 44, 0 },
    { RX_MEMA_4_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 64, 0 },
    { RX_MEMA_4_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 84, 0 },
    { RX_MEMA_4_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 104, 0 },
    { RX_MEMB_0_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { RX_MEMB_0_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 25, 0 },
    { RX_MEMB_0_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 45, 0 },
    { RX_MEMB_0_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 65, 0 },
    { RX_MEMB_0_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 85, 0 },
    { RX_MEMB_0_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 105, 0 },
    { RX_MEMB_1_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 6, 0 },
    { RX_MEMB_1_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 26, 0 },
    { RX_MEMB_1_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 46, 0 },
    { RX_MEMB_1_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 66, 0 },
    { RX_MEMB_1_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 86, 0 },
    { RX_MEMB_1_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 106, 0 },
    { RX_MEMB_2_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { RX_MEMB_2_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 27, 0 },
    { RX_MEMB_2_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 47, 0 },
    { RX_MEMB_2_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 67, 0 },
    { RX_MEMB_2_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 87, 0 },
    { RX_MEMB_2_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 107, 0 },
    { RX_MEMB_3_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 8, 0 },
    { RX_MEMB_3_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 28, 0 },
    { RX_MEMB_3_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 48, 0 },
    { RX_MEMB_3_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 68, 0 },
    { RX_MEMB_3_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 88, 0 },
    { RX_MEMB_3_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 108, 0 },
    { RX_MEMB_4_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 9, 0 },
    { RX_MEMB_4_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 29, 0 },
    { RX_MEMB_4_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 49, 0 },
    { RX_MEMB_4_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 69, 0 },
    { RX_MEMB_4_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 89, 0 },
    { RX_MEMB_4_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 109, 0 },
    { RX_MEMC_0_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 10, 0 },
    { RX_MEMC_0_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 30, 0 },
    { RX_MEMC_0_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 50, 0 },
    { RX_MEMC_0_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 70, 0 },
    { RX_MEMC_0_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 90, 0 },
    { RX_MEMC_0_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 110, 0 },
    { RX_MEMC_1_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 11, 0 },
    { RX_MEMC_1_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 31, 0 },
    { RX_MEMC_1_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 51, 0 },
    { RX_MEMC_1_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 71, 0 },
    { RX_MEMC_1_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 91, 0 },
    { RX_MEMC_1_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 111, 0 },
    { RX_MEMC_2_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 12, 0 },
    { RX_MEMC_2_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 32, 0 },
    { RX_MEMC_2_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 52, 0 },
    { RX_MEMC_2_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 72, 0 },
    { RX_MEMC_2_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 92, 0 },
    { RX_MEMC_2_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 112, 0 },
    { RX_MEMC_3_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 13, 0 },
    { RX_MEMC_3_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 33, 0 },
    { RX_MEMC_3_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 53, 0 },
    { RX_MEMC_3_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 73, 0 },
    { RX_MEMC_3_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 93, 0 },
    { RX_MEMC_3_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 113, 0 },
    { RX_MEMC_4_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 14, 0 },
    { RX_MEMC_4_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 34, 0 },
    { RX_MEMC_4_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 54, 0 },
    { RX_MEMC_4_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 74, 0 },
    { RX_MEMC_4_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 94, 0 },
    { RX_MEMC_4_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 114, 0 },
    { RX_MEMD_0_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 15, 0 },
    { RX_MEMD_0_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 35, 0 },
    { RX_MEMD_0_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 55, 0 },
    { RX_MEMD_0_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 75, 0 },
    { RX_MEMD_0_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 95, 0 },
    { RX_MEMD_0_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 115, 0 },
    { RX_MEMD_1_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 16, 0 },
    { RX_MEMD_1_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 36, 0 },
    { RX_MEMD_1_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 56, 0 },
    { RX_MEMD_1_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 76, 0 },
    { RX_MEMD_1_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 96, 0 },
    { RX_MEMD_1_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 116, 0 },
    { RX_MEMD_2_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 17, 0 },
    { RX_MEMD_2_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 37, 0 },
    { RX_MEMD_2_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 57, 0 },
    { RX_MEMD_2_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 77, 0 },
    { RX_MEMD_2_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 97, 0 },
    { RX_MEMD_2_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 117, 0 },
    { RX_MEMD_3_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 18, 0 },
    { RX_MEMD_3_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 38, 0 },
    { RX_MEMD_3_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 58, 0 },
    { RX_MEMD_3_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 78, 0 },
    { RX_MEMD_3_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 98, 0 },
    { RX_MEMD_3_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 118, 0 },
    { RX_MEMD_4_QMLF_0_INITIATE_ECC_2B_ERRf, 1, 19, 0 },
    { RX_MEMD_4_QMLF_1_INITIATE_ECC_2B_ERRf, 1, 39, 0 },
    { RX_MEMD_4_QMLF_2_INITIATE_ECC_2B_ERRf, 1, 59, 0 },
    { RX_MEMD_4_QMLF_3_INITIATE_ECC_2B_ERRf, 1, 79, 0 },
    { RX_MEMD_4_QMLF_4_INITIATE_ECC_2B_ERRf, 1, 99, 0 },
    { RX_MEMD_4_QMLF_5_INITIATE_ECC_2B_ERRf, 1, 119, 0 },
    { TX_MEMA_0_CTRL_INITIATE_ECC_2B_ERRf, 1, 120, 0 },
    { TX_MEMA_1_CTRL_INITIATE_ECC_2B_ERRf, 1, 121, 0 },
    { TX_MEMA_2_CTRL_INITIATE_ECC_2B_ERRf, 1, 122, 0 },
    { TX_MEMA_3_CTRL_INITIATE_ECC_2B_ERRf, 1, 123, 0 },
    { TX_MEMA_4_CTRL_INITIATE_ECC_2B_ERRf, 1, 124, 0 },
    { TX_MEMA_5_CTRL_INITIATE_ECC_2B_ERRf, 1, 125, 0 },
    { TX_MEMB_0_CTRL_INITIATE_ECC_2B_ERRf, 1, 126, 0 },
    { TX_MEMB_1_CTRL_INITIATE_ECC_2B_ERRf, 1, 127, 0 },
    { TX_MEMB_2_CTRL_INITIATE_ECC_2B_ERRf, 1, 128, 0 },
    { TX_MEMB_3_CTRL_INITIATE_ECC_2B_ERRf, 1, 129, 0 },
    { TX_MEMB_4_CTRL_INITIATE_ECC_2B_ERRf, 1, 130, 0 },
    { TX_MEMB_5_CTRL_INITIATE_ECC_2B_ERRf, 1, 131, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_ELK_CFGr_fields[] = {
    { ELK_ON_ILKN_PORT_0_ELK_Nf, 1, 0, 0 },
    { ELK_ON_ILKN_PORT_1_ELK_Nf, 1, 1, 0 },
    { ELK_START_TX_THRESHOLD_Nf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_ENABLE_INTERLAKENr_fields[] = {
    { ENABLE_PORT_0f, 1, 0, 0 },
    { ENABLE_PORT_1f, 1, 1, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRFr_fields[] = {
    { ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_ILKN_0f, 1, 0, 0 },
    { ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF_ILKN_1f, 1, 1, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { HRF_FORCE_MERGE_ERROR_INT_MASKf, 8, 16, SOCF_LE },
    { ILLEGAL_INPUT_FROM_GPORT_INT_MASKf, 1, 4, 0 },
    { LINK_STATUS_CHANGE_INT_MASKf, 1, 27, 0 },
    { NBI_PKT_DROP_COUNTERS_0_75P_INT_MASKERRUPTf, 1, 26, 0 },
    { RX_ELK_0_OVF_INT_MASKf, 1, 11, 0 },
    { RX_ELK_1_OVF_INT_MASKf, 1, 12, 0 },
    { RX_FIFO_OVERFLOW_INT_MASKf, 1, 2, 0 },
    { RX_NUM_DROPPED_EOPS_75P_INT_MASKf, 1, 25, 0 },
    { RX_NUM_DROPPED_EOPS_INT_MASKf, 1, 24, 0 },
    { TIMESTAMP_1588_FIFO_NOT_EMPTY_INT_MASKf, 1, 15, 0 },
    { TX_DOUBLE_SOB_INT_MASKf, 1, 10, 0 },
    { TX_FIFO_OVERFLOW_INT_MASKf, 1, 1, 0 },
    { TX_MISSING_SOB_INT_MASKf, 1, 9, 0 },
    { WRONG_WORD_FROM_PM_INT_MASKf, 1, 3, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_INTERRUPT_REGISTERr_fields[] = {
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { HRF_FORCE_MERGE_ERROR_INTf, 8, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ILLEGAL_INPUT_FROM_GPORT_INTf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { LINK_STATUS_CHANGE_INTf, 1, 27, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { NBI_PKT_DROP_COUNTERS_0_75P_INTERRUPTf, 1, 26, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_ELK_0_OVF_INTf, 1, 11, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_ELK_1_OVF_INTf, 1, 12, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_FIFO_OVERFLOW_INTf, 1, 2, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_NUM_DROPPED_EOPS_75P_INTf, 1, 25, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RX_NUM_DROPPED_EOPS_INTf, 1, 24, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TIMESTAMP_1588_FIFO_NOT_EMPTY_INTf, 1, 15, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TX_DOUBLE_SOB_INTf, 1, 10, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TX_FIFO_OVERFLOW_INTf, 1, 1, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TX_MISSING_SOB_INTf, 1, 9, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { WRONG_WORD_FROM_PM_INTf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_LINK_ACTIVEr_fields[] = {
    { RX_LINK_ACTIVEf, 60, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_LINK_ACTIVEf, 60, 60, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTERf, 72, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTf, 72, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_LINK_STATUS_TO_CMIC_SEL_REGr_fields[] = {
    { NIF_PML_ETH_LINK_STATUS_TO_CMIC_SELf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields[] = {
    { PKT_DROP_COUNTER_75P_PORT_0_INT_MASKf, 1, 0, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_10_INT_MASKf, 1, 10, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_11_INT_MASKf, 1, 11, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_12_INT_MASKf, 1, 12, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_13_INT_MASKf, 1, 13, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_14_INT_MASKf, 1, 14, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_15_INT_MASKf, 1, 15, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_16_INT_MASKf, 1, 16, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_17_INT_MASKf, 1, 17, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_18_INT_MASKf, 1, 18, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_19_INT_MASKf, 1, 19, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_1_INT_MASKf, 1, 1, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_20_INT_MASKf, 1, 20, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_21_INT_MASKf, 1, 21, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_22_INT_MASKf, 1, 22, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_23_INT_MASKf, 1, 23, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_24_INT_MASKf, 1, 24, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_25_INT_MASKf, 1, 25, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_26_INT_MASKf, 1, 26, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_27_INT_MASKf, 1, 27, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_28_INT_MASKf, 1, 28, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_29_INT_MASKf, 1, 29, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_2_INT_MASKf, 1, 2, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_30_INT_MASKf, 1, 30, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_31_INT_MASKf, 1, 31, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_32_INT_MASKf, 1, 32, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_33_INT_MASKf, 1, 33, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_34_INT_MASKf, 1, 34, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_35_INT_MASKf, 1, 35, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_36_INT_MASKf, 1, 36, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_37_INT_MASKf, 1, 37, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_38_INT_MASKf, 1, 38, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_39_INT_MASKf, 1, 39, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_3_INT_MASKf, 1, 3, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_40_INT_MASKf, 1, 40, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_41_INT_MASKf, 1, 41, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_42_INT_MASKf, 1, 42, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_43_INT_MASKf, 1, 43, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_44_INT_MASKf, 1, 44, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_45_INT_MASKf, 1, 45, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_46_INT_MASKf, 1, 46, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_47_INT_MASKf, 1, 47, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_48_INT_MASKf, 1, 48, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_49_INT_MASKf, 1, 49, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_4_INT_MASKf, 1, 4, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_50_INT_MASKf, 1, 50, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_51_INT_MASKf, 1, 51, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_52_INT_MASKf, 1, 52, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_53_INT_MASKf, 1, 53, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_54_INT_MASKf, 1, 54, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_55_INT_MASKf, 1, 55, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_56_INT_MASKf, 1, 56, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_57_INT_MASKf, 1, 57, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_58_INT_MASKf, 1, 58, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_59_INT_MASKf, 1, 59, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_5_INT_MASKf, 1, 5, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_6_INT_MASKf, 1, 6, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_7_INT_MASKf, 1, 7, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_8_INT_MASKf, 1, 8, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_PORT_9_INT_MASKf, 1, 9, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_RX_HRF_0_INT_MASKf, 1, 60, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_RX_HRF_1_INT_MASKf, 1, 61, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_RX_HRF_2_INT_MASKf, 1, 62, SOCF_RO|SOCF_SIG },
    { PKT_DROP_COUNTER_75P_RX_HRF_3_INT_MASKf, 1, 63, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTERr_fields[] = {
    { PKT_DROP_COUNTER_75P_PORT_0_INTf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_10_INTf, 1, 10, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_11_INTf, 1, 11, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_12_INTf, 1, 12, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_13_INTf, 1, 13, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_14_INTf, 1, 14, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_15_INTf, 1, 15, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_16_INTf, 1, 16, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_17_INTf, 1, 17, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_18_INTf, 1, 18, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_19_INTf, 1, 19, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_1_INTf, 1, 1, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_20_INTf, 1, 20, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_21_INTf, 1, 21, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_22_INTf, 1, 22, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_23_INTf, 1, 23, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_24_INTf, 1, 24, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_25_INTf, 1, 25, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_26_INTf, 1, 26, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_27_INTf, 1, 27, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_28_INTf, 1, 28, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_29_INTf, 1, 29, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_2_INTf, 1, 2, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_30_INTf, 1, 30, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_31_INTf, 1, 31, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_32_INTf, 1, 32, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_33_INTf, 1, 33, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_34_INTf, 1, 34, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_35_INTf, 1, 35, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_36_INTf, 1, 36, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_37_INTf, 1, 37, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_38_INTf, 1, 38, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_39_INTf, 1, 39, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_3_INTf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_40_INTf, 1, 40, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_41_INTf, 1, 41, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_42_INTf, 1, 42, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_43_INTf, 1, 43, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_44_INTf, 1, 44, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_45_INTf, 1, 45, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_46_INTf, 1, 46, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_47_INTf, 1, 47, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_48_INTf, 1, 48, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_49_INTf, 1, 49, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_4_INTf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_50_INTf, 1, 50, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_51_INTf, 1, 51, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_52_INTf, 1, 52, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_53_INTf, 1, 53, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_54_INTf, 1, 54, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_55_INTf, 1, 55, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_56_INTf, 1, 56, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_57_INTf, 1, 57, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_58_INTf, 1, 58, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_59_INTf, 1, 59, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_5_INTf, 1, 5, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_6_INTf, 1, 6, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_7_INTf, 1, 7, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_8_INTf, 1, 8, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_PORT_9_INTf, 1, 9, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_RX_HRF_0_INTf, 1, 60, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_RX_HRF_1_INTf, 1, 61, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_RX_HRF_2_INTf, 1, 62, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { PKT_DROP_COUNTER_75P_RX_HRF_3_INTf, 1, 63, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields[] = {
    { NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TESTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_NIF_PM_CFGr_fields[] = {
    { PML_NEEE_PD_ENf, 1, 14, 0 },
    { PML_N_OTP_PORT_BOND_OPTIONf, 14, 0, SOCF_LE },
    { PML_N_TSC_DVT_ENf, 1, 15, 0 },
    { PML_N_TSC_IDDQf, 1, 16, 0 },
    { PML_N_TSC_MDIO_FAST_MODEf, 1, 17, 0 },
    { PML_N_TSC_PWRDWNf, 1, 18, 0 },
    { PML_N_TSC_REFIN_ENf, 1, 19, 0 },
    { PML_N_TSC_REFOUT_ENf, 1, 20, 0 },
    { PML_N_TSC_RSTBf, 1, 21, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_NIF_PM_CFG_3r_fields[] = {
    { PML_NEEE_PD_ENf, 1, 14, 0 },
    { PML_N_OTP_PORT_BOND_OPTIONf, 14, 0, SOCF_LE },
    { PML_N_TSC_DVT_ENf, 1, 15, 0 },
    { PML_N_TSC_IDDQf, 1, 16, 0 },
    { PML_N_TSC_MDIO_FAST_MODEf, 1, 17, 0 },
    { PML_N_TSC_PWRDWNf, 1, 18, 0 },
    { PML_N_TSC_REFIN_ENf, 1, 19, 0 },
    { PML_N_TSC_REFOUT_ENf, 1, 20, 0 },
    { PML_N_TSC_RSTBf, 1, 21, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_NIF_PM_ILKN_RX_RSTNr_fields[] = {
    { PML_0_ILKN_RX_RSTNf, 4, 0, SOCF_LE },
    { PML_1_ILKN_RX_RSTNf, 4, 4, SOCF_LE },
    { PML_2_ILKN_RX_RSTNf, 4, 8, SOCF_LE },
    { PML_3_ILKN_RX_RSTNf, 4, 12, SOCF_LE },
    { PML_4_ILKN_RX_RSTNf, 4, 16, SOCF_LE },
    { PML_5_ILKN_RX_RSTNf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_NIF_PM_ILKN_TX_RSTNr_fields[] = {
    { PML_0_ILKN_TX_RSTNf, 4, 0, SOCF_LE },
    { PML_1_ILKN_TX_RSTNf, 4, 4, SOCF_LE },
    { PML_2_ILKN_TX_RSTNf, 4, 8, SOCF_LE },
    { PML_3_ILKN_TX_RSTNf, 4, 12, SOCF_LE },
    { PML_4_ILKN_TX_RSTNf, 4, 16, SOCF_LE },
    { PML_5_ILKN_TX_RSTNf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_PM_STRAP_LED_INTRA_DELAYr_fields[] = {
    { PML_0_STRAP_LED_INTRA_DELAYf, 4, 0, SOCF_LE },
    { PML_1_STRAP_LED_INTRA_DELAYf, 4, 4, SOCF_LE },
    { PML_2_STRAP_LED_INTRA_DELAYf, 4, 8, SOCF_LE },
    { PML_3_STRAP_LED_INTRA_DELAYf, 4, 12, SOCF_LE },
    { PML_4_STRAP_LED_INTRA_DELAYf, 4, 16, SOCF_LE },
    { PML_5_STRAP_LED_INTRA_DELAYf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_PM_STRAP_LED_OUTPUT_DELAYr_fields[] = {
    { PML_0_STRAP_LED_OUTPUT_DELAYf, 4, 0, SOCF_LE },
    { PML_1_STRAP_LED_OUTPUT_DELAYf, 4, 4, SOCF_LE },
    { PML_2_STRAP_LED_OUTPUT_DELAYf, 4, 8, SOCF_LE },
    { PML_3_STRAP_LED_OUTPUT_DELAYf, 4, 12, SOCF_LE },
    { PML_4_STRAP_LED_OUTPUT_DELAYf, 4, 16, SOCF_LE },
    { PML_5_STRAP_LED_OUTPUT_DELAYf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_PM_TX_PLL_LOCK_STATUSr_fields[] = {
    { PM_TX_PLL_LOCK_STATUSf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_PORTS_INDICATIONSr_fields[] = {
    { RX_LINK_STATUS_PML_0f, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PML_1f, 4, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PML_2f, 4, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PML_3f, 4, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PML_3_QSGMIIf, 16, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PML_4f, 4, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PML_4_QSGMIIf, 16, 40, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PML_5f, 4, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_LINK_STATUS_PML_5_QSGMIIf, 16, 56, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_PORT_EEE_LPI_DETECTr_fields[] = {
    { PORT_EEE_LPI_DETECTf, 72, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_ELK_BURSTS_CNTr_fields[] = {
    { RX_ELK_BURSTS_CNT_ELK_Nf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_ELK_BURSTS_CNT_OVF_ELK_Nf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_ELK_BURST_DROP_CNTr_fields[] = {
    { RX_ELK_BURST_DROP_CNT_ELK_Nf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_ELK_BURST_DROP_CNT_OVF_ELK_Nf, 1, 16, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_ELK_ERR_BURSTS_CNTr_fields[] = {
    { RX_ELK_ERR_BURSTS_CNT_ELK_Nf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_ELK_ERR_BURSTS_CNT_OVF_ELK_Nf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_ELK_OCTETS_CNTr_fields[] = {
    { RX_ELK_OCTETS_CNT_ELK_Nf, 63, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_ELK_OCTETS_CNT_OVF_ELK_Nf, 1, 63, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_MLF_ERROR_PM_3r_fields[] = {
    { RX_MLF_OVERFLOW_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_0_MLF_1_QMLF_Nf, 1, 4, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_0_MLF_2_QMLF_Nf, 1, 8, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_0_MLF_3_QMLF_Nf, 1, 12, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_1_MLF_0_QMLF_Nf, 1, 1, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_1_MLF_1_QMLF_Nf, 1, 5, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_1_MLF_2_QMLF_Nf, 1, 9, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_1_MLF_3_QMLF_Nf, 1, 13, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_2_MLF_0_QMLF_Nf, 1, 2, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_2_MLF_1_QMLF_Nf, 1, 6, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_2_MLF_2_QMLF_Nf, 1, 10, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_2_MLF_3_QMLF_Nf, 1, 14, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_3_MLF_0_QMLF_Nf, 1, 3, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_3_MLF_1_QMLF_Nf, 1, 7, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_3_MLF_2_QMLF_Nf, 1, 11, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_PORT_3_MLF_3_QMLF_Nf, 1, 15, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_0_MLF_0_QMLF_Nf, 1, 16, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_0_MLF_1_QMLF_Nf, 1, 20, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_0_MLF_2_QMLF_Nf, 1, 24, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_0_MLF_3_QMLF_Nf, 1, 28, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_1_MLF_0_QMLF_Nf, 1, 17, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_1_MLF_1_QMLF_Nf, 1, 21, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_1_MLF_2_QMLF_Nf, 1, 25, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_1_MLF_3_QMLF_Nf, 1, 29, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_2_MLF_0_QMLF_Nf, 1, 18, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_2_MLF_1_QMLF_Nf, 1, 22, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_2_MLF_2_QMLF_Nf, 1, 26, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_2_MLF_3_QMLF_Nf, 1, 30, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_3_MLF_0_QMLF_Nf, 1, 19, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_3_MLF_1_QMLF_Nf, 1, 23, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_3_MLF_2_QMLF_Nf, 1, 27, SOCF_RO|SOCF_SIG },
    { RX_MLF_UNDERFLOW_PORT_3_MLF_3_QMLF_Nf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_MLF_LEVEL_PM_3r_fields[] = {
    { RX_MLF_LEVEL_PORT_0_MLF_0_QMLF_Nf, 12, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_0_MLF_1_QMLF_Nf, 12, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_0_MLF_2_QMLF_Nf, 12, 124, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_0_MLF_3_QMLF_Nf, 12, 184, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_1_MLF_0_QMLF_Nf, 12, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_1_MLF_1_QMLF_Nf, 12, 78, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_1_MLF_2_QMLF_Nf, 12, 138, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_1_MLF_3_QMLF_Nf, 12, 200, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_2_MLF_0_QMLF_Nf, 12, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_2_MLF_1_QMLF_Nf, 12, 92, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_2_MLF_2_QMLF_Nf, 12, 152, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_2_MLF_3_QMLF_Nf, 12, 214, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_3_MLF_0_QMLF_Nf, 12, 48, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_3_MLF_1_QMLF_Nf, 12, 108, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_3_MLF_2_QMLF_Nf, 12, 168, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_LEVEL_PORT_3_MLF_3_QMLF_Nf, 12, 228, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_0_MLF_0_QMLF_Nf, 1, 12, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_0_MLF_1_QMLF_Nf, 1, 76, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_0_MLF_2_QMLF_Nf, 1, 136, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_0_MLF_3_QMLF_Nf, 1, 196, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_1_MLF_0_QMLF_Nf, 1, 28, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_1_MLF_1_QMLF_Nf, 1, 90, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_1_MLF_2_QMLF_Nf, 1, 150, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_1_MLF_3_QMLF_Nf, 1, 212, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_2_MLF_0_QMLF_Nf, 1, 44, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_2_MLF_1_QMLF_Nf, 1, 104, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_2_MLF_2_QMLF_Nf, 1, 164, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_2_MLF_3_QMLF_Nf, 1, 226, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_3_MLF_0_QMLF_Nf, 1, 60, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_3_MLF_1_QMLF_Nf, 1, 120, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_3_MLF_2_QMLF_Nf, 1, 180, SOCF_RO|SOCF_SIG },
    { RX_MLF_OVERFLOW_ERR_PORT_3_MLF_3_QMLF_Nf, 1, 240, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_0_MLF_0_QMLF_Nf, 1, 13, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_0_MLF_1_QMLF_Nf, 1, 77, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_0_MLF_2_QMLF_Nf, 1, 137, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_0_MLF_3_QMLF_Nf, 1, 197, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_1_MLF_0_QMLF_Nf, 1, 29, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_1_MLF_1_QMLF_Nf, 1, 91, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_1_MLF_2_QMLF_Nf, 1, 151, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_1_MLF_3_QMLF_Nf, 1, 213, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_2_MLF_0_QMLF_Nf, 1, 45, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_2_MLF_1_QMLF_Nf, 1, 105, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_2_MLF_2_QMLF_Nf, 1, 165, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_2_MLF_3_QMLF_Nf, 1, 227, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_3_MLF_0_QMLF_Nf, 1, 61, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_3_MLF_1_QMLF_Nf, 1, 121, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_3_MLF_2_QMLF_Nf, 1, 181, SOCF_RO|SOCF_SIG },
    { RX_MLF_WAS_EMPTY_PORT_3_MLF_3_QMLF_Nf, 1, 241, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_PORTS_SRSTNr_fields[] = {
    { RX_PORTS_SRSTNf, 60, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_PORT_OVFr_fields[] = {
    { RX_PORT_OVFf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_PRD_PKT_DROP_CNTr_fields[] = {
    { PRD_PKT_DROP_CNT_OVF_PORT_Nf, 1, 31, SOCF_RO|SOCF_SIG },
    { PRD_PKT_DROP_CNT_PORT_Nf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_RX_QMLF_CONFIGr_fields[] = {
    { RX_PORT_MODE_QMLF_Nf, 2, 0, SOCF_LE },
    { RX_THRESHOLD_AFTER_OVERFLOW_QMLF_Nf, 11, 4, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_SIF_CFGr_fields[] = {
    { SIF_PORT_N_20G_MODEf, 1, 8, 0 },
    { SIF_PORT_N_ENf, 1, 0, 0 },
    { SIF_PORT_N_PM_SELf, 1, 1, 0 },
    { SIF_PORT_N_RESET_PORT_CREDITSf, 1, 12, 0 },
    { SIF_PORT_N_RESET_PORT_CREDITS_VALUEf, 6, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PMr_fields[] = {
    { TX_FLUSH_EGRESS_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_1_QMLF_Nf, 1, 8, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_2_QMLF_Nf, 1, 16, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_3_QMLF_Nf, 1, 24, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_0_QMLF_Nf, 1, 1, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_1_QMLF_Nf, 1, 9, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_2_QMLF_Nf, 1, 17, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_3_QMLF_Nf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3r_fields[] = {
    { TX_FLUSH_EGRESS_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_1_QMLF_Nf, 1, 8, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_2_QMLF_Nf, 1, 16, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_0_MLF_3_QMLF_Nf, 1, 24, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_1_MLF_0_QMLF_Nf, 1, 2, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_1_MLF_1_QMLF_Nf, 1, 10, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_1_MLF_2_QMLF_Nf, 1, 18, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_1_MLF_3_QMLF_Nf, 1, 26, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_2_MLF_0_QMLF_Nf, 1, 4, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_2_MLF_1_QMLF_Nf, 1, 12, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_2_MLF_2_QMLF_Nf, 1, 20, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_2_MLF_3_QMLF_Nf, 1, 28, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_3_MLF_0_QMLF_Nf, 1, 6, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_3_MLF_1_QMLF_Nf, 1, 14, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_3_MLF_2_QMLF_Nf, 1, 22, SOCF_RES },
    { TX_FLUSH_EGRESS_PORT_3_MLF_3_QMLF_Nf, 1, 30, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_0_QMLF_Nf, 1, 1, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_1_QMLF_Nf, 1, 9, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_2_QMLF_Nf, 1, 17, SOCF_RES },
    { TX_STOP_EGRESS_PORT_0_MLF_3_QMLF_Nf, 1, 25, SOCF_RES },
    { TX_STOP_EGRESS_PORT_1_MLF_0_QMLF_Nf, 1, 3, SOCF_RES },
    { TX_STOP_EGRESS_PORT_1_MLF_1_QMLF_Nf, 1, 11, SOCF_RES },
    { TX_STOP_EGRESS_PORT_1_MLF_2_QMLF_Nf, 1, 19, SOCF_RES },
    { TX_STOP_EGRESS_PORT_1_MLF_3_QMLF_Nf, 1, 27, SOCF_RES },
    { TX_STOP_EGRESS_PORT_2_MLF_0_QMLF_Nf, 1, 5, SOCF_RES },
    { TX_STOP_EGRESS_PORT_2_MLF_1_QMLF_Nf, 1, 13, SOCF_RES },
    { TX_STOP_EGRESS_PORT_2_MLF_2_QMLF_Nf, 1, 21, SOCF_RES },
    { TX_STOP_EGRESS_PORT_2_MLF_3_QMLF_Nf, 1, 29, SOCF_RES },
    { TX_STOP_EGRESS_PORT_3_MLF_0_QMLF_Nf, 1, 7, SOCF_RES },
    { TX_STOP_EGRESS_PORT_3_MLF_1_QMLF_Nf, 1, 15, SOCF_RES },
    { TX_STOP_EGRESS_PORT_3_MLF_2_QMLF_Nf, 1, 23, SOCF_RES },
    { TX_STOP_EGRESS_PORT_3_MLF_3_QMLF_Nf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_ELK_BURSTS_CNTr_fields[] = {
    { TX_ELK_BURSTS_CNT_ELK_Nf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_ELK_BURSTS_CNT_OVF_ELK_Nf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_ELK_OCTETS_CNTr_fields[] = {
    { TX_ELK_OCTETS_CNT_ELK_Nf, 63, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_ELK_OCTETS_CNT_OVF_ELK_Nf, 1, 63, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_MLF_LEVEL_PMr_fields[] = {
    { TX_MLF_LEVEL_PORT_0_MLF_0_QMLF_Nf, 10, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_1_QMLF_Nf, 10, 48, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_2_QMLF_Nf, 10, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_3_QMLF_Nf, 10, 144, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_MLF_LEVEL_PM_3r_fields[] = {
    { TX_MLF_LEVEL_PORT_0_MLF_0_QMLF_Nf, 10, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_1_QMLF_Nf, 10, 48, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_2_QMLF_Nf, 10, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_0_MLF_3_QMLF_Nf, 10, 144, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_1_MLF_0_QMLF_Nf, 10, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_1_MLF_1_QMLF_Nf, 10, 60, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_1_MLF_2_QMLF_Nf, 10, 108, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_1_MLF_3_QMLF_Nf, 10, 156, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_2_MLF_0_QMLF_Nf, 10, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_2_MLF_1_QMLF_Nf, 10, 72, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_2_MLF_2_QMLF_Nf, 10, 120, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_2_MLF_3_QMLF_Nf, 10, 168, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_3_MLF_0_QMLF_Nf, 10, 36, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_3_MLF_1_QMLF_Nf, 10, 84, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_3_MLF_2_QMLF_Nf, 10, 132, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_MLF_LEVEL_PORT_3_MLF_3_QMLF_Nf, 10, 180, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PMr_fields[] = {
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_0_QMLF_Nf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_1_QMLF_Nf, 6, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_2_QMLF_Nf, 6, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_3_QMLF_Nf, 6, 96, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_fields[] = {
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_0_QMLF_Nf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_1_QMLF_Nf, 6, 32, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_2_QMLF_Nf, 6, 64, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_0_MLF_3_QMLF_Nf, 6, 96, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_1_MLF_0_QMLF_Nf, 6, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_1_MLF_1_QMLF_Nf, 6, 40, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_1_MLF_2_QMLF_Nf, 6, 72, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_1_MLF_3_QMLF_Nf, 6, 104, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_2_MLF_0_QMLF_Nf, 6, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_2_MLF_1_QMLF_Nf, 6, 48, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_2_MLF_2_QMLF_Nf, 6, 80, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_2_MLF_3_QMLF_Nf, 6, 112, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_3_MLF_0_QMLF_Nf, 6, 24, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_3_MLF_1_QMLF_Nf, 6, 56, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_3_MLF_2_QMLF_Nf, 6, 88, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TX_NUM_CREDITS_FROM_PM_PORT_3_MLF_3_QMLF_Nf, 6, 120, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_MLF_OVERFLOW_PMr_fields[] = {
    { TX_MLF_OVERFLOW_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_1_QMLF_Nf, 1, 4, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_2_QMLF_Nf, 1, 8, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_3_QMLF_Nf, 1, 12, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_MLF_OVERFLOW_PM_3r_fields[] = {
    { TX_MLF_OVERFLOW_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_1_QMLF_Nf, 1, 4, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_2_QMLF_Nf, 1, 8, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_0_MLF_3_QMLF_Nf, 1, 12, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_1_MLF_0_QMLF_Nf, 1, 1, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_1_MLF_1_QMLF_Nf, 1, 5, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_1_MLF_2_QMLF_Nf, 1, 9, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_1_MLF_3_QMLF_Nf, 1, 13, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_2_MLF_0_QMLF_Nf, 1, 2, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_2_MLF_1_QMLF_Nf, 1, 6, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_2_MLF_2_QMLF_Nf, 1, 10, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_2_MLF_3_QMLF_Nf, 1, 14, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_3_MLF_0_QMLF_Nf, 1, 3, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_3_MLF_1_QMLF_Nf, 1, 7, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_3_MLF_2_QMLF_Nf, 1, 11, SOCF_RO|SOCF_SIG },
    { TX_MLF_OVERFLOW_PORT_3_MLF_3_QMLF_Nf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_NO_DATA_IN_BUFFER_3r_fields[] = {
    { TX_NO_DATA_IN_BUFFER_PORT_0_MLF_0_QMLF_Nf, 1, 0, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_0_MLF_1_QMLF_Nf, 1, 4, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_0_MLF_2_QMLF_Nf, 1, 8, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_0_MLF_3_QMLF_Nf, 1, 12, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_1_MLF_0_QMLF_Nf, 1, 1, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_1_MLF_1_QMLF_Nf, 1, 5, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_1_MLF_2_QMLF_Nf, 1, 9, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_1_MLF_3_QMLF_Nf, 1, 13, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_2_MLF_0_QMLF_Nf, 1, 2, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_2_MLF_1_QMLF_Nf, 1, 6, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_2_MLF_2_QMLF_Nf, 1, 10, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_2_MLF_3_QMLF_Nf, 1, 14, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_3_MLF_0_QMLF_Nf, 1, 3, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_3_MLF_1_QMLF_Nf, 1, 7, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_3_MLF_2_QMLF_Nf, 1, 11, SOCF_RO|SOCF_SIG },
    { TX_NO_DATA_IN_BUFFER_PORT_3_MLF_3_QMLF_Nf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_PORTS_SRSTNr_fields[] = {
    { TX_PORTS_SRSTNf, 60, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_TX_PORT_OVFr_fields[] = {
    { TX_PORT_OVFf, 62, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKREGISTERr_fields[] = {
    { NUMTHROWNBURSTSCOUNTER75PRX0PORT0INTMASKf, 1, 0, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX0PORT1INTMASKf, 1, 1, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX0PORT2INTMASKf, 1, 2, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX0PORT3INTMASKf, 1, 3, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX1PORT0INTMASKf, 1, 4, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX1PORT1INTMASKf, 1, 5, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX1PORT2INTMASKf, 1, 6, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX1PORT3INTMASKf, 1, 7, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX2PORT0INTMASKf, 1, 8, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX2PORT1INTMASKf, 1, 9, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX2PORT2INTMASKf, 1, 10, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX2PORT3INTMASKf, 1, 11, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX3PORT0INTMASKf, 1, 12, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX3PORT1INTMASKf, 1, 13, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX3PORT2INTMASKf, 1, 14, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX3PORT3INTMASKf, 1, 15, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX4PORT0INTMASKf, 1, 16, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX4PORT1INTMASKf, 1, 17, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX4PORT2INTMASKf, 1, 18, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX4PORT3INTMASKf, 1, 19, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX5PORT0INTMASKf, 1, 20, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX5PORT1INTMASKf, 1, 21, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX5PORT2INTMASKf, 1, 22, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX5PORT3INTMASKf, 1, 23, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX6PORT0INTMASKf, 1, 24, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX6PORT1INTMASKf, 1, 25, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX6PORT2INTMASKf, 1, 26, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX6PORT3INTMASKf, 1, 27, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX7PORT0INTMASKf, 1, 28, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX7PORT1INTMASKf, 1, 29, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX7PORT2INTMASKf, 1, 30, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX7PORT3INTMASKf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTREGISTERr_fields[] = {
    { NUMTHROWNBURSTSCOUNTER_75PRX0PORT0INTf, 1, 0, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX0PORT1INTf, 1, 1, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX0PORT2INTf, 1, 2, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX0PORT3INTf, 1, 3, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX1PORT0INTf, 1, 4, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX1PORT1INTf, 1, 5, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX1PORT2INTf, 1, 6, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX1PORT3INTf, 1, 7, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX2PORT0INTf, 1, 8, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX2PORT1INTf, 1, 9, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX2PORT2INTf, 1, 10, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX2PORT3INTf, 1, 11, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX3PORT0INTf, 1, 12, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX3PORT1INTf, 1, 13, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX3PORT2INTf, 1, 14, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX3PORT3INTf, 1, 15, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX4PORT0INTf, 1, 16, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX4PORT1INTf, 1, 17, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX4PORT2INTf, 1, 18, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX4PORT3INTf, 1, 19, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX5PORT0INTf, 1, 20, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX5PORT1INTf, 1, 21, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX5PORT2INTf, 1, 22, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX5PORT3INTf, 1, 23, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX6PORT0INTf, 1, 24, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX6PORT1INTf, 1, 25, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX6PORT2INTf, 1, 26, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX6PORT3INTf, 1, 27, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX7PORT0INTf, 1, 28, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX7PORT1INTf, 1, 29, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX7PORT2INTf, 1, 30, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX7PORT3INTf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKREGISTERr_fields[] = {
    { NUMTHROWNBURSTSCOUNTER75PRX10PORT0INTMASKf, 1, 8, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX10PORT1INTMASKf, 1, 9, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX10PORT2INTMASKf, 1, 10, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX10PORT3INTMASKf, 1, 11, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX11PORT0INTMASKf, 1, 12, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX11PORT1INTMASKf, 1, 13, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX11PORT2INTMASKf, 1, 14, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX11PORT3INTMASKf, 1, 15, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX12PORT0INTMASKf, 1, 16, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX12PORT1INTMASKf, 1, 17, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX12PORT2INTMASKf, 1, 18, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX12PORT3INTMASKf, 1, 19, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX13PORT0INTMASKf, 1, 20, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX13PORT1INTMASKf, 1, 21, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX13PORT2INTMASKf, 1, 22, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX13PORT3INTMASKf, 1, 23, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX14PORT0INTMASKf, 1, 24, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX14PORT1INTMASKf, 1, 25, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX14PORT2INTMASKf, 1, 26, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX14PORT3INTMASKf, 1, 27, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX15PORT0INTMASKf, 1, 28, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX15PORT1INTMASKf, 1, 29, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX15PORT2INTMASKf, 1, 30, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX15PORT3INTMASKf, 1, 31, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX8PORT0INTMASKf, 1, 0, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX8PORT1INTMASKf, 1, 1, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX8PORT2INTMASKf, 1, 2, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX8PORT3INTMASKf, 1, 3, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX9PORT0INTMASKf, 1, 4, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX9PORT1INTMASKf, 1, 5, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX9PORT2INTMASKf, 1, 6, 0 },
    { NUMTHROWNBURSTSCOUNTER75PRX9PORT3INTMASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTREGISTERr_fields[] = {
    { NUMTHROWNBURSTSCOUNTER_75PRX10PORT0INTf, 1, 8, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX10PORT1INTf, 1, 9, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX10PORT2INTf, 1, 10, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX10PORT3INTf, 1, 11, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX11PORT0INTf, 1, 12, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX11PORT1INTf, 1, 13, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX11PORT2INTf, 1, 14, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX11PORT3INTf, 1, 15, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX12PORT0INTf, 1, 16, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX12PORT1INTf, 1, 17, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX12PORT2INTf, 1, 18, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX12PORT3INTf, 1, 19, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX13PORT0INTf, 1, 20, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX13PORT1INTf, 1, 21, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX13PORT2INTf, 1, 22, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX13PORT3INTf, 1, 23, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX14PORT0INTf, 1, 24, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX14PORT1INTf, 1, 25, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX14PORT2INTf, 1, 26, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX14PORT3INTf, 1, 27, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX15PORT0INTf, 1, 28, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX15PORT1INTf, 1, 29, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX15PORT2INTf, 1, 30, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX15PORT3INTf, 1, 31, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX8PORT0INTf, 1, 0, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX8PORT1INTf, 1, 1, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX8PORT2INTf, 1, 2, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX8PORT3INTf, 1, 3, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX9PORT0INTf, 1, 4, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX9PORT1INTf, 1, 5, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX9PORT2INTf, 1, 6, SOCF_RO },
    { NUMTHROWNBURSTSCOUNTER_75PRX9PORT3INTf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_CONTEXTS_MASKr_fields[] = {
    { BIST_CONTEXTS_MASKf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_ERROR_GENERATORr_fields[] = {
    { ILKN_ERROR_GENERATOR_RX_LANE_0f, 1, 0, SOCF_SIG|SOCF_RES },
    { ILKN_ERROR_GENERATOR_RX_LANE_23f, 1, 1, SOCF_SIG|SOCF_RES },
    { ILKN_ERROR_GENERATOR_TX_LANE_0f, 1, 2, SOCF_SIG|SOCF_RES },
    { ILKN_ERROR_GENERATOR_TX_LANE_23f, 1, 3, SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_EVENTS_GENERATORr_fields[] = {
    { BIST_EVENTS_GEN_COUNTf, 32, 64, SOCF_LE|SOCF_SIG|SOCF_RES },
    { BIST_EVENTS_GEN_RESETf, 1, 96, SOCF_SIG|SOCF_RES },
    { BIST_EVENTS_GEN_T_0f, 16, 0, SOCF_LE|SOCF_SIG|SOCF_RES },
    { BIST_EVENTS_GEN_T_1f, 16, 16, SOCF_LE|SOCF_SIG|SOCF_RES },
    { BIST_EVENTS_GEN_T_2f, 16, 32, SOCF_LE|SOCF_SIG|SOCF_RES },
    { BIST_EVENTS_GEN_T_3f, 16, 48, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_EVENTS_STATUSr_fields[] = {
    { BIST_EVENTS_ACTIVEf, 1, 32, SOCF_RO|SOCF_RES },
    { BIST_EVENTS_CNT_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_FLOW_FIRST_DESCRIPTORr_fields[] = {
    { FLOW_N_CLASSf, 4, 16, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FLOW_N_CONSTANT_CHf, 8, 20, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FLOW_N_CREATE_ERRf, 1, 14, SOCF_SIG|SOCF_RES },
    { FLOW_N_DATA_TYPEf, 2, 12, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FLOW_N_NUM_OF_BURSTSf, 12, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_FLOW__SECOND_DESCRIPTORr_fields[] = {
    { FLOW_N_BURST_SIZE_MASKf, 14, 16, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FLOW_N_INCREMENTAL_BURST_SIZEf, 1, 30, SOCF_SIG|SOCF_RES },
    { FLOW_N_MIN_BURST_SIZEf, 14, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_GENERAL_CONFIGURATIONr_fields[] = {
    { BIST_CHECKER_RSTNf, 1, 1, SOCF_SIG|SOCF_RES },
    { BIST_CH_CHOSING_METHODf, 3, 12, SOCF_LE|SOCF_SIG|SOCF_RES },
    { BIST_GENERATOR_RSTNf, 1, 0, SOCF_SIG|SOCF_RES },
    { BIST_MASK_DATA_TO_IREf, 1, 3, SOCF_SIG|SOCF_RES },
    { BIST_MODEf, 3, 8, SOCF_LE|SOCF_SIG|SOCF_RES },
    { TAKE_BIST_NOT_EGQf, 1, 2, SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_RX_COUNTERS_1r_fields[] = {
    { BIST_RX_ERR_BURST_INDEX_CNTf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_LENGTH_BURSTS_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_RX_COUNTERS_2r_fields[] = {
    { BIST_RX_ERR_BCT_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_DATA_CNTf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_RX_COUNTERS_3r_fields[] = {
    { BIST_RX_ERR_IN_CRC_ERR_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_SOB_CNTf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_RX_FLOW_COUNTERr_fields[] = {
    { BIST_RX_FLOW_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_RX_OK_BURSTS_COUNTERr_fields[] = {
    { BIST_RX_OK_BURSTS_CNTf, 48, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_RX_SHAPERr_fields[] = {
    { BIST_RX_SHAPER_CLEARf, 1, 25, SOCF_SIG|SOCF_RES },
    { BIST_RX_SHAPER_CYCLEf, 12, 0, SOCF_LE|SOCF_SIG|SOCF_RES },
    { BIST_RX_SHAPER_DUTYf, 12, 12, SOCF_LE|SOCF_SIG|SOCF_RES },
    { BIST_RX_SHAPER_FORCEf, 1, 24, SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_SEEDr_fields[] = {
    { BIST_SEEDf, 16, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_STATUSr_fields[] = {
    { BIST_RX_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_BCTf, 1, 16, SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_CRCf, 1, 24, SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_DATAf, 1, 20, SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_INDEXf, 1, 12, SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_LENGTHf, 1, 8, SOCF_RO|SOCF_RES },
    { BIST_RX_ERR_SOBf, 1, 28, SOCF_RO|SOCF_RES },
    { BIST_TX_DONEf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_TX_ADDITIONAL_COUNTERr_fields[] = {
    { BIST_TX_CRC_ERR_BURSTS_CNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { BIST_TX_FLOW_CNTf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_TX_BURSTS_COUNTERr_fields[] = {
    { BIST_TX_BURST_CNTf, 48, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_BIST_TX_BURSTS_THRESHOLDr_fields[] = {
    { BIST_TX_BURST_THf, 48, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_NBI_CHOOSE_RX_WCLK_33_LANE_FOR_MLDr_fields[] = {
    { CHOOSE_RX_WCLK_33_LANE_FOR_MLD_0f, 2, 0, SOCF_LE|SOCF_SIG },
    { CHOOSE_RX_WCLK_33_LANE_FOR_MLD_1f, 2, 2, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_CRC_32_LANE_ERR_INDICATIONr_fields[] = {
    { ILKN_RX_STAT_CRC_32_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_CRC_32_LANE_VALID_INDICATIONr_fields[] = {
    { ILKN_RX_STAT_CRC_32_VALIDf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_DPRC_SHARED_DDR_PLL_CONFIGr_fields[] = {
    { DPRC_SHARED_DDR_PLL_CONFIGf, 512, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { ILKN_RX_ALGN_MEM_0_ECC_1B_ERR_MASKf, 1, 23, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_10_ECC_1B_ERR_MASKf, 1, 33, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_11_ECC_1B_ERR_MASKf, 1, 34, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_12_ECC_1B_ERR_MASKf, 1, 35, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_13_ECC_1B_ERR_MASKf, 1, 36, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_14_ECC_1B_ERR_MASKf, 1, 37, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_15_ECC_1B_ERR_MASKf, 1, 38, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_16_ECC_1B_ERR_MASKf, 1, 39, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_17_ECC_1B_ERR_MASKf, 1, 40, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_18_ECC_1B_ERR_MASKf, 1, 41, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_19_ECC_1B_ERR_MASKf, 1, 42, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_1_ECC_1B_ERR_MASKf, 1, 24, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_20_ECC_1B_ERR_MASKf, 1, 43, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_21_ECC_1B_ERR_MASKf, 1, 44, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_22_ECC_1B_ERR_MASKf, 1, 45, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_23_ECC_1B_ERR_MASKf, 1, 46, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_2_ECC_1B_ERR_MASKf, 1, 25, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_3_ECC_1B_ERR_MASKf, 1, 26, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_4_ECC_1B_ERR_MASKf, 1, 27, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_5_ECC_1B_ERR_MASKf, 1, 28, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_6_ECC_1B_ERR_MASKf, 1, 29, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_7_ECC_1B_ERR_MASKf, 1, 30, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_8_ECC_1B_ERR_MASKf, 1, 31, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_9_ECC_1B_ERR_MASKf, 1, 32, SOCF_SIG },
    { ILKN_TX_0_LBS_ADAP_MEM_ECC_1B_ERR_MASKf, 1, 21, SOCF_SIG },
    { ILKN_TX_1_LBS_ADAP_MEM_ECC_1B_ERR_MASKf, 1, 22, SOCF_SIG },
    { MLF_RX_0_MEM_A_CTRL_ECC_1B_ERR_MASKf, 1, 0, SOCF_SIG },
    { MLF_RX_0_MEM_B_CTRL_ECC_1B_ERR_MASKf, 1, 7, SOCF_SIG },
    { MLF_RX_1_MEM_A_CTRL_ECC_1B_ERR_MASKf, 1, 1, SOCF_SIG },
    { MLF_RX_1_MEM_B_CTRL_ECC_1B_ERR_MASKf, 1, 8, SOCF_SIG },
    { MLF_RX_2_MEM_A_CTRL_ECC_1B_ERR_MASKf, 1, 2, SOCF_SIG },
    { MLF_RX_2_MEM_B_CTRL_ECC_1B_ERR_MASKf, 1, 9, SOCF_SIG },
    { MLF_RX_3_MEM_A_CTRL_ECC_1B_ERR_MASKf, 1, 3, SOCF_SIG },
    { MLF_RX_3_MEM_B_CTRL_ECC_1B_ERR_MASKf, 1, 10, SOCF_SIG },
    { MLF_RX_4_MEM_A_CTRL_ECC_1B_ERR_MASKf, 1, 4, SOCF_SIG },
    { MLF_RX_4_MEM_B_CTRL_ECC_1B_ERR_MASKf, 1, 11, SOCF_SIG },
    { MLF_RX_5_MEM_A_CTRL_ECC_1B_ERR_MASKf, 1, 5, SOCF_SIG },
    { MLF_RX_5_MEM_B_CTRL_ECC_1B_ERR_MASKf, 1, 12, SOCF_SIG },
    { MLF_RX_6_MEM_A_CTRL_ECC_1B_ERR_MASKf, 1, 6, SOCF_SIG },
    { MLF_RX_6_MEM_B_CTRL_ECC_1B_ERR_MASKf, 1, 13, SOCF_SIG },
    { MLF_TX_0_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 14, SOCF_SIG },
    { MLF_TX_1_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 15, SOCF_SIG },
    { MLF_TX_2_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 16, SOCF_SIG },
    { MLF_TX_3_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 17, SOCF_SIG },
    { MLF_TX_4_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 18, SOCF_SIG },
    { MLF_TX_5_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 19, SOCF_SIG },
    { MLF_TX_6_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 20, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r_fields[] = {
    { EGR_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 1, SOCF_SIG },
    { ING_MEM_CTRL_ECC_1B_ERR_MASKf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { ILKN_RX_ALGN_MEM_0_ECC_2B_ERR_MASKf, 1, 23, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_10_ECC_2B_ERR_MASKf, 1, 33, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_11_ECC_2B_ERR_MASKf, 1, 34, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_12_ECC_2B_ERR_MASKf, 1, 35, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_13_ECC_2B_ERR_MASKf, 1, 36, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_14_ECC_2B_ERR_MASKf, 1, 37, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_15_ECC_2B_ERR_MASKf, 1, 38, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_16_ECC_2B_ERR_MASKf, 1, 39, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_17_ECC_2B_ERR_MASKf, 1, 40, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_18_ECC_2B_ERR_MASKf, 1, 41, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_19_ECC_2B_ERR_MASKf, 1, 42, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_1_ECC_2B_ERR_MASKf, 1, 24, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_20_ECC_2B_ERR_MASKf, 1, 43, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_21_ECC_2B_ERR_MASKf, 1, 44, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_22_ECC_2B_ERR_MASKf, 1, 45, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_23_ECC_2B_ERR_MASKf, 1, 46, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_2_ECC_2B_ERR_MASKf, 1, 25, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_3_ECC_2B_ERR_MASKf, 1, 26, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_4_ECC_2B_ERR_MASKf, 1, 27, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_5_ECC_2B_ERR_MASKf, 1, 28, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_6_ECC_2B_ERR_MASKf, 1, 29, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_7_ECC_2B_ERR_MASKf, 1, 30, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_8_ECC_2B_ERR_MASKf, 1, 31, SOCF_SIG },
    { ILKN_RX_ALGN_MEM_9_ECC_2B_ERR_MASKf, 1, 32, SOCF_SIG },
    { ILKN_TX_0_LBS_ADAP_MEM_ECC_2B_ERR_MASKf, 1, 21, SOCF_SIG },
    { ILKN_TX_1_LBS_ADAP_MEM_ECC_2B_ERR_MASKf, 1, 22, SOCF_SIG },
    { MLF_RX_0_MEM_A_CTRL_ECC_2B_ERR_MASKf, 1, 0, SOCF_SIG },
    { MLF_RX_0_MEM_B_CTRL_ECC_2B_ERR_MASKf, 1, 7, SOCF_SIG },
    { MLF_RX_1_MEM_A_CTRL_ECC_2B_ERR_MASKf, 1, 1, SOCF_SIG },
    { MLF_RX_1_MEM_B_CTRL_ECC_2B_ERR_MASKf, 1, 8, SOCF_SIG },
    { MLF_RX_2_MEM_A_CTRL_ECC_2B_ERR_MASKf, 1, 2, SOCF_SIG },
    { MLF_RX_2_MEM_B_CTRL_ECC_2B_ERR_MASKf, 1, 9, SOCF_SIG },
    { MLF_RX_3_MEM_A_CTRL_ECC_2B_ERR_MASKf, 1, 3, SOCF_SIG },
    { MLF_RX_3_MEM_B_CTRL_ECC_2B_ERR_MASKf, 1, 10, SOCF_SIG },
    { MLF_RX_4_MEM_A_CTRL_ECC_2B_ERR_MASKf, 1, 4, SOCF_SIG },
    { MLF_RX_4_MEM_B_CTRL_ECC_2B_ERR_MASKf, 1, 11, SOCF_SIG },
    { MLF_RX_5_MEM_A_CTRL_ECC_2B_ERR_MASKf, 1, 5, SOCF_SIG },
    { MLF_RX_5_MEM_B_CTRL_ECC_2B_ERR_MASKf, 1, 12, SOCF_SIG },
    { MLF_RX_6_MEM_A_CTRL_ECC_2B_ERR_MASKf, 1, 6, SOCF_SIG },
    { MLF_RX_6_MEM_B_CTRL_ECC_2B_ERR_MASKf, 1, 13, SOCF_SIG },
    { MLF_TX_0_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 14, SOCF_SIG },
    { MLF_TX_1_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 15, SOCF_SIG },
    { MLF_TX_2_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 16, SOCF_SIG },
    { MLF_TX_3_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 17, SOCF_SIG },
    { MLF_TX_4_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 18, SOCF_SIG },
    { MLF_TX_5_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 19, SOCF_SIG },
    { MLF_TX_6_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 20, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r_fields[] = {
    { EGR_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 1, SOCF_SIG },
    { ING_MEM_CTRL_ECC_2B_ERR_MASKf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ECC_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 1, SOCF_SIG },
    { ECC_2B_ERR_INT_MASKf, 1, 2, SOCF_SIG },
    { PARITY_ERR_INT_MASKf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_EGR_FIFO_DATA_WATER_MARKr_fields[] = {
    { EGR_FIF_WTR_MRKf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_NBI_ELK_CFGr_fields[] = {
    { ELK_ENABLE_ON_CLPORT_PORT_16f, 1, 1, SOCF_SIG },
    { ELK_ENABLE_ON_ILKN_PORT_16f, 1, 2, SOCF_SIG },
    { ELK_ENABLE_PORT_12f, 1, 0, SOCF_SIG },
    { ELK_ENABLE_PORT_24f, 1, 3, SOCF_SIG },
    { ELK_TX_RESET_PORT_CREDITSf, 1, 4, SOCF_SIG },
    { ELK_TX_RESET_PORT_CREDITS_VALUEf, 5, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ELK_CFG_BCM88660_A0r_fields[] = {
    { ELK_ENABLE_ON_CLPORT_PORT_16f, 1, 1, SOCF_SIG },
    { ELK_ENABLE_ON_ILKN_PORT_16f, 1, 2, SOCF_SIG },
    { ELK_ENABLE_ON_XLPORT_PORT_12f, 1, 0, SOCF_SIG },
    { ELK_ENABLE_PORT_24f, 1, 3, SOCF_SIG },
    { ELK_TX_RESET_PORT_CREDITSf, 1, 4, SOCF_SIG },
    { ELK_TX_RESET_PORT_CREDITS_VALUEf, 5, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ELK_CFG_ON_ILKN_PORT_10r_fields[] = {
    { ELK_ENABLE_ON_ILKN_PORT_10f, 1, 0, SOCF_SIG },
    { ELK_ENABLE_ON_ILKN_PORT_10_USING_EIGHT_LANESf, 1, 2, SOCF_SIG },
    { ELK_ENABLE_ON_ILKN_PORT_10_USING_FOUR_LANESf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_ENABLE_DATA_PATHr_fields[] = {
    { ATMF_DATA_PATH_STATUSf, 1, 3, SOCF_SIG },
    { ENABLE_EGRESS_DATA_PATH_DRAINf, 1, 1, SOCF_SIG },
    { ENABLE_EGRESS_DATA_PATH_FLOW_CONTROLf, 1, 2, SOCF_SIG },
    { ENABLE_EGRESS_DATA_PATH_MASKf, 1, 4, SOCF_SIG },
    { ENABLE_INGRESS_DATA_PATH_READYf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ENABLE_INTERLAKENr_fields[] = {
    { ENABLE_HRF_0f, 1, 0, SOCF_SIG },
    { ENABLE_HRF_1f, 1, 1, SOCF_SIG },
    { FORCE_EGQ_SEGMENTATION_TX_0f, 1, 4, SOCF_SIG },
    { FORCE_EGQ_SEGMENTATION_TX_1f, 1, 5, SOCF_SIG },
    { IGNORE_EGQ_SEGMENTATION_TX_0f, 1, 6, SOCF_SIG },
    { IGNORE_EGQ_SEGMENTATION_TX_1f, 1, 7, SOCF_SIG },
    { ILKN_TX_0_USE_EXTENDED_MEMORYf, 1, 16, SOCF_SIG },
    { ILKN_TX_1_USE_EXTENDED_MEMORYf, 1, 20, SOCF_SIG },
    { ILKN_TX_EXTERNAL_CLOCK_SELf, 3, 8, SOCF_LE|SOCF_SIG },
    { USE_HRF_FOR_ILKN_0f, 1, 2, SOCF_SIG },
    { USE_HRF_FOR_ILKN_1f, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_ENABLE_PKT_BOUNDARY_LLFCr_fields[] = {
    { ENABLE_PKT_BOUNDARY_LLFCf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_ENABLE_PKT_GEN_REGISTERr_fields[] = {
    { ENABLE_PKT_GENf, 1, 0, SOCF_SIG },
    { PKT_GEN_TERMINATE_ON_PKT_BOUNDARYf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_BISTr_fields[] = {
    { FC_BIST_ENABLEf, 1, 0, SOCF_SIG|SOCF_RES },
    { FC_BIST_SELECTf, 6, 4, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_CHOOSE_PORT_FOR_PFCr_fields[] = {
    { FC_CHOOSE_PORT_FOR_PFCf, 5, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_GEN_SAFC_REFRESH_TIMERr_fields[] = {
    { FC_TX_N_GEN_SAFC_REFRESH_TIMERf, 16, 0, SOCF_LE|SOCF_SIG },
    { FC_TX_N_GEN_SAFC_REFRESH_TIMER_ONLY_ON_XOFFf, 1, 16, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKNr_fields[] = {
    { FC_CMAL_MODEf, 2, 2, SOCF_LE|SOCF_SIG },
    { FC_GEN_LLFC_FROM_ILKN_STATUS_MASKf, 2, 8, SOCF_LE|SOCF_SIG },
    { FC_ILKN_MODEf, 2, 0, SOCF_LE|SOCF_SIG },
    { FC_ILKN_RX_LLFC_ENf, 2, 4, SOCF_LE|SOCF_SIG },
    { FC_ILKN_RX_LLFC_EVERY_16_CHSf, 2, 28, SOCF_LE|SOCF_SIG },
    { FC_ILKN_RX_LLFC_ON_CH_0f, 2, 24, SOCF_LE|SOCF_SIG },
    { FC_ILKN_TX_GEN_LLFC_EVERY_16_CHSf, 2, 16, SOCF_LE|SOCF_SIG },
    { FC_ILKN_TX_GEN_LLFC_ON_ALL_CHSf, 2, 20, SOCF_LE|SOCF_SIG },
    { FC_ILKN_TX_GEN_LLFC_ON_CH_0f, 2, 12, SOCF_LE|SOCF_SIG },
    { FC_LLFC_STOP_TX_WHEN_RETRANSMIT_MASKf, 2, 10, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_0_CHFC_FORCEr_fields[] = {
    { FC_ILKN_RX_0_CHFC_FORCEf, 64, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_0_CHFC_FROM_CFC_RAWr_fields[] = {
    { FC_ILKN_RX_0_CHFC_FROM_CFC_RAWf, 64, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_RAWr_fields[] = {
    { FC_ILKN_RX_0_CHFC_FROM_PORT_RAWf, 64, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_0_CHFC_FROM_PORT_ROCr_fields[] = {
    { FC_ILKN_RX_0_CHFC_FROM_PORT_ROCf, 64, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_0_CHFC_TO_CFC_MASKr_fields[] = {
    { FC_ILKN_RX_0_CHFC_TO_CFC_MASKf, 64, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_0_LLFC_FROM_RX_CNTr_fields[] = {
    { ILKN_RX_0_LLFC_FROM_RX_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { ILKN_RX_0_LLFC_FROM_RX_CNT_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_1_CHFC_FORCEr_fields[] = {
    { FC_ILKN_RX_1_CHFC_FORCEf, 64, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_1_CHFC_FROM_CFC_RAWr_fields[] = {
    { FC_ILKN_RX_1_CHFC_FROM_CFC_RAWf, 64, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_RAWr_fields[] = {
    { FC_ILKN_RX_1_CHFC_FROM_PORT_RAWf, 64, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_1_CHFC_FROM_PORT_ROCr_fields[] = {
    { FC_ILKN_RX_1_CHFC_FROM_PORT_ROCf, 64, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_1_CHFC_TO_CFC_MASKr_fields[] = {
    { FC_ILKN_RX_1_CHFC_TO_CFC_MASKf, 64, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_1_LLFC_FROM_RX_CNTr_fields[] = {
    { ILKN_RX_1_LLFC_FROM_RX_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { ILKN_RX_1_LLFC_FROM_RX_CNT_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_RX_CHFC_CAL_LENr_fields[] = {
    { FC_ILKN_RX_0_CHFC_CAL_LENf, 9, 0, SOCF_LE|SOCF_SIG },
    { FC_ILKN_RX_1_CHFC_CAL_LENf, 9, 12, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FORCEr_fields[] = {
    { FC_ILKN_TX_0_GEN_CHFC_FORCEf, 64, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKr_fields[] = {
    { FC_ILKN_TX_0_GEN_CHFC_FROM_CFC_MASKf, 64, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_0_GEN_CHFC_ROCr_fields[] = {
    { FC_ILKN_TX_0_GEN_CHFC_ROCf, 64, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_0_GEN_LLFC_CNTr_fields[] = {
    { ILKN_TX_0_GEN_LLFC_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { ILKN_TX_0_GEN_LLFC_CNT_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_0_LLFC_STOP_TX_CNTr_fields[] = {
    { ILKN_TX_0_LLFC_STOP_TX_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { ILKN_TX_0_LLFC_STOP_TX_CNT_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FORCEr_fields[] = {
    { FC_ILKN_TX_1_GEN_CHFC_FORCEf, 64, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKr_fields[] = {
    { FC_ILKN_TX_1_GEN_CHFC_FROM_CFC_MASKf, 64, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_1_GEN_CHFC_ROCr_fields[] = {
    { FC_ILKN_TX_1_GEN_CHFC_ROCf, 64, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_1_GEN_LLFC_CNTr_fields[] = {
    { ILKN_TX_1_GEN_LLFC_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { ILKN_TX_1_GEN_LLFC_CNT_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_ILKN_TX_1_LLFC_STOP_TX_CNTr_fields[] = {
    { ILKN_TX_1_LLFC_STOP_TX_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { ILKN_TX_1_LLFC_STOP_TX_CNT_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_LLFC_STOP_TX_FORCEr_fields[] = {
    { FC_LLFC_STOP_TX_FORCEf, 32, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_LLFC_STOP_TX_FROM_CFC_MASKr_fields[] = {
    { FC_LLFC_STOP_TX_FROM_CFC_MASKf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_MASK_FC_WHEN_LINK_FAILr_fields[] = {
    { FC_MASK_ILKN_CHFC_WHEN_LINK_FAILf, 2, 28, SOCF_LE|SOCF_SIG },
    { FC_MASK_PFC_WHEN_LINK_FAILf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_CFGr_fields[] = {
    { FC_PFC_RX_TAKE_EVEN_BITSf, 1, 1, SOCF_SIG },
    { FC_PFC_RX_TAKE_LSBf, 1, 0, SOCF_SIG },
    { FC_PFC_TX_MAP_EACH_BIT_TO_TWO_BITSf, 1, 6, SOCF_SIG },
    { FC_PFC_TX_ON_LSBf, 1, 4, SOCF_SIG },
    { FC_PFC_TX_ON_MSBf, 1, 5, SOCF_SIG },
    { INSERT_TWO_IDLES_IN_TX_CALf, 1, 8, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_DEBUG_INDICATIONSr_fields[] = {
    { FC_RX_PFC_FROM_XMALf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FC_RX_PFC_TO_CFCf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { FC_TX_GEN_PFC_FROM_CFCf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { FC_TX_GEN_PFC_TO_XMALf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_MLF_MASKr_fields[] = {
    { FC_TX_N_PORT_0_GEN_PFC_FROM_MLF_MASKf, 8, 0, SOCF_LE|SOCF_SIG },
    { FC_TX_N_PORT_1_GEN_PFC_FROM_MLF_MASKf, 8, 8, SOCF_LE|SOCF_SIG },
    { FC_TX_N_PORT_2_GEN_PFC_FROM_MLF_MASKf, 8, 16, SOCF_LE|SOCF_SIG },
    { FC_TX_N_PORT_3_GEN_PFC_FROM_MLF_MASKf, 8, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_RX_BITMAP_TYPE_Ar_fields[] = {
    { FC_LLFC_STOP_TX_FROM_PFC_TX_BITMAP_TYPE_Af, 8, 72, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_0_RX_BITMAP_TYPE_Af, 8, 0, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_1_RX_BITMAP_TYPE_Af, 8, 8, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_2_RX_BITMAP_TYPE_Af, 8, 16, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_3_RX_BITMAP_TYPE_Af, 8, 24, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_4_RX_BITMAP_TYPE_Af, 8, 32, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_5_RX_BITMAP_TYPE_Af, 8, 40, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_6_RX_BITMAP_TYPE_Af, 8, 48, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_7_RX_BITMAP_TYPE_Af, 8, 56, SOCF_LE|SOCF_SIG },
    { FC_PFC_RX_FORCE_BITMAP_TYPE_Af, 8, 64, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_RX_BITMAP_TYPE_Br_fields[] = {
    { FC_LLFC_STOP_TX_FROM_PFC_TX_BITMAP_TYPE_Bf, 8, 72, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_0_RX_BITMAP_TYPE_Bf, 8, 0, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_1_RX_BITMAP_TYPE_Bf, 8, 8, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_2_RX_BITMAP_TYPE_Bf, 8, 16, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_3_RX_BITMAP_TYPE_Bf, 8, 24, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_4_RX_BITMAP_TYPE_Bf, 8, 32, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_5_RX_BITMAP_TYPE_Bf, 8, 40, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_6_RX_BITMAP_TYPE_Bf, 8, 48, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_7_RX_BITMAP_TYPE_Bf, 8, 56, SOCF_LE|SOCF_SIG },
    { FC_PFC_RX_FORCE_BITMAP_TYPE_Bf, 8, 64, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_fields[] = {
    { FC_PFC_RX_BITMAP_TYPE_PER_PORTf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_TX_BITMAP_TYPE_Ar_fields[] = {
    { FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Af, 3, 72, SOCF_LE|SOCF_SIG },
    { FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Af, 8, 64, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_0_TX_BITMAP_TYPE_Af, 8, 0, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_1_TX_BITMAP_TYPE_Af, 8, 8, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_2_TX_BITMAP_TYPE_Af, 8, 16, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_3_TX_BITMAP_TYPE_Af, 8, 24, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_4_TX_BITMAP_TYPE_Af, 8, 32, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_5_TX_BITMAP_TYPE_Af, 8, 40, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_6_TX_BITMAP_TYPE_Af, 8, 48, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_7_TX_BITMAP_TYPE_Af, 8, 56, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_TX_BITMAP_TYPE_Br_fields[] = {
    { FC_GEN_PFC_FROM_LLFC_SOURCE_TX_BITMAP_TYPE_Bf, 3, 72, SOCF_LE|SOCF_SIG },
    { FC_GEN_PFC_FROM_LLFC_TX_BITMAP_TYPE_Bf, 8, 64, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_0_TX_BITMAP_TYPE_Bf, 8, 0, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_1_TX_BITMAP_TYPE_Bf, 8, 8, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_2_TX_BITMAP_TYPE_Bf, 8, 16, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_3_TX_BITMAP_TYPE_Bf, 8, 24, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_4_TX_BITMAP_TYPE_Bf, 8, 32, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_5_TX_BITMAP_TYPE_Bf, 8, 40, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_6_TX_BITMAP_TYPE_Bf, 8, 48, SOCF_LE|SOCF_SIG },
    { FC_PFC_PRI_7_TX_BITMAP_TYPE_Bf, 8, 56, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_fields[] = {
    { FC_PFC_TX_BITMAP_TYPE_PER_PORTf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_RESETr_fields[] = {
    { FC_RESETf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_RTM_CONFIGr_fields[] = {
    { FC_RTM_CH_PORT_STATE_SELf, 4, 16, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FC_RTM_ENABLEf, 1, 0, SOCF_SIG|SOCF_RES },
    { FC_RTM_EVENT_IDLE_THf, 20, 28, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FC_RTM_EVENT_SELf, 5, 8, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FC_RTM_MODE_CNT_EVNT_DURf, 1, 6, SOCF_SIG|SOCF_RES },
    { FC_RTM_MODE_CNT_TRIG_DURf, 1, 7, SOCF_SIG|SOCF_RES },
    { FC_RTM_MODE_MTBPf, 1, 5, SOCF_SIG|SOCF_RES },
    { FC_RTM_MODE_XOFFf, 1, 4, SOCF_SIG|SOCF_RES },
    { FC_RTM_TRIG_SELf, 8, 20, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_RTM_TIMERr_fields[] = {
    { FC_RTM_TIMERf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_RX_GEN_LLFC_FROM_MLFr_fields[] = {
    { FC_RX_GEN_LLFC_FROM_MLFf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_RX_GEN_PFC_FROM_MLFr_fields[] = {
    { FC_RX_GEN_PFC_FROM_MLFf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_RX_LLFC_STOP_TX_FROM_MUBITSr_fields[] = {
    { FC_RX_0_LLFC_STOP_TX_FROM_MUBITSf, 1, 0, SOCF_RO|SOCF_RES },
    { FC_RX_1_LLFC_STOP_TX_FROM_MUBITSf, 1, 4, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_RX_MUBITS_TO_CFCr_fields[] = {
    { FC_RX_0_MUBITS_TO_CFCf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FC_RX_1_MUBITS_TO_CFCf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_GEN_LLFC_FORCEr_fields[] = {
    { FC_TX_GEN_LLFC_FORCEf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_GEN_LLFC_FROM_CFCr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_CFCf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_GEN_LLFC_FROM_CFC_MASKr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_CFC_MASKf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_GEN_LLFC_FROM_MLF_MASKr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_MLF_MASKf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_GEN_LLFC_FROM_NPM_MASKr_fields[] = {
    { FC_TX_GEN_LLFC_FROM_NPM_MASKf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_GEN_LLFC_TO_XMALr_fields[] = {
    { FC_TX_GEN_LLFC_TO_XMALf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_GEN_PFC_FORCEr_fields[] = {
    { FC_TX_GEN_PFC_FORCEf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_LLFC_STOP_TX_FROM_CFCr_fields[] = {
    { FC_TX_LLFC_STOP_TX_FROM_CFCf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_LLFC_STOP_TX_TO_XMALr_fields[] = {
    { FC_TX_LLFC_STOP_TX_TO_XMALf, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_LOW_PASS_FILTERr_fields[] = {
    { FC_TX_LOW_PASS_FILTER_CNTf, 16, 0, SOCF_LE|SOCF_SIG },
    { FC_TX_LOW_PASS_FOR_GEN_LLFCf, 1, 20, SOCF_SIG },
    { FC_TX_LOW_PASS_FOR_GEN_PFCf, 1, 16, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FC_TX_MUBITS_FROM_CFCr_fields[] = {
    { FC_TX_0_MUBITS_FROM_CFCf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FC_TX_1_MUBITS_FROM_CFCf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORTSr_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_0_MLFf, 2, 0, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_1_MLFf, 2, 4, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0r_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0f, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_0_BIN_0_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1r_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1f, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_0_BIN_1_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2r_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2f, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_0_BIN_2_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3r_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3f, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_0_BIN_3_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_0_THr_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_0_TH_0f, 12, 0, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_0_TH_1f, 12, 12, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_0_TH_2f, 12, 24, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0r_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0f, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_1_BIN_0_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1r_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1f, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_1_BIN_1_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2r_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2f, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_1_BIN_2_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3r_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3f, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_1_BIN_3_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_STATUS_HISTOGRAM_PORT_1_THr_fields[] = {
    { FIFO_STATUS_HISTOGRAM_PORT_1_TH_0f, 12, 0, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_1_TH_1f, 12, 12, SOCF_LE|SOCF_SIG|SOCF_RES },
    { FIFO_STATUS_HISTOGRAM_PORT_1_TH_2f, 12, 24, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_WRITE_POINTER_MLF_SELECTr_fields[] = {
    { CHOSEN_RX_PORT_FOR_WRITE_POINTERf, 3, 0, SOCF_LE|SOCF_SIG|SOCF_RES },
    { CHOSEN_TX_PORT_FOR_WRITE_POINTERf, 3, 4, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_FIFO_WRITE_POINTER_RESULTr_fields[] = {
    { WRITE_POINTER_OF_CHOSEN_RX_PORTf, 11, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRITE_POINTER_OF_CHOSEN_TX_PORTf, 9, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_HRF_RX_CONTROLLER_CONFIG_1r_fields[] = {
    { HRF_RX_N_HIGH_REQ_THRESHOLDf, 11, 0, SOCF_LE|SOCF_SIG },
    { HRF_RX_N_LLFC_THRESHOLD_CLRf, 11, 36, SOCF_LE|SOCF_SIG },
    { HRF_RX_N_LLFC_THRESHOLD_SETf, 11, 24, SOCF_LE|SOCF_SIG },
    { HRF_RX_N_PFC_THRESHOLD_CLRf, 11, 60, SOCF_LE|SOCF_SIG },
    { HRF_RX_N_PFC_THRESHOLD_SETf, 11, 48, SOCF_LE|SOCF_SIG },
    { HRF_RX_N_THRESHOLD_AFTER_OVERFLOWf, 11, 12, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_HRF_RX_CONTROLLER_MAX_OCCUPANCYr_fields[] = {
    { HRF_RX_0_MAX_OCCUPANCYf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { HRF_RX_0_WAS_EMPTYf, 1, 13, SOCF_RO|SOCF_RES },
    { HRF_RX_1_MAX_OCCUPANCYf, 12, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { HRF_RX_1_WAS_EMPTYf, 1, 29, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_HRF_RX_CONTROLLER_STATUSr_fields[] = {
    { HRF_RX_0_OVERFLOW_ERRf, 1, 13, SOCF_RO|SOCF_RES },
    { HRF_RX_0_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { HRF_RX_1_OVERFLOW_ERRf, 1, 29, SOCF_RO|SOCF_RES },
    { HRF_RX_1_STATUSf, 12, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_HRF_TX_CONTROLLER_CONFIGr_fields[] = {
    { HRF_TX_N_EOB_VEC_BYPASS_ENABLEf, 1, 27, SOCF_SIG|SOCF_RES },
    { HRF_TX_N_NUM_CREDITS_TO_EGQf, 9, 16, SOCF_LE|SOCF_SIG },
    { HRF_TX_N_RESET_PORT_CREDITSf, 1, 28, SOCF_SIG },
    { HRF_TX_N_RESET_PORT_CREDITS_VALUEf, 5, 32, SOCF_LE|SOCF_SIG|SOCF_RES },
    { HRF_TX_N_START_TX_THRESHOLDf, 8, 0, SOCF_LE|SOCF_SIG },
    { HRF_TX_N_STOP_RD_2_WHEN_NOT_RDYf, 1, 26, SOCF_SIG|SOCF_RES },
    { HRF_TX_N_THRESHOLD_AFTER_OVERFLOWf, 8, 8, SOCF_LE|SOCF_SIG|SOCF_RES },
    { HRF_TX_N__512B_IN_2_CLKSf, 1, 25, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_HRF_TX_CONTROLLER_STATUSr_fields[] = {
    { HRF_TX_0_OVERFLOW_ERRf, 1, 12, SOCF_RO|SOCF_RES },
    { HRF_TX_0_STATUSf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { HRF_TX_1_OVERFLOW_ERRf, 1, 28, SOCF_RO|SOCF_RES },
    { HRF_TX_1_STATUSf, 9, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_HRF_TX_MLF_MAX_OCCUPANCYr_fields[] = {
    { HRF_TX_0_MAX_OCCUPANCYf, 9, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { HRF_TX_1_MAX_OCCUPANCYf, 9, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_0_MULTIPLE_USE_BITSr_fields[] = {
    { ILKN_RX_0_LLFC_STOP_TX_FROM_MULTIPLE_USE_BITS_MASKf, 8, 0, SOCF_LE|SOCF_SIG },
    { ILKN_RX_0_MULTIPLE_USE_BITS_TO_CFC_MASKf, 8, 8, SOCF_LE|SOCF_SIG },
    { ILKN_TX_0_MULTIPLE_USE_BITS_FORCEf, 8, 24, SOCF_LE|SOCF_SIG },
    { ILKN_TX_0_MULTIPLE_USE_BITS_FROM_CFC_MASKf, 8, 32, SOCF_LE|SOCF_SIG },
    { ILKN_TX_0_MULTIPLE_USE_BITS_FROM_LLFC_MASKf, 8, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_0_RETRANS_SEQ_AT_DISCr_fields[] = {
    { ILKN_0_RETRANS_RX_LAST_GOOD_SEQf, 8, 16, SOCF_LE|SOCF_RO },
    { ILKN_0_RETRANS_RX_SEQ_AFTER_DISCf, 8, 8, SOCF_LE|SOCF_RO },
    { ILKN_0_RETRANS_RX_SEQ_B_4_DISCf, 8, 0, SOCF_LE|SOCF_RO },
    { ILKN_0_RETRANS_TX_LAST_SEQ_TRANSMITTEDf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_1_MULTIPLE_USE_BITSr_fields[] = {
    { ILKN_RX_1_LLFC_STOP_TX_FROM_MULTIPLE_USE_BITS_MASKf, 8, 0, SOCF_LE|SOCF_SIG },
    { ILKN_RX_1_MULTIPLE_USE_BITS_TO_CFC_MASKf, 8, 8, SOCF_LE|SOCF_SIG },
    { ILKN_TX_1_MULTIPLE_USE_BITS_FORCEf, 8, 24, SOCF_LE|SOCF_SIG },
    { ILKN_TX_1_MULTIPLE_USE_BITS_FROM_CFC_MASKf, 8, 32, SOCF_LE|SOCF_SIG },
    { ILKN_TX_1_MULTIPLE_USE_BITS_FROM_LLFC_MASKf, 8, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_1_RETRANS_SEQ_AT_DISCr_fields[] = {
    { ILKN_1_RETRANS_RX_LAST_GOOD_SEQf, 8, 16, SOCF_LE|SOCF_RO },
    { ILKN_1_RETRANS_RX_SEQ_AFTER_DISCf, 8, 8, SOCF_LE|SOCF_RO },
    { ILKN_1_RETRANS_RX_SEQ_B_4_DISCf, 8, 0, SOCF_LE|SOCF_RO },
    { ILKN_1_RETRANS_TX_LAST_SEQ_TRANSMITTEDf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_DEBUG_CONFIGr_fields[] = {
    { ILKN_RX_FORCE_RETRANS_REQ_0f, 1, 0, SOCF_SIG },
    { ILKN_RX_FORCE_RETRANS_REQ_1f, 1, 1, SOCF_SIG },
    { ILKN_TX_ERR_INJ_BIT_ERR_GO_0f, 1, 4, SOCF_SIG },
    { ILKN_TX_ERR_INJ_BIT_ERR_GO_1f, 1, 5, SOCF_SIG },
    { ILKN_TX_ERR_INJ_BIT_ERR_LANE_0f, 5, 8, SOCF_LE|SOCF_SIG },
    { ILKN_TX_ERR_INJ_BIT_ERR_LANE_1f, 4, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_DEBUG_STATUSr_fields[] = {
    { ILKN_RX_RETRANS_LATENCY_0f, 16, 0, SOCF_LE|SOCF_RO },
    { ILKN_RX_RETRANS_LATENCY_1f, 16, 16, SOCF_LE|SOCF_RO },
    { ILKN_TX_ERR_INJ_BIT_ERR_DONE_0f, 1, 32, SOCF_RO },
    { ILKN_TX_ERR_INJ_BIT_ERR_DONE_1f, 1, 33, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ILKN_CRC_32_LANE_ERR_INDICATION_LANES_0_11_INT_MASKf, 1, 6, SOCF_SIG },
    { ILKN_CRC_32_LANE_ERR_INDICATION_LANES_12_23_INT_MASKf, 1, 7, SOCF_SIG },
    { ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_0_11_INT_MASKf, 1, 12, SOCF_SIG },
    { ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_12_23_INT_MASKf, 1, 13, SOCF_SIG },
    { ILKN_LANE_FRAMING_ERR_LANES_0_11_INT_MASKf, 1, 10, SOCF_SIG },
    { ILKN_LANE_FRAMING_ERR_LANES_12_23_INT_MASKf, 1, 11, SOCF_SIG },
    { ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_0_11_INT_MASKf, 1, 18, SOCF_SIG },
    { ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_12_23_INT_MASKf, 1, 19, SOCF_SIG },
    { ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_0_11_INT_MASKf, 1, 20, SOCF_SIG },
    { ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_12_23_INT_MASKf, 1, 21, SOCF_SIG },
    { ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_0_11_INT_MASKf, 1, 14, SOCF_SIG },
    { ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_12_23_INT_MASKf, 1, 15, SOCF_SIG },
    { ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_0_11_INT_MASKf, 1, 16, SOCF_SIG },
    { ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_12_23_INT_MASKf, 1, 17, SOCF_SIG },
    { ILKN_LANE_SYNCH_ERR_LANES_0_11_INT_MASKf, 1, 8, SOCF_SIG },
    { ILKN_LANE_SYNCH_ERR_LANES_12_23_INT_MASKf, 1, 9, SOCF_SIG },
    { ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INT_MASKf, 1, 2, SOCF_SIG },
    { ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INT_MASKf, 1, 3, SOCF_SIG },
    { ILKN_RX_0_RETRANS_ERR_INT_MASKf, 1, 28, SOCF_SIG },
    { ILKN_RX_1_RETRANS_ERR_INT_MASKf, 1, 29, SOCF_SIG },
    { ILKN_RX_PARITY_ERR_INT_MASKf, 1, 22, SOCF_SIG },
    { ILKN_RX_PORT_0_ALIGN_ERR_INT_MASKf, 1, 4, SOCF_SIG },
    { ILKN_RX_PORT_0_STATUS_CHANGE_INT_MASKf, 1, 0, SOCF_SIG },
    { ILKN_RX_PORT_0_STATUS_ERR_INT_MASKf, 1, 24, SOCF_SIG },
    { ILKN_RX_PORT_1_ALIGN_ERR_INT_MASKf, 1, 5, SOCF_SIG },
    { ILKN_RX_PORT_1_STATUS_CHANGE_INT_MASKf, 1, 1, SOCF_SIG },
    { ILKN_RX_PORT_1_STATUS_ERR_INT_MASKf, 1, 25, SOCF_SIG },
    { ILKN_TX_PARITY_ERR_INT_MASKf, 1, 23, SOCF_SIG },
    { ILKN_TX_PORT_0_STATUS_ERR_INT_MASKf, 1, 26, SOCF_SIG },
    { ILKN_TX_PORT_1_STATUS_ERR_INT_MASKf, 1, 27, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_INTERRUPT_REGISTERr_fields[] = {
    { ILKN_CRC_32_LANE_ERR_INDICATION_LANES_0_11_INTf, 1, 6, SOCF_INTR },
    { ILKN_CRC_32_LANE_ERR_INDICATION_LANES_12_23_INTf, 1, 7, SOCF_INTR },
    { ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_0_11_INTf, 1, 12, SOCF_INTR },
    { ILKN_LANE_BAD_FRAMING_TYPE_ERR_LANES_12_23_INTf, 1, 13, SOCF_INTR },
    { ILKN_LANE_FRAMING_ERR_LANES_0_11_INTf, 1, 10, SOCF_INTR },
    { ILKN_LANE_FRAMING_ERR_LANES_12_23_INTf, 1, 11, SOCF_INTR },
    { ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_0_11_INTf, 1, 18, SOCF_INTR },
    { ILKN_LANE_META_FRAME_LENGTH_ERR_LANES_12_23_INTf, 1, 19, SOCF_INTR },
    { ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_0_11_INTf, 1, 20, SOCF_INTR },
    { ILKN_LANE_META_FRAME_REPEAT_ERR_LANES_12_23_INTf, 1, 21, SOCF_INTR },
    { ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_0_11_INTf, 1, 14, SOCF_INTR },
    { ILKN_LANE_META_FRAME_SYNC_WORD_ERR_LANES_12_23_INTf, 1, 15, SOCF_INTR },
    { ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_0_11_INTf, 1, 16, SOCF_INTR },
    { ILKN_LANE_SCRAMBLER_STATE_ERR_LANES_12_23_INTf, 1, 17, SOCF_INTR },
    { ILKN_LANE_SYNCH_ERR_LANES_0_11_INTf, 1, 8, SOCF_INTR },
    { ILKN_LANE_SYNCH_ERR_LANES_12_23_INTf, 1, 9, SOCF_INTR },
    { ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INTf, 1, 2, SOCF_INTR },
    { ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INTf, 1, 3, SOCF_INTR },
    { ILKN_RX_0_RETRANS_ERR_INTf, 1, 28, SOCF_INTR },
    { ILKN_RX_1_RETRANS_ERR_INTf, 1, 29, SOCF_INTR },
    { ILKN_RX_PARITY_ERR_INTf, 1, 22, SOCF_INTR },
    { ILKN_RX_PORT_0_ALIGN_ERR_INTf, 1, 4, SOCF_INTR },
    { ILKN_RX_PORT_0_STATUS_CHANGE_INTf, 1, 0, SOCF_INTR },
    { ILKN_RX_PORT_0_STATUS_ERR_INTf, 1, 24, SOCF_INTR },
    { ILKN_RX_PORT_1_ALIGN_ERR_INTf, 1, 5, SOCF_INTR },
    { ILKN_RX_PORT_1_STATUS_CHANGE_INTf, 1, 1, SOCF_INTR },
    { ILKN_RX_PORT_1_STATUS_ERR_INTf, 1, 25, SOCF_INTR },
    { ILKN_TX_PARITY_ERR_INTf, 1, 23, SOCF_INTR },
    { ILKN_TX_PORT_0_STATUS_ERR_INTf, 1, 26, SOCF_INTR },
    { ILKN_TX_PORT_1_STATUS_ERR_INTf, 1, 27, SOCF_INTR }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_INTERRUPT_REGISTER_TESTr_fields[] = {
    { ILKN_INTERRUPT_REGISTER_TESTf, 30, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_INVERT_POLARITY_SIGNALSr_fields[] = {
    { ILKN_INVERT_CTL_TX_DIAGWORD_INTFSTAT_BBB_POLARITYf, 1, 5, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_CTL_TX_DIAGWORD_INTFSTAT_POLARITYf, 1, 4, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_CTL_TX_DIAGWORD_LANESTAT_POLARITYf, 1, 3, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_CTL_TX_FC_STAT_BBB_POLARITYf, 1, 7, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_CTL_TX_FC_STAT_POLARITYf, 1, 6, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_CTL_TX_MUBITS_BBB_POLARITYf, 1, 11, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_CTL_TX_MUBITS_POLARITYf, 1, 10, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_STAT_RX_DIAGWORD_INTFSTAT_POLARITYf, 1, 0, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_STAT_RX_FC_STAT_BBB_POLARITYf, 1, 2, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_STAT_RX_FC_STAT_POLARITYf, 1, 1, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_STAT_RX_MUBITS_BBB_POLARITYf, 1, 9, SOCF_SIG|SOCF_RES },
    { ILKN_INVERT_STAT_RX_MUBITS_POLARITYf, 1, 8, SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_ILKN_MODEr_fields[] = {
    { IS_ILKNf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_MULTIPLE_USE_BITS_STATUSr_fields[] = {
    { ILKN_RX_0_MULTIPLE_USE_BITS_VALUEf, 8, 0, SOCF_LE|SOCF_RO },
    { ILKN_RX_1_MULTIPLE_USE_BITS_VALUEf, 8, 8, SOCF_LE|SOCF_RO },
    { ILKN_TX_0_MULTIPLE_USE_BITS_VALUEf, 8, 16, SOCF_LE|SOCF_RO },
    { ILKN_TX_1_MULTIPLE_USE_BITS_VALUEf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RESETr_fields[] = {
    { HRF_RX_0_CONTROLLER_RSTNf, 1, 20, SOCF_SIG },
    { HRF_RX_1_CONTROLLER_RSTNf, 1, 21, SOCF_SIG },
    { HRF_TX_0_CONTROLLER_RSTNf, 1, 22, SOCF_SIG },
    { HRF_TX_1_CONTROLLER_RSTNf, 1, 23, SOCF_SIG },
    { ILKN_RX_0_LBUS_RSTNf, 1, 4, SOCF_SIG|SOCF_RES },
    { ILKN_RX_0_LOGIC_LANES_RSTNf, 1, 8, SOCF_SIG|SOCF_RES },
    { ILKN_RX_0_PORT_RSTNf, 1, 0, SOCF_SIG },
    { ILKN_RX_1_LBUS_RSTNf, 1, 5, SOCF_SIG|SOCF_RES },
    { ILKN_RX_1_LOGIC_LANES_RSTNf, 1, 9, SOCF_SIG|SOCF_RES },
    { ILKN_RX_1_PORT_RSTNf, 1, 1, SOCF_SIG },
    { ILKN_TX_0_LBUS_RSTNf, 1, 6, SOCF_SIG|SOCF_RES },
    { ILKN_TX_0_LOGIC_LANES_RSTNf, 1, 10, SOCF_SIG|SOCF_RES },
    { ILKN_TX_0_PORT_RSTNf, 1, 2, SOCF_SIG },
    { ILKN_TX_0_STRIPER_RSTNf, 1, 12, SOCF_SIG|SOCF_RES },
    { ILKN_TX_1_LBUS_RSTNf, 1, 7, SOCF_SIG|SOCF_RES },
    { ILKN_TX_1_LOGIC_LANES_RSTNf, 1, 11, SOCF_SIG|SOCF_RES },
    { ILKN_TX_1_PORT_RSTNf, 1, 3, SOCF_SIG },
    { ILKN_TX_1_STRIPER_RSTNf, 1, 13, SOCF_SIG|SOCF_RES },
    { ILKN_WRAP_RSTNf, 1, 16, SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RETRANSMIT_FSM_STATE_DEBUG_CONFIGr_fields[] = {
    { ILKN_RX_0_RETRANS_FSM_STATE_TO_MONITORf, 8, 0, SOCF_LE|SOCF_SIG|SOCF_RES },
    { ILKN_RX_1_RETRANS_FSM_STATE_TO_MONITORf, 8, 8, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIGr_fields[] = {
    { ILKN_RX_0_RETRANS_ENABLEf, 1, 0, SOCF_SIG },
    { ILKN_RX_0_RETRANS_FORCED_ERRORf, 1, 3, SOCF_SIG|SOCF_RES },
    { ILKN_RX_0_RETRANS_LOGIC_RESETf, 1, 2, SOCF_SIG|SOCF_RES },
    { ILKN_RX_0_RETRANS_MULTIPLYf, 2, 8, SOCF_LE|SOCF_SIG },
    { ILKN_RX_0_RETRANS_RESET_DURATIONf, 16, 16, SOCF_LE|SOCF_SIG },
    { ILKN_RX_0_RETRANS_RESET_WHEN_ALIGNED_ERRORf, 1, 12, SOCF_SIG },
    { ILKN_RX_0_RETRANS_RESET_WHEN_ERRORf, 1, 1, SOCF_SIG },
    { ILKN_RX_0_RETRANS_RESET_WHEN_RETRY_ERRORf, 1, 10, SOCF_SIG },
    { ILKN_RX_0_RETRANS_RESET_WHEN_TIMEOUT_ERRORf, 1, 15, SOCF_SIG },
    { ILKN_RX_0_RETRANS_RESET_WHEN_WDOG_ERRORf, 1, 11, SOCF_SIG },
    { ILKN_RX_0_RETRANS_RESET_WHEN_WRAP_AFTER_DISC_ERRORf, 1, 13, SOCF_SIG },
    { ILKN_RX_0_RETRANS_RESET_WHEN_WRAP_B_4_DISC_ERRORf, 1, 14, SOCF_SIG },
    { ILKN_RX_0_RETRANS_RETRYf, 4, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RX_0_RETRANSMIT_CONFIG_TIMERSr_fields[] = {
    { ILKN_RX_0_RETRANS_RESET_MODEf, 1, 52, SOCF_SIG },
    { ILKN_RX_0_RETRANS_SHORT_TIMERf, 16, 16, SOCF_LE|SOCF_SIG },
    { ILKN_RX_0_RETRANS_TIMEOUTf, 16, 0, SOCF_LE|SOCF_SIG },
    { ILKN_RX_0_RETRANS_WDOGf, 12, 40, SOCF_LE|SOCF_SIG },
    { ILKN_RX_0_RETRANS_WRAP_TIMERf, 8, 32, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RX_0_RETRANSMIT_DEBUG_INFORMATIONr_fields[] = {
    { ILKN_RX_0_RETRANS_ACK_RECEIVEDf, 1, 13, SOCF_RO },
    { ILKN_RX_0_RETRANS_CRC_24_ERRf, 1, 19, SOCF_RO },
    { ILKN_RX_0_RETRANS_DISCf, 1, 14, SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATEf, 3, 16, SOCF_LE|SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATE_0f, 1, 24, SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATE_1f, 1, 25, SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATE_2f, 1, 26, SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATE_3f, 1, 27, SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATE_4f, 1, 28, SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATE_5f, 1, 29, SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATE_6f, 1, 30, SOCF_RO },
    { ILKN_RX_0_RETRANS_FSM_STATE_7f, 1, 31, SOCF_RO },
    { ILKN_RX_0_RETRANS_LAST_GOOD_SEQ_NUMf, 8, 0, SOCF_LE|SOCF_RO },
    { ILKN_RX_0_RETRANS_LAST_GOOD_SUB_SEQ_NUMf, 3, 8, SOCF_LE|SOCF_RO },
    { ILKN_RX_0_RETRANS_REACHED_TIMOUTf, 1, 15, SOCF_RO },
    { ILKN_RX_0_RETRANS_REQ_SENTf, 1, 12, SOCF_RO },
    { ILKN_RX_0_RETRANS_RETRY_ERRf, 1, 20, SOCF_RO },
    { ILKN_RX_0_RETRANS_WDOG_ERRf, 1, 21, SOCF_RO },
    { ILKN_RX_0_RETRANS_WRAP_AFTER_DISC_ERRf, 1, 22, SOCF_RO },
    { ILKN_RX_0_RETRANS_WRAP_B_4_DISC_ERRf, 1, 23, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIGr_fields[] = {
    { ILKN_RX_1_RETRANS_ENABLEf, 1, 0, SOCF_SIG },
    { ILKN_RX_1_RETRANS_FORCED_ERRORf, 1, 3, SOCF_SIG },
    { ILKN_RX_1_RETRANS_LOGIC_RESETf, 1, 2, SOCF_SIG },
    { ILKN_RX_1_RETRANS_MULTIPLYf, 2, 8, SOCF_LE|SOCF_SIG },
    { ILKN_RX_1_RETRANS_RESET_DURATIONf, 16, 16, SOCF_LE|SOCF_SIG },
    { ILKN_RX_1_RETRANS_RESET_WHEN_ALIGNED_ERRORf, 1, 12, SOCF_SIG },
    { ILKN_RX_1_RETRANS_RESET_WHEN_ERRORf, 1, 1, SOCF_SIG },
    { ILKN_RX_1_RETRANS_RESET_WHEN_RETRY_ERRORf, 1, 10, SOCF_SIG },
    { ILKN_RX_1_RETRANS_RESET_WHEN_TIMEOUT_ERRORf, 1, 15, SOCF_SIG },
    { ILKN_RX_1_RETRANS_RESET_WHEN_WDOG_ERRORf, 1, 11, SOCF_SIG },
    { ILKN_RX_1_RETRANS_RESET_WHEN_WRAP_AFTER_DISC_ERRORf, 1, 13, SOCF_SIG },
    { ILKN_RX_1_RETRANS_RESET_WHEN_WRAP_B_4_DISC_ERRORf, 1, 14, SOCF_SIG },
    { ILKN_RX_1_RETRANS_RETRYf, 4, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RX_1_RETRANSMIT_CONFIG_TIMERSr_fields[] = {
    { ILKN_RX_1_RETRANS_RESET_MODEf, 1, 52, SOCF_SIG },
    { ILKN_RX_1_RETRANS_SHORT_TIMERf, 16, 16, SOCF_LE|SOCF_SIG },
    { ILKN_RX_1_RETRANS_TIMEOUTf, 16, 0, SOCF_LE|SOCF_SIG },
    { ILKN_RX_1_RETRANS_WDOGf, 12, 40, SOCF_LE|SOCF_SIG },
    { ILKN_RX_1_RETRANS_WRAP_TIMERf, 8, 32, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RX_1_RETRANSMIT_DEBUG_INFORMATIONr_fields[] = {
    { ILKN_RX_1_RETRANS_ACK_RECEIVEDf, 1, 13, SOCF_RO },
    { ILKN_RX_1_RETRANS_CRC_24_ERRf, 1, 19, SOCF_RO },
    { ILKN_RX_1_RETRANS_DISCf, 1, 14, SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATEf, 3, 16, SOCF_LE|SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATE_0f, 1, 24, SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATE_1f, 1, 25, SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATE_2f, 1, 26, SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATE_3f, 1, 27, SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATE_4f, 1, 28, SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATE_5f, 1, 29, SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATE_6f, 1, 30, SOCF_RO },
    { ILKN_RX_1_RETRANS_FSM_STATE_7f, 1, 31, SOCF_RO },
    { ILKN_RX_1_RETRANS_LAST_GOOD_SEQ_NUMf, 8, 0, SOCF_LE|SOCF_RO },
    { ILKN_RX_1_RETRANS_LAST_GOOD_SUB_SEQ_NUMf, 3, 8, SOCF_LE|SOCF_RO },
    { ILKN_RX_1_RETRANS_REACHED_TIMOUTf, 1, 15, SOCF_RO },
    { ILKN_RX_1_RETRANS_REQ_SENTf, 1, 12, SOCF_RO },
    { ILKN_RX_1_RETRANS_RETRY_ERRf, 1, 20, SOCF_RO },
    { ILKN_RX_1_RETRANS_WDOG_ERRf, 1, 21, SOCF_RO },
    { ILKN_RX_1_RETRANS_WRAP_AFTER_DISC_ERRf, 1, 22, SOCF_RO },
    { ILKN_RX_1_RETRANS_WRAP_B_4_DISC_ERRf, 1, 23, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RX_FORCE_RESYNCr_fields[] = {
    { RX_FORCE_LANES_RESYNCf, 24, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_RX_LANES_RESETr_fields[] = {
    { ILKN_RX_LOGIC_LANE_RSTNf, 24, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_TX_0_RETRANSMIT_CONFIGr_fields[] = {
    { ILKN_TX_0_RETRANS_ENABLEf, 1, 0, SOCF_SIG },
    { ILKN_TX_0_RETRANS_IGNORE_EN_FROM_CFCf, 1, 20, SOCF_SIG },
    { ILKN_TX_0_RETRANS_IGNORE_RETRANS_REQ_WHEN_FIFO_ALMOST_EMPTYf, 1, 29, SOCF_SIG },
    { ILKN_TX_0_RETRANS_MULTIPLYf, 2, 24, SOCF_LE|SOCF_SIG },
    { ILKN_TX_0_RETRANS_NUM_ENTRIES_TO_SAVEf, 9, 4, SOCF_LE|SOCF_SIG },
    { ILKN_TX_0_RETRANS_REACT_ONLY_AT_POS_EDGEf, 1, 16, SOCF_SIG },
    { ILKN_TX_0_RETRANS_WAIT_FOR_SEQ_NUM_CHANGEf, 1, 28, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_TX_1_RETRANSMIT_CONFIGr_fields[] = {
    { ILKN_TX_1_RETRANS_ENABLEf, 1, 0, SOCF_SIG },
    { ILKN_TX_1_RETRANS_IGNORE_EN_FROM_CFCf, 1, 20, SOCF_SIG },
    { ILKN_TX_1_RETRANS_IGNORE_RETRANS_REQ_WHEN_FIFO_ALMOST_EMPTYf, 1, 29, SOCF_SIG },
    { ILKN_TX_1_RETRANS_MULTIPLYf, 2, 24, SOCF_LE|SOCF_SIG },
    { ILKN_TX_1_RETRANS_NUM_ENTRIES_TO_SAVEf, 9, 4, SOCF_LE|SOCF_SIG },
    { ILKN_TX_1_RETRANS_REACT_ONLY_AT_POS_EDGEf, 1, 16, SOCF_SIG },
    { ILKN_TX_1_RETRANS_WAIT_FOR_SEQ_NUM_CHANGEf, 1, 28, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_ILKN_TX_LANES_RESETr_fields[] = {
    { ILKN_TX_LOGIC_LANE_RSTNf, 24, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_INDIRECT_EGRESS_DATA_LSB_SELr_fields[] = {
    { INDIRECT_EGRESS_DATA_LSB_SELf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_INDIRECT_WR_MASKr_fields[] = {
    { INDIRECT_WR_MASKf, 52, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_ING_FIFO_DATA_WATER_MARKr_fields[] = {
    { ING_FIF_WTR_MRKf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_INITIATE_1B_ECC_ERRORSr_fields[] = {
    { ILKN_RX_ALGN_MEM_INITIATE_ECC_1B_ERRf, 24, 21, SOCF_LE|SOCF_SIG },
    { ILKN_TX_0_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_1B_ERRf, 1, 45, SOCF_SIG },
    { ILKN_TX_1_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_1B_ERRf, 1, 46, SOCF_SIG },
    { MLF_RX_0_MEM_A_CTRL_INITIATE_ECC_1B_ERRf, 1, 0, SOCF_SIG },
    { MLF_RX_0_MEM_B_CTRL_INITIATE_ECC_1B_ERRf, 1, 7, SOCF_SIG },
    { MLF_RX_1_MEM_A_CTRL_INITIATE_ECC_1B_ERRf, 1, 1, SOCF_SIG },
    { MLF_RX_1_MEM_B_CTRL_INITIATE_ECC_1B_ERRf, 1, 8, SOCF_SIG },
    { MLF_RX_2_MEM_A_CTRL_INITIATE_ECC_1B_ERRf, 1, 2, SOCF_SIG },
    { MLF_RX_2_MEM_B_CTRL_INITIATE_ECC_1B_ERRf, 1, 9, SOCF_SIG },
    { MLF_RX_3_MEM_A_CTRL_INITIATE_ECC_1B_ERRf, 1, 3, SOCF_SIG },
    { MLF_RX_3_MEM_B_CTRL_INITIATE_ECC_1B_ERRf, 1, 10, SOCF_SIG },
    { MLF_RX_4_MEM_A_CTRL_INITIATE_ECC_1B_ERRf, 1, 4, SOCF_SIG },
    { MLF_RX_4_MEM_B_CTRL_INITIATE_ECC_1B_ERRf, 1, 11, SOCF_SIG },
    { MLF_RX_5_MEM_A_CTRL_INITIATE_ECC_1B_ERRf, 1, 5, SOCF_SIG },
    { MLF_RX_5_MEM_B_CTRL_INITIATE_ECC_1B_ERRf, 1, 12, SOCF_SIG },
    { MLF_RX_6_MEM_A_CTRL_INITIATE_ECC_1B_ERRf, 1, 6, SOCF_SIG },
    { MLF_RX_6_MEM_B_CTRL_INITIATE_ECC_1B_ERRf, 1, 13, SOCF_SIG },
    { MLF_TX_0_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 14, SOCF_SIG },
    { MLF_TX_1_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 15, SOCF_SIG },
    { MLF_TX_2_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 16, SOCF_SIG },
    { MLF_TX_3_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 17, SOCF_SIG },
    { MLF_TX_4_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 18, SOCF_SIG },
    { MLF_TX_5_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 19, SOCF_SIG },
    { MLF_TX_6_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 20, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_INITIATE_1B_ECC_ERRORS_BCM88202_A0r_fields[] = {
    { EGR_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 1, SOCF_SIG },
    { ING_MEM_CTRL_INITIATE_ECC_1B_ERRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_INITIATE_2B_ECC_ERRORSr_fields[] = {
    { ILKN_RX_ALGN_MEM_INITIATE_ECC_2B_ERRf, 24, 21, SOCF_LE|SOCF_SIG },
    { ILKN_TX_0_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_2B_ERRf, 1, 45, SOCF_SIG },
    { ILKN_TX_1_LBUS_ADAPT_RAM_MEM_INITIATE_ECC_2B_ERRf, 1, 46, SOCF_SIG },
    { MLF_RX_0_MEM_A_CTRL_INITIATE_ECC_2B_ERRf, 1, 0, SOCF_SIG },
    { MLF_RX_0_MEM_B_CTRL_INITIATE_ECC_2B_ERRf, 1, 7, SOCF_SIG },
    { MLF_RX_1_MEM_A_CTRL_INITIATE_ECC_2B_ERRf, 1, 1, SOCF_SIG },
    { MLF_RX_1_MEM_B_CTRL_INITIATE_ECC_2B_ERRf, 1, 8, SOCF_SIG },
    { MLF_RX_2_MEM_A_CTRL_INITIATE_ECC_2B_ERRf, 1, 2, SOCF_SIG },
    { MLF_RX_2_MEM_B_CTRL_INITIATE_ECC_2B_ERRf, 1, 9, SOCF_SIG },
    { MLF_RX_3_MEM_A_CTRL_INITIATE_ECC_2B_ERRf, 1, 3, SOCF_SIG },
    { MLF_RX_3_MEM_B_CTRL_INITIATE_ECC_2B_ERRf, 1, 10, SOCF_SIG },
    { MLF_RX_4_MEM_A_CTRL_INITIATE_ECC_2B_ERRf, 1, 4, SOCF_SIG },
    { MLF_RX_4_MEM_B_CTRL_INITIATE_ECC_2B_ERRf, 1, 11, SOCF_SIG },
    { MLF_RX_5_MEM_A_CTRL_INITIATE_ECC_2B_ERRf, 1, 5, SOCF_SIG },
    { MLF_RX_5_MEM_B_CTRL_INITIATE_ECC_2B_ERRf, 1, 12, SOCF_SIG },
    { MLF_RX_6_MEM_A_CTRL_INITIATE_ECC_2B_ERRf, 1, 6, SOCF_SIG },
    { MLF_RX_6_MEM_B_CTRL_INITIATE_ECC_2B_ERRf, 1, 13, SOCF_SIG },
    { MLF_TX_0_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 14, SOCF_SIG },
    { MLF_TX_1_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 15, SOCF_SIG },
    { MLF_TX_2_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 16, SOCF_SIG },
    { MLF_TX_3_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 17, SOCF_SIG },
    { MLF_TX_4_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 18, SOCF_SIG },
    { MLF_TX_5_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 19, SOCF_SIG },
    { MLF_TX_6_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 20, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_INITIATE_2B_ECC_ERRORS_BCM88202_A0r_fields[] = {
    { EGR_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 1, SOCF_SIG },
    { ING_MEM_CTRL_INITIATE_ECC_2B_ERRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_INITIATE_PARITY_ERRORSr_fields[] = {
    { ILKN_TX_0_EXPN_MEM_INITIATE_PAR_ERRf, 24, 31, SOCF_LE|SOCF_SIG },
    { ILKN_TX_1_EXPN_MEM_INITIATE_PAR_ERRf, 12, 55, SOCF_LE|SOCF_SIG },
    { MLF_RX_0_MEM_A_INITIATE_PAR_ERRf, 1, 0, SOCF_SIG },
    { MLF_RX_0_MEM_B_INITIATE_PAR_ERRf, 1, 7, SOCF_SIG },
    { MLF_RX_1_MEM_A_INITIATE_PAR_ERRf, 1, 1, SOCF_SIG },
    { MLF_RX_1_MEM_B_INITIATE_PAR_ERRf, 1, 8, SOCF_SIG },
    { MLF_RX_2_MEM_A_INITIATE_PAR_ERRf, 1, 2, SOCF_SIG },
    { MLF_RX_2_MEM_B_INITIATE_PAR_ERRf, 1, 9, SOCF_SIG },
    { MLF_RX_3_MEM_A_INITIATE_PAR_ERRf, 1, 3, SOCF_SIG },
    { MLF_RX_3_MEM_B_INITIATE_PAR_ERRf, 1, 10, SOCF_SIG },
    { MLF_RX_4_MEM_A_INITIATE_PAR_ERRf, 1, 4, SOCF_SIG },
    { MLF_RX_4_MEM_B_INITIATE_PAR_ERRf, 1, 11, SOCF_SIG },
    { MLF_RX_5_MEM_A_INITIATE_PAR_ERRf, 1, 5, SOCF_SIG },
    { MLF_RX_5_MEM_B_INITIATE_PAR_ERRf, 1, 12, SOCF_SIG },
    { MLF_RX_6_MEM_A_INITIATE_PAR_ERRf, 1, 6, SOCF_SIG },
    { MLF_RX_6_MEM_B_INITIATE_PAR_ERRf, 1, 13, SOCF_SIG },
    { MLF_TX_0_MEM_INITIATE_PAR_ERRf, 1, 14, SOCF_SIG },
    { MLF_TX_1_MEM_INITIATE_PAR_ERRf, 1, 15, SOCF_SIG },
    { MLF_TX_2_MEM_INITIATE_PAR_ERRf, 1, 16, SOCF_SIG },
    { MLF_TX_3_MEM_INITIATE_PAR_ERRf, 1, 17, SOCF_SIG },
    { MLF_TX_4_MEM_INITIATE_PAR_ERRf, 1, 18, SOCF_SIG },
    { MLF_TX_5_MEM_INITIATE_PAR_ERRf, 1, 19, SOCF_SIG },
    { MLF_TX_6_MEM_INITIATE_PAR_ERRf, 1, 20, SOCF_SIG },
    { RBINS_MEM_INITIATE_PAR_ERRf, 1, 23, SOCF_SIG },
    { RLENG_MEM_INITIATE_PAR_ERRf, 1, 25, SOCF_SIG },
    { RMON_MEM_INITIATE_PAR_ERRf, 1, 21, SOCF_SIG },
    { RPKTS_MEM_INITIATE_PAR_ERRf, 1, 29, SOCF_SIG },
    { RTYPE_MEM_INITIATE_PAR_ERRf, 1, 27, SOCF_SIG },
    { TBINS_MEM_INITIATE_PAR_ERRf, 1, 24, SOCF_SIG },
    { TLENG_MEM_INITIATE_PAR_ERRf, 1, 26, SOCF_SIG },
    { TMON_MEM_INITIATE_PAR_ERRf, 1, 22, SOCF_SIG },
    { TPKTS_MEM_INITIATE_PAR_ERRf, 1, 30, SOCF_SIG },
    { TTYPE_MEM_INITIATE_PAR_ERRf, 1, 28, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_INITIATE_PARITY_ERRORS_BCM88202_A0r_fields[] = {
    { EGR_MEM_DATA_INITIATE_PAR_ERRf, 1, 1, SOCF_SIG },
    { ING_MEM_DATA_INITIATE_PAR_ERRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NBI_INTERRUPTMASKREGISTERr_fields[] = {
    { ERRBITSFROMEGQINTMASKf, 1, 4, 0 },
    { ILEGALILKNINPUTFROMRX0INTMASKf, 1, 2, 0 },
    { ILEGALILKNINPUTFROMRX1INTMASKf, 1, 3, 0 },
    { ILKNINTERRUPTMASKf, 1, 12, 0 },
    { ILKNTX0ECCERR0INTMASKf, 3, 15, SOCF_LE },
    { ILKNTX0ECCERR1INTMASKf, 3, 18, SOCF_LE },
    { ILKNTX1ECCERR0INTMASKf, 2, 21, SOCF_LE },
    { ILKNTX1ECCERR1INTMASKf, 2, 23, SOCF_LE },
    { NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTMASKf, 1, 13, 0 },
    { NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTMASKf, 1, 14, 0 },
    { RXFIFOOVERFLOWINTMASKf, 1, 1, 0 },
    { RXNUMTHROWNEOPSINTMASKf, 1, 9, 0 },
    { RXNUMTHROWNEOPS_75PINTMASKf, 1, 10, 0 },
    { RXPORTDISCARDEDPACKETINTMASKf, 1, 8, 0 },
    { STATINTERRUPTMASKf, 1, 11, 0 },
    { TXFIFOOVERFLOWINTMASKf, 1, 0, 0 },
    { WRONGEGQWORDINTMASKf, 1, 6, 0 },
    { WRONGMALGWORDINTMASKf, 1, 5, 0 },
    { WRONGPORTFROMEGQINTMASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NBI_INTERRUPTREGISTERr_fields[] = {
    { ERRBITSFROMEGQINTf, 1, 4, 0 },
    { ILEGALILKNINPUTFROMRX0INTf, 1, 2, 0 },
    { ILEGALILKNINPUTFROMRX1INTf, 1, 3, 0 },
    { ILKNINTERRUPTf, 1, 12, SOCF_RO },
    { ILKNTX0ECCERR0INTf, 3, 15, SOCF_LE },
    { ILKNTX0ECCERR1INTf, 3, 18, SOCF_LE },
    { ILKNTX1ECCERR0INTf, 2, 21, SOCF_LE },
    { ILKNTX1ECCERR1INTf, 2, 23, SOCF_LE },
    { NBITHROWNBURSTSCOUNTERS0_75PINTERRUPTf, 1, 13, SOCF_RO },
    { NBITHROWNBURSTSCOUNTERS1_75PINTERRUPTf, 1, 14, SOCF_RO },
    { RXFIFOOVERFLOWINTf, 1, 1, 0 },
    { RXNUMTHROWNEOPSINTf, 1, 9, SOCF_RO },
    { RXNUMTHROWNEOPS_75PINTf, 1, 10, SOCF_RO },
    { RXPORTDISCARDEDPACKETINTf, 1, 8, 0 },
    { STATINTERRUPTf, 1, 11, SOCF_RO },
    { TXFIFOOVERFLOWINTf, 1, 0, 0 },
    { WRONGEGQWORDINTf, 1, 6, 0 },
    { WRONGMALGWORDINTf, 1, 5, 0 },
    { WRONGPORTFROMEGQINTf, 1, 7, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ECC_PARITY_INT_MASKf, 1, 0, SOCF_SIG },
    { ERR_BITS_FROM_EGQ_INT_MASKf, 1, 5, SOCF_SIG },
    { ILEGAL_ILKN_INPUT_FROM_RX_0_INT_MASKf, 1, 3, SOCF_SIG },
    { ILEGAL_ILKN_INPUT_FROM_RX_1_INT_MASKf, 1, 4, SOCF_SIG },
    { ILKN_INT_MASKf, 1, 16, SOCF_SIG },
    { ILKN_TX_1_32_BYTE_CONSECUTIVE_CLKS_INT_MASKf, 1, 12, SOCF_SIG },
    { LINK_STATUS_CHANGE_INT_MASKf, 1, 18, SOCF_SIG },
    { NBI_THROWN_BURSTS_COUNTERS_0_75P_INT_MASKERRUPTf, 1, 17, SOCF_SIG },
    { RX_ELK_OVF_INT_MASKf, 1, 9, SOCF_SIG },
    { RX_FIFO_OVERFLOW_INT_MASKf, 1, 2, SOCF_SIG },
    { RX_NUM_THROWN_EOPS_75P_INT_MASKf, 1, 14, SOCF_SIG },
    { RX_NUM_THROWN_EOPS_INT_MASKf, 1, 13, SOCF_SIG },
    { STAT_INT_MASKf, 1, 15, SOCF_SIG },
    { SYNC_ETH_0_INT_MASKf, 1, 10, SOCF_SIG },
    { SYNC_ETH_1_INT_MASKf, 1, 11, SOCF_SIG },
    { TX_FIFO_OVERFLOW_INT_MASKf, 1, 1, SOCF_SIG },
    { WRONG_EGQ_WORD_INT_MASKf, 1, 7, SOCF_SIG },
    { WRONG_PORT_FROM_EGQ_INT_MASKf, 1, 8, SOCF_SIG },
    { WRONG_WORD_FROM_MAL_INT_MASKf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields[] = {
    { ECC_PARITY_INT_MASKf, 1, 0, SOCF_SIG },
    { RX_FIFO_OVERFLOW_INT_MASKf, 1, 2, SOCF_SIG },
    { RX_OVF_ERR_INT_MASKf, 1, 3, SOCF_SIG },
    { TX_FIFO_OVERFLOW_INT_MASKf, 1, 1, SOCF_SIG },
    { TX_OVF_ERR_INT_MASKf, 1, 4, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_INTERRUPT_REGISTERr_fields[] = {
    { ECC_PARITY_INTf, 1, 0, SOCF_RO },
    { ERR_BITS_FROM_EGQ_INTf, 1, 5, SOCF_INTR },
    { ILEGAL_ILKN_INPUT_FROM_RX_0_INTf, 1, 3, SOCF_INTR },
    { ILEGAL_ILKN_INPUT_FROM_RX_1_INTf, 1, 4, SOCF_INTR },
    { ILKN_INTf, 1, 16, SOCF_RO },
    { ILKN_TX_1_32_BYTE_CONSECUTIVE_CLKS_INTf, 1, 12, SOCF_INTR },
    { LINK_STATUS_CHANGE_INTf, 1, 18, SOCF_RO },
    { NBI_THROWN_BURSTS_COUNTERS_0_75P_INTERRUPTf, 1, 17, SOCF_RO },
    { RX_ELK_OVF_INTf, 1, 9, SOCF_INTR },
    { RX_FIFO_OVERFLOW_INTf, 1, 2, SOCF_INTR },
    { RX_NUM_THROWN_EOPS_75P_INTf, 1, 14, SOCF_RO },
    { RX_NUM_THROWN_EOPS_INTf, 1, 13, SOCF_RO },
    { STAT_INTf, 1, 15, SOCF_RO },
    { SYNC_ETH_0_INTf, 1, 10, SOCF_RO },
    { SYNC_ETH_1_INTf, 1, 11, SOCF_RO },
    { TX_FIFO_OVERFLOW_INTf, 1, 1, SOCF_INTR },
    { WRONG_EGQ_WORD_INTf, 1, 7, SOCF_INTR },
    { WRONG_PORT_FROM_EGQ_INTf, 1, 8, SOCF_INTR },
    { WRONG_WORD_FROM_MAL_INTf, 1, 6, SOCF_INTR }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_INTERRUPT_REGISTER_BCM88202_A0r_fields[] = {
    { ECC_PARITY_INTf, 1, 0, SOCF_RO },
    { RX_FIFO_OVERFLOW_INTf, 1, 2, SOCF_INTR },
    { RX_OVF_ERR_INTf, 1, 3, SOCF_INTR },
    { TX_FIFO_OVERFLOW_INTf, 1, 1, SOCF_INTR },
    { TX_OVF_ERR_INTf, 1, 4, SOCF_INTR }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 21, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_IPG_CRC_ERR_CNTr_fields[] = {
    { IPG_CRC_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { IPG_CRC_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_IREN_RDY_CNTr_fields[] = {
    { IRE_N_RDY_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { IRE_N_RDY_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_IRE_SHAPER_CNTr_fields[] = {
    { IRE_SHAPER_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { IRE_SHAPER_CNT_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_BAD_FRAMING_LAYER_ERRr_fields[] = {
    { ILKN_RX_STAT_LANES_BAD_TYPE_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_FRAMING_ERRr_fields[] = {
    { ILKN_RX_STAT_LANES_FRAMING_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_META_FRAME_LENGTH_ERRr_fields[] = {
    { ILKN_RX_STAT_LANES_MF_LEN_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_META_FRAME_REPEAT_ERRr_fields[] = {
    { ILKN_RX_STAT_LANES_MF_REPEAT_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_META_FRAME_SYNC_WORD_ERRr_fields[] = {
    { ILKN_RX_STAT_LANES_MF_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_SCRAMBLER_STATE_ERRr_fields[] = {
    { ILKN_RX_STAT_LANES_DESCRAM_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_SYNCHRONIZATION_ACHIEVEDr_fields[] = {
    { ILKN_RX_STAT_LANES_SYNCEDf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_SYNCHRONIZATION_ERRr_fields[] = {
    { ILKN_RX_STAT_LANES_SYNCED_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LANE_WORD_SYNCHRONIZATION_ACHIEVEDr_fields[] = {
    { ILKN_RX_STAT_LANES_WORD_SYNCEDf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LAST_RECEIVED_CONTROLSr_fields[] = {
    { LAST_RECEIVED_BEf, 6, 12, SOCF_LE|SOCF_RO },
    { LAST_RECEIVED_BTf, 2, 20, SOCF_LE|SOCF_RO },
    { LAST_RECEIVED_CHf, 8, 24, SOCF_LE|SOCF_RO },
    { LAST_RECEIVED_EOPf, 1, 2, SOCF_RO },
    { LAST_RECEIVED_ERRf, 1, 3, SOCF_RO },
    { LAST_RECEIVED_PORTf, 5, 4, SOCF_LE|SOCF_RO },
    { LAST_RECEIVED_SOPf, 1, 1, SOCF_RO },
    { LAST_RECEIVED_TSf, 32, 32, SOCF_LE|SOCF_RO },
    { LAST_RECEIVED_VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LAST_RECEIVED_DATAr_fields[] = {
    { LAST_RECEIVED_DATAf, 512, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LAST_SENT_CONTROLSr_fields[] = {
    { LAST_SENT_BEf, 6, 12, SOCF_LE|SOCF_RO },
    { LAST_SENT_BTf, 2, 20, SOCF_LE|SOCF_RO },
    { LAST_SENT_CHf, 8, 24, SOCF_LE|SOCF_RO },
    { LAST_SENT_EOPf, 1, 2, SOCF_RO },
    { LAST_SENT_ERRf, 1, 3, SOCF_RO },
    { LAST_SENT_PORTf, 5, 4, SOCF_LE|SOCF_RO },
    { LAST_SENT_SEQ_NUMf, 8, 32, SOCF_LE|SOCF_RO },
    { LAST_SENT_SOPf, 1, 1, SOCF_RO },
    { LAST_SENT_VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LAST_SENT_DATAr_fields[] = {
    { LAST_SENT_DATAf, 512, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LINK_ACTIVEr_fields[] = {
    { RX_LINK_ACTIVEf, 28, 0, SOCF_LE|SOCF_RO },
    { TX_LINK_ACTIVEf, 28, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LINK_PARTNER_INTERFACE_STATUSr_fields[] = {
    { ILKN_RX_STAT_DIAGWORD_INTERFACE_STATf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LINK_PARTNER_LANES_STATUSr_fields[] = {
    { ILKN_RX_STAT_DIAGWORD_LANES_STATf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LINK_PARTNER_LANES_STATUS_FROM_OOBr_fields[] = {
    { ILKN_RX_STAT_DIAGWORD_LANES_STAT_FROM_OOB_0f, 24, 0, SOCF_LE|SOCF_RO },
    { ILKN_RX_STAT_DIAGWORD_LANES_STAT_FROM_OOB_1f, 12, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTER_MASKf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTERf, 28, 0, SOCF_LE|SOCF_INTR }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_fields[] = {
    { LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_LOOP_BACK_MODEr_fields[] = {
    { EXTERNAL_LOOPBACKf, 1, 1, SOCF_SIG },
    { INTERNAL_LOOPBACKf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATHr_fields[] = {
    { ILKN_RX_MASK_ECC_1B_ERR_CTRL_MEMf, 1, 8, SOCF_SIG },
    { ILKN_RX_MASK_ECC_2B_ERR_CTRL_MEMf, 1, 9, SOCF_SIG },
    { ILKN_TX_MASK_ECC_1B_ERR_CTRL_MEMf, 1, 12, SOCF_SIG },
    { ILKN_TX_MASK_ECC_2B_ERR_CTRL_MEMf, 1, 13, SOCF_SIG },
    { ILKN_TX_MASK_PARITY_ERR_CTRL_MEMf, 1, 14, SOCF_SIG },
    { RX_MASK_ECC_1B_ERR_CTRL_MEMf, 1, 0, SOCF_SIG },
    { RX_MASK_ECC_2B_ERR_CTRL_MEMf, 1, 1, SOCF_SIG },
    { RX_MASK_PAR_ERR_DATA_MEMf, 1, 2, SOCF_SIG },
    { TX_MASK_ECC_1B_ERR_CTRL_MEMf, 1, 4, SOCF_SIG },
    { TX_MASK_ECC_2B_ERR_CTRL_MEMf, 1, 5, SOCF_SIG },
    { TX_MASK_PAR_ERR_DATA_MEMf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_MASK_ECC_PARITY_ERROR_FROM_DATA_PATH_BCM88202_A0r_fields[] = {
    { EGR_MASK_ECC_2B_ERR_CTRL_MEMf, 1, 1, SOCF_SIG },
    { EGR_MASK_PAR_ERR_DATA_MEMf, 1, 3, SOCF_SIG },
    { ING_MASK_ECC_2B_ERR_CTRL_MEMf, 1, 0, SOCF_SIG },
    { ING_MASK_PAR_ERR_DATA_MEMf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_MASK_REGISTERr_fields[] = {
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_0_INT_MASKf, 1, 0, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_1_INT_MASKf, 1, 1, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_2_INT_MASKf, 1, 2, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_3_INT_MASKf, 1, 3, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_0_INT_MASKf, 1, 4, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_1_INT_MASKf, 1, 5, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_2_INT_MASKf, 1, 6, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_3_INT_MASKf, 1, 7, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_0_INT_MASKf, 1, 8, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_1_INT_MASKf, 1, 9, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_2_INT_MASKf, 1, 10, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_3_INT_MASKf, 1, 11, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_0_INT_MASKf, 1, 12, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_1_INT_MASKf, 1, 13, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_2_INT_MASKf, 1, 14, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_3_INT_MASKf, 1, 15, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_0_INT_MASKf, 1, 16, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_1_INT_MASKf, 1, 17, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_2_INT_MASKf, 1, 18, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_3_INT_MASKf, 1, 19, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_0_INT_MASKf, 1, 20, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_1_INT_MASKf, 1, 21, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_2_INT_MASKf, 1, 22, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_3_INT_MASKf, 1, 23, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_0_INT_MASKf, 1, 24, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_1_INT_MASKf, 1, 25, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_2_INT_MASKf, 1, 26, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_3_INT_MASKf, 1, 27, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_0_INT_MASKf, 1, 28, SOCF_SIG },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_1_INT_MASKf, 1, 29, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTERr_fields[] = {
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_0_INTf, 1, 0, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_1_INTf, 1, 1, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_2_INTf, 1, 2, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_0_PORT_3_INTf, 1, 3, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_0_INTf, 1, 4, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_1_INTf, 1, 5, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_2_INTf, 1, 6, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_1_PORT_3_INTf, 1, 7, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_0_INTf, 1, 8, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_1_INTf, 1, 9, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_2_INTf, 1, 10, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_2_PORT_3_INTf, 1, 11, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_0_INTf, 1, 12, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_1_INTf, 1, 13, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_2_INTf, 1, 14, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_3_PORT_3_INTf, 1, 15, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_0_INTf, 1, 16, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_1_INTf, 1, 17, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_2_INTf, 1, 18, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_4_PORT_3_INTf, 1, 19, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_0_INTf, 1, 20, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_1_INTf, 1, 21, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_2_INTf, 1, 22, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_5_PORT_3_INTf, 1, 23, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_0_INTf, 1, 24, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_1_INTf, 1, 25, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_2_INTf, 1, 26, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_6_PORT_3_INTf, 1, 27, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_0_INTf, 1, 28, SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_75P_RX_HRF_1_INTf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTr_fields[] = {
    { NBI_THROWN_BURSTS_COUNTERS_75P_INTERRUPT_REGISTER_TESTf, 30, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NIF_CONNECT_XLP_1_TO_NBIr_fields[] = {
    { NIF_CONNECT_XLP_1_TO_NBIf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_NIF_GENERAL_CONFIGr_fields[] = {
    { RX_INITf, 1, 1, SOCF_SIG },
    { RX_OVERFLOW_PROTECTf, 1, 3, SOCF_SIG },
    { TX_INITf, 1, 0, SOCF_SIG },
    { TX_OVERFLOW_PROTECTf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NIF_PORTS_CFGr_fields[] = {
    { CLP_NEEE_PD_ENf, 1, 4, SOCF_SIG },
    { CLP_N_OTP_PORT_BOND_OPTIONf, 2, 0, SOCF_LE|SOCF_SIG },
    { MLD_N_PRTAD_BCSTf, 5, 12, SOCF_LE|SOCF_SIG },
    { XLP_NEEE_PD_ENf, 1, 8, SOCF_SIG },
    { XLP_N_OTP_PORT_BOND_OPTIONf, 2, 2, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NIF_STATISTIC_DUPLICATE_ENABLEr_fields[] = {
    { STATISTIC_DUPLICATE_ENABLEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NIF_WC_CFGr_fields[] = {
    { WC_N_FORCE_SPEED_STRAP_LN_0f, 7, 0, SOCF_LE|SOCF_SIG },
    { WC_N_FORCE_SPEED_STRAP_LN_1f, 7, 8, SOCF_LE|SOCF_SIG },
    { WC_N_FORCE_SPEED_STRAP_LN_2f, 7, 16, SOCF_LE|SOCF_SIG },
    { WC_N_FORCE_SPEED_STRAP_LN_3f, 7, 24, SOCF_LE|SOCF_SIG },
    { WC_N_PRTAD_BCSTf, 5, 36, SOCF_LE|SOCF_SIG },
    { WC_N_TX_DRV_HV_DISABLEf, 1, 32, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NIF_WC_RX_SEQ_DONEr_fields[] = {
    { WC_RX_SEQ_DONEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NIF_WC_TX_PLL_OVERRIDEr_fields[] = {
    { WC_FORCE_TXPLL_LOCKf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_NPUN_RDY_CNTr_fields[] = {
    { NPU_N_RDY_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { NPU_N_RDY_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_NPU_DATA_PATH_STATUSr_fields[] = {
    { NPU_DATA_PATH_STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_0r_fields[] = {
    { NUM_THROWN_BURSTS_COUNTER_RX_HRF_0f, 31, 0, SOCF_LE|SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_RX_HRF_0_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_HRF_1r_fields[] = {
    { NUM_THROWN_BURSTS_COUNTER_RX_HRF_1f, 31, 0, SOCF_LE|SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_RX_HRF_1_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_0r_fields[] = {
    { NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_0f, 31, 0, SOCF_LE|SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_0_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_1r_fields[] = {
    { NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_1f, 31, 0, SOCF_LE|SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_1_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_2r_fields[] = {
    { NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_2f, 31, 0, SOCF_LE|SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_2_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_NUM_THROWN_BURSTS_COUNTER_RX_PORT_3r_fields[] = {
    { NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_3f, 31, 0, SOCF_LE|SOCF_RO },
    { NUM_THROWN_BURSTS_COUNTER_RX_N_PORT_3_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PARITY_ERR_MONITOR_MEM_MASKr_fields[] = {
    { ILKN_TX_0_LN_EXPN_MEM_0_PARITY_ERR_MASKf, 1, 31, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_10_PARITY_ERR_MASKf, 1, 41, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_11_PARITY_ERR_MASKf, 1, 42, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_12_PARITY_ERR_MASKf, 1, 43, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_13_PARITY_ERR_MASKf, 1, 44, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_14_PARITY_ERR_MASKf, 1, 45, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_15_PARITY_ERR_MASKf, 1, 46, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_16_PARITY_ERR_MASKf, 1, 47, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_17_PARITY_ERR_MASKf, 1, 48, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_18_PARITY_ERR_MASKf, 1, 49, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_19_PARITY_ERR_MASKf, 1, 50, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_1_PARITY_ERR_MASKf, 1, 32, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_20_PARITY_ERR_MASKf, 1, 51, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_21_PARITY_ERR_MASKf, 1, 52, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_22_PARITY_ERR_MASKf, 1, 53, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_23_PARITY_ERR_MASKf, 1, 54, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_2_PARITY_ERR_MASKf, 1, 33, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_3_PARITY_ERR_MASKf, 1, 34, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_4_PARITY_ERR_MASKf, 1, 35, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_5_PARITY_ERR_MASKf, 1, 36, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_6_PARITY_ERR_MASKf, 1, 37, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_7_PARITY_ERR_MASKf, 1, 38, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_8_PARITY_ERR_MASKf, 1, 39, SOCF_SIG },
    { ILKN_TX_0_LN_EXPN_MEM_9_PARITY_ERR_MASKf, 1, 40, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_24_PARITY_ERR_MASKf, 1, 55, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_25_PARITY_ERR_MASKf, 1, 56, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_26_PARITY_ERR_MASKf, 1, 57, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_27_PARITY_ERR_MASKf, 1, 58, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_28_PARITY_ERR_MASKf, 1, 59, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_29_PARITY_ERR_MASKf, 1, 60, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_30_PARITY_ERR_MASKf, 1, 61, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_31_PARITY_ERR_MASKf, 1, 62, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_32_PARITY_ERR_MASKf, 1, 63, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_33_PARITY_ERR_MASKf, 1, 64, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_34_PARITY_ERR_MASKf, 1, 65, SOCF_SIG },
    { ILKN_TX_1_LN_EXPN_MEM_35_PARITY_ERR_MASKf, 1, 66, SOCF_SIG },
    { MLF_RX_0_MEM_A_PARITY_ERR_MASKf, 1, 0, SOCF_SIG },
    { MLF_RX_0_MEM_B_PARITY_ERR_MASKf, 1, 7, SOCF_SIG },
    { MLF_RX_1_MEM_A_PARITY_ERR_MASKf, 1, 1, SOCF_SIG },
    { MLF_RX_1_MEM_B_PARITY_ERR_MASKf, 1, 8, SOCF_SIG },
    { MLF_RX_2_MEM_A_PARITY_ERR_MASKf, 1, 2, SOCF_SIG },
    { MLF_RX_2_MEM_B_PARITY_ERR_MASKf, 1, 9, SOCF_SIG },
    { MLF_RX_3_MEM_A_PARITY_ERR_MASKf, 1, 3, SOCF_SIG },
    { MLF_RX_3_MEM_B_PARITY_ERR_MASKf, 1, 10, SOCF_SIG },
    { MLF_RX_4_MEM_A_PARITY_ERR_MASKf, 1, 4, SOCF_SIG },
    { MLF_RX_4_MEM_B_PARITY_ERR_MASKf, 1, 11, SOCF_SIG },
    { MLF_RX_5_MEM_A_PARITY_ERR_MASKf, 1, 5, SOCF_SIG },
    { MLF_RX_5_MEM_B_PARITY_ERR_MASKf, 1, 12, SOCF_SIG },
    { MLF_RX_6_MEM_A_PARITY_ERR_MASKf, 1, 6, SOCF_SIG },
    { MLF_RX_6_MEM_B_PARITY_ERR_MASKf, 1, 13, SOCF_SIG },
    { MLF_TX_0_MEM_PARITY_ERR_MASKf, 1, 14, SOCF_SIG },
    { MLF_TX_1_MEM_PARITY_ERR_MASKf, 1, 15, SOCF_SIG },
    { MLF_TX_2_MEM_PARITY_ERR_MASKf, 1, 16, SOCF_SIG },
    { MLF_TX_3_MEM_PARITY_ERR_MASKf, 1, 17, SOCF_SIG },
    { MLF_TX_4_MEM_PARITY_ERR_MASKf, 1, 18, SOCF_SIG },
    { MLF_TX_5_MEM_PARITY_ERR_MASKf, 1, 19, SOCF_SIG },
    { MLF_TX_6_MEM_PARITY_ERR_MASKf, 1, 20, SOCF_SIG },
    { RBINS_MEM_PARITY_ERR_MASKf, 1, 23, SOCF_SIG },
    { RLENG_MEM_PARITY_ERR_MASKf, 1, 25, SOCF_SIG },
    { RMON_MEM_PARITY_ERR_MASKf, 1, 21, SOCF_SIG },
    { RPKTS_MEM_PARITY_ERR_MASKf, 1, 29, SOCF_SIG },
    { RTYPE_MEM_PARITY_ERR_MASKf, 1, 27, SOCF_SIG },
    { TBINS_MEM_PARITY_ERR_MASKf, 1, 24, SOCF_SIG },
    { TLENG_MEM_PARITY_ERR_MASKf, 1, 26, SOCF_SIG },
    { TMON_MEM_PARITY_ERR_MASKf, 1, 22, SOCF_SIG },
    { TPKTS_MEM_PARITY_ERR_MASKf, 1, 30, SOCF_SIG },
    { TTYPE_MEM_PARITY_ERR_MASKf, 1, 28, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PARITY_ERR_MONITOR_MEM_MASK_BCM88202_A0r_fields[] = {
    { EGR_MEM_DATA_PARITY_ERR_MASKf, 1, 1, SOCF_SIG },
    { ING_MEM_DATA_PARITY_ERR_MASKf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_CAPTURE_CONTROLSr_fields[] = {
    { PKT_REC_CAPTURE_ON_CRC_ERRf, 1, 0, SOCF_SIG },
    { PKT_REC_CAPTURE_ON_EOPf, 1, 3, SOCF_SIG },
    { PKT_REC_CAPTURE_ON_MOPf, 1, 2, SOCF_SIG },
    { PKT_REC_CAPTURE_ON_SOPf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_CRC_CONTROLSr_fields[] = {
    { PKT_GEN_CRC_MODEf, 2, 0, SOCF_LE|SOCF_SIG },
    { PKT_GEN_ENABLE_EGRESS_CRCf, 1, 3, SOCF_SIG },
    { PKT_GEN_ENABLE_INGRESS_CRCf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_CRC_SOP_MASKr_fields[] = {
    { PKT_GEN_CRC_SOP_MASK_BITMAPf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_DATA_REGISTER_1023_512r_fields[] = {
    { PKT_GEN_DATA_BITS_1023_512f, 512, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_DATA_REGISTER_1535_1024r_fields[] = {
    { PKT_GEN_DATA_BITS_1535_1024f, 512, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_DATA_REGISTER_2047_1536r_fields[] = {
    { PKT_GEN_DATA_BITS_2047_1536f, 512, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_DATA_REGISTER_511_0r_fields[] = {
    { PKT_GEN_DATA_BITS_511_0f, 512, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r_fields[] = {
    { PKT_GEN_DATA_HEADER_BITS_63_32f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr_fields[] = {
    { PKT_GEN_CHf, 8, 0, SOCF_LE|SOCF_SIG },
    { PKT_GEN_CNTf, 32, 96, SOCF_LE|SOCF_SIG },
    { PKT_GEN_ERRf, 1, 23, SOCF_SIG },
    { PKT_GEN_PKT_SIZEf, 15, 8, SOCF_LE|SOCF_SIG },
    { PKT_GEN_WORD_IDLE_ENf, 1, 24, SOCF_SIG },
    { WAIT_BEFORE_GEN_PKTSf, 32, 32, SOCF_LE|SOCF_SIG },
    { WAIT_BETWEEN_GEN_PKTSf, 32, 64, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr_fields[] = {
    { PKT_GEN_EGRESS_MUX_ENABLEf, 1, 1, SOCF_SIG },
    { PKT_GEN_INGRESS_MUX_ENABLEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_GEN_LFSR_CONTROL_REGISTERr_fields[] = {
    { PKT_GEN_LFSR_CH_7_3_BITMAPf, 32, 64, SOCF_LE|SOCF_SIG },
    { PKT_GEN_LFSR_CH_ENf, 1, 39, SOCF_SIG },
    { PKT_GEN_LFSR_ENf, 1, 0, SOCF_SIG },
    { PKT_GEN_LFSR_HEADER_ENf, 2, 2, SOCF_LE|SOCF_SIG },
    { PKT_GEN_LFSR_MAX_CHf, 8, 48, SOCF_LE|SOCF_SIG },
    { PKT_GEN_LFSR_MAX_SIZE_RANGEf, 15, 19, SOCF_LE|SOCF_SIG },
    { PKT_GEN_LFSR_MIN_CHf, 8, 40, SOCF_LE|SOCF_SIG },
    { PKT_GEN_LFSR_MIN_SIZEf, 15, 4, SOCF_LE|SOCF_SIG },
    { PKT_GEN_LFSR_SIZE_BITSf, 4, 35, SOCF_LE|SOCF_SIG },
    { PKT_GEN_LFSR_SIZE_CRCf, 1, 34, SOCF_SIG },
    { PKT_GEN_LFSR_SIZE_ENf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PKT_REC_CAPTURE_REGISTERr_fields[] = {
    { PKT_REC_BEf, 6, 512, SOCF_LE|SOCF_RO },
    { PKT_REC_CHf, 8, 518, SOCF_LE|SOCF_RO },
    { PKT_REC_CRCf, 16, 529, SOCF_LE|SOCF_RO },
    { PKT_REC_DATAf, 512, 0, SOCF_LE|SOCF_RO },
    { PKT_REC_EOPf, 1, 526, SOCF_RO },
    { PKT_REC_ERRf, 1, 527, SOCF_RO },
    { PKT_REC_SOPf, 1, 528, SOCF_RO },
    { PKT_REC_VALIDf, 1, 545, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PORTS_INDICATIONSr_fields[] = {
    { RX_LINK_STATUS_CLP_0f, 12, 0, SOCF_LE|SOCF_RO },
    { RX_LINK_STATUS_CLP_1f, 12, 12, SOCF_LE|SOCF_RO },
    { RX_LINK_STATUS_XLP_0f, 4, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PORT_EEE_LPI_RX_STATEr_fields[] = {
    { PORT_EEE_LPI_RX_STATEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PORT_EEE_LPI_TX_STATEr_fields[] = {
    { PORT_EEE_LPI_TX_STATEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PORT_METER_ADD_CFG_RXr_fields[] = {
    { CFG_N_BYTE_QUANTAf, 10, 12, SOCF_LE|SOCF_SIG },
    { CFG_N_SOP_COMf, 8, 24, SOCF_LE|SOCF_SIG },
    { CFG_N_TIME_QUANTAf, 10, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PORT_METER_MASK_FOR_LLFCr_fields[] = {
    { PORT_METER_MASKf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PORT_METER_PORTS_RSTNr_fields[] = {
    { PORT_METER_PORTS_RSTNf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PORT_METER_RSTNr_fields[] = {
    { PORT_METER_RSTNf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_PORT_METER_THRESHOLDS_CFGr_fields[] = {
    { CFG_N_MAX_THf, 16, 0, SOCF_LE|SOCF_SIG },
    { CFG_N_XOFF_THf, 16, 32, SOCF_LE|SOCF_SIG },
    { CFG_N_XON_THf, 16, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_PORT_TO_CHANNLE_MAPPINGr_fields[] = {
    { PORT_0_IDXf, 8, 0, SOCF_LE|SOCF_SIG },
    { PORT_1_IDXf, 8, 8, SOCF_LE|SOCF_SIG },
    { PORT_2_IDXf, 8, 16, SOCF_LE|SOCF_SIG },
    { PORT_3_IDXf, 8, 24, SOCF_LE|SOCF_SIG },
    { PORT_4_IDXf, 8, 32, SOCF_LE|SOCF_SIG },
    { PORT_5_IDXf, 8, 40, SOCF_LE|SOCF_SIG },
    { PORT_6_IDXf, 8, 48, SOCF_LE|SOCF_SIG },
    { PORT_7_IDXf, 8, 56, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RECEIVED_RETRANSMIT_DEBUGr_fields[] = {
    { ILKN_GENERATE_RECEIVED_RETRANSMIT_REQUEST_0f, 1, 0, SOCF_SIG },
    { ILKN_GENERATE_RECEIVED_RETRANSMIT_REQUEST_1f, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RESET_NBI_WITHOUT_ILKN_PORTSr_fields[] = {
    { NBI_WITHOUT_ILKN_PORTS_RSTNf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_0_ILKN_CONTROLr_fields[] = {
    { ILKN_RX_0_STAT_DIAGWORD_FROM_OOBf, 1, 6, SOCF_SIG },
    { ILKN_RX_0_TREAT_EOP_ERR_AS_CRC_24_ERRf, 1, 7, SOCF_SIG },
    { RX_0_BURSTMAXf, 2, 4, SOCF_LE|SOCF_SIG },
    { RX_0_FULL_PACKET_MODEf, 1, 0, SOCF_SIG },
    { RX_0_LAST_LANEf, 5, 24, SOCF_LE|SOCF_SIG },
    { RX_0_MFRAME_LEN_MINUS_1f, 16, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_1_ILKN_CONTROLr_fields[] = {
    { ILKN_RX_1_STAT_DIAGWORD_FROM_OOBf, 1, 6, SOCF_SIG },
    { ILKN_RX_1_TREAT_EOP_ERR_AS_CRC_24_ERRf, 1, 7, SOCF_SIG },
    { RX_1_BURSTMAXf, 2, 4, SOCF_LE|SOCF_SIG },
    { RX_1_FULL_PACKET_MODEf, 1, 0, SOCF_SIG },
    { RX_1_LAST_LANEf, 4, 24, SOCF_LE|SOCF_SIG },
    { RX_1_MFRAME_LEN_MINUS_1f, 16, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_BYTE_CNTr_fields[] = {
    { RX_N_BYTE_CNTf, 62, 0, SOCF_LE|SOCF_RO },
    { RX_N_BYTE_CNT_OVERFLOWf, 1, 62, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_BYTE_TOTAL_CNTr_fields[] = {
    { RX_BYTE_CNT_TOTAL_CNT_OVERFLOWf, 1, 62, SOCF_RO },
    { RX_BYTE_TOTAL_CNTf, 62, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_CFG_THRESHOLDr_fields[] = {
    { RX_CFG_THRESHOLDf, 7, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ELK_BURSTS_CNTr_fields[] = {
    { RX_ELK_BURSTS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ELK_BURSTS_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ELK_ERR_BURSTS_CNTr_fields[] = {
    { RX_ELK_ERR_BURSTS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ELK_ERR_BURSTS_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ELK_OCTETS_CNTr_fields[] = {
    { RX_ELK_OCTETS_CNTf, 63, 0, SOCF_LE|SOCF_RO },
    { RX_ELK_OCTETS_CNT_OVFf, 1, 63, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ELK_STATUSr_fields[] = {
    { RX_ELK_BUFFER_STATUSf, 5, 0, SOCF_LE|SOCF_RO },
    { RX_ELK_MAX_OCCUPANCYf, 5, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ELK_THROWN_BURSTS_CNTr_fields[] = {
    { RX_ELK_THROWN_BURSTS_CNTf, 16, 0, SOCF_LE|SOCF_RO },
    { RX_ELK_THROWN_BURSTS_CNT_OVFf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_EOP_PKT_CNTr_fields[] = {
    { RX_N_EOP_PKT_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { RX_N_EOP_PKT_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_EOP_PKT_TOTAL_CNTr_fields[] = {
    { RX_EOP_PKT_TOTAL_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { RX_EOP_PKT_TOTAL_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_ERR_PKT_CNTr_fields[] = {
    { RX_N_ERR_PKT_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { RX_N_ERR_PKT_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_ERR_PKT_TOTAL_CNTr_fields[] = {
    { RX_ERR_PKT_TOTAL_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { RX_ERR_PKT_TOTAL_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_BURST_ERR_CNTr_fields[] = {
    { RX_ILKN_0_BURST_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_BURST_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_CRC_24_ERR_CNTr_fields[] = {
    { RX_ILKN_0_CRC_24_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_CRC_24_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_MISALIGNED_CNTr_fields[] = {
    { RX_ILKN_0_MISALIGNED_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_MISALIGNED_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_MISS_EOP_ERR_CNTr_fields[] = {
    { RX_ILKN_0_MISS_EOP_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_MISS_EOP_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_MISS_SOP_ERR_CNTr_fields[] = {
    { RX_ILKN_0_MISS_SOP_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_MISS_SOP_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_RETRANS_CRC_24_ERR_CNTr_fields[] = {
    { RX_ILKN_0_RETRANS_CRC_24_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_RETRANS_CRC_24_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTr_fields[] = {
    { RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_RETRANS_FSM_CLKS_IN_STATE_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTr_fields[] = {
    { RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_RETRANS_FSM_ENTER_STATE_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTr_fields[] = {
    { RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_RETRANS_REACHED_TIMEOUT_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_RETRANS_RETRY_ERR_CNTr_fields[] = {
    { RX_ILKN_0_RETRANS_RETRY_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_RETRANS_RETRY_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_RETRANS_WDOG_ERR_CNTr_fields[] = {
    { RX_ILKN_0_RETRANS_WDOG_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_RETRANS_WDOG_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTr_fields[] = {
    { RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_RETRANS_WRAP_AFTER_DISC_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTr_fields[] = {
    { RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_RETRANS_WRAP_B_4_DISC_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_0_SENT_RETRANS_REQ_CNTr_fields[] = {
    { RX_ILKN_0_SENT_RETRANS_REQ_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_0_SENT_RETRANS_REQ_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_BURST_ERR_CNTr_fields[] = {
    { RX_ILKN_1_BURST_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_BURST_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_CRC_24_ERR_CNTr_fields[] = {
    { RX_ILKN_1_CRC_24_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_CRC_24_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_MISALIGNED_CNTr_fields[] = {
    { RX_ILKN_1_MISALIGNED_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_MISALIGNED_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_MISS_EOP_ERR_CNTr_fields[] = {
    { RX_ILKN_1_MISS_EOP_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_MISS_EOP_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_MISS_SOP_ERR_CNTr_fields[] = {
    { RX_ILKN_1_MISS_SOP_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_MISS_SOP_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_RETRANS_CRC_24_ERR_CNTr_fields[] = {
    { RX_ILKN_1_RETRANS_CRC_24_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_RETRANS_CRC_24_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTr_fields[] = {
    { RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_RETRANS_FSM_CLKS_IN_STATE_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTr_fields[] = {
    { RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_RETRANS_FSM_ENTER_STATE_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTr_fields[] = {
    { RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_RETRANS_REACHED_TIMEOUT_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_RETRANS_RETRY_ERR_CNTr_fields[] = {
    { RX_ILKN_1_RETRANS_RETRY_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_RETRANS_RETRY_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_RETRANS_WDOG_ERR_CNTr_fields[] = {
    { RX_ILKN_1_RETRANS_WDOG_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_RETRANS_WDOG_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTr_fields[] = {
    { RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_RETRANS_WRAP_AFTER_DISC_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTr_fields[] = {
    { RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_RETRANS_WRAP_B_4_DISC_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_1_SENT_RETRANS_REQ_CNTr_fields[] = {
    { RX_ILKN_1_SENT_RETRANS_REQ_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_1_SENT_RETRANS_REQ_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_CRC_32_ERR_CNTr_fields[] = {
    { RX_ILKN_CRC_32_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_ILKN_CRC_32_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_STATUSr_fields[] = {
    { RX_N_LP_IFC_STATUS_LATCH_HIf, 1, 30, SOCF_RO },
    { RX_N_LP_IFC_STATUS_LATCH_LOWf, 1, 29, SOCF_RO },
    { RX_N_LP_IFC_STATUS_LATCH_RAWf, 1, 31, SOCF_RO },
    { RX_N_PORT_ACTIVEf, 1, 3, SOCF_RO },
    { RX_N_STAT_ALIGNED_ERRf, 1, 5, SOCF_RO },
    { RX_N_STAT_ALIGNED_LATCH_HIf, 1, 1, SOCF_RO },
    { RX_N_STAT_ALIGNED_LATCH_LOWf, 1, 0, SOCF_RO },
    { RX_N_STAT_ALIGNED_RAWf, 1, 2, SOCF_RO },
    { RX_N_STAT_BURSTMAX_ERRf, 1, 24, SOCF_RO },
    { RX_N_STAT_BURST_ERRf, 1, 28, SOCF_RO },
    { RX_N_STAT_CRC_24_ERRf, 1, 8, SOCF_RO },
    { RX_N_STAT_MISALIGNEDf, 1, 4, SOCF_RO },
    { RX_N_STAT_MISS_EOP_ERRf, 1, 16, SOCF_RO },
    { RX_N_STAT_MISS_SOP_ERRf, 1, 12, SOCF_RO },
    { RX_N_STAT_OVERFLOW_ERRf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ILKN_STATUS_PARITY_ERRORr_fields[] = {
    { ILKN_RX_0_STAT_BUFF_PARITY_ERRf, 1, 24, SOCF_RO },
    { ILKN_RX_1_STAT_BUFF_PARITY_ERRf, 1, 28, SOCF_RO },
    { ILKN_RX_STAT_LANES_PARITY_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_MLF_CONFIGr_fields[] = {
    { RX_N_HIGH_REQ_THRESHOLDf, 10, 4, SOCF_LE|SOCF_SIG },
    { RX_N_NUM_LOGICAL_FIFOS_MODEf, 2, 0, SOCF_LE|SOCF_SIG },
    { RX_N_THRESHOLD_AFTER_OVERFLOWf, 10, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_MLF_LLFC_THRESHOLDS_CONFIGr_fields[] = {
    { RX_N_LLFC_THRESHOLD_CLRf, 10, 12, SOCF_LE|SOCF_SIG },
    { RX_N_LLFC_THRESHOLD_SETf, 10, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_MLF_MAX_OCCUPANCYr_fields[] = {
    { RX_N_MLF_MAX_OCCUPANCY_PORT_0f, 10, 0, SOCF_LE|SOCF_RO },
    { RX_N_MLF_MAX_OCCUPANCY_PORT_1f, 10, 11, SOCF_LE|SOCF_RO },
    { RX_N_MLF_WAS_EMPTY_PORT_0f, 1, 10, SOCF_RO },
    { RX_N_MLF_WAS_EMPTY_PORT_1f, 1, 21, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_MLF_MAX_OCCUPANCY_1r_fields[] = {
    { RX_N_MLF_MAX_OCCUPANCY_PORT_2f, 10, 0, SOCF_LE|SOCF_RO },
    { RX_N_MLF_MAX_OCCUPANCY_PORT_3f, 10, 11, SOCF_LE|SOCF_RO },
    { RX_N_MLF_WAS_EMPTY_PORT_2f, 1, 10, SOCF_RO },
    { RX_N_MLF_WAS_EMPTY_PORT_3f, 1, 21, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_MLF_PFC_THRESHOLDS_CONFIGr_fields[] = {
    { RX_N_PFC_THRESHOLD_CLRf, 10, 12, SOCF_LE|SOCF_SIG },
    { RX_N_PFC_THRESHOLD_SETf, 10, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_MLF_RESET_PORTSr_fields[] = {
    { RX_PORTS_SRSTNf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_MLF_STATUSr_fields[] = {
    { RX_N_MLF_OVERFLOW_ERR_PORT_0f, 1, 10, SOCF_RO },
    { RX_N_MLF_OVERFLOW_ERR_PORT_1f, 1, 21, SOCF_RO },
    { RX_N_MLF_STATUS_PORT_0f, 10, 0, SOCF_LE|SOCF_RO },
    { RX_N_MLF_STATUS_PORT_1f, 10, 11, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_MLF_STATUS_1r_fields[] = {
    { RX_N_MLF_OVERFLOW_ERR_PORT_2f, 1, 10, SOCF_RO },
    { RX_N_MLF_OVERFLOW_ERR_PORT_3f, 1, 21, SOCF_RO },
    { RX_N_MLF_STATUS_PORT_2f, 10, 0, SOCF_LE|SOCF_RO },
    { RX_N_MLF_STATUS_PORT_3f, 10, 11, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_NUM_RUNTSr_fields[] = {
    { RX_NUM_RUNTSf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_NUM_RUNTS_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_NUM_THROWN_EOPS_COUNTERr_fields[] = {
    { RX_NUM_THROWN_EOPSf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_NUM_THROWN_EOPS_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_OVF_DROP_CNTr_fields[] = {
    { RX_OVF_DROP_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_OVF_DROP_CNT_OVERFLOWf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_OVF_ERR_CNTr_fields[] = {
    { RX_OVF_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { RX_OVF_ERR_CNT_OVERFLOWf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_PORT_OVF_PORTr_fields[] = {
    { RX_PORT_OVF_PORTf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_REQUEST_HIGH_ENABLEr_fields[] = {
    { RX_REQ_HI_ENf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_REQUEST_LOW_ENABLEr_fields[] = {
    { RX_REQ_LOW_ENf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RX_ROUND_ROBIN_REQr_fields[] = {
    { RD_MLF_INDEXf, 3, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { REQ_HRF_0f, 4, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { REQ_HRF_1f, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { REQ_MAL_0_TO_6f, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_SOP_PKT_CNTr_fields[] = {
    { RX_N_SOP_PKT_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { RX_N_SOP_PKT_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_RX_SOP_PKT_TOTAL_CNTr_fields[] = {
    { RX_SOP_PKT_TOTAL_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { RX_SOP_PKT_TOTAL_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NBI_STATISTICSr_fields[] = {
    { IGNORESTATREQf, 1, 16, SOCF_RES },
    { STATBOBFRAMEERRMASKf, 1, 10, SOCF_RES },
    { STATBUSCYCLESCOUNTENf, 1, 31, SOCF_RES },
    { STATCLEARONREADf, 1, 12, 0 },
    { STATCNTOVERFLOWENABLEf, 1, 2, SOCF_RES },
    { STATCOUNTBINSWITHERRf, 1, 6, 0 },
    { STATCOUNTLENGWITHERRf, 1, 4, 0 },
    { STATCOUNTTYPEWITHERRf, 1, 5, 0 },
    { STATENf, 1, 0, 0 },
    { STATEOBFRAMEERRMASKf, 1, 9, SOCF_RES },
    { STATGTIMERMODEf, 1, 13, 0 },
    { STATILKN0ENABLEf, 1, 20, 0 },
    { STATILKN1ENABLEf, 1, 21, 0 },
    { STATPACKETCOUNTENf, 1, 27, SOCF_RES },
    { STATRESETSTARTf, 1, 1, 0 },
    { STATRXBOPCOUNTENABLEf, 1, 25, SOCF_RES },
    { STATRXEOPCOUNTENABLEf, 1, 26, SOCF_RES },
    { STATRXSOPCOUNTENABLEf, 1, 24, SOCF_RES },
    { STATSOBFRAMEERRMASKf, 1, 8, SOCF_RES },
    { STATTXBOPCOUNTENABLEf, 1, 29, SOCF_RES },
    { STATTXEOPCOUNTENABLEf, 1, 30, SOCF_RES },
    { STATTXSOPCOUNTENABLEf, 1, 28, SOCF_RES },
    { STATUCASTCOUNTENABLEf, 1, 14, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NBI_STATISTICSREADSELECTr_fields[] = {
    { STATREADCNTIDf, 7, 0, SOCF_LE },
    { STATREADPORTf, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_BCM88650_A0r_fields[] = {
    { STAT_BOB_FRAME_ERR_MASKf, 1, 10, SOCF_SIG|SOCF_RES },
    { STAT_BUS_CYCLES_COUNT_ENf, 1, 31, SOCF_SIG|SOCF_RES },
    { STAT_CLEAR_ON_READf, 1, 11, SOCF_SIG },
    { STAT_CNT_ALL_BY_PKTf, 1, 1, SOCF_SIG },
    { STAT_CNT_OVERFLOW_ENABLEf, 1, 4, SOCF_SIG|SOCF_RES },
    { STAT_COUNT_BINS_WITH_ERRf, 1, 7, SOCF_SIG },
    { STAT_COUNT_LENG_WITH_ERRf, 1, 5, SOCF_SIG },
    { STAT_COUNT_TYPE_WITH_ERRf, 1, 6, SOCF_SIG },
    { STAT_ENf, 1, 0, SOCF_SIG },
    { STAT_EOB_FRAME_ERR_MASKf, 1, 9, SOCF_SIG|SOCF_RES },
    { STAT_GTIMER_MODEf, 1, 12, SOCF_SIG },
    { STAT_ILKN_0_CNT_PER_CHf, 1, 20, SOCF_SIG },
    { STAT_ILKN_1_CNT_PER_CHf, 1, 21, SOCF_SIG },
    { STAT_PACKET_COUNT_ENf, 1, 13, SOCF_SIG },
    { STAT_RESET_STARTf, 1, 3, SOCF_SIG },
    { STAT_RX_BOP_COUNT_ENABLEf, 1, 25, SOCF_SIG },
    { STAT_RX_EOP_COUNT_ENABLEf, 1, 26, SOCF_SIG },
    { STAT_RX_SOP_COUNT_ENABLEf, 1, 24, SOCF_SIG },
    { STAT_SOB_FRAME_ERR_MASKf, 1, 8, SOCF_SIG|SOCF_RES },
    { STAT_TX_BOP_COUNT_ENABLEf, 1, 29, SOCF_SIG },
    { STAT_TX_EOP_COUNT_ENABLEf, 1, 30, SOCF_SIG },
    { STAT_TX_SOP_COUNT_ENABLEf, 1, 28, SOCF_SIG },
    { STAT_UCAST_COUNT_ENABLEf, 1, 14, SOCF_SIG },
    { STAT_USE_GLOBAL_INDIRECTf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_READ_DATAr_fields[] = {
    { STAT_CNT_DATA_OVERFLOWf, 1, 62, SOCF_RO },
    { STAT_CNT_DATA_VALIDf, 1, 63, SOCF_RO },
    { STAT_READ_CNTf, 62, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_READ_SELECTr_fields[] = {
    { STAT_READ_CNT_IDf, 7, 0, SOCF_LE|SOCF_SIG },
    { STAT_READ_PORTf, 5, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_RX_BINNINGr_fields[] = {
    { STAT_RX_MAX_BURST_LENGTHf, 14, 8, SOCF_LE|SOCF_SIG },
    { STAT_RX_MIN_BURST_LENGTHf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_RX_BURSTS_ERR_CNTr_fields[] = {
    { STAT_RX_BURSTS_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { STAT_RX_BURSTS_ERR_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_RX_BURSTS_OK_CNTr_fields[] = {
    { STAT_RX_BURSTS_OK_CNTf, 48, 0, SOCF_LE|SOCF_RO },
    { STAT_RX_BURSTS_OK_CNT_OVFf, 1, 48, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_RX_FRAME_ERR_CNTr_fields[] = {
    { STAT_RX_BOB_FRAME_ERRf, 1, 17, SOCF_RO },
    { STAT_RX_EOB_FRAME_ERRf, 1, 18, SOCF_RO },
    { STAT_RX_FRAME_ERR_CNTf, 16, 0, SOCF_LE|SOCF_RO },
    { STAT_RX_LAST_FRAME_ERR_PORTf, 5, 20, SOCF_LE|SOCF_RO },
    { STAT_RX_SOB_FRAME_ERRf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_RX_TOTAL_LENG_CNTr_fields[] = {
    { STAT_RX_TOTAL_LENG_CNTf, 62, 0, SOCF_LE|SOCF_RO },
    { STAT_RX_TOTAL_LENG_CNT_OVFf, 1, 62, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_STATUSr_fields[] = {
    { STAT_IS_READYf, 1, 8, SOCF_RO },
    { STAT_READ_IN_PROGRESSf, 1, 4, SOCF_RO },
    { STAT_RESET_IS_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_TX_BINNINGr_fields[] = {
    { STAT_TX_MAX_BURST_LENGTHf, 14, 8, SOCF_LE|SOCF_SIG },
    { STAT_TX_MIN_BURST_LENGTHf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_TX_BURSTS_CNTr_fields[] = {
    { STAT_TX_BURSTS_CNTf, 48, 0, SOCF_LE|SOCF_RO },
    { STAT_TX_BURSTS_CNT_OVFf, 1, 48, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_TX_FRAME_ERR_CNTr_fields[] = {
    { STAT_TX_BOB_FRAME_ERRf, 1, 17, SOCF_RO },
    { STAT_TX_EOB_FRAME_ERRf, 1, 18, SOCF_RO },
    { STAT_TX_FRAME_ERR_CNTf, 16, 0, SOCF_LE|SOCF_RO },
    { STAT_TX_LAST_FRAME_ERR_PORTf, 5, 20, SOCF_LE|SOCF_RO },
    { STAT_TX_SOB_FRAME_ERRf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STATISTICS_TX_TOTAL_LENG_CNTr_fields[] = {
    { STAT_TX_TOTAL_LENG_CNTf, 62, 0, SOCF_LE|SOCF_RO },
    { STAT_TX_TOTAL_LENG_CNT_OVFf, 1, 62, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STAT_CNT_75P_INTERRUPT_MASK_REGISTERr_fields[] = {
    { STAT_CNT_75P_INT_MASKf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTERr_fields[] = {
    { STAT_CNT_75P_INTf, 28, 0, SOCF_LE|SOCF_INTR }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STAT_CNT_75P_INTERRUPT_REGISTER_TESTr_fields[] = {
    { STAT_CNT_75P_INTERRUPT_REGISTER_TESTf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STAT_INTERRUPT_MASK_REGISTERr_fields[] = {
    { STAT_CNT_75P_MASKf, 1, 5, SOCF_SIG },
    { STAT_READ_ERR_INT_MASKf, 1, 0, SOCF_SIG },
    { STAT_RX_BURST_LENGTH_OVERFLOW_INT_MASKf, 1, 3, SOCF_SIG },
    { STAT_RX_FRAME_ERR_INT_MASKf, 1, 1, SOCF_SIG },
    { STAT_TX_BURST_LENGTH_OVERFLOW_INT_MASKf, 1, 4, SOCF_SIG },
    { STAT_TX_FRAME_ERR_INT_MASKf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STAT_INTERRUPT_REGISTERr_fields[] = {
    { STAT_CNT_75Pf, 1, 5, SOCF_INTR },
    { STAT_READ_ERR_INTf, 1, 0, SOCF_INTR },
    { STAT_RX_BURST_LENGTH_OVERFLOW_INTf, 1, 3, SOCF_INTR },
    { STAT_RX_FRAME_ERR_INTf, 1, 1, SOCF_INTR },
    { STAT_TX_BURST_LENGTH_OVERFLOW_INTf, 1, 4, SOCF_INTR },
    { STAT_TX_FRAME_ERR_INTf, 1, 2, SOCF_INTR }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_STAT_INTERRUPT_REGISTER_TESTr_fields[] = {
    { STAT_INTERRUPT_REGISTER_TESTf, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_SYNC_ETH_CFGr_fields[] = {
    { SYNC_ETH_CLOCK_DIV_Nf, 2, 8, SOCF_LE|SOCF_SIG },
    { SYNC_ETH_CLOCK_SEL_Nf, 5, 0, SOCF_LE|SOCF_SIG },
    { SYNC_ETH_GTIMER_MODE_Nf, 1, 20, SOCF_SIG|SOCF_RES },
    { SYNC_ETH_LINK_VALID_SEL_Nf, 1, 16, SOCF_SIG },
    { SYNC_ETH_NUM_OF_LANES_Nf, 4, 24, SOCF_LE|SOCF_SIG },
    { SYNC_ETH_SQUELCH_EN_Nf, 1, 12, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_SYNC_ETH_COUNTERr_fields[] = {
    { SYNC_ETH_COUNTER_Nf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_SYNC_ETH_SQUELCH_DIS_TH_REGr_fields[] = {
    { SYNC_ETH_SQUELCH_DIS_THf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_SYNC_ETH_SQUELCH_EN_TH_REGr_fields[] = {
    { SYNC_ETH_SQUELCH_EN_THf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TRANSMIT_RETRANSMIT_DEBUGr_fields[] = {
    { ILKN_GENERATE_DISCONTINUENT_SEQ_NUM_PORT_0f, 1, 0, SOCF_SIG },
    { ILKN_GENERATE_DISCONTINUENT_SEQ_NUM_PORT_1f, 1, 1, SOCF_SIG },
    { ILKN_GENERATE_TRANSMITED_RETRANSMIT_REQUEST_0f, 1, 4, SOCF_SIG },
    { ILKN_GENERATE_TRANSMITED_RETRANSMIT_REQUEST_1f, 1, 5, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TXI_IRDYr_fields[] = {
    { TXI_IRDY_CNTf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TXI_IRDY_CNT_OVFf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_0_ILKN_CONTROLr_fields[] = {
    { ILKN_TX_0_TREAT_EOP_ERR_AS_CRC_24_ERRf, 1, 5, SOCF_SIG },
    { TX_0_BURSTMAXf, 2, 8, SOCF_LE|SOCF_SIG },
    { TX_0_BURSTSHORTf, 3, 12, SOCF_LE|SOCF_SIG },
    { TX_0_DIAGWORD_INTERFACE_STAT_OVERRIDEf, 1, 3, SOCF_SIG|SOCF_RES },
    { TX_0_DIAGWORD_INTERFACE_STAT_VALUEf, 1, 4, SOCF_SIG|SOCF_RES },
    { TX_0_DIAGWORD_LANES_STAT_OVERRIDEf, 1, 3, SOCF_SIG|SOCF_RES },
    { TX_0_DIAGWORD_LANES_STAT_VALUEf, 1, 4, SOCF_SIG|SOCF_RES },
    { TX_0_DISABLE_SKIPWORDf, 1, 10, SOCF_SIG|SOCF_RES },
    { TX_0_ENABLE_CPU_OVERRIDEf, 1, 0, SOCF_SIG|SOCF_RES },
    { TX_0_ENABLE_CPU_VALUEf, 1, 1, SOCF_SIG|SOCF_RES },
    { TX_0_FC_CAL_LENf, 4, 36, SOCF_LE|SOCF_SIG },
    { TX_0_FLUSH_SEND_ERR_WHEN_FLUSH_ENDf, 1, 41, SOCF_SIG },
    { TX_0_FLUSH_TX_ENABLE_DURING_FLUSHf, 1, 42, SOCF_SIG|SOCF_RES },
    { TX_0_FLUSH_TX_ON_LINK_STATUS_FAILf, 1, 40, SOCF_SIG },
    { TX_0_LAST_LANEf, 5, 43, SOCF_LE|SOCF_SIG },
    { TX_0_LP_IFC_STAT_IGNOREf, 1, 2, SOCF_SIG|SOCF_RES },
    { TX_0_MFRAME_LEN_MINUS_1f, 16, 20, SOCF_LE|SOCF_SIG },
    { TX_0_NUM_FREE_ENTRIES_FOR_ALMOST_FULLf, 3, 16, SOCF_LE|SOCF_SIG|SOCF_RES },
    { TX_0_RATE_LIMITER_ENABLEf, 1, 11, SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_0_ILKN_STATUS_PARITY_ERRORr_fields[] = {
    { ILKN_TX_0_STAT_BUFF_PARITY_ERRf, 1, 24, SOCF_RO },
    { ILKN_TX_0_STAT_LANES_PARITY_ERRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_1_ILKN_CONTROLr_fields[] = {
    { ILKN_TX_1_TREAT_EOP_ERR_AS_CRC_24_ERRf, 1, 5, SOCF_SIG },
    { TX_1_BURSTMAXf, 2, 8, SOCF_LE|SOCF_SIG },
    { TX_1_BURSTSHORTf, 3, 12, SOCF_LE|SOCF_SIG },
    { TX_1_DIAGWORD_INTERFACE_STAT_OVERRIDEf, 1, 3, SOCF_SIG|SOCF_RES },
    { TX_1_DIAGWORD_INTERFACE_STAT_VALUEf, 1, 4, SOCF_SIG|SOCF_RES },
    { TX_1_DIAGWORD_LANES_STAT_OVERRIDEf, 1, 3, SOCF_SIG|SOCF_RES },
    { TX_1_DIAGWORD_LANES_STAT_VALUEf, 1, 4, SOCF_SIG|SOCF_RES },
    { TX_1_DISABLE_SKIPWORDf, 1, 10, SOCF_SIG|SOCF_RES },
    { TX_1_ENABLE_CPU_OVERRIDEf, 1, 0, SOCF_SIG|SOCF_RES },
    { TX_1_ENABLE_CPU_VALUEf, 1, 1, SOCF_SIG|SOCF_RES },
    { TX_1_FC_CAL_LENf, 4, 36, SOCF_LE|SOCF_SIG },
    { TX_1_FLUSH_SEND_ERR_WHEN_FLUSH_ENDf, 1, 41, SOCF_SIG },
    { TX_1_FLUSH_TX_ENABLE_DURING_FLUSHf, 1, 42, SOCF_SIG|SOCF_RES },
    { TX_1_FLUSH_TX_ON_LINK_STATUS_FAILf, 1, 40, SOCF_SIG },
    { TX_1_LAST_LANEf, 5, 43, SOCF_LE|SOCF_SIG },
    { TX_1_LP_IFC_STAT_IGNOREf, 1, 2, SOCF_SIG|SOCF_RES },
    { TX_1_MFRAME_LEN_MINUS_1f, 16, 20, SOCF_LE|SOCF_SIG },
    { TX_1_NUM_FREE_ENTRIES_FOR_ALMOST_FULLf, 3, 16, SOCF_LE|SOCF_SIG|SOCF_RES },
    { TX_1_RATE_LIMITER_ENABLEf, 1, 11, SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_1_ILKN_STATUS_PARITY_ERRr_fields[] = {
    { ILKN_TX_1_STAT_BUFF_PARITY_ERRf, 1, 12, SOCF_RO },
    { ILKN_TX_1_STAT_LANES_PARITY_ERRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_BYTE_CNTr_fields[] = {
    { TX_N_BYTE_CNTf, 62, 0, SOCF_LE|SOCF_RO },
    { TX_N_BYTE_CNT_OVERFLOWf, 1, 62, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_BYTE_TOTAL_CNTr_fields[] = {
    { TX_BYTE_TOTAL_CNTf, 62, 0, SOCF_LE|SOCF_RO },
    { TX_BYTE_TOTAL_CNT_OVERFLOWf, 1, 62, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_CFG_THRESHOLDr_fields[] = {
    { TX_CFG_THRESHOLDf, 7, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_ELK_BURSTS_CNTr_fields[] = {
    { TX_ELK_BURSTS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TX_ELK_BURSTS_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_ELK_OCTETS_CNTr_fields[] = {
    { TX_ELK_OCTETS_CNTf, 63, 0, SOCF_LE|SOCF_RO },
    { TX_ELK_OCTETS_CNT_OVFf, 1, 63, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_EOP_PKT_CNTr_fields[] = {
    { TX_N_EOP_PKT_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { TX_N_EOP_PKT_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_EOP_PKT_TOTAL_CNTr_fields[] = {
    { TX_EOP_PKT_TOTAL_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { TX_EOP_PKT_TOTAL_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_ERR_PKT_CNTr_fields[] = {
    { TX_N_ERR_PKT_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { TX_N_ERR_PKT_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_ERR_PKT_TOTAL_CNTr_fields[] = {
    { TX_ERR_PKT_TOTAL_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { TX_ERR_PKT_TOTAL_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_FLUSH_EGRESSr_fields[] = {
    { TX_FLUSH_EGRESSf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_ILKN_0_FLUSHED_BURSTS_CNTr_fields[] = {
    { TX_ILKN_0_FLUSHED_BURSTS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TX_ILKN_0_FLUSHED_BURSTS_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTr_fields[] = {
    { TX_ILKN_0_RECEIVED_RETRANS_REQ_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TX_ILKN_0_RECEIVED_RETRANS_REQ_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_ILKN_1_FLUSHED_BURSTS_CNTr_fields[] = {
    { TX_ILKN_1_FLUSHED_BURSTS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TX_ILKN_1_FLUSHED_BURSTS_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTr_fields[] = {
    { TX_ILKN_1_RECEIVED_RETRANS_REQ_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TX_ILKN_1_RECEIVED_RETRANS_REQ_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_ILKN_RATE_LIMITER_CONFIGr_fields[] = {
    { TX_N_RATE_LIMITER_DELTAf, 12, 12, SOCF_LE|SOCF_SIG|SOCF_RES },
    { TX_N_RATE_LIMITER_INTERVALf, 8, 24, SOCF_LE|SOCF_SIG|SOCF_RES },
    { TX_N_RATE_LIMITER_MAX_TOKENSf, 12, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_ILKN_STATUSr_fields[] = {
    { TX_N_OVFOUTf, 1, 0, SOCF_RO },
    { TX_N_PORT_ACTIVEf, 1, 1, SOCF_RO },
    { TX_N_STAT_BURST_ERRf, 1, 8, SOCF_RO },
    { TX_N_STAT_OVERFLOW_ERRf, 1, 12, SOCF_RO },
    { TX_N_STAT_UNDERFLOW_ERRf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_MLF_CONFIGr_fields[] = {
    { TX_N_NUM_LOGICAL_FIFOS_MODEf, 2, 0, SOCF_LE|SOCF_SIG },
    { TX_N_RESET_PORT_CREDITSf, 4, 20, SOCF_LE|SOCF_SIG },
    { TX_N_RESET_PORT_CREDITS_VALUEf, 5, 24, SOCF_LE|SOCF_SIG|SOCF_RES },
    { TX_N_START_TX_THRESHOLDf, 7, 4, SOCF_LE|SOCF_SIG },
    { TX_N_THRESHOLD_AFTER_OVERFLOWf, 7, 12, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_MLF_MAX_OCCUPANCYr_fields[] = {
    { TX_MLF_0_MAX_OCCUPANCY_PORT_0f, 7, 0, SOCF_LE|SOCF_RO },
    { TX_MLF_1_MAX_OCCUPANCY_PORT_0f, 7, 8, SOCF_LE|SOCF_RO },
    { TX_MLF_2_MAX_OCCUPANCY_PORT_0f, 7, 16, SOCF_LE|SOCF_RO },
    { TX_MLF_3_MAX_OCCUPANCY_PORT_0f, 7, 24, SOCF_LE|SOCF_RO },
    { TX_MLF_4_MAX_OCCUPANCY_PORT_0f, 7, 32, SOCF_LE|SOCF_RO },
    { TX_MLF_5_MAX_OCCUPANCY_PORT_0f, 7, 40, SOCF_LE|SOCF_RO },
    { TX_MLF_6_MAX_OCCUPANCY_PORT_0f, 7, 48, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_fields[] = {
    { TX_NUM_CREDITS_FROM_UNIPORT_HRF_0f, 4, 112, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_HRF_1f, 4, 116, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_0f, 4, 0, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_1f, 4, 4, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_10f, 4, 40, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_11f, 4, 44, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_12f, 4, 48, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_13f, 4, 52, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_14f, 4, 56, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_15f, 4, 60, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_16f, 4, 64, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_17f, 4, 68, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_18f, 4, 72, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_19f, 4, 76, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_2f, 4, 8, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_20f, 4, 80, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_21f, 4, 84, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_22f, 4, 88, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_23f, 4, 92, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_24f, 4, 96, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_25f, 4, 100, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_26f, 4, 104, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_27f, 4, 108, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_3f, 4, 12, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_4f, 4, 16, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_5f, 4, 20, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_6f, 4, 24, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_7f, 4, 28, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_8f, 4, 32, SOCF_LE|SOCF_RO },
    { TX_NUM_CREDITS_FROM_UNIPORT_PORT_9f, 4, 36, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_MLF_RESET_PORTSr_fields[] = {
    { TX_PORTS_SRSTNf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_MLF_STATUSr_fields[] = {
    { TX_N_MLF_OVERFLOW_ERR_PORT_0f, 1, 7, SOCF_RO },
    { TX_N_MLF_OVERFLOW_ERR_PORT_1f, 1, 15, SOCF_RO },
    { TX_N_MLF_OVERFLOW_ERR_PORT_2f, 1, 23, SOCF_RO },
    { TX_N_MLF_OVERFLOW_ERR_PORT_3f, 1, 31, SOCF_RO },
    { TX_N_MLF_STATUS_PORT_0f, 7, 0, SOCF_LE|SOCF_RO },
    { TX_N_MLF_STATUS_PORT_1f, 7, 8, SOCF_LE|SOCF_RO },
    { TX_N_MLF_STATUS_PORT_2f, 7, 16, SOCF_LE|SOCF_RO },
    { TX_N_MLF_STATUS_PORT_3f, 7, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_OVF_DROP_CNTr_fields[] = {
    { TX_OVF_DROP_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TX_OVF_DROP_CNT_OVERFLOWf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_OVF_ERR_CNTr_fields[] = {
    { TX_OVF_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TX_OVF_ERR_CNT_OVERFLOWf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_PORTS_CONFIGr_fields[] = {
    { TX_APPEND_CRCf, 3, 8, SOCF_LE|SOCF_SIG|SOCF_RES },
    { TX_REGEN_CRCf, 3, 4, SOCF_LE|SOCF_SIG|SOCF_RES },
    { TX_STRICT_TDMf, 2, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_PORT_OVF_PORTr_fields[] = {
    { TX_PORT_OVF_PORTf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_SOP_PKT_CNTr_fields[] = {
    { TX_N_SOP_PKT_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { TX_N_SOP_PKT_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_TX_SOP_PKT_TOTAL_CNTr_fields[] = {
    { TX_SOP_PKT_TOTAL_CNTf, 42, 0, SOCF_LE|SOCF_RO },
    { TX_SOP_PKT_TOTAL_CNT_OVERFLOWf, 1, 42, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_TX_STOP_EGRESSr_fields[] = {
    { TX_STOP_EGRESSf, 28, 0, SOCF_LE|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_WC_BYPASS_MODEr_fields[] = {
    { WC_0_BPS_MODEf, 1, 0, SOCF_SIG },
    { WC_1_BPS_MODEf, 1, 1, SOCF_SIG },
    { WC_2_BPS_MODEf, 1, 2, SOCF_SIG },
    { WC_4_BPS_MODEf, 1, 4, SOCF_SIG },
    { WC_5_BPS_MODEf, 1, 5, SOCF_SIG },
    { WC_6_BPS_MODEf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFAFFCr_fields[] = {
    { NIFAFFCf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFAFLOWCONTROLr_fields[] = {
    { NIFAFLOWCONTROLf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFBFLOWCONTROLr_fields[] = {
    { NIFBFLOWCONTROLf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFCLSBFCr_fields[] = {
    { NIFCLSBFCf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFCLSBTOSCHHRMASK_0r_fields[] = {
    { NIFCLSBTOSCHHRMASKf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFFCSELr_fields[] = {
    { NIFAFFCSELf, 1, 0, 0 },
    { NIFCLSBFCSELf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFINTERLAKENMODEr_fields[] = {
    { CFGILAKEN0f, 1, 0, 0 },
    { CFGILAKEN1f, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFMALENABLEREGISTERr_fields[] = {
    { HIGHERREQENPERMALf, 16, 16, SOCF_LE },
    { NIFCANCELENf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFPHYSICALERRCOUNTERr_fields[] = {
    { NIFPHYSICALERRCOUNTERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFPORTISSGMII_2_5r_fields[] = {
    { NIFPORTISSGMII_2_5f, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFTXINITCREDITSr_fields[] = {
    { NIFTXINITCREDITSf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_0_3___16_19__CAL_CONFIGr_fields[] = {
    { CALALENf, 10, 0, SOCF_LE },
    { CALBLENf, 10, 12, SOCF_LE },
    { CHNIFXXWEIGHTf, 3, 24, SOCF_LE },
    { DVSCALENDARSELCHNIFXXf, 1, 28, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_0_3___16_19___32_35___48_51__RATESr_fields[] = {
    { CHNIFXXMAXCRRATEf, 14, 18, SOCF_LE },
    { NIF_0_3___16_19___32_35___48_51_RATES_CHNIFf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_4_15____20_31___36_47____52_63__CONFIGr_fields[] = {
    { NIFXXPORT_IDf, 7, 20, SOCF_LE },
    { PORTNIFXXMAXCRRATEf, 18, 0, SOCF_LE },
    { PORTNIFXXWEIGHTf, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_CONFIGr_fields[] = {
    { FABRICFECMODEf, 4, 12, SOCF_LE },
    { ILKNMODEf, 3, 0, SOCF_LE },
    { ILKNRXALTCLOCKSELf, 1, 4, 0 },
    { ILKNTXALTCLOCKSELf, 1, 5, 0 },
    { MAL5_QSGMIIALTSRDf, 1, 16, 0 },
    { MAL6_QSGMIIALTSRDf, 1, 17, 0 },
    { MAL7_QSGMIIALTSRDf, 1, 18, 0 },
    { SERDES_G4_ENf, 1, 8, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_ENABLEDr_fields[] = {
    { PORTENABLEDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_INTERRUPTMASKREGISTERr_fields[] = {
    { MALINTERRUPTMASKf, 8, 0, SOCF_LE },
    { PAEBINTERRUPTMASKf, 1, 9, 0 },
    { SRDINTERRUPTMASKf, 1, 8, 0 },
    { SYNCETHINTERRUPTMASKf, 1, 10, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_INTERRUPTREGISTERr_fields[] = {
    { MALINTERRUPTf, 8, 0, SOCF_LE|SOCF_RO },
    { PAEBINTERRUPTf, 1, 9, SOCF_RO },
    { SRDINTERRUPTf, 1, 8, SOCF_RO },
    { SYNCETHINTERRUPTf, 1, 10, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_MALRESETr_fields[] = {
    { INITMALHARDRESETf, 8, 0, SOCF_LE|SOCF_RES },
    { INITMALSOFTRESETf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_MAL_INTERRUPTMASKREGISTERr_fields[] = {
    { AN_COMPLETEINTMASKf, 4, 20, SOCF_LE },
    { AN_ERRORINTMASKf, 4, 24, SOCF_LE },
    { AN_RESTARTINTMASKf, 4, 16, SOCF_LE },
    { ERRORINTERRUPTMASKf, 1, 28, 0 },
    { LINKSTATUSCHANGEINTMASKf, 4, 0, SOCF_LE },
    { RXPCSLNSYNCSTATCHANGEINTMASKf, 4, 4, SOCF_LE },
    { RXPCSLOCALFAULTINTMASKf, 1, 8, 0 },
    { RXPCSLOCALFAULTPHYINTMASKf, 1, 9, 0 },
    { RXPCSREMOTEFAULTINTMASKf, 1, 10, 0 },
    { RXPCSUNKNOWNFAULTINTMASKf, 1, 11, 0 },
    { STATCOUNTERAFINTMASKf, 4, 12, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_MAL_INTERRUPTREGISTERr_fields[] = {
    { AN_COMPLETEINTf, 4, 20, SOCF_LE },
    { AN_ERRORINTf, 4, 24, SOCF_LE },
    { AN_RESTARTINTf, 4, 16, SOCF_LE },
    { ERRORINTERRUPTf, 1, 28, SOCF_RO },
    { LINKSTATUSCHANGEINTf, 4, 0, SOCF_LE },
    { RXPCSLNSYNCSTATCHANGEINTf, 4, 4, SOCF_LE },
    { RXPCSLOCALFAULTINTf, 1, 8, 0 },
    { RXPCSLOCALFAULTPHYINTf, 1, 9, 0 },
    { RXPCSREMOTEFAULTINTf, 1, 10, 0 },
    { RXPCSUNKNOWNFAULTINTf, 1, 11, 0 },
    { STATCOUNTERAFINTf, 4, 12, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_MAL_STATISTICSr_fields[] = {
    { FCRXCOUNTCBFCf, 1, 5, SOCF_RES },
    { FCRXCOUNTFCBf, 1, 6, SOCF_RES },
    { FCRXCOUNTLLFCf, 1, 4, SOCF_RES },
    { FCRXCOUNTLPRESPf, 1, 16, SOCF_RES },
    { FCTXCOUNTCBFCf, 1, 9, SOCF_RES },
    { FCTXCOUNTFCBf, 1, 10, SOCF_RES },
    { FCTXCOUNTIDLESf, 1, 13, SOCF_RES },
    { FCTXCOUNTLLFCf, 1, 8, SOCF_RES },
    { FCTXCOUNTPAUSEDCYCLESf, 1, 12, SOCF_RES },
    { FCTXCOUNTTXGENLLFCf, 1, 14, SOCF_RES },
    { FCTXCOUNTTXGENLLFCRISEf, 1, 15, SOCF_RES },
    { RXCOUNTBURSTSf, 1, 17, SOCF_RES },
    { STATGTIMERMODEENf, 1, 20, SOCF_RES },
    { STATRESETf, 4, 0, SOCF_LE },
    { STAT_1588AFINTENf, 1, 24, 0 },
    { TXCOUNTBURSTSf, 1, 18, SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_MAL_STATISTICSREADSELECTr_fields[] = {
    { STATRDCOUNTERCLRf, 1, 28, 0 },
    { STATRDCOUNTERIDf, 4, 0, SOCF_LE },
    { STATRDCOUNTERPORTf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_PTP1588r_fields[] = {
    { PTPCLOCKPDf, 1, 24, SOCF_RES },
    { PTPDELTAEACHPTPCLOCKf, 20, 0, SOCF_LE },
    { PTPSYNCPDf, 1, 25, SOCF_RES },
    { PTPTSLCRESETLOADf, 1, 28, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_QSGMIIRESETr_fields[] = {
    { MALRXQSGMIIPHASERSTNf, 8, 0, SOCF_LE },
    { MALTXQSGMIIPHASERSTNf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_RXACTIVEr_fields[] = {
    { PORTRXACTIVEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_RXCLOCKSr_fields[] = {
    { MAL_RX0CLOCKSELECTf, 4, 0, SOCF_LE },
    { MAL_RX1CLOCKSELECTf, 4, 4, SOCF_LE },
    { MAL_RX2CLOCKSELECTf, 4, 8, SOCF_LE },
    { MAL_RX3CLOCKSELECTf, 4, 12, SOCF_LE },
    { MAL_RX4CLOCKSELECTf, 4, 16, SOCF_LE },
    { MAL_RX5CLOCKSELECTf, 4, 20, SOCF_LE },
    { MAL_RX6CLOCKSELECTf, 4, 24, SOCF_LE },
    { MAL_RX7CLOCKSELECTf, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_STATUSr_fields[] = {
    { PORTLINKSTATUSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_SYNCETH1r_fields[] = {
    { SYNCETHCLOCKDIV1f, 2, 4, SOCF_LE },
    { SYNCETHCLOCKDIV2f, 2, 16, SOCF_LE },
    { SYNCETHCLOCKSEL1f, 4, 0, SOCF_LE },
    { SYNCETHCLOCKSEL2f, 4, 12, SOCF_LE },
    { SYNCETHGTIMERMODE1f, 1, 10, SOCF_RES },
    { SYNCETHGTIMERMODE2f, 1, 22, SOCF_RES },
    { SYNCETHSQUELCHEN1f, 1, 8, 0 },
    { SYNCETHSQUELCHEN2f, 1, 20, 0 },
    { SYNCETHVALIDSELECT1f, 1, 9, 0 },
    { SYNCETHVALIDSELECT2f, 1, 21, 0 },
    { SYNCETHXAUIMODEf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_SYNCETH2r_fields[] = {
    { SYNCETHSQUELCHDISTHf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_SYNCETH3r_fields[] = {
    { SYNCETHSQUELCHENTHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_TXACTIVEr_fields[] = {
    { PORTTXACTIVEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NIF_TXCLOCKSr_fields[] = {
    { MAL_TX0CLOCKSELECTf, 4, 0, SOCF_LE },
    { MAL_TX1CLOCKSELECTf, 2, 6, SOCF_LE },
    { MAL_TX2CLOCKSELECTf, 4, 8, SOCF_LE },
    { MAL_TX3CLOCKSELECTf, 2, 14, SOCF_LE },
    { MAL_TX4CLOCKSELECTf, 4, 16, SOCF_LE },
    { MAL_TX5CLOCKSELECTf, 2, 22, SOCF_LE },
    { MAL_TX6CLOCKSELECTf, 4, 24, SOCF_LE },
    { MAL_TX7CLOCKSELECTf, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_NIV_ETHERTYPEr_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { VER_CHECK_CTRLf, 2, 17, SOCF_LE },
    { VNTAG_VERSIONf, 2, 19, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_NIV_ETHERTYPE_BCM53400_A0r_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { VER_CHECK_CTRLf, 2, 17, SOCF_LE },
    { VNTAG_VERSIONf, 2, 19, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_NIV_ETHERTYPE_BCM56640_A0r_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { VER_CHECK_CTRLf, 2, 17, SOCF_LE },
    { VNTAG_VERSIONf, 2, 19, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_NODETYPE8B10Br_fields[] = {
    { PLANE_A_NODETYPE_8B10Bf, 4, 4, SOCF_LE },
    { PLANE_B_NODETYPE_8B10Bf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_NODETYPEFORCERXPLANEr_fields[] = {
    { FORCE_RX_PLANEf, 4, 0, SOCF_LE },
    { FORCE_RX_PLANE_VALUEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_NODETYPETESTr_fields[] = {
    { PLANE_A_NODETYPE_TESTf, 4, 4, SOCF_LE },
    { PLANE_B_NODETYPE_TESTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NONETHERNETMETERPOINTERr_fields[] = {
    { NONETHERNETMETERPOINTERf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NRDYTH0_2r_fields[] = {
    { NRDYTH0f, 10, 0, SOCF_LE },
    { NRDYTH1f, 10, 10, SOCF_LE },
    { NRDYTH2f, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NRDYTH3_5r_fields[] = {
    { NRDYTH3f, 10, 0, SOCF_LE },
    { NRDYTH4f, 10, 10, SOCF_LE },
    { NRDYTH5f, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NRDYTH6_7r_fields[] = {
    { NRDYTH6f, 10, 0, SOCF_LE },
    { NRDYTH7f, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NRDYTHSEL_0r_fields[] = {
    { NRDYTHSELf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NRDYTHSEL_3r_fields[] = {
    { NRDYTHSELf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NUMTHROWNBURSTSCOUNTERRX0PORT0r_fields[] = {
    { NUMTHROWNBURSTSCOUNTERRX_N_PORT0f, 31, 0, SOCF_LE },
    { NUMTHROWNBURSTSCOUNTERRX_N_PORT0OVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NUMTHROWNBURSTSCOUNTERRX0PORT1r_fields[] = {
    { NUMTHROWNBURSTSCOUNTERRX_N_PORT1f, 31, 0, SOCF_LE },
    { NUMTHROWNBURSTSCOUNTERRX_N_PORT1OVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NUMTHROWNBURSTSCOUNTERRX0PORT2r_fields[] = {
    { NUMTHROWNBURSTSCOUNTERRX_N_PORT2f, 31, 0, SOCF_LE },
    { NUMTHROWNBURSTSCOUNTERRX_N_PORT2OVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NUMTHROWNBURSTSCOUNTERRX0PORT3r_fields[] = {
    { NUMTHROWNBURSTSCOUNTERRX_N_PORT3f, 31, 0, SOCF_LE },
    { NUMTHROWNBURSTSCOUNTERRX_N_PORT3OVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NUMTHROWNBURSTSCOUNTERRXILKNPORT0r_fields[] = {
    { NUMTHROWNBURSTSCOUNTERRXILKNPORT0f, 31, 0, SOCF_LE },
    { NUMTHROWNBURSTSCOUNTERRXILKNPORT0OVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_NUMTHROWNBURSTSCOUNTERRXILKNPORT1r_fields[] = {
    { NUMTHROWNBURSTSCOUNTERRXILKNPORT1f, 31, 0, SOCF_LE },
    { NUMTHROWNBURSTSCOUNTERRXILKNPORT1OVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIH_EGQ_2_NIF_PORT_MAPm_fields[] = {
    { NIF_PORTf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_92000m_fields[] = {
    { MEM_92000f, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_92100m_fields[] = {
    { MEM_92100f, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_92200m_fields[] = {
    { MEM_92200f, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_92300m_fields[] = {
    { MEM_92300f, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_94000m_fields[] = {
    { MEM_94000f, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_94100m_fields[] = {
    { MEM_94100f, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_94200m_fields[] = {
    { MEM_94200f, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_94300m_fields[] = {
    { MEM_94300f, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_94400m_fields[] = {
    { MEM_94400f, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88670_A0)
soc_field_info_t soc_NBIL_MEM_94600m_fields[] = {
    { MEM_94600f, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_EGR_MEM_CTRLm_fields[] = {
    { DATAf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 18, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_EGR_MEM_DATAm_fields[] = {
    { DATAf, 1024, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 32, 1024, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0)
soc_field_info_t soc_NBI_ING_MEM_DATAm_fields[] = {
    { DATAf, 512, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 16, 512, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MEM_92000m_fields[] = {
    { MEM_92000f, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MEM_93000m_fields[] = {
    { MEM_93000f, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MEM_94000m_fields[] = {
    { MEM_94000f, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MEM_95000m_fields[] = {
    { MEM_95000f, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MLF_RX_0_MEM_A_CTRLm_fields[] = {
    { DATAf, 52, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MLF_RX_MEM_A_CTRLm_fields[] = {
    { DATAf, 52, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MLF_TX_0_MEM_CTRLm_fields[] = {
    { DATAf, 28, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 28, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_MLF_TX_MEM_CTRLm_fields[] = {
    { DATAf, 28, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 28, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RBINS_MEMm_fields[] = {
    { DATAf, 48, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { PARITYf, 2, 48, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RBINS_MEM_0m_fields[] = {
    { DATAf, 48, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { PARITYf, 2, 48, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_NBI_RLENG_MEMm_fields[] = {
    { DATAf, 62, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { PARITYf, 2, 62, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NHI_GROUP_TC_PROFILEm_fields[] = {
    { NHI_OFFSETf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFCLSB2OFPm_fields[] = {
    { EGQOFPHPVALID0f, 1, 36, 0 | SOCF_GLOBAL },
    { EGQOFPHPVALID1f, 1, 37, 0 | SOCF_GLOBAL },
    { EGQOFPHPVALID2f, 1, 38, 0 | SOCF_GLOBAL },
    { EGQOFPHPVALID3f, 1, 39, 0 | SOCF_GLOBAL },
    { EGQOFPLPVALID0f, 1, 40, 0 | SOCF_GLOBAL },
    { EGQOFPLPVALID1f, 1, 41, 0 | SOCF_GLOBAL },
    { EGQOFPLPVALID2f, 1, 42, 0 | SOCF_GLOBAL },
    { EGQOFPLPVALID3f, 1, 43, 0 | SOCF_GLOBAL },
    { OFPNUM0f, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { OFPNUM1f, 7, 7, SOCF_LE | SOCF_GLOBAL },
    { OFPNUM2f, 7, 14, SOCF_LE | SOCF_GLOBAL },
    { OFPNUM3f, 7, 21, SOCF_LE | SOCF_GLOBAL },
    { SCHOFPHPVALID0f, 1, 28, 0 | SOCF_GLOBAL },
    { SCHOFPHPVALID1f, 1, 29, 0 | SOCF_GLOBAL },
    { SCHOFPHPVALID2f, 1, 30, 0 | SOCF_GLOBAL },
    { SCHOFPHPVALID3f, 1, 31, 0 | SOCF_GLOBAL },
    { SCHOFPLPVALID0f, 1, 32, 0 | SOCF_GLOBAL },
    { SCHOFPLPVALID1f, 1, 33, 0 | SOCF_GLOBAL },
    { SCHOFPLPVALID2f, 1, 34, 0 | SOCF_GLOBAL },
    { SCHOFPLPVALID3f, 1, 35, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFCTXTMAPm_fields[] = {
    { FAPPORTf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_NIFPORTTOCTXTBITMAPm_fields[] = {
    { CONTEXTSBITMAPPINGf, 80, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 80, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASKm_fields[] = {
    { BLOCK_MASKf, 29, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM53314_A0m_fields[] = {
    { BLOCK_MASKf, 25, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_LOf, 25, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM53400_A0m_fields[] = {
    { BLOCK_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 31, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 30, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56150_A0m_fields[] = {
    { BLOCK_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56218_A0m_fields[] = {
    { BLOCK_MASKf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56224_A0m_fields[] = {
    { BLOCK_MASKf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_LOf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56340_A0m_fields[] = {
    { BLOCK_MASKf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 63, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56440_A0m_fields[] = {
    { BLOCK_MASKf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56450_A0m_fields[] = {
    { BLOCK_MASKf, 170, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W0f, 85, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W1f, 85, 85, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 171, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 170, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56634_A0m_fields[] = {
    { BLOCK_MASKf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 54, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56640_A0m_fields[] = {
    { BLOCK_MASKf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 3, 63, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56800_A0m_fields[] = {
    { BLOCK_MASKf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56840_A0m_fields[] = {
    { BLOCK_MASKf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { BLOCK_MASK_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_NONUCAST_TRUNK_BLOCK_MASK_BCM56850_A0m_fields[] = {
    { BLOCK_MASKf, 106, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 106, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_NORMALDYNAMICAm_fields[] = {
    { CBLf, 21, 20, SOCF_LE | SOCF_GLOBAL },
    { EBLf, 21, 41, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 20, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_NUM_QCN_CNM_RECEIVEDm_fields[] = {
    { COUNTf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL }
};
#endif

