Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,3844
design__instance__area,28494.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.04045242443680763
power__switching__total,0.04848812147974968
power__leakage__total,2.6556364218777162E-8
power__total,0.0889405757188797
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6515067558738293
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5787075427111137
timing__hold__ws__corner:nom_tt_025C_1v80,0.3043689830767589
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.304369
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,24
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9558029083181131
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8367126117675429
timing__hold__ws__corner:nom_ss_100C_1v60,0.8594016852519857
timing__setup__ws__corner:nom_ss_100C_1v60,-8.157714734625047
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-269.1987864373819
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-8.157714734625047
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.859402
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,62
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-8.157715
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,62
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5281143449811645
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4751058569928343
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10243284288489685
timing__setup__ws__corner:nom_ff_n40C_1v95,0.12383827647196426
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.102433
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.123838
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,27
design__max_fanout_violation__count,14
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.515354551398276
clock__skew__worst_setup,0.46872113073109634
timing__hold__ws,0.09890305521172564
timing__setup__ws,-8.51399419508773
timing__hold__tns,0.0
timing__setup__tns,-284.5849929595205
timing__hold__wns,0
timing__setup__wns,-8.51399419508773
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098903
timing__hold_r2r_vio__count,0
timing__setup_vio__count,188
timing__setup_r2r__ws,-8.513994
timing__setup_r2r_vio__count,188
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3844
design__instance__area__stdcell,28494.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.831836
design__instance__utilization__stdcell,0.831836
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,66677
design__violations,0
design__instance__count__setup_buffer,50
design__instance__count__hold_buffer,21
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3374
route__net__special,2
route__drc_errors__iter:1,2212
route__wirelength__iter:1,75804
route__drc_errors__iter:2,1173
route__wirelength__iter:2,74829
route__drc_errors__iter:3,1227
route__wirelength__iter:3,74874
route__drc_errors__iter:4,256
route__wirelength__iter:4,74818
route__drc_errors__iter:5,14
route__wirelength__iter:5,74726
route__drc_errors__iter:6,0
route__wirelength__iter:6,74718
route__drc_errors,0
route__wirelength,74718
route__vias,24152
route__vias__singlecut,24152
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,329.445
timing__unannotated_net__count__corner:nom_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,14
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6345089633303317
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5702239952731143
timing__hold__ws__corner:min_tt_025C_1v80,0.29921621582913843
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.299216
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,11
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.9279267616936187
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8228166159091189
timing__hold__ws__corner:min_ss_100C_1v60,0.8466101392896949
timing__setup__ws__corner:min_ss_100C_1v60,-7.834250803163115
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-255.06074774188957
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-7.834250803163115
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.846610
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,62
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-7.834251
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,62
timing__unannotated_net__count__corner:min_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.515354551398276
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.46872113073109634
timing__hold__ws__corner:min_ff_n40C_1v95,0.10160561568585307
timing__setup__ws__corner:min_ff_n40C_1v95,0.20534508008538505
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.101606
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.205345
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,14
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6713846335581128
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5890842425042457
timing__hold__ws__corner:max_tt_025C_1v80,0.3049250938055216
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.304925
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,27
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.988144039007021
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8532486070308872
timing__hold__ws__corner:max_ss_100C_1v60,0.8711752676942077
timing__setup__ws__corner:max_ss_100C_1v60,-8.51399419508773
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-284.5849929595205
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-8.51399419508773
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.871175
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,64
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.513994
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,64
timing__unannotated_net__count__corner:max_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.543325511071755
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4832304693168209
timing__hold__ws__corner:max_ff_n40C_1v95,0.09890305521172564
timing__setup__ws__corner:max_ff_n40C_1v95,0.036904258471473765
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.098903
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.036904
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79493
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79926
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00507408
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00720453
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000725723
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00720453
ir__voltage__worst,1.79000000000000003552713678800500929355621337890625
ir__drop__avg,0.000736000000000000000575928194024299955344758927822113037109375
ir__drop__worst,0.00506999999999999985400567226179191493429243564605712890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
