
stm745final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004898  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e0c  08004a60  08004a60  00014a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800586c  0800586c  00020134  2**0
                  CONTENTS
  4 .ARM          00000008  0800586c  0800586c  0001586c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005874  08005874  00020134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005874  08005874  00015874  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005878  08005878  00015878  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  0800587c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000708  20000134  080059b0  00020134  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000083c  080059b0  0002083c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .debug_info   000133b3  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000271f  00000000  00000000  00033517  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  00035c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c70  00000000  00000000  000369c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026fc2  00000000  00000000  00037638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001017d  00000000  00000000  0005e5fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1add  00000000  00000000  0006e777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00160254  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039d0  00000000  00000000  001602a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000134 	.word	0x20000134
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08004a48 	.word	0x08004a48

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000138 	.word	0x20000138
 8000204:	08004a48 	.word	0x08004a48

08000208 <__aeabi_dmul>:
 8000208:	b570      	push	{r4, r5, r6, lr}
 800020a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800020e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000212:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000216:	bf1d      	ittte	ne
 8000218:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800021c:	ea94 0f0c 	teqne	r4, ip
 8000220:	ea95 0f0c 	teqne	r5, ip
 8000224:	f000 f8de 	bleq	80003e4 <__aeabi_dmul+0x1dc>
 8000228:	442c      	add	r4, r5
 800022a:	ea81 0603 	eor.w	r6, r1, r3
 800022e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000232:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000236:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800023a:	bf18      	it	ne
 800023c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000240:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000244:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000248:	d038      	beq.n	80002bc <__aeabi_dmul+0xb4>
 800024a:	fba0 ce02 	umull	ip, lr, r0, r2
 800024e:	f04f 0500 	mov.w	r5, #0
 8000252:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000256:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800025a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800025e:	f04f 0600 	mov.w	r6, #0
 8000262:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000266:	f09c 0f00 	teq	ip, #0
 800026a:	bf18      	it	ne
 800026c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000270:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000274:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000278:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800027c:	d204      	bcs.n	8000288 <__aeabi_dmul+0x80>
 800027e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000282:	416d      	adcs	r5, r5
 8000284:	eb46 0606 	adc.w	r6, r6, r6
 8000288:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800028c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000290:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000294:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000298:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800029c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002a0:	bf88      	it	hi
 80002a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002a6:	d81e      	bhi.n	80002e6 <__aeabi_dmul+0xde>
 80002a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	bd70      	pop	{r4, r5, r6, pc}
 80002bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002c0:	ea46 0101 	orr.w	r1, r6, r1
 80002c4:	ea40 0002 	orr.w	r0, r0, r2
 80002c8:	ea81 0103 	eor.w	r1, r1, r3
 80002cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002d0:	bfc2      	ittt	gt
 80002d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002da:	bd70      	popgt	{r4, r5, r6, pc}
 80002dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002e0:	f04f 0e00 	mov.w	lr, #0
 80002e4:	3c01      	subs	r4, #1
 80002e6:	f300 80ab 	bgt.w	8000440 <__aeabi_dmul+0x238>
 80002ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ee:	bfde      	ittt	le
 80002f0:	2000      	movle	r0, #0
 80002f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002f6:	bd70      	pople	{r4, r5, r6, pc}
 80002f8:	f1c4 0400 	rsb	r4, r4, #0
 80002fc:	3c20      	subs	r4, #32
 80002fe:	da35      	bge.n	800036c <__aeabi_dmul+0x164>
 8000300:	340c      	adds	r4, #12
 8000302:	dc1b      	bgt.n	800033c <__aeabi_dmul+0x134>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0520 	rsb	r5, r4, #32
 800030c:	fa00 f305 	lsl.w	r3, r0, r5
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f205 	lsl.w	r2, r1, r5
 8000318:	ea40 0002 	orr.w	r0, r0, r2
 800031c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000320:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	fa21 f604 	lsr.w	r6, r1, r4
 800032c:	eb42 0106 	adc.w	r1, r2, r6
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 040c 	rsb	r4, r4, #12
 8000340:	f1c4 0520 	rsb	r5, r4, #32
 8000344:	fa00 f304 	lsl.w	r3, r0, r4
 8000348:	fa20 f005 	lsr.w	r0, r0, r5
 800034c:	fa01 f204 	lsl.w	r2, r1, r4
 8000350:	ea40 0002 	orr.w	r0, r0, r2
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000358:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000364:	bf08      	it	eq
 8000366:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036a:	bd70      	pop	{r4, r5, r6, pc}
 800036c:	f1c4 0520 	rsb	r5, r4, #32
 8000370:	fa00 f205 	lsl.w	r2, r0, r5
 8000374:	ea4e 0e02 	orr.w	lr, lr, r2
 8000378:	fa20 f304 	lsr.w	r3, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea43 0302 	orr.w	r3, r3, r2
 8000384:	fa21 f004 	lsr.w	r0, r1, r4
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	fa21 f204 	lsr.w	r2, r1, r4
 8000390:	ea20 0002 	bic.w	r0, r0, r2
 8000394:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f094 0f00 	teq	r4, #0
 80003a8:	d10f      	bne.n	80003ca <__aeabi_dmul+0x1c2>
 80003aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003ae:	0040      	lsls	r0, r0, #1
 80003b0:	eb41 0101 	adc.w	r1, r1, r1
 80003b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003b8:	bf08      	it	eq
 80003ba:	3c01      	subeq	r4, #1
 80003bc:	d0f7      	beq.n	80003ae <__aeabi_dmul+0x1a6>
 80003be:	ea41 0106 	orr.w	r1, r1, r6
 80003c2:	f095 0f00 	teq	r5, #0
 80003c6:	bf18      	it	ne
 80003c8:	4770      	bxne	lr
 80003ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ce:	0052      	lsls	r2, r2, #1
 80003d0:	eb43 0303 	adc.w	r3, r3, r3
 80003d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3d01      	subeq	r5, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1c6>
 80003de:	ea43 0306 	orr.w	r3, r3, r6
 80003e2:	4770      	bx	lr
 80003e4:	ea94 0f0c 	teq	r4, ip
 80003e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ec:	bf18      	it	ne
 80003ee:	ea95 0f0c 	teqne	r5, ip
 80003f2:	d00c      	beq.n	800040e <__aeabi_dmul+0x206>
 80003f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f8:	bf18      	it	ne
 80003fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003fe:	d1d1      	bne.n	80003a4 <__aeabi_dmul+0x19c>
 8000400:	ea81 0103 	eor.w	r1, r1, r3
 8000404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000408:	f04f 0000 	mov.w	r0, #0
 800040c:	bd70      	pop	{r4, r5, r6, pc}
 800040e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000412:	bf06      	itte	eq
 8000414:	4610      	moveq	r0, r2
 8000416:	4619      	moveq	r1, r3
 8000418:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041c:	d019      	beq.n	8000452 <__aeabi_dmul+0x24a>
 800041e:	ea94 0f0c 	teq	r4, ip
 8000422:	d102      	bne.n	800042a <__aeabi_dmul+0x222>
 8000424:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000428:	d113      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800042a:	ea95 0f0c 	teq	r5, ip
 800042e:	d105      	bne.n	800043c <__aeabi_dmul+0x234>
 8000430:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000434:	bf1c      	itt	ne
 8000436:	4610      	movne	r0, r2
 8000438:	4619      	movne	r1, r3
 800043a:	d10a      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800043c:	ea81 0103 	eor.w	r1, r1, r3
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000444:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000448:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800044c:	f04f 0000 	mov.w	r0, #0
 8000450:	bd70      	pop	{r4, r5, r6, pc}
 8000452:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000456:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800045a:	bd70      	pop	{r4, r5, r6, pc}

0800045c <__aeabi_drsub>:
 800045c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e002      	b.n	8000468 <__adddf3>
 8000462:	bf00      	nop

08000464 <__aeabi_dsub>:
 8000464:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000468 <__adddf3>:
 8000468:	b530      	push	{r4, r5, lr}
 800046a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800046e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000472:	ea94 0f05 	teq	r4, r5
 8000476:	bf08      	it	eq
 8000478:	ea90 0f02 	teqeq	r0, r2
 800047c:	bf1f      	itttt	ne
 800047e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000482:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000486:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800048a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048e:	f000 80e2 	beq.w	8000656 <__adddf3+0x1ee>
 8000492:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000496:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800049a:	bfb8      	it	lt
 800049c:	426d      	neglt	r5, r5
 800049e:	dd0c      	ble.n	80004ba <__adddf3+0x52>
 80004a0:	442c      	add	r4, r5
 80004a2:	ea80 0202 	eor.w	r2, r0, r2
 80004a6:	ea81 0303 	eor.w	r3, r1, r3
 80004aa:	ea82 0000 	eor.w	r0, r2, r0
 80004ae:	ea83 0101 	eor.w	r1, r3, r1
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	2d36      	cmp	r5, #54	; 0x36
 80004bc:	bf88      	it	hi
 80004be:	bd30      	pophi	{r4, r5, pc}
 80004c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004d0:	d002      	beq.n	80004d8 <__adddf3+0x70>
 80004d2:	4240      	negs	r0, r0
 80004d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004e4:	d002      	beq.n	80004ec <__adddf3+0x84>
 80004e6:	4252      	negs	r2, r2
 80004e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ec:	ea94 0f05 	teq	r4, r5
 80004f0:	f000 80a7 	beq.w	8000642 <__adddf3+0x1da>
 80004f4:	f1a4 0401 	sub.w	r4, r4, #1
 80004f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004fc:	db0d      	blt.n	800051a <__adddf3+0xb2>
 80004fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000502:	fa22 f205 	lsr.w	r2, r2, r5
 8000506:	1880      	adds	r0, r0, r2
 8000508:	f141 0100 	adc.w	r1, r1, #0
 800050c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000510:	1880      	adds	r0, r0, r2
 8000512:	fa43 f305 	asr.w	r3, r3, r5
 8000516:	4159      	adcs	r1, r3
 8000518:	e00e      	b.n	8000538 <__adddf3+0xd0>
 800051a:	f1a5 0520 	sub.w	r5, r5, #32
 800051e:	f10e 0e20 	add.w	lr, lr, #32
 8000522:	2a01      	cmp	r2, #1
 8000524:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000528:	bf28      	it	cs
 800052a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800052e:	fa43 f305 	asr.w	r3, r3, r5
 8000532:	18c0      	adds	r0, r0, r3
 8000534:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	d507      	bpl.n	800054e <__adddf3+0xe6>
 800053e:	f04f 0e00 	mov.w	lr, #0
 8000542:	f1dc 0c00 	rsbs	ip, ip, #0
 8000546:	eb7e 0000 	sbcs.w	r0, lr, r0
 800054a:	eb6e 0101 	sbc.w	r1, lr, r1
 800054e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000552:	d31b      	bcc.n	800058c <__adddf3+0x124>
 8000554:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000558:	d30c      	bcc.n	8000574 <__adddf3+0x10c>
 800055a:	0849      	lsrs	r1, r1, #1
 800055c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000560:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000564:	f104 0401 	add.w	r4, r4, #1
 8000568:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800056c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000570:	f080 809a 	bcs.w	80006a8 <__adddf3+0x240>
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	ea41 0105 	orr.w	r1, r1, r5
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000590:	4140      	adcs	r0, r0
 8000592:	eb41 0101 	adc.w	r1, r1, r1
 8000596:	3c01      	subs	r4, #1
 8000598:	bf28      	it	cs
 800059a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800059e:	d2e9      	bcs.n	8000574 <__adddf3+0x10c>
 80005a0:	f091 0f00 	teq	r1, #0
 80005a4:	bf04      	itt	eq
 80005a6:	4601      	moveq	r1, r0
 80005a8:	2000      	moveq	r0, #0
 80005aa:	fab1 f381 	clz	r3, r1
 80005ae:	bf08      	it	eq
 80005b0:	3320      	addeq	r3, #32
 80005b2:	f1a3 030b 	sub.w	r3, r3, #11
 80005b6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ba:	da0c      	bge.n	80005d6 <__adddf3+0x16e>
 80005bc:	320c      	adds	r2, #12
 80005be:	dd08      	ble.n	80005d2 <__adddf3+0x16a>
 80005c0:	f102 0c14 	add.w	ip, r2, #20
 80005c4:	f1c2 020c 	rsb	r2, r2, #12
 80005c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005cc:	fa21 f102 	lsr.w	r1, r1, r2
 80005d0:	e00c      	b.n	80005ec <__adddf3+0x184>
 80005d2:	f102 0214 	add.w	r2, r2, #20
 80005d6:	bfd8      	it	le
 80005d8:	f1c2 0c20 	rsble	ip, r2, #32
 80005dc:	fa01 f102 	lsl.w	r1, r1, r2
 80005e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005e4:	bfdc      	itt	le
 80005e6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ea:	4090      	lslle	r0, r2
 80005ec:	1ae4      	subs	r4, r4, r3
 80005ee:	bfa2      	ittt	ge
 80005f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005f4:	4329      	orrge	r1, r5
 80005f6:	bd30      	popge	{r4, r5, pc}
 80005f8:	ea6f 0404 	mvn.w	r4, r4
 80005fc:	3c1f      	subs	r4, #31
 80005fe:	da1c      	bge.n	800063a <__adddf3+0x1d2>
 8000600:	340c      	adds	r4, #12
 8000602:	dc0e      	bgt.n	8000622 <__adddf3+0x1ba>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0220 	rsb	r2, r4, #32
 800060c:	fa20 f004 	lsr.w	r0, r0, r4
 8000610:	fa01 f302 	lsl.w	r3, r1, r2
 8000614:	ea40 0003 	orr.w	r0, r0, r3
 8000618:	fa21 f304 	lsr.w	r3, r1, r4
 800061c:	ea45 0103 	orr.w	r1, r5, r3
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	f1c4 040c 	rsb	r4, r4, #12
 8000626:	f1c4 0220 	rsb	r2, r4, #32
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 f304 	lsl.w	r3, r1, r4
 8000632:	ea40 0003 	orr.w	r0, r0, r3
 8000636:	4629      	mov	r1, r5
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	fa21 f004 	lsr.w	r0, r1, r4
 800063e:	4629      	mov	r1, r5
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f094 0f00 	teq	r4, #0
 8000646:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800064a:	bf06      	itte	eq
 800064c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000650:	3401      	addeq	r4, #1
 8000652:	3d01      	subne	r5, #1
 8000654:	e74e      	b.n	80004f4 <__adddf3+0x8c>
 8000656:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800065a:	bf18      	it	ne
 800065c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000660:	d029      	beq.n	80006b6 <__adddf3+0x24e>
 8000662:	ea94 0f05 	teq	r4, r5
 8000666:	bf08      	it	eq
 8000668:	ea90 0f02 	teqeq	r0, r2
 800066c:	d005      	beq.n	800067a <__adddf3+0x212>
 800066e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000672:	bf04      	itt	eq
 8000674:	4619      	moveq	r1, r3
 8000676:	4610      	moveq	r0, r2
 8000678:	bd30      	pop	{r4, r5, pc}
 800067a:	ea91 0f03 	teq	r1, r3
 800067e:	bf1e      	ittt	ne
 8000680:	2100      	movne	r1, #0
 8000682:	2000      	movne	r0, #0
 8000684:	bd30      	popne	{r4, r5, pc}
 8000686:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800068a:	d105      	bne.n	8000698 <__adddf3+0x230>
 800068c:	0040      	lsls	r0, r0, #1
 800068e:	4149      	adcs	r1, r1
 8000690:	bf28      	it	cs
 8000692:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd30      	pop	{r4, r5, pc}
 8000698:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800069c:	bf3c      	itt	cc
 800069e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006a2:	bd30      	popcc	{r4, r5, pc}
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006b0:	f04f 0000 	mov.w	r0, #0
 80006b4:	bd30      	pop	{r4, r5, pc}
 80006b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ba:	bf1a      	itte	ne
 80006bc:	4619      	movne	r1, r3
 80006be:	4610      	movne	r0, r2
 80006c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006c4:	bf1c      	itt	ne
 80006c6:	460b      	movne	r3, r1
 80006c8:	4602      	movne	r2, r0
 80006ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ce:	bf06      	itte	eq
 80006d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006d4:	ea91 0f03 	teqeq	r1, r3
 80006d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	bf00      	nop

080006e0 <__aeabi_ui2d>:
 80006e0:	f090 0f00 	teq	r0, #0
 80006e4:	bf04      	itt	eq
 80006e6:	2100      	moveq	r1, #0
 80006e8:	4770      	bxeq	lr
 80006ea:	b530      	push	{r4, r5, lr}
 80006ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f4:	f04f 0500 	mov.w	r5, #0
 80006f8:	f04f 0100 	mov.w	r1, #0
 80006fc:	e750      	b.n	80005a0 <__adddf3+0x138>
 80006fe:	bf00      	nop

08000700 <__aeabi_i2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000714:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000718:	bf48      	it	mi
 800071a:	4240      	negmi	r0, r0
 800071c:	f04f 0100 	mov.w	r1, #0
 8000720:	e73e      	b.n	80005a0 <__adddf3+0x138>
 8000722:	bf00      	nop

08000724 <__aeabi_f2d>:
 8000724:	0042      	lsls	r2, r0, #1
 8000726:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800072a:	ea4f 0131 	mov.w	r1, r1, rrx
 800072e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000732:	bf1f      	itttt	ne
 8000734:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000738:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800073c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000740:	4770      	bxne	lr
 8000742:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000746:	bf08      	it	eq
 8000748:	4770      	bxeq	lr
 800074a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800074e:	bf04      	itt	eq
 8000750:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000754:	4770      	bxeq	lr
 8000756:	b530      	push	{r4, r5, lr}
 8000758:	f44f 7460 	mov.w	r4, #896	; 0x380
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	e71c      	b.n	80005a0 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_ul2d>:
 8000768:	ea50 0201 	orrs.w	r2, r0, r1
 800076c:	bf08      	it	eq
 800076e:	4770      	bxeq	lr
 8000770:	b530      	push	{r4, r5, lr}
 8000772:	f04f 0500 	mov.w	r5, #0
 8000776:	e00a      	b.n	800078e <__aeabi_l2d+0x16>

08000778 <__aeabi_l2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000786:	d502      	bpl.n	800078e <__aeabi_l2d+0x16>
 8000788:	4240      	negs	r0, r0
 800078a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800078e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000792:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000796:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800079a:	f43f aed8 	beq.w	800054e <__adddf3+0xe6>
 800079e:	f04f 0203 	mov.w	r2, #3
 80007a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a6:	bf18      	it	ne
 80007a8:	3203      	addne	r2, #3
 80007aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ae:	bf18      	it	ne
 80007b0:	3203      	addne	r2, #3
 80007b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007b6:	f1c2 0320 	rsb	r3, r2, #32
 80007ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80007be:	fa20 f002 	lsr.w	r0, r0, r2
 80007c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007c6:	ea40 000e 	orr.w	r0, r0, lr
 80007ca:	fa21 f102 	lsr.w	r1, r1, r2
 80007ce:	4414      	add	r4, r2
 80007d0:	e6bd      	b.n	800054e <__adddf3+0xe6>
 80007d2:	bf00      	nop

080007d4 <__aeabi_d2uiz>:
 80007d4:	004a      	lsls	r2, r1, #1
 80007d6:	d211      	bcs.n	80007fc <__aeabi_d2uiz+0x28>
 80007d8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007dc:	d211      	bcs.n	8000802 <__aeabi_d2uiz+0x2e>
 80007de:	d50d      	bpl.n	80007fc <__aeabi_d2uiz+0x28>
 80007e0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007e8:	d40e      	bmi.n	8000808 <__aeabi_d2uiz+0x34>
 80007ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007f6:	fa23 f002 	lsr.w	r0, r3, r2
 80007fa:	4770      	bx	lr
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	4770      	bx	lr
 8000802:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000806:	d102      	bne.n	800080e <__aeabi_d2uiz+0x3a>
 8000808:	f04f 30ff 	mov.w	r0, #4294967295
 800080c:	4770      	bx	lr
 800080e:	f04f 0000 	mov.w	r0, #0
 8000812:	4770      	bx	lr

08000814 <__aeabi_uldivmod>:
 8000814:	b953      	cbnz	r3, 800082c <__aeabi_uldivmod+0x18>
 8000816:	b94a      	cbnz	r2, 800082c <__aeabi_uldivmod+0x18>
 8000818:	2900      	cmp	r1, #0
 800081a:	bf08      	it	eq
 800081c:	2800      	cmpeq	r0, #0
 800081e:	bf1c      	itt	ne
 8000820:	f04f 31ff 	movne.w	r1, #4294967295
 8000824:	f04f 30ff 	movne.w	r0, #4294967295
 8000828:	f000 b96e 	b.w	8000b08 <__aeabi_idiv0>
 800082c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000830:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000834:	f000 f806 	bl	8000844 <__udivmoddi4>
 8000838:	f8dd e004 	ldr.w	lr, [sp, #4]
 800083c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000840:	b004      	add	sp, #16
 8000842:	4770      	bx	lr

08000844 <__udivmoddi4>:
 8000844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000848:	9d08      	ldr	r5, [sp, #32]
 800084a:	4604      	mov	r4, r0
 800084c:	468c      	mov	ip, r1
 800084e:	2b00      	cmp	r3, #0
 8000850:	f040 8083 	bne.w	800095a <__udivmoddi4+0x116>
 8000854:	428a      	cmp	r2, r1
 8000856:	4617      	mov	r7, r2
 8000858:	d947      	bls.n	80008ea <__udivmoddi4+0xa6>
 800085a:	fab2 f282 	clz	r2, r2
 800085e:	b142      	cbz	r2, 8000872 <__udivmoddi4+0x2e>
 8000860:	f1c2 0020 	rsb	r0, r2, #32
 8000864:	fa24 f000 	lsr.w	r0, r4, r0
 8000868:	4091      	lsls	r1, r2
 800086a:	4097      	lsls	r7, r2
 800086c:	ea40 0c01 	orr.w	ip, r0, r1
 8000870:	4094      	lsls	r4, r2
 8000872:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000876:	0c23      	lsrs	r3, r4, #16
 8000878:	fbbc f6f8 	udiv	r6, ip, r8
 800087c:	fa1f fe87 	uxth.w	lr, r7
 8000880:	fb08 c116 	mls	r1, r8, r6, ip
 8000884:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000888:	fb06 f10e 	mul.w	r1, r6, lr
 800088c:	4299      	cmp	r1, r3
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x60>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 30ff 	add.w	r0, r6, #4294967295
 8000896:	f080 8119 	bcs.w	8000acc <__udivmoddi4+0x288>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 8116 	bls.w	8000acc <__udivmoddi4+0x288>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b2a4      	uxth	r4, r4
 80008a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80008ac:	fb08 3310 	mls	r3, r8, r0, r3
 80008b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008b4:	fb00 fe0e 	mul.w	lr, r0, lr
 80008b8:	45a6      	cmp	lr, r4
 80008ba:	d909      	bls.n	80008d0 <__udivmoddi4+0x8c>
 80008bc:	193c      	adds	r4, r7, r4
 80008be:	f100 33ff 	add.w	r3, r0, #4294967295
 80008c2:	f080 8105 	bcs.w	8000ad0 <__udivmoddi4+0x28c>
 80008c6:	45a6      	cmp	lr, r4
 80008c8:	f240 8102 	bls.w	8000ad0 <__udivmoddi4+0x28c>
 80008cc:	3802      	subs	r0, #2
 80008ce:	443c      	add	r4, r7
 80008d0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008d4:	eba4 040e 	sub.w	r4, r4, lr
 80008d8:	2600      	movs	r6, #0
 80008da:	b11d      	cbz	r5, 80008e4 <__udivmoddi4+0xa0>
 80008dc:	40d4      	lsrs	r4, r2
 80008de:	2300      	movs	r3, #0
 80008e0:	e9c5 4300 	strd	r4, r3, [r5]
 80008e4:	4631      	mov	r1, r6
 80008e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ea:	b902      	cbnz	r2, 80008ee <__udivmoddi4+0xaa>
 80008ec:	deff      	udf	#255	; 0xff
 80008ee:	fab2 f282 	clz	r2, r2
 80008f2:	2a00      	cmp	r2, #0
 80008f4:	d150      	bne.n	8000998 <__udivmoddi4+0x154>
 80008f6:	1bcb      	subs	r3, r1, r7
 80008f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008fc:	fa1f f887 	uxth.w	r8, r7
 8000900:	2601      	movs	r6, #1
 8000902:	fbb3 fcfe 	udiv	ip, r3, lr
 8000906:	0c21      	lsrs	r1, r4, #16
 8000908:	fb0e 331c 	mls	r3, lr, ip, r3
 800090c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000910:	fb08 f30c 	mul.w	r3, r8, ip
 8000914:	428b      	cmp	r3, r1
 8000916:	d907      	bls.n	8000928 <__udivmoddi4+0xe4>
 8000918:	1879      	adds	r1, r7, r1
 800091a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800091e:	d202      	bcs.n	8000926 <__udivmoddi4+0xe2>
 8000920:	428b      	cmp	r3, r1
 8000922:	f200 80e9 	bhi.w	8000af8 <__udivmoddi4+0x2b4>
 8000926:	4684      	mov	ip, r0
 8000928:	1ac9      	subs	r1, r1, r3
 800092a:	b2a3      	uxth	r3, r4
 800092c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000930:	fb0e 1110 	mls	r1, lr, r0, r1
 8000934:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000938:	fb08 f800 	mul.w	r8, r8, r0
 800093c:	45a0      	cmp	r8, r4
 800093e:	d907      	bls.n	8000950 <__udivmoddi4+0x10c>
 8000940:	193c      	adds	r4, r7, r4
 8000942:	f100 33ff 	add.w	r3, r0, #4294967295
 8000946:	d202      	bcs.n	800094e <__udivmoddi4+0x10a>
 8000948:	45a0      	cmp	r8, r4
 800094a:	f200 80d9 	bhi.w	8000b00 <__udivmoddi4+0x2bc>
 800094e:	4618      	mov	r0, r3
 8000950:	eba4 0408 	sub.w	r4, r4, r8
 8000954:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000958:	e7bf      	b.n	80008da <__udivmoddi4+0x96>
 800095a:	428b      	cmp	r3, r1
 800095c:	d909      	bls.n	8000972 <__udivmoddi4+0x12e>
 800095e:	2d00      	cmp	r5, #0
 8000960:	f000 80b1 	beq.w	8000ac6 <__udivmoddi4+0x282>
 8000964:	2600      	movs	r6, #0
 8000966:	e9c5 0100 	strd	r0, r1, [r5]
 800096a:	4630      	mov	r0, r6
 800096c:	4631      	mov	r1, r6
 800096e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000972:	fab3 f683 	clz	r6, r3
 8000976:	2e00      	cmp	r6, #0
 8000978:	d14a      	bne.n	8000a10 <__udivmoddi4+0x1cc>
 800097a:	428b      	cmp	r3, r1
 800097c:	d302      	bcc.n	8000984 <__udivmoddi4+0x140>
 800097e:	4282      	cmp	r2, r0
 8000980:	f200 80b8 	bhi.w	8000af4 <__udivmoddi4+0x2b0>
 8000984:	1a84      	subs	r4, r0, r2
 8000986:	eb61 0103 	sbc.w	r1, r1, r3
 800098a:	2001      	movs	r0, #1
 800098c:	468c      	mov	ip, r1
 800098e:	2d00      	cmp	r5, #0
 8000990:	d0a8      	beq.n	80008e4 <__udivmoddi4+0xa0>
 8000992:	e9c5 4c00 	strd	r4, ip, [r5]
 8000996:	e7a5      	b.n	80008e4 <__udivmoddi4+0xa0>
 8000998:	f1c2 0320 	rsb	r3, r2, #32
 800099c:	fa20 f603 	lsr.w	r6, r0, r3
 80009a0:	4097      	lsls	r7, r2
 80009a2:	fa01 f002 	lsl.w	r0, r1, r2
 80009a6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009aa:	40d9      	lsrs	r1, r3
 80009ac:	4330      	orrs	r0, r6
 80009ae:	0c03      	lsrs	r3, r0, #16
 80009b0:	fbb1 f6fe 	udiv	r6, r1, lr
 80009b4:	fa1f f887 	uxth.w	r8, r7
 80009b8:	fb0e 1116 	mls	r1, lr, r6, r1
 80009bc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009c0:	fb06 f108 	mul.w	r1, r6, r8
 80009c4:	4299      	cmp	r1, r3
 80009c6:	fa04 f402 	lsl.w	r4, r4, r2
 80009ca:	d909      	bls.n	80009e0 <__udivmoddi4+0x19c>
 80009cc:	18fb      	adds	r3, r7, r3
 80009ce:	f106 3cff 	add.w	ip, r6, #4294967295
 80009d2:	f080 808d 	bcs.w	8000af0 <__udivmoddi4+0x2ac>
 80009d6:	4299      	cmp	r1, r3
 80009d8:	f240 808a 	bls.w	8000af0 <__udivmoddi4+0x2ac>
 80009dc:	3e02      	subs	r6, #2
 80009de:	443b      	add	r3, r7
 80009e0:	1a5b      	subs	r3, r3, r1
 80009e2:	b281      	uxth	r1, r0
 80009e4:	fbb3 f0fe 	udiv	r0, r3, lr
 80009e8:	fb0e 3310 	mls	r3, lr, r0, r3
 80009ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009f0:	fb00 f308 	mul.w	r3, r0, r8
 80009f4:	428b      	cmp	r3, r1
 80009f6:	d907      	bls.n	8000a08 <__udivmoddi4+0x1c4>
 80009f8:	1879      	adds	r1, r7, r1
 80009fa:	f100 3cff 	add.w	ip, r0, #4294967295
 80009fe:	d273      	bcs.n	8000ae8 <__udivmoddi4+0x2a4>
 8000a00:	428b      	cmp	r3, r1
 8000a02:	d971      	bls.n	8000ae8 <__udivmoddi4+0x2a4>
 8000a04:	3802      	subs	r0, #2
 8000a06:	4439      	add	r1, r7
 8000a08:	1acb      	subs	r3, r1, r3
 8000a0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000a0e:	e778      	b.n	8000902 <__udivmoddi4+0xbe>
 8000a10:	f1c6 0c20 	rsb	ip, r6, #32
 8000a14:	fa03 f406 	lsl.w	r4, r3, r6
 8000a18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000a1c:	431c      	orrs	r4, r3
 8000a1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000a22:	fa01 f306 	lsl.w	r3, r1, r6
 8000a26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000a2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000a2e:	431f      	orrs	r7, r3
 8000a30:	0c3b      	lsrs	r3, r7, #16
 8000a32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a36:	fa1f f884 	uxth.w	r8, r4
 8000a3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000a42:	fb09 fa08 	mul.w	sl, r9, r8
 8000a46:	458a      	cmp	sl, r1
 8000a48:	fa02 f206 	lsl.w	r2, r2, r6
 8000a4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000a50:	d908      	bls.n	8000a64 <__udivmoddi4+0x220>
 8000a52:	1861      	adds	r1, r4, r1
 8000a54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000a58:	d248      	bcs.n	8000aec <__udivmoddi4+0x2a8>
 8000a5a:	458a      	cmp	sl, r1
 8000a5c:	d946      	bls.n	8000aec <__udivmoddi4+0x2a8>
 8000a5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000a62:	4421      	add	r1, r4
 8000a64:	eba1 010a 	sub.w	r1, r1, sl
 8000a68:	b2bf      	uxth	r7, r7
 8000a6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000a6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000a72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000a76:	fb00 f808 	mul.w	r8, r0, r8
 8000a7a:	45b8      	cmp	r8, r7
 8000a7c:	d907      	bls.n	8000a8e <__udivmoddi4+0x24a>
 8000a7e:	19e7      	adds	r7, r4, r7
 8000a80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a84:	d22e      	bcs.n	8000ae4 <__udivmoddi4+0x2a0>
 8000a86:	45b8      	cmp	r8, r7
 8000a88:	d92c      	bls.n	8000ae4 <__udivmoddi4+0x2a0>
 8000a8a:	3802      	subs	r0, #2
 8000a8c:	4427      	add	r7, r4
 8000a8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000a92:	eba7 0708 	sub.w	r7, r7, r8
 8000a96:	fba0 8902 	umull	r8, r9, r0, r2
 8000a9a:	454f      	cmp	r7, r9
 8000a9c:	46c6      	mov	lr, r8
 8000a9e:	4649      	mov	r1, r9
 8000aa0:	d31a      	bcc.n	8000ad8 <__udivmoddi4+0x294>
 8000aa2:	d017      	beq.n	8000ad4 <__udivmoddi4+0x290>
 8000aa4:	b15d      	cbz	r5, 8000abe <__udivmoddi4+0x27a>
 8000aa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000aaa:	eb67 0701 	sbc.w	r7, r7, r1
 8000aae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ab2:	40f2      	lsrs	r2, r6
 8000ab4:	ea4c 0202 	orr.w	r2, ip, r2
 8000ab8:	40f7      	lsrs	r7, r6
 8000aba:	e9c5 2700 	strd	r2, r7, [r5]
 8000abe:	2600      	movs	r6, #0
 8000ac0:	4631      	mov	r1, r6
 8000ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ac6:	462e      	mov	r6, r5
 8000ac8:	4628      	mov	r0, r5
 8000aca:	e70b      	b.n	80008e4 <__udivmoddi4+0xa0>
 8000acc:	4606      	mov	r6, r0
 8000ace:	e6e9      	b.n	80008a4 <__udivmoddi4+0x60>
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	e6fd      	b.n	80008d0 <__udivmoddi4+0x8c>
 8000ad4:	4543      	cmp	r3, r8
 8000ad6:	d2e5      	bcs.n	8000aa4 <__udivmoddi4+0x260>
 8000ad8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000adc:	eb69 0104 	sbc.w	r1, r9, r4
 8000ae0:	3801      	subs	r0, #1
 8000ae2:	e7df      	b.n	8000aa4 <__udivmoddi4+0x260>
 8000ae4:	4608      	mov	r0, r1
 8000ae6:	e7d2      	b.n	8000a8e <__udivmoddi4+0x24a>
 8000ae8:	4660      	mov	r0, ip
 8000aea:	e78d      	b.n	8000a08 <__udivmoddi4+0x1c4>
 8000aec:	4681      	mov	r9, r0
 8000aee:	e7b9      	b.n	8000a64 <__udivmoddi4+0x220>
 8000af0:	4666      	mov	r6, ip
 8000af2:	e775      	b.n	80009e0 <__udivmoddi4+0x19c>
 8000af4:	4630      	mov	r0, r6
 8000af6:	e74a      	b.n	800098e <__udivmoddi4+0x14a>
 8000af8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000afc:	4439      	add	r1, r7
 8000afe:	e713      	b.n	8000928 <__udivmoddi4+0xe4>
 8000b00:	3802      	subs	r0, #2
 8000b02:	443c      	add	r4, r7
 8000b04:	e724      	b.n	8000950 <__udivmoddi4+0x10c>
 8000b06:	bf00      	nop

08000b08 <__aeabi_idiv0>:
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <arm_sqrt_f32>:
   * <code>in</code> is negative value and returns zero output for negative values.
   */
  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	ed87 0a01 	vstr	s0, [r7, #4]
 8000b16:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 8000b18:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b24:	db0a      	blt.n	8000b3c <arm_sqrt_f32+0x30>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 8000b26:	ed97 0a01 	vldr	s0, [r7, #4]
 8000b2a:	f003 ff63 	bl	80049f4 <sqrtf>
 8000b2e:	eef0 7a40 	vmov.f32	s15, s0
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 8000b38:	2300      	movs	r3, #0
 8000b3a:	e005      	b.n	8000b48 <arm_sqrt_f32+0x3c>
    }
    else
    {
      *pOut = 0.0f;
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	f04f 0200 	mov.w	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000b44:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <ComparSelectU_Ch1>:
CompareSelectU compareSelectU;


/////////////////////////////////////////////////////////////////////////
uint8_t ComparSelectU_Ch1(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
	uint8_t RetState = 0;
 8000b56:	2300      	movs	r3, #0
 8000b58:	71fb      	strb	r3, [r7, #7]
	
	if((CP12_1_PIN_STATE == 1) && (CP9_1_PIN_STATE == 1) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 8000b5a:	4b6b      	ldr	r3, [pc, #428]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000b5c:	691b      	ldr	r3, [r3, #16]
 8000b5e:	f003 0308 	and.w	r3, r3, #8
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d11f      	bne.n	8000ba6 <ComparSelectU_Ch1+0x56>
 8000b66:	4b68      	ldr	r3, [pc, #416]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000b68:	691b      	ldr	r3, [r3, #16]
 8000b6a:	f003 0310 	and.w	r3, r3, #16
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d119      	bne.n	8000ba6 <ComparSelectU_Ch1+0x56>
 8000b72:	4b65      	ldr	r3, [pc, #404]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000b74:	691b      	ldr	r3, [r3, #16]
 8000b76:	f003 0320 	and.w	r3, r3, #32
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d113      	bne.n	8000ba6 <ComparSelectU_Ch1+0x56>
 8000b7e:	4b62      	ldr	r3, [pc, #392]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000b80:	691b      	ldr	r3, [r3, #16]
 8000b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d10d      	bne.n	8000ba6 <ComparSelectU_Ch1+0x56>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8000b8a:	4b60      	ldr	r3, [pc, #384]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b92:	4a5e      	ldr	r2, [pc, #376]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000b94:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU12_1 = 1;
 8000b96:	4a5d      	ldr	r2, [pc, #372]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000b98:	7813      	ldrb	r3, [r2, #0]
 8000b9a:	f043 0301 	orr.w	r3, r3, #1
 8000b9e:	7013      	strb	r3, [r2, #0]
		RetState = StateU12_1;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	71fb      	strb	r3, [r7, #7]
 8000ba4:	e084      	b.n	8000cb0 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 1) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 8000ba6:	4b58      	ldr	r3, [pc, #352]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000ba8:	691b      	ldr	r3, [r3, #16]
 8000baa:	f003 0308 	and.w	r3, r3, #8
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d11f      	bne.n	8000bf2 <ComparSelectU_Ch1+0xa2>
 8000bb2:	4b55      	ldr	r3, [pc, #340]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000bb4:	691b      	ldr	r3, [r3, #16]
 8000bb6:	f003 0310 	and.w	r3, r3, #16
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d119      	bne.n	8000bf2 <ComparSelectU_Ch1+0xa2>
 8000bbe:	4b52      	ldr	r3, [pc, #328]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000bc0:	691b      	ldr	r3, [r3, #16]
 8000bc2:	f003 0320 	and.w	r3, r3, #32
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d113      	bne.n	8000bf2 <ComparSelectU_Ch1+0xa2>
 8000bca:	4b4f      	ldr	r3, [pc, #316]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000bcc:	691b      	ldr	r3, [r3, #16]
 8000bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d10d      	bne.n	8000bf2 <ComparSelectU_Ch1+0xa2>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8000bd6:	4b4d      	ldr	r3, [pc, #308]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000bde:	4a4b      	ldr	r2, [pc, #300]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000be0:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU9_1 = 1;
 8000be2:	4a4a      	ldr	r2, [pc, #296]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000be4:	7813      	ldrb	r3, [r2, #0]
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	7013      	strb	r3, [r2, #0]
		RetState = StateU9_1;
 8000bec:	2301      	movs	r3, #1
 8000bee:	71fb      	strb	r3, [r7, #7]
 8000bf0:	e05e      	b.n	8000cb0 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 8000bf2:	4b45      	ldr	r3, [pc, #276]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000bf4:	691b      	ldr	r3, [r3, #16]
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d11f      	bne.n	8000c3e <ComparSelectU_Ch1+0xee>
 8000bfe:	4b42      	ldr	r3, [pc, #264]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000c00:	691b      	ldr	r3, [r3, #16]
 8000c02:	f003 0310 	and.w	r3, r3, #16
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d119      	bne.n	8000c3e <ComparSelectU_Ch1+0xee>
 8000c0a:	4b3f      	ldr	r3, [pc, #252]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000c0c:	691b      	ldr	r3, [r3, #16]
 8000c0e:	f003 0320 	and.w	r3, r3, #32
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	d113      	bne.n	8000c3e <ComparSelectU_Ch1+0xee>
 8000c16:	4b3c      	ldr	r3, [pc, #240]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000c18:	691b      	ldr	r3, [r3, #16]
 8000c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d10d      	bne.n	8000c3e <ComparSelectU_Ch1+0xee>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8000c22:	4b3a      	ldr	r3, [pc, #232]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c2a:	4a38      	ldr	r2, [pc, #224]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000c2c:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU6_1 = 1;
 8000c2e:	4a37      	ldr	r2, [pc, #220]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000c30:	7813      	ldrb	r3, [r2, #0]
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	7013      	strb	r3, [r2, #0]
		RetState = StateU6_1;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	71fb      	strb	r3, [r7, #7]
 8000c3c:	e038      	b.n	8000cb0 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 0) && (CP3_1_PIN_STATE == 1))
 8000c3e:	4b32      	ldr	r3, [pc, #200]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000c40:	691b      	ldr	r3, [r3, #16]
 8000c42:	f003 0308 	and.w	r3, r3, #8
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d11f      	bne.n	8000c8a <ComparSelectU_Ch1+0x13a>
 8000c4a:	4b2f      	ldr	r3, [pc, #188]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000c4c:	691b      	ldr	r3, [r3, #16]
 8000c4e:	f003 0310 	and.w	r3, r3, #16
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d119      	bne.n	8000c8a <ComparSelectU_Ch1+0x13a>
 8000c56:	4b2c      	ldr	r3, [pc, #176]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000c58:	691b      	ldr	r3, [r3, #16]
 8000c5a:	f003 0320 	and.w	r3, r3, #32
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d113      	bne.n	8000c8a <ComparSelectU_Ch1+0x13a>
 8000c62:	4b29      	ldr	r3, [pc, #164]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d10d      	bne.n	8000c8a <ComparSelectU_Ch1+0x13a>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8000c6e:	4b27      	ldr	r3, [pc, #156]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c76:	4a25      	ldr	r2, [pc, #148]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000c78:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU3_1 = 1;
 8000c7a:	4a24      	ldr	r2, [pc, #144]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000c7c:	7813      	ldrb	r3, [r2, #0]
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	7013      	strb	r3, [r2, #0]
		RetState = StateU3_1;
 8000c84:	2303      	movs	r3, #3
 8000c86:	71fb      	strb	r3, [r7, #7]
 8000c88:	e012      	b.n	8000cb0 <ComparSelectU_Ch1+0x160>
	}
	else
	if(CP_MINUS_12_1_PIN_STATE == 1)
 8000c8a:	4b1f      	ldr	r3, [pc, #124]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000c8c:	691b      	ldr	r3, [r3, #16]
 8000c8e:	f003 0304 	and.w	r3, r3, #4
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d10c      	bne.n	8000cb0 <ComparSelectU_Ch1+0x160>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8000c96:	4b1d      	ldr	r3, [pc, #116]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c9e:	4a1b      	ldr	r2, [pc, #108]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000ca0:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU_Minus12_1 = 1;
 8000ca2:	4a1a      	ldr	r2, [pc, #104]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000ca4:	7813      	ldrb	r3, [r2, #0]
 8000ca6:	f043 0301 	orr.w	r3, r3, #1
 8000caa:	7013      	strb	r3, [r2, #0]
		RetState = StateU_Minus12_1;
 8000cac:	2305      	movs	r3, #5
 8000cae:	71fb      	strb	r3, [r7, #7]
	}		
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 0) && (CP3_1_PIN_STATE == 0))
 8000cb0:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000cb2:	691b      	ldr	r3, [r3, #16]
 8000cb4:	f003 0308 	and.w	r3, r3, #8
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d11e      	bne.n	8000cfa <ComparSelectU_Ch1+0x1aa>
 8000cbc:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000cbe:	691b      	ldr	r3, [r3, #16]
 8000cc0:	f003 0310 	and.w	r3, r3, #16
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d118      	bne.n	8000cfa <ComparSelectU_Ch1+0x1aa>
 8000cc8:	4b0f      	ldr	r3, [pc, #60]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000cca:	691b      	ldr	r3, [r3, #16]
 8000ccc:	f003 0320 	and.w	r3, r3, #32
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d112      	bne.n	8000cfa <ComparSelectU_Ch1+0x1aa>
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	; (8000d08 <ComparSelectU_Ch1+0x1b8>)
 8000cd6:	691b      	ldr	r3, [r3, #16]
 8000cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d10c      	bne.n	8000cfa <ComparSelectU_Ch1+0x1aa>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8000ce0:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ce8:	4a08      	ldr	r2, [pc, #32]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000cea:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU0_1 = 1;
 8000cec:	4a07      	ldr	r2, [pc, #28]	; (8000d0c <ComparSelectU_Ch1+0x1bc>)
 8000cee:	7813      	ldrb	r3, [r2, #0]
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	7013      	strb	r3, [r2, #0]
		RetState = StateU0_1;
 8000cf6:	2304      	movs	r3, #4
 8000cf8:	71fb      	strb	r3, [r7, #7]
	}
	
	return RetState;
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	200003e4 	.word	0x200003e4

08000d10 <getADC>:
////////////////////////////////////////////////////////////////////////////
uint16_t getADC(uint16_t channel) 
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	80fb      	strh	r3, [r7, #6]
  uint16_t tmp = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	81fb      	strh	r3, [r7, #14]
 CLR_CE;                              // Select MCP3204 // сброс CS в ноль
 8000d1e:	4b15      	ldr	r3, [pc, #84]	; (8000d74 <getADC+0x64>)
 8000d20:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000d24:	619a      	str	r2, [r3, #24]
////  tmp = SPI_ReadWriteWord(0x18 | channel);                              // SPI communication using 8-bit segments
//////  channel = channel << 14;                        // Bits 7 & 6 define ADC input
////  tmp = SPI_ReadWriteWord(0);

	SPI_ReadWriteByte(0x6);                              // SPI communication using 8-bit segments
 8000d26:	2006      	movs	r0, #6
 8000d28:	f000 fb2a 	bl	8001380 <SPI_ReadWriteByte>
  channel = channel << 6;                        // Bits 7 & 6 define ADC input
 8000d2c:	88fb      	ldrh	r3, [r7, #6]
 8000d2e:	019b      	lsls	r3, r3, #6
 8000d30:	80fb      	strh	r3, [r7, #6]
	tmp = 0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	81fb      	strh	r3, [r7, #14]
  tmp = SPI_ReadWriteByte(channel) & 0x0F;
 8000d36:	88fb      	ldrh	r3, [r7, #6]
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 fb20 	bl	8001380 <SPI_ReadWriteByte>
 8000d40:	4603      	mov	r3, r0
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	f003 030f 	and.w	r3, r3, #15
 8000d48:	81fb      	strh	r3, [r7, #14]
  tmp = tmp << 8;                                // Get ADC value
 8000d4a:	89fb      	ldrh	r3, [r7, #14]
 8000d4c:	021b      	lsls	r3, r3, #8
 8000d4e:	81fb      	strh	r3, [r7, #14]
  tmp |= SPI_ReadWriteByte(0);
 8000d50:	2000      	movs	r0, #0
 8000d52:	f000 fb15 	bl	8001380 <SPI_ReadWriteByte>
 8000d56:	4603      	mov	r3, r0
 8000d58:	b29a      	uxth	r2, r3
 8000d5a:	89fb      	ldrh	r3, [r7, #14]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	81fb      	strh	r3, [r7, #14]
  SET_CE;
 8000d60:	4b04      	ldr	r3, [pc, #16]	; (8000d74 <getADC+0x64>)
 8000d62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d66:	619a      	str	r2, [r3, #24]
  return tmp;
 8000d68:	89fb      	ldrh	r3, [r7, #14]
}//~
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40020c00 	.word	0x40020c00

08000d78 <BaseWork>:

float32_t temp = 0;
void BaseWork(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
		if(statADCBuffRefresh & ADCBuffRefresh)//0&1/////////////////
 8000d7e:	4b6e      	ldr	r3, [pc, #440]	; (8000f38 <BaseWork+0x1c0>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	f000 80bc 	beq.w	8000f04 <BaseWork+0x18c>
//			{
//				ADC_Values1.idx = 0;
//			}
//			last_idx = ADC_Values1.idx;

			for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	e070      	b.n	8000e74 <BaseWork+0xfc>
			{

				CoeffFourie_float ft;
				CoeffFourie_float ft0;
				//
				ft = FFT20_float((short*)&ADC_Values1.data[ch_idx]);
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	4613      	mov	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	4413      	add	r3, r2
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	3310      	adds	r3, #16
 8000d9e:	4a67      	ldr	r2, [pc, #412]	; (8000f3c <BaseWork+0x1c4>)
 8000da0:	4413      	add	r3, r2
 8000da2:	3304      	adds	r3, #4
 8000da4:	4618      	mov	r0, r3
 8000da6:	f000 f8d9 	bl	8000f5c <FFT20_float>
 8000daa:	eeb0 7a40 	vmov.f32	s14, s0
 8000dae:	eef0 7a60 	vmov.f32	s15, s1
 8000db2:	ed87 7a02 	vstr	s14, [r7, #8]
 8000db6:	edc7 7a03 	vstr	s15, [r7, #12]
				ft0 = FT_float((short*)&ADC_Values1.data[ch_idx],0);
 8000dba:	697a      	ldr	r2, [r7, #20]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	4413      	add	r3, r2
 8000dc2:	00db      	lsls	r3, r3, #3
 8000dc4:	3310      	adds	r3, #16
 8000dc6:	4a5d      	ldr	r2, [pc, #372]	; (8000f3c <BaseWork+0x1c4>)
 8000dc8:	4413      	add	r3, r2
 8000dca:	3304      	adds	r3, #4
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 fa14 	bl	80011fc <FT_float>
 8000dd4:	eeb0 7a40 	vmov.f32	s14, s0
 8000dd8:	eef0 7a60 	vmov.f32	s15, s1
 8000ddc:	ed87 7a00 	vstr	s14, [r7]
 8000de0:	edc7 7a01 	vstr	s15, [r7, #4]
				Value_vt1.KoefFourie[ch_idx].Re = ft.CoeffFourieA;
 8000de4:	68ba      	ldr	r2, [r7, #8]
 8000de6:	4956      	ldr	r1, [pc, #344]	; (8000f40 <BaseWork+0x1c8>)
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	00db      	lsls	r3, r3, #3
 8000dec:	440b      	add	r3, r1
 8000dee:	601a      	str	r2, [r3, #0]
				Value_vt1.KoefFourie[ch_idx].Im = ft.CoeffFourieB;
 8000df0:	68fa      	ldr	r2, [r7, #12]
 8000df2:	4953      	ldr	r1, [pc, #332]	; (8000f40 <BaseWork+0x1c8>)
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	00db      	lsls	r3, r3, #3
 8000df8:	440b      	add	r3, r1
 8000dfa:	3304      	adds	r3, #4
 8000dfc:	601a      	str	r2, [r3, #0]
				arm_sqrt_f32((float32_t)((ft.CoeffFourieA*ft.CoeffFourieA + ft.CoeffFourieB*ft.CoeffFourieB)* (float32_t)0.5),&temp);
 8000dfe:	ed97 7a02 	vldr	s14, [r7, #8]
 8000e02:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e0a:	edd7 6a03 	vldr	s13, [r7, #12]
 8000e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e1a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000e1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e22:	4848      	ldr	r0, [pc, #288]	; (8000f44 <BaseWork+0x1cc>)
 8000e24:	eeb0 0a67 	vmov.f32	s0, s15
 8000e28:	f7ff fe70 	bl	8000b0c <arm_sqrt_f32>
				ADC_Values1.Ud_kodInt[ch_idx] = (uint32_t)temp;
 8000e2c:	4b45      	ldr	r3, [pc, #276]	; (8000f44 <BaseWork+0x1cc>)
 8000e2e:	edd3 7a00 	vldr	s15, [r3]
 8000e32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e36:	ee17 3a90 	vmov	r3, s15
 8000e3a:	b299      	uxth	r1, r3
 8000e3c:	4a3f      	ldr	r2, [pc, #252]	; (8000f3c <BaseWork+0x1c4>)
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				ADC_Values1.Ud_kodKonstInt[ch_idx] = (int16_t)ft0.CoeffFourieA;
 8000e44:	edd7 7a00 	vldr	s15, [r7]
 8000e48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e4c:	ee17 3a90 	vmov	r3, s15
 8000e50:	b219      	sxth	r1, r3
 8000e52:	4a3a      	ldr	r2, [pc, #232]	; (8000f3c <BaseWork+0x1c4>)
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	3304      	adds	r3, #4
 8000e58:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(ch_idx == 4)
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d105      	bne.n	8000e6e <BaseWork+0xf6>
				{
					ADC_Values1.Ud_kodKonstInt[ch_idx] = 0;//V0;
 8000e62:	4a36      	ldr	r2, [pc, #216]	; (8000f3c <BaseWork+0x1c4>)
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	3304      	adds	r3, #4
 8000e68:	2100      	movs	r1, #0
 8000e6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	3301      	adds	r3, #1
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	2b03      	cmp	r3, #3
 8000e78:	dd8b      	ble.n	8000d92 <BaseWork+0x1a>
//			StateU_FA = (uint16_t)((GPIOE->IDR>>2)) & 0x1f ;
//			StateU_FB = (uint16_t)((GPIOE->IDR>>7)) & 0x1f ;
//			StateU_FC = (uint16_t)((GPIOE->IDR>>12) & 0x1f) | ((uint32_t)(CP3_3_PIN_STATE & 0x1) << 4);


			array_data.ValueADC_PSTN.IADC[0] =  (uint16_t)(ADC_Values1.Ud_kodInt[0]);// * 0.195 * 10);
 8000e7a:	4b30      	ldr	r3, [pc, #192]	; (8000f3c <BaseWork+0x1c4>)
 8000e7c:	881a      	ldrh	r2, [r3, #0]
 8000e7e:	4b32      	ldr	r3, [pc, #200]	; (8000f48 <BaseWork+0x1d0>)
 8000e80:	f8a3 2003 	strh.w	r2, [r3, #3]
			array_data.ValueADC_PSTN.IADC[1] =  (uint16_t)(ADC_Values1.Ud_kodInt[1]);// * 0.195 * 10);
 8000e84:	4b2d      	ldr	r3, [pc, #180]	; (8000f3c <BaseWork+0x1c4>)
 8000e86:	885a      	ldrh	r2, [r3, #2]
 8000e88:	4b2f      	ldr	r3, [pc, #188]	; (8000f48 <BaseWork+0x1d0>)
 8000e8a:	f8a3 2005 	strh.w	r2, [r3, #5]
			array_data.ValueADC_PSTN.IADC[2] =  (uint16_t)(ADC_Values1.Ud_kodInt[2]);// * 0.0303835 * 10);
 8000e8e:	4b2b      	ldr	r3, [pc, #172]	; (8000f3c <BaseWork+0x1c4>)
 8000e90:	889a      	ldrh	r2, [r3, #4]
 8000e92:	4b2d      	ldr	r3, [pc, #180]	; (8000f48 <BaseWork+0x1d0>)
 8000e94:	f8a3 2007 	strh.w	r2, [r3, #7]
			array_data.ValueADC_PSTN.IADC[3] =  (uint16_t)(ADC_Values1.Ud_kodInt[3] * 0.0552285);
 8000e98:	4b28      	ldr	r3, [pc, #160]	; (8000f3c <BaseWork+0x1c4>)
 8000e9a:	88db      	ldrh	r3, [r3, #6]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff fc2f 	bl	8000700 <__aeabi_i2d>
 8000ea2:	a323      	add	r3, pc, #140	; (adr r3, 8000f30 <BaseWork+0x1b8>)
 8000ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea8:	f7ff f9ae 	bl	8000208 <__aeabi_dmul>
 8000eac:	4602      	mov	r2, r0
 8000eae:	460b      	mov	r3, r1
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f7ff fc8e 	bl	80007d4 <__aeabi_d2uiz>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	4b22      	ldr	r3, [pc, #136]	; (8000f48 <BaseWork+0x1d0>)
 8000ebe:	f8a3 2009 	strh.w	r2, [r3, #9]
			uint16_t TempOkrug;
			TempOkrug = (uint16_t)temp;
 8000ec2:	4b20      	ldr	r3, [pc, #128]	; (8000f44 <BaseWork+0x1cc>)
 8000ec4:	edd3 7a00 	vldr	s15, [r3]
 8000ec8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ecc:	ee17 3a90 	vmov	r3, s15
 8000ed0:	827b      	strh	r3, [r7, #18]
			demo(array_data.ValueADC_PSTN.IADC[0] ,array_data.ValueADC_PSTN.IADC[1],array_data.ValueADC_PSTN.IADC[2],array_data.ValueADC_PSTN.IADC[3]);
 8000ed2:	4b1d      	ldr	r3, [pc, #116]	; (8000f48 <BaseWork+0x1d0>)
 8000ed4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8000ed8:	b298      	uxth	r0, r3
 8000eda:	4b1b      	ldr	r3, [pc, #108]	; (8000f48 <BaseWork+0x1d0>)
 8000edc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8000ee0:	b299      	uxth	r1, r3
 8000ee2:	4b19      	ldr	r3, [pc, #100]	; (8000f48 <BaseWork+0x1d0>)
 8000ee4:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	4b17      	ldr	r3, [pc, #92]	; (8000f48 <BaseWork+0x1d0>)
 8000eec:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	f000 fac7 	bl	8001484 <demo>
			masRezult +=TempOkrug;
 8000ef6:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <BaseWork+0x1d4>)
 8000ef8:	881a      	ldrh	r2, [r3, #0]
 8000efa:	8a7b      	ldrh	r3, [r7, #18]
 8000efc:	4413      	add	r3, r2
 8000efe:	b29a      	uxth	r2, r3
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <BaseWork+0x1d4>)
 8000f02:	801a      	strh	r2, [r3, #0]
//			array_data.name_param.data_PSTN[0].ValueADC_PSTN.IADC[10] =  (uint16_t)(ADC_Values1.Ud_kodInt[10] * 0.0303835 * 100);
//			array_data.name_param.data_PSTN[0].ValueADC_PSTN.IADC[11] =  (uint16_t)(ADC_Values1.Ud_kodInt[11] * (3.3/4096) * 100);

		}

		if(GPIOF->ODR & GPIO_PIN_4/*RESET_PILOT1*/)
 8000f04:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <BaseWork+0x1d8>)
 8000f06:	695b      	ldr	r3, [r3, #20]
 8000f08:	f003 0310 	and.w	r3, r3, #16
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d00a      	beq.n	8000f26 <BaseWork+0x1ae>
		{
			ComparSelectU_Ch1();
 8000f10:	f7ff fe1e 	bl	8000b50 <ComparSelectU_Ch1>
			StateU_FA = ((GPIOE->IDR>>2)) & 0x1f ;
 8000f14:	4b0f      	ldr	r3, [pc, #60]	; (8000f54 <BaseWork+0x1dc>)
 8000f16:	691b      	ldr	r3, [r3, #16]
 8000f18:	089b      	lsrs	r3, r3, #2
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	f003 031f 	and.w	r3, r3, #31
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	4b0d      	ldr	r3, [pc, #52]	; (8000f58 <BaseWork+0x1e0>)
 8000f24:	801a      	strh	r2, [r3, #0]
//		if(GPIOF->ODR & GPIO_PIN_6/*RESET_PILOT3*/)
//		{
//			ComparSelectU_Ch3();
//			compareSelectU.StateU_FC = (~(GPIOE->IDR>>12)) & 0x1f | ((uint32_t)(~CP3_3_PIN_STATE & 0x1) << 4);
//		}
}
 8000f26:	bf00      	nop
 8000f28:	3718      	adds	r7, #24
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	f29d40ee 	.word	0xf29d40ee
 8000f34:	3fac46e8 	.word	0x3fac46e8
 8000f38:	20000150 	.word	0x20000150
 8000f3c:	20000218 	.word	0x20000218
 8000f40:	200002cc 	.word	0x200002cc
 8000f44:	20000154 	.word	0x20000154
 8000f48:	20000508 	.word	0x20000508
 8000f4c:	20000504 	.word	0x20000504
 8000f50:	40021400 	.word	0x40021400
 8000f54:	40021000 	.word	0x40021000
 8000f58:	200003ec 	.word	0x200003ec

08000f5c <FFT20_float>:
                        };

//---------------------------------------------------------------------------
//     20 .
CoeffFourie_float FFT20_float(short *InZn)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	ed2d 8b02 	vpush	{d8}
 8000f62:	b089      	sub	sp, #36	; 0x24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
   CoeffFourie_float st;
 	 register float Re = 0;
 8000f68:	eddf 8aa2 	vldr	s17, [pc, #648]	; 80011f4 <FFT20_float+0x298>
   register float Im = 0;
 8000f6c:	ed9f 8aa1 	vldr	s16, [pc, #644]	; 80011f4 <FFT20_float+0x298>

   Re = (InZn[4] - InZn[14]) * KoefSin[4];
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	3308      	adds	r3, #8
 8000f74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	331c      	adds	r3, #28
 8000f7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	ee07 3a90 	vmov	s15, r3
 8000f88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f8c:	4b9a      	ldr	r3, [pc, #616]	; (80011f8 <FFT20_float+0x29c>)
 8000f8e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f92:	ee67 8a27 	vmul.f32	s17, s14, s15
   Im = (InZn[19] - InZn[9]) * KoefSin[4];
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	3326      	adds	r3, #38	; 0x26
 8000f9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	3312      	adds	r3, #18
 8000fa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	ee07 3a90 	vmov	s15, r3
 8000fae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fb2:	4b91      	ldr	r3, [pc, #580]	; (80011f8 <FFT20_float+0x29c>)
 8000fb4:	edd3 7a04 	vldr	s15, [r3, #16]
 8000fb8:	ee27 8a27 	vmul.f32	s16, s14, s15

   Re += ((InZn[0] - InZn[10]) + (InZn[8] - InZn[18]))* KoefSin[0];
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	3314      	adds	r3, #20
 8000fc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fcc:	1ad2      	subs	r2, r2, r3
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3310      	adds	r3, #16
 8000fd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	3324      	adds	r3, #36	; 0x24
 8000fdc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fe0:	1acb      	subs	r3, r1, r3
 8000fe2:	4413      	add	r3, r2
 8000fe4:	ee07 3a90 	vmov	s15, r3
 8000fe8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fec:	4b82      	ldr	r3, [pc, #520]	; (80011f8 <FFT20_float+0x29c>)
 8000fee:	edd3 7a00 	vldr	s15, [r3]
 8000ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff6:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[0] - InZn[10]) - (InZn[8] - InZn[18]))* KoefSin[3];
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001000:	461a      	mov	r2, r3
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	3314      	adds	r3, #20
 8001006:	f9b3 3000 	ldrsh.w	r3, [r3]
 800100a:	1ad2      	subs	r2, r2, r3
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	3310      	adds	r3, #16
 8001010:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001014:	4619      	mov	r1, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	3324      	adds	r3, #36	; 0x24
 800101a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800101e:	1acb      	subs	r3, r1, r3
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	ee07 3a90 	vmov	s15, r3
 8001026:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800102a:	4b73      	ldr	r3, [pc, #460]	; (80011f8 <FFT20_float+0x29c>)
 800102c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001034:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[1] - InZn[11]) + (InZn[7] - InZn[17]))* KoefSin[1];
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	3302      	adds	r3, #2
 800103c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001040:	461a      	mov	r2, r3
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	3316      	adds	r3, #22
 8001046:	f9b3 3000 	ldrsh.w	r3, [r3]
 800104a:	1ad2      	subs	r2, r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	330e      	adds	r3, #14
 8001050:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001054:	4619      	mov	r1, r3
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	3322      	adds	r3, #34	; 0x22
 800105a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105e:	1acb      	subs	r3, r1, r3
 8001060:	4413      	add	r3, r2
 8001062:	ee07 3a90 	vmov	s15, r3
 8001066:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800106a:	4b63      	ldr	r3, [pc, #396]	; (80011f8 <FFT20_float+0x29c>)
 800106c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001074:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[1] - InZn[11]) - (InZn[7] - InZn[17]))* KoefSin[2];
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3302      	adds	r3, #2
 800107c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001080:	461a      	mov	r2, r3
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	3316      	adds	r3, #22
 8001086:	f9b3 3000 	ldrsh.w	r3, [r3]
 800108a:	1ad2      	subs	r2, r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	330e      	adds	r3, #14
 8001090:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001094:	4619      	mov	r1, r3
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	3322      	adds	r3, #34	; 0x22
 800109a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800109e:	1acb      	subs	r3, r1, r3
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	ee07 3a90 	vmov	s15, r3
 80010a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010aa:	4b53      	ldr	r3, [pc, #332]	; (80011f8 <FFT20_float+0x29c>)
 80010ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80010b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b4:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[2] - InZn[12]) + (InZn[6] - InZn[16]))* KoefSin[2];
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	3304      	adds	r3, #4
 80010bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c0:	461a      	mov	r2, r3
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3318      	adds	r3, #24
 80010c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ca:	1ad2      	subs	r2, r2, r3
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	330c      	adds	r3, #12
 80010d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d4:	4619      	mov	r1, r3
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3320      	adds	r3, #32
 80010da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010de:	1acb      	subs	r3, r1, r3
 80010e0:	4413      	add	r3, r2
 80010e2:	ee07 3a90 	vmov	s15, r3
 80010e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010ea:	4b43      	ldr	r3, [pc, #268]	; (80011f8 <FFT20_float+0x29c>)
 80010ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80010f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010f4:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[2] - InZn[12]) - (InZn[6] - InZn[16]))* KoefSin[1];
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3304      	adds	r3, #4
 80010fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001100:	461a      	mov	r2, r3
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	3318      	adds	r3, #24
 8001106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800110a:	1ad2      	subs	r2, r2, r3
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	330c      	adds	r3, #12
 8001110:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001114:	4619      	mov	r1, r3
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	3320      	adds	r3, #32
 800111a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800111e:	1acb      	subs	r3, r1, r3
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800112a:	4b33      	ldr	r3, [pc, #204]	; (80011f8 <FFT20_float+0x29c>)
 800112c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001134:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[3] - InZn[13]) + (InZn[5] - InZn[15]))* KoefSin[3];
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	3306      	adds	r3, #6
 800113c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001140:	461a      	mov	r2, r3
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	331a      	adds	r3, #26
 8001146:	f9b3 3000 	ldrsh.w	r3, [r3]
 800114a:	1ad2      	subs	r2, r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	330a      	adds	r3, #10
 8001150:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001154:	4619      	mov	r1, r3
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	331e      	adds	r3, #30
 800115a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115e:	1acb      	subs	r3, r1, r3
 8001160:	4413      	add	r3, r2
 8001162:	ee07 3a90 	vmov	s15, r3
 8001166:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800116a:	4b23      	ldr	r3, [pc, #140]	; (80011f8 <FFT20_float+0x29c>)
 800116c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001170:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001174:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[3] - InZn[13]) - (InZn[5] - InZn[15]))* KoefSin[0];
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	3306      	adds	r3, #6
 800117c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001180:	461a      	mov	r2, r3
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	331a      	adds	r3, #26
 8001186:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118a:	1ad2      	subs	r2, r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	330a      	adds	r3, #10
 8001190:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001194:	4619      	mov	r1, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	331e      	adds	r3, #30
 800119a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800119e:	1acb      	subs	r3, r1, r3
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	ee07 3a90 	vmov	s15, r3
 80011a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011aa:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <FFT20_float+0x29c>)
 80011ac:	edd3 7a00 	vldr	s15, [r3]
 80011b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b4:	ee38 8a27 	vadd.f32	s16, s16, s15

   st.CoeffFourieA = Re;
 80011b8:	edc7 8a04 	vstr	s17, [r7, #16]
   st.CoeffFourieB = Im;
 80011bc:	ed87 8a05 	vstr	s16, [r7, #20]

   return st;
 80011c0:	f107 0318 	add.w	r3, r7, #24
 80011c4:	f107 0210 	add.w	r2, r7, #16
 80011c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011cc:	e883 0003 	stmia.w	r3, {r0, r1}
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	ee07 2a10 	vmov	s14, r2
 80011d8:	ee07 3a90 	vmov	s15, r3
}
 80011dc:	eeb0 0a47 	vmov.f32	s0, s14
 80011e0:	eef0 0a67 	vmov.f32	s1, s15
 80011e4:	3724      	adds	r7, #36	; 0x24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	ecbd 8b02 	vpop	{d8}
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	00000000 	.word	0x00000000
 80011f8:	200000a0 	.word	0x200000a0

080011fc <FT_float>:
///////////////////////////////////////////////////////////////////////
//     20 .

CoeffFourie_float FT_float(short *MasIn, unsigned char Garmonic)
{
 80011fc:	b480      	push	{r7}
 80011fe:	ed2d 8b02 	vpush	{d8}
 8001202:	b08b      	sub	sp, #44	; 0x2c
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	460b      	mov	r3, r1
 800120a:	72fb      	strb	r3, [r7, #11]
   unsigned char i = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
   CoeffFourie_float st;
   register float A;
   register float B;

   A = 0;
 8001212:	ed9f 8a3f 	vldr	s16, [pc, #252]	; 8001310 <FT_float+0x114>
   B = 0;
 8001216:	eddf 8a3e 	vldr	s17, [pc, #248]	; 8001310 <FT_float+0x114>
   if(Garmonic == 1)
 800121a:	7afb      	ldrb	r3, [r7, #11]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d13d      	bne.n	800129c <FT_float+0xa0>
   {
	   	for(i = 0; i < 20; i++)
 8001220:	2300      	movs	r3, #0
 8001222:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001226:	e030      	b.n	800128a <FT_float+0x8e>
   		{
      	A += ((MasIn[i])*coskoefFT[i]);
 8001228:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	4413      	add	r3, r2
 8001232:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001236:	ee07 3a90 	vmov	s15, r3
 800123a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800123e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001242:	4a34      	ldr	r2, [pc, #208]	; (8001314 <FT_float+0x118>)
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	edd3 7a00 	vldr	s15, [r3]
 800124c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001250:	ee38 8a27 	vadd.f32	s16, s16, s15
      	B -= ((MasIn[i])*sinkoefFT[i]);
 8001254:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	4413      	add	r3, r2
 800125e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001262:	ee07 3a90 	vmov	s15, r3
 8001266:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800126a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800126e:	4a2a      	ldr	r2, [pc, #168]	; (8001318 <FT_float+0x11c>)
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	4413      	add	r3, r2
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127c:	ee78 8ae7 	vsub.f32	s17, s17, s15
	   	for(i = 0; i < 20; i++)
 8001280:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001284:	3301      	adds	r3, #1
 8001286:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800128a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800128e:	2b13      	cmp	r3, #19
 8001290:	d9ca      	bls.n	8001228 <FT_float+0x2c>
   		}
		st.CoeffFourieA = A;
 8001292:	ed87 8a05 	vstr	s16, [r7, #20]
    st.CoeffFourieB = B;
 8001296:	edc7 8a06 	vstr	s17, [r7, #24]
 800129a:	e020      	b.n	80012de <FT_float+0xe2>
   }
   else
   if(Garmonic == 0)
 800129c:	7afb      	ldrb	r3, [r7, #11]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d11d      	bne.n	80012de <FT_float+0xe2>
   { 
	   	for(i = 0; i < 20; i++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80012a8:	e011      	b.n	80012ce <FT_float+0xd2>
   		{
      		A += MasIn[i];
 80012aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	4413      	add	r3, r2
 80012b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b8:	ee07 3a90 	vmov	s15, r3
 80012bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c0:	ee38 8a27 	vadd.f32	s16, s16, s15
	   	for(i = 0; i < 20; i++)
 80012c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012c8:	3301      	adds	r3, #1
 80012ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80012ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012d2:	2b13      	cmp	r3, #19
 80012d4:	d9e9      	bls.n	80012aa <FT_float+0xae>
    	}  
			st.CoeffFourieA = A;
 80012d6:	ed87 8a05 	vstr	s16, [r7, #20]
			st.CoeffFourieB = B; 
 80012da:	edc7 8a06 	vstr	s17, [r7, #24]
   }


   return st;
 80012de:	f107 031c 	add.w	r3, r7, #28
 80012e2:	f107 0214 	add.w	r2, r7, #20
 80012e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012ea:	e883 0003 	stmia.w	r3, {r0, r1}
 80012ee:	69fa      	ldr	r2, [r7, #28]
 80012f0:	6a3b      	ldr	r3, [r7, #32]
 80012f2:	ee07 2a10 	vmov	s14, r2
 80012f6:	ee07 3a90 	vmov	s15, r3
}  
 80012fa:	eeb0 0a47 	vmov.f32	s0, s14
 80012fe:	eef0 0a67 	vmov.f32	s1, s15
 8001302:	372c      	adds	r7, #44	; 0x2c
 8001304:	46bd      	mov	sp, r7
 8001306:	ecbd 8b02 	vpop	{d8}
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	00000000 	.word	0x00000000
 8001314:	20000000 	.word	0x20000000
 8001318:	20000050 	.word	0x20000050

0800131c <InitSPI2>:
SPI_HandleTypeDef SpiHandle;
int32_t dwWriteAddr;
DeviceCaps deviceCaps;

void InitSPI2(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /*##-1- Configure the SPI peripheral #######################################*/
  /* Set the SPI parameters */
  SpiHandle.Instance               = SPI2;
 8001320:	4b15      	ldr	r3, [pc, #84]	; (8001378 <InitSPI2+0x5c>)
 8001322:	4a16      	ldr	r2, [pc, #88]	; (800137c <InitSPI2+0x60>)
 8001324:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001326:	4b14      	ldr	r3, [pc, #80]	; (8001378 <InitSPI2+0x5c>)
 8001328:	2218      	movs	r2, #24
 800132a:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 800132c:	4b12      	ldr	r3, [pc, #72]	; (8001378 <InitSPI2+0x5c>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.CLKPhase          = SPI_PHASE_2EDGE;
 8001332:	4b11      	ldr	r3, [pc, #68]	; (8001378 <InitSPI2+0x5c>)
 8001334:	2201      	movs	r2, #1
 8001336:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.CLKPolarity       = SPI_POLARITY_HIGH;
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <InitSPI2+0x5c>)
 800133a:	2202      	movs	r2, #2
 800133c:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLED;
 800133e:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <InitSPI2+0x5c>)
 8001340:	2200      	movs	r2, #0
 8001342:	629a      	str	r2, [r3, #40]	; 0x28
  SpiHandle.Init.CRCPolynomial     = 7;
 8001344:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <InitSPI2+0x5c>)
 8001346:	2207      	movs	r2, #7
 8001348:	62da      	str	r2, [r3, #44]	; 0x2c
  SpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 800134a:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <InitSPI2+0x5c>)
 800134c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001350:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <InitSPI2+0x5c>)
 8001354:	2200      	movs	r2, #0
 8001356:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.NSS               = SPI_NSS_SOFT;
 8001358:	4b07      	ldr	r3, [pc, #28]	; (8001378 <InitSPI2+0x5c>)
 800135a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800135e:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLED;
 8001360:	4b05      	ldr	r3, [pc, #20]	; (8001378 <InitSPI2+0x5c>)
 8001362:	2200      	movs	r2, #0
 8001364:	625a      	str	r2, [r3, #36]	; 0x24


  SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8001366:	4b04      	ldr	r3, [pc, #16]	; (8001378 <InitSPI2+0x5c>)
 8001368:	f44f 7282 	mov.w	r2, #260	; 0x104
 800136c:	605a      	str	r2, [r3, #4]

  if(HAL_SPI_Init(&SpiHandle) != HAL_OK)
 800136e:	4802      	ldr	r0, [pc, #8]	; (8001378 <InitSPI2+0x5c>)
 8001370:	f002 fbb6 	bl	8003ae0 <HAL_SPI_Init>
    /* Initialization Error */
    //Error_Handler();
		//int err = 1;
  }
	
}	
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000590 	.word	0x20000590
 800137c:	40003800 	.word	0x40003800

08001380 <SPI_ReadWriteByte>:
//------------------------------------------------------------------------------------
unsigned char SPI_ReadWriteByte(unsigned char data_write) 
{ 
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af02      	add	r7, sp, #8
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]
  unsigned char data_read = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	73fb      	strb	r3, [r7, #15]
	
	unsigned char aTxSPIBuffer[2]; 
	unsigned char aRxSPIBuffer[2];
	
	
	aTxSPIBuffer[0] = data_write;
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	733b      	strb	r3, [r7, #12]
	switch(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*)aTxSPIBuffer, (uint8_t *)aRxSPIBuffer, 1, 500))
 8001392:	f107 0208 	add.w	r2, r7, #8
 8001396:	f107 010c 	add.w	r1, r7, #12
 800139a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2301      	movs	r3, #1
 80013a2:	480d      	ldr	r0, [pc, #52]	; (80013d8 <SPI_ReadWriteByte+0x58>)
 80013a4:	f002 fdb5 	bl	8003f12 <HAL_SPI_TransmitReceive>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b03      	cmp	r3, #3
 80013ac:	d006      	beq.n	80013bc <SPI_ReadWriteByte+0x3c>
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	dc06      	bgt.n	80013c0 <SPI_ReadWriteByte+0x40>
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d006      	beq.n	80013c4 <SPI_ReadWriteByte+0x44>
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d006      	beq.n	80013c8 <SPI_ReadWriteByte+0x48>
      break;

    case HAL_ERROR:
      break;
    default:
      break;
 80013ba:	e001      	b.n	80013c0 <SPI_ReadWriteByte+0x40>
      break;
 80013bc:	bf00      	nop
 80013be:	e004      	b.n	80013ca <SPI_ReadWriteByte+0x4a>
      break;
 80013c0:	bf00      	nop
 80013c2:	e002      	b.n	80013ca <SPI_ReadWriteByte+0x4a>
      break;
 80013c4:	bf00      	nop
 80013c6:	e000      	b.n	80013ca <SPI_ReadWriteByte+0x4a>
      break;
 80013c8:	bf00      	nop
  }

	data_read = aRxSPIBuffer[0];
 80013ca:	7a3b      	ldrb	r3, [r7, #8]
 80013cc:	73fb      	strb	r3, [r7, #15]
  return (unsigned char)data_read; 
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000590 	.word	0x20000590

080013dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013ec:	4b0b      	ldr	r3, [pc, #44]	; (800141c <__NVIC_SetPriorityGrouping+0x40>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013f8:	4013      	ands	r3, r2
 80013fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001404:	4b06      	ldr	r3, [pc, #24]	; (8001420 <__NVIC_SetPriorityGrouping+0x44>)
 8001406:	4313      	orrs	r3, r2
 8001408:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800140a:	4a04      	ldr	r2, [pc, #16]	; (800141c <__NVIC_SetPriorityGrouping+0x40>)
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	60d3      	str	r3, [r2, #12]
}
 8001410:	bf00      	nop
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	e000ed00 	.word	0xe000ed00
 8001420:	05fa0000 	.word	0x05fa0000

08001424 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <LL_APB1_GRP1_EnableClock+0x2c>)
 800142e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001430:	4907      	ldr	r1, [pc, #28]	; (8001450 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4313      	orrs	r3, r2
 8001436:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001438:	4b05      	ldr	r3, [pc, #20]	; (8001450 <LL_APB1_GRP1_EnableClock+0x2c>)
 800143a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4013      	ands	r3, r2
 8001440:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	bf00      	nop
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	40023800 	.word	0x40023800

08001454 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800145c:	4b08      	ldr	r3, [pc, #32]	; (8001480 <LL_APB2_GRP1_EnableClock+0x2c>)
 800145e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001460:	4907      	ldr	r1, [pc, #28]	; (8001480 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4313      	orrs	r3, r2
 8001466:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001468:	4b05      	ldr	r3, [pc, #20]	; (8001480 <LL_APB2_GRP1_EnableClock+0x2c>)
 800146a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4013      	ands	r3, r2
 8001470:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001472:	68fb      	ldr	r3, [r7, #12]
}
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	40023800 	.word	0x40023800

08001484 <demo>:
/**
  * @brief  The application entry point.
  * @retval int
  */
void demo(uint16_t vol1, uint16_t vol2,uint16_t tok1,uint16_t tok2)
{//
 8001484:	b590      	push	{r4, r7, lr}
 8001486:	b08f      	sub	sp, #60	; 0x3c
 8001488:	af04      	add	r7, sp, #16
 800148a:	4604      	mov	r4, r0
 800148c:	4608      	mov	r0, r1
 800148e:	4611      	mov	r1, r2
 8001490:	461a      	mov	r2, r3
 8001492:	4623      	mov	r3, r4
 8001494:	80fb      	strh	r3, [r7, #6]
 8001496:	4603      	mov	r3, r0
 8001498:	80bb      	strh	r3, [r7, #4]
 800149a:	460b      	mov	r3, r1
 800149c:	807b      	strh	r3, [r7, #2]
 800149e:	4613      	mov	r3, r2
 80014a0:	803b      	strh	r3, [r7, #0]
	char vol11[5];
	char vol12[5];
	char tok11[5];
	char tok12[5];
	itoa(vol1,vol11,10);
 80014a2:	88fb      	ldrh	r3, [r7, #6]
 80014a4:	f107 0120 	add.w	r1, r7, #32
 80014a8:	220a      	movs	r2, #10
 80014aa:	4618      	mov	r0, r3
 80014ac:	f003 fa56 	bl	800495c <itoa>
	itoa(vol2,vol12,10);
 80014b0:	88bb      	ldrh	r3, [r7, #4]
 80014b2:	f107 0118 	add.w	r1, r7, #24
 80014b6:	220a      	movs	r2, #10
 80014b8:	4618      	mov	r0, r3
 80014ba:	f003 fa4f 	bl	800495c <itoa>
	itoa(tok1,tok11,10);
 80014be:	887b      	ldrh	r3, [r7, #2]
 80014c0:	f107 0110 	add.w	r1, r7, #16
 80014c4:	220a      	movs	r2, #10
 80014c6:	4618      	mov	r0, r3
 80014c8:	f003 fa48 	bl	800495c <itoa>
	itoa(tok2,tok12,10);
 80014cc:	883b      	ldrh	r3, [r7, #0]
 80014ce:	f107 0108 	add.w	r1, r7, #8
 80014d2:	220a      	movs	r2, #10
 80014d4:	4618      	mov	r0, r3
 80014d6:	f003 fa41 	bl	800495c <itoa>
	ST7735_DrawString(0,40, tok11 , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 80014da:	4b22      	ldr	r3, [pc, #136]	; (8001564 <demo+0xe0>)
 80014dc:	f107 0110 	add.w	r1, r7, #16
 80014e0:	2200      	movs	r2, #0
 80014e2:	9202      	str	r2, [sp, #8]
 80014e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014e8:	9201      	str	r2, [sp, #4]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	9200      	str	r2, [sp, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	460a      	mov	r2, r1
 80014f2:	2128      	movs	r1, #40	; 0x28
 80014f4:	2000      	movs	r0, #0
 80014f6:	f000 fc21 	bl	8001d3c <ST7735_DrawString>
	ST7735_DrawString(0,60, tok12 , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 80014fa:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <demo+0xe0>)
 80014fc:	f107 0108 	add.w	r1, r7, #8
 8001500:	2200      	movs	r2, #0
 8001502:	9202      	str	r2, [sp, #8]
 8001504:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001508:	9201      	str	r2, [sp, #4]
 800150a:	685a      	ldr	r2, [r3, #4]
 800150c:	9200      	str	r2, [sp, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	460a      	mov	r2, r1
 8001512:	213c      	movs	r1, #60	; 0x3c
 8001514:	2000      	movs	r0, #0
 8001516:	f000 fc11 	bl	8001d3c <ST7735_DrawString>
	ST7735_DrawString(0,0, vol11 , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 800151a:	4b12      	ldr	r3, [pc, #72]	; (8001564 <demo+0xe0>)
 800151c:	f107 0120 	add.w	r1, r7, #32
 8001520:	2200      	movs	r2, #0
 8001522:	9202      	str	r2, [sp, #8]
 8001524:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001528:	9201      	str	r2, [sp, #4]
 800152a:	685a      	ldr	r2, [r3, #4]
 800152c:	9200      	str	r2, [sp, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	460a      	mov	r2, r1
 8001532:	2100      	movs	r1, #0
 8001534:	2000      	movs	r0, #0
 8001536:	f000 fc01 	bl	8001d3c <ST7735_DrawString>
	ST7735_DrawString(0,20, vol12 , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 800153a:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <demo+0xe0>)
 800153c:	f107 0118 	add.w	r1, r7, #24
 8001540:	2200      	movs	r2, #0
 8001542:	9202      	str	r2, [sp, #8]
 8001544:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001548:	9201      	str	r2, [sp, #4]
 800154a:	685a      	ldr	r2, [r3, #4]
 800154c:	9200      	str	r2, [sp, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	460a      	mov	r2, r1
 8001552:	2114      	movs	r1, #20
 8001554:	2000      	movs	r0, #0
 8001556:	f000 fbf1 	bl	8001d3c <ST7735_DrawString>
}
 800155a:	bf00      	nop
 800155c:	372c      	adds	r7, #44	; 0x2c
 800155e:	46bd      	mov	sp, r7
 8001560:	bd90      	pop	{r4, r7, pc}
 8001562:	bf00      	nop
 8001564:	200000b4 	.word	0x200000b4

08001568 <main>:

int main(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0

  HAL_Init();
 800156c:	f000 ff11 	bl	8002392 <HAL_Init>

  /* USER CODE BEGIN Init */

  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001570:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001574:	f7ff ff56 	bl	8001424 <LL_APB1_GRP1_EnableClock>
    LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001578:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800157c:	f7ff ff6a 	bl	8001454 <LL_APB2_GRP1_EnableClock>
  /* USER CODE END Init */
    NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001580:	2003      	movs	r0, #3
 8001582:	f7ff ff2b 	bl	80013dc <__NVIC_SetPriorityGrouping>
  /* Configure the system clock */
  SystemClock_Config();
 8001586:	f000 f81f 	bl	80015c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800158a:	f000 f979 	bl	8001880 <MX_GPIO_Init>
  MX_SPI1_Init();
 800158e:	f000 f8ab 	bl	80016e8 <MX_SPI1_Init>
//  MX_SPI2_Init();
  InitSPI2();
 8001592:	f7ff fec3 	bl	800131c <InitSPI2>
 // MX_USART2_UART_Init();
  MX_TIM4_Init();
 8001596:	f000 f92d 	bl	80017f4 <MX_TIM4_Init>
  MX_TIM3_Init();
 800159a:	f000 f8e3 	bl	8001764 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
  I_PWM.I_PWM_FaseA = 50;	//7% заполнения Ш�?М
 800159e:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <main+0x58>)
 80015a0:	2232      	movs	r2, #50	; 0x32
 80015a2:	701a      	strb	r2, [r3, #0]


    ST7735_Init();
 80015a4:	f000 fba4 	bl	8001cf0 <ST7735_Init>
    ST7735_Backlight_On();
 80015a8:	f000 fcd4 	bl	8001f54 <ST7735_Backlight_On>
   // ST7735_Backlight_On();
  /* USER CODE END 2 */
    HAL_TIM_Base_Start_IT(&htim3);
 80015ac:	4805      	ldr	r0, [pc, #20]	; (80015c4 <main+0x5c>)
 80015ae:	f003 f87b 	bl	80046a8 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    ST7735_FillScreen(0x07E0);
 80015b2:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80015b6:	f000 fcb1 	bl	8001f1c <ST7735_FillScreen>
  while (1)
  {//ST7735_FillScreen(0x07E0);
	  //while((statADCBuffRefresh & ADCBuffRefresh) == 0);
	 BaseWork();
 80015ba:	f7ff fbdd 	bl	8000d78 <BaseWork>
 80015be:	e7fc      	b.n	80015ba <main+0x52>
 80015c0:	200003e0 	.word	0x200003e0
 80015c4:	200006a4 	.word	0x200006a4

080015c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b0b4      	sub	sp, #208	; 0xd0
 80015cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ce:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015d2:	2230      	movs	r2, #48	; 0x30
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f003 f9c2 	bl	8004960 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015dc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015ec:	f107 0308 	add.w	r3, r7, #8
 80015f0:	2284      	movs	r2, #132	; 0x84
 80015f2:	2100      	movs	r1, #0
 80015f4:	4618      	mov	r0, r3
 80015f6:	f003 f9b3 	bl	8004960 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015fa:	4b39      	ldr	r3, [pc, #228]	; (80016e0 <SystemClock_Config+0x118>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	4a38      	ldr	r2, [pc, #224]	; (80016e0 <SystemClock_Config+0x118>)
 8001600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001604:	6413      	str	r3, [r2, #64]	; 0x40
 8001606:	4b36      	ldr	r3, [pc, #216]	; (80016e0 <SystemClock_Config+0x118>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001612:	4b34      	ldr	r3, [pc, #208]	; (80016e4 <SystemClock_Config+0x11c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a33      	ldr	r2, [pc, #204]	; (80016e4 <SystemClock_Config+0x11c>)
 8001618:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	4b31      	ldr	r3, [pc, #196]	; (80016e4 <SystemClock_Config+0x11c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001626:	603b      	str	r3, [r7, #0]
 8001628:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800162a:	2302      	movs	r3, #2
 800162c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001630:	2301      	movs	r3, #1
 8001632:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001636:	2310      	movs	r3, #16
 8001638:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800163c:	2302      	movs	r3, #2
 800163e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001642:	2300      	movs	r3, #0
 8001644:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001648:	2308      	movs	r3, #8
 800164a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 800164e:	23d8      	movs	r3, #216	; 0xd8
 8001650:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001654:	2302      	movs	r3, #2
 8001656:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800165a:	2302      	movs	r3, #2
 800165c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001660:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001664:	4618      	mov	r0, r3
 8001666:	f001 fa3d 	bl	8002ae4 <HAL_RCC_OscConfig>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001670:	f000 f9b0 	bl	80019d4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001674:	f001 f9e6 	bl	8002a44 <HAL_PWREx_EnableOverDrive>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800167e:	f000 f9a9 	bl	80019d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001682:	230f      	movs	r3, #15
 8001684:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001688:	2302      	movs	r3, #2
 800168a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001694:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001698:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800169c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80016a4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80016a8:	2107      	movs	r1, #7
 80016aa:	4618      	mov	r0, r3
 80016ac:	f001 fcbe 	bl	800302c <HAL_RCC_ClockConfig>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80016b6:	f000 f98d 	bl	80019d4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016be:	2300      	movs	r3, #0
 80016c0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	4618      	mov	r0, r3
 80016c8:	f001 fe52 	bl	8003370 <HAL_RCCEx_PeriphCLKConfig>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <SystemClock_Config+0x10e>
  {
    Error_Handler();
 80016d2:	f000 f97f 	bl	80019d4 <Error_Handler>
  }
}
 80016d6:	bf00      	nop
 80016d8:	37d0      	adds	r7, #208	; 0xd0
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40007000 	.word	0x40007000

080016e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <MX_SPI1_Init+0x74>)
 80016ee:	4a1c      	ldr	r2, [pc, #112]	; (8001760 <MX_SPI1_Init+0x78>)
 80016f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016f2:	4b1a      	ldr	r3, [pc, #104]	; (800175c <MX_SPI1_Init+0x74>)
 80016f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016fa:	4b18      	ldr	r3, [pc, #96]	; (800175c <MX_SPI1_Init+0x74>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001700:	4b16      	ldr	r3, [pc, #88]	; (800175c <MX_SPI1_Init+0x74>)
 8001702:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001706:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001708:	4b14      	ldr	r3, [pc, #80]	; (800175c <MX_SPI1_Init+0x74>)
 800170a:	2200      	movs	r2, #0
 800170c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800170e:	4b13      	ldr	r3, [pc, #76]	; (800175c <MX_SPI1_Init+0x74>)
 8001710:	2200      	movs	r2, #0
 8001712:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <MX_SPI1_Init+0x74>)
 8001716:	f44f 7200 	mov.w	r2, #512	; 0x200
 800171a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800171c:	4b0f      	ldr	r3, [pc, #60]	; (800175c <MX_SPI1_Init+0x74>)
 800171e:	2208      	movs	r2, #8
 8001720:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001722:	4b0e      	ldr	r3, [pc, #56]	; (800175c <MX_SPI1_Init+0x74>)
 8001724:	2200      	movs	r2, #0
 8001726:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <MX_SPI1_Init+0x74>)
 800172a:	2200      	movs	r2, #0
 800172c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800172e:	4b0b      	ldr	r3, [pc, #44]	; (800175c <MX_SPI1_Init+0x74>)
 8001730:	2200      	movs	r2, #0
 8001732:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001734:	4b09      	ldr	r3, [pc, #36]	; (800175c <MX_SPI1_Init+0x74>)
 8001736:	2207      	movs	r2, #7
 8001738:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800173a:	4b08      	ldr	r3, [pc, #32]	; (800175c <MX_SPI1_Init+0x74>)
 800173c:	2200      	movs	r2, #0
 800173e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <MX_SPI1_Init+0x74>)
 8001742:	2208      	movs	r2, #8
 8001744:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <MX_SPI1_Init+0x74>)
 8001748:	f002 f9ca 	bl	8003ae0 <HAL_SPI_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001752:	f000 f93f 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	200006f0 	.word	0x200006f0
 8001760:	40013000 	.word	0x40013000

08001764 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b094      	sub	sp, #80	; 0x50
 8001768:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef   TimHandle;
	  /* TIM3 Peripheral clock enable */
	  __HAL_RCC_TIM3_CLK_ENABLE();
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <MX_TIM3_Init+0x88>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	4a1f      	ldr	r2, [pc, #124]	; (80017ec <MX_TIM3_Init+0x88>)
 8001770:	f043 0302 	orr.w	r3, r3, #2
 8001774:	6413      	str	r3, [r2, #64]	; 0x40
 8001776:	4b1d      	ldr	r3, [pc, #116]	; (80017ec <MX_TIM3_Init+0x88>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	603b      	str	r3, [r7, #0]
 8001780:	683b      	ldr	r3, [r7, #0]

	  TimHandle.Instance = TIM3;
 8001782:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <MX_TIM3_Init+0x8c>)
 8001784:	607b      	str	r3, [r7, #4]
	  TimHandle.Init.Period            = 999;
 8001786:	f240 33e7 	movw	r3, #999	; 0x3e7
 800178a:	613b      	str	r3, [r7, #16]
	  TimHandle.Init.Prescaler         = 107;
 800178c:	236b      	movs	r3, #107	; 0x6b
 800178e:	60bb      	str	r3, [r7, #8]
	  TimHandle.Init.ClockDivision     = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
	  TimHandle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]
	  TimHandle.Init.RepetitionCounter = 0;
 8001798:	2300      	movs	r3, #0
 800179a:	61bb      	str	r3, [r7, #24]

	  if (HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	4618      	mov	r0, r3
 80017a0:	f002 ff2a 	bl	80045f8 <HAL_TIM_Base_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM3_Init+0x4a>
	  {
	    /* Initialization Error */
	    Error_Handler();
 80017aa:	f000 f913 	bl	80019d4 <Error_Handler>
	  }
	  /* Set the TIMx priority */
	  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 1);
 80017ae:	2201      	movs	r2, #1
 80017b0:	2100      	movs	r1, #0
 80017b2:	201d      	movs	r0, #29
 80017b4:	f000 ff49 	bl	800264a <HAL_NVIC_SetPriority>

	  /* Enable the TIMx global Interrupt */
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80017b8:	201d      	movs	r0, #29
 80017ba:	f000 ff62 	bl	8002682 <HAL_NVIC_EnableIRQ>

		TIM3->SR &= ~(TIM_SR_UIF);
 80017be:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <MX_TIM3_Init+0x8c>)
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	4a0b      	ldr	r2, [pc, #44]	; (80017f0 <MX_TIM3_Init+0x8c>)
 80017c4:	f023 0301 	bic.w	r3, r3, #1
 80017c8:	6113      	str	r3, [r2, #16]
		TIM3->DIER |= TIM_IT_UPDATE;
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <MX_TIM3_Init+0x8c>)
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	4a08      	ldr	r2, [pc, #32]	; (80017f0 <MX_TIM3_Init+0x8c>)
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	60d3      	str	r3, [r2, #12]
		START_TIM3();
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <MX_TIM3_Init+0x8c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a05      	ldr	r2, [pc, #20]	; (80017f0 <MX_TIM3_Init+0x8c>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6013      	str	r3, [r2, #0]
}
 80017e2:	bf00      	nop
 80017e4:	3750      	adds	r7, #80	; 0x50
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40000400 	.word	0x40000400

080017f4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b094      	sub	sp, #80	; 0x50
 80017f8:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef   Tim4Handle;
  /* TIM3 Peripheral clock enable */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80017fa:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <MX_TIM4_Init+0x84>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	4a1e      	ldr	r2, [pc, #120]	; (8001878 <MX_TIM4_Init+0x84>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	6413      	str	r3, [r2, #64]	; 0x40
 8001806:	4b1c      	ldr	r3, [pc, #112]	; (8001878 <MX_TIM4_Init+0x84>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	683b      	ldr	r3, [r7, #0]

  Tim4Handle.Instance = TIM4;
 8001812:	4b1a      	ldr	r3, [pc, #104]	; (800187c <MX_TIM4_Init+0x88>)
 8001814:	607b      	str	r3, [r7, #4]
  Tim4Handle.Init.Period            = 70;
 8001816:	2346      	movs	r3, #70	; 0x46
 8001818:	613b      	str	r3, [r7, #16]
  Tim4Handle.Init.Prescaler         = 107;
 800181a:	236b      	movs	r3, #107	; 0x6b
 800181c:	60bb      	str	r3, [r7, #8]
  Tim4Handle.Init.ClockDivision     = 0;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
  Tim4Handle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
  Tim4Handle.Init.RepetitionCounter = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	61bb      	str	r3, [r7, #24]

  if (HAL_TIM_Base_Init(&Tim4Handle) != HAL_OK)
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	4618      	mov	r0, r3
 800182e:	f002 fee3 	bl	80045f8 <HAL_TIM_Base_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM4_Init+0x48>
  {
    /* Initialization Error */
    Error_Handler();
 8001838:	f000 f8cc 	bl	80019d4 <Error_Handler>
  }
  /* Set the TIMx priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, 0, 2);
 800183c:	2202      	movs	r2, #2
 800183e:	2100      	movs	r1, #0
 8001840:	201e      	movs	r0, #30
 8001842:	f000 ff02 	bl	800264a <HAL_NVIC_SetPriority>

  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001846:	201e      	movs	r0, #30
 8001848:	f000 ff1b 	bl	8002682 <HAL_NVIC_EnableIRQ>

	TIM4->SR &= ~(TIM_SR_UIF);
 800184c:	4b0b      	ldr	r3, [pc, #44]	; (800187c <MX_TIM4_Init+0x88>)
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	4a0a      	ldr	r2, [pc, #40]	; (800187c <MX_TIM4_Init+0x88>)
 8001852:	f023 0301 	bic.w	r3, r3, #1
 8001856:	6113      	str	r3, [r2, #16]
	TIM4->DIER |= TIM_IT_UPDATE;
 8001858:	4b08      	ldr	r3, [pc, #32]	; (800187c <MX_TIM4_Init+0x88>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	4a07      	ldr	r2, [pc, #28]	; (800187c <MX_TIM4_Init+0x88>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	60d3      	str	r3, [r2, #12]
	STOP_TIM4();
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <MX_TIM4_Init+0x88>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <MX_TIM4_Init+0x88>)
 800186a:	f023 0301 	bic.w	r3, r3, #1
 800186e:	6013      	str	r3, [r2, #0]
}
 8001870:	bf00      	nop
 8001872:	3750      	adds	r7, #80	; 0x50
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40023800 	.word	0x40023800
 800187c:	40000800 	.word	0x40000800

08001880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08c      	sub	sp, #48	; 0x30
 8001884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001886:	f107 031c 	add.w	r3, r7, #28
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
 8001894:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001896:	4b4b      	ldr	r3, [pc, #300]	; (80019c4 <MX_GPIO_Init+0x144>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a4a      	ldr	r2, [pc, #296]	; (80019c4 <MX_GPIO_Init+0x144>)
 800189c:	f043 0310 	orr.w	r3, r3, #16
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b48      	ldr	r3, [pc, #288]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0310 	and.w	r3, r3, #16
 80018aa:	61bb      	str	r3, [r7, #24]
 80018ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ae:	4b45      	ldr	r3, [pc, #276]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4a44      	ldr	r2, [pc, #272]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b42      	ldr	r3, [pc, #264]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c6:	4b3f      	ldr	r3, [pc, #252]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a3e      	ldr	r2, [pc, #248]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b3c      	ldr	r3, [pc, #240]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	4b39      	ldr	r3, [pc, #228]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a38      	ldr	r2, [pc, #224]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b36      	ldr	r3, [pc, #216]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f6:	4b33      	ldr	r3, [pc, #204]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a32      	ldr	r2, [pc, #200]	; (80019c4 <MX_GPIO_Init+0x144>)
 80018fc:	f043 0302 	orr.w	r3, r3, #2
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4b30      	ldr	r3, [pc, #192]	; (80019c4 <MX_GPIO_Init+0x144>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800190e:	4b2d      	ldr	r3, [pc, #180]	; (80019c4 <MX_GPIO_Init+0x144>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a2c      	ldr	r2, [pc, #176]	; (80019c4 <MX_GPIO_Init+0x144>)
 8001914:	f043 0308 	orr.w	r3, r3, #8
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b2a      	ldr	r3, [pc, #168]	; (80019c4 <MX_GPIO_Init+0x144>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0308 	and.w	r3, r3, #8
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KL1_Pin|KL2_Pin, GPIO_PIN_RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800192c:	4826      	ldr	r0, [pc, #152]	; (80019c8 <MX_GPIO_Init+0x148>)
 800192e:	f001 f86f 	bl	8002a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CE_Pin|KONT1_Pin|PILOT_Pin, GPIO_PIN_RESET);
 8001932:	2200      	movs	r2, #0
 8001934:	f44f 7189 	mov.w	r1, #274	; 0x112
 8001938:	4824      	ldr	r0, [pc, #144]	; (80019cc <MX_GPIO_Init+0x14c>)
 800193a:	f001 f869 	bl	8002a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|RST_Pin|CS_Pin, GPIO_PIN_RESET);
 800193e:	2200      	movs	r2, #0
 8001940:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001944:	4822      	ldr	r0, [pc, #136]	; (80019d0 <MX_GPIO_Init+0x150>)
 8001946:	f001 f863 	bl	8002a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UP121_Pin UP11_Pin UP21_Pin UP31_Pin
                           UP41_Pin */
  GPIO_InitStruct.Pin = UP121_Pin|UP11_Pin|UP21_Pin|UP31_Pin
 800194a:	237c      	movs	r3, #124	; 0x7c
 800194c:	61fb      	str	r3, [r7, #28]
                          |UP41_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800194e:	2300      	movs	r3, #0
 8001950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001956:	f107 031c 	add.w	r3, r7, #28
 800195a:	4619      	mov	r1, r3
 800195c:	481a      	ldr	r0, [pc, #104]	; (80019c8 <MX_GPIO_Init+0x148>)
 800195e:	f000 feab 	bl	80026b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KL1_Pin KL2_Pin */
  GPIO_InitStruct.Pin = KL1_Pin|KL2_Pin;
 8001962:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001968:	2301      	movs	r3, #1
 800196a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001970:	2302      	movs	r3, #2
 8001972:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001974:	f107 031c 	add.w	r3, r7, #28
 8001978:	4619      	mov	r1, r3
 800197a:	4813      	ldr	r0, [pc, #76]	; (80019c8 <MX_GPIO_Init+0x148>)
 800197c:	f000 fe9c 	bl	80026b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin KONT1_Pin PILOT_Pin */
  GPIO_InitStruct.Pin = CE_Pin|KONT1_Pin|PILOT_Pin;
 8001980:	f44f 7389 	mov.w	r3, #274	; 0x112
 8001984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001986:	2301      	movs	r3, #1
 8001988:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800198e:	2302      	movs	r3, #2
 8001990:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001992:	f107 031c 	add.w	r3, r7, #28
 8001996:	4619      	mov	r1, r3
 8001998:	480c      	ldr	r0, [pc, #48]	; (80019cc <MX_GPIO_Init+0x14c>)
 800199a:	f000 fe8d 	bl	80026b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = RS_Pin|RST_Pin|CS_Pin;
 800199e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80019a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ac:	2302      	movs	r3, #2
 80019ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b0:	f107 031c 	add.w	r3, r7, #28
 80019b4:	4619      	mov	r1, r3
 80019b6:	4806      	ldr	r0, [pc, #24]	; (80019d0 <MX_GPIO_Init+0x150>)
 80019b8:	f000 fe7e 	bl	80026b8 <HAL_GPIO_Init>

}
 80019bc:	bf00      	nop
 80019be:	3730      	adds	r7, #48	; 0x30
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40020c00 	.word	0x40020c00
 80019d0:	40020000 	.word	0x40020000

080019d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d8:	b672      	cpsid	i
}
 80019da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019dc:	e7fe      	b.n	80019dc <Error_Handler+0x8>
	...

080019e0 <ST7735_GPIO_Init>:
static void ST7735_ExecuteCommandList(const uint8_t *addr);
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1);
static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor);

static void ST7735_GPIO_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <ST7735_GPIO_Init+0x5c>)
 80019f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f8:	4a10      	ldr	r2, [pc, #64]	; (8001a3c <ST7735_GPIO_Init+0x5c>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001a00:	4b0e      	ldr	r3, [pc, #56]	; (8001a3c <ST7735_GPIO_Init+0x5c>)
 8001a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	603b      	str	r3, [r7, #0]
 8001a0a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin, GPIO_PIN_RESET);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f44f 411c 	mov.w	r1, #39936	; 0x9c00
 8001a12:	480b      	ldr	r0, [pc, #44]	; (8001a40 <ST7735_GPIO_Init+0x60>)
 8001a14:	f000 fffc 	bl	8002a10 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : ST7735_RES_Pin ST7735_DC_Pin ST7735_CS_Pin ST7735_BL_Pin */
	GPIO_InitStruct.Pin = ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin;
 8001a18:	f44f 431c 	mov.w	r3, #39936	; 0x9c00
 8001a1c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4804      	ldr	r0, [pc, #16]	; (8001a40 <ST7735_GPIO_Init+0x60>)
 8001a30:	f000 fe42 	bl	80026b8 <HAL_GPIO_Init>
}
 8001a34:	bf00      	nop
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40020000 	.word	0x40020000

08001a44 <ST7735_Reset>:

static void ST7735_Reset()
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
	TFT_RES_L();
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a4e:	4807      	ldr	r0, [pc, #28]	; (8001a6c <ST7735_Reset+0x28>)
 8001a50:	f000 ffde 	bl	8002a10 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001a54:	2014      	movs	r0, #20
 8001a56:	f000 fcf9 	bl	800244c <HAL_Delay>
	TFT_RES_H();
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a60:	4802      	ldr	r0, [pc, #8]	; (8001a6c <ST7735_Reset+0x28>)
 8001a62:	f000 ffd5 	bl	8002a10 <HAL_GPIO_WritePin>
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40020000 	.word	0x40020000

08001a70 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	71fb      	strb	r3, [r7, #7]
	TFT_DC_C();
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a80:	4806      	ldr	r0, [pc, #24]	; (8001a9c <ST7735_WriteCommand+0x2c>)
 8001a82:	f000 ffc5 	bl	8002a10 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, &cmd, sizeof(cmd));
	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001a86:	1df9      	adds	r1, r7, #7
 8001a88:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <ST7735_WriteCommand+0x30>)
 8001a90:	f002 f8d1 	bl	8003c36 <HAL_SPI_Transmit>
#endif
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40020000 	.word	0x40020000
 8001aa0:	200006f0 	.word	0x200006f0

08001aa4 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
	TFT_DC_D();
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ab4:	4807      	ldr	r0, [pc, #28]	; (8001ad4 <ST7735_WriteData+0x30>)
 8001ab6:	f000 ffab 	bl	8002a10 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
	while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac2:	6879      	ldr	r1, [r7, #4]
 8001ac4:	4804      	ldr	r0, [pc, #16]	; (8001ad8 <ST7735_WriteData+0x34>)
 8001ac6:	f002 f8b6 	bl	8003c36 <HAL_SPI_Transmit>
#endif
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40020000 	.word	0x40020000
 8001ad8:	200006f0 	.word	0x200006f0

08001adc <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	607a      	str	r2, [r7, #4]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	73fb      	strb	r3, [r7, #15]
    while(numCommands--)
 8001aee:	e034      	b.n	8001b5a <ST7735_ExecuteCommandList+0x7e>
    {
    	uint8_t cmd = *addr++;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	1c5a      	adds	r2, r3, #1
 8001af4:	607a      	str	r2, [r7, #4]
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8001afa:	7afb      	ldrb	r3, [r7, #11]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ffb7 	bl	8001a70 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	607a      	str	r2, [r7, #4]
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001b0c:	7abb      	ldrb	r3, [r7, #10]
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b14:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001b16:	7abb      	ldrb	r3, [r7, #10]
 8001b18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b1c:	72bb      	strb	r3, [r7, #10]
        if(numArgs)
 8001b1e:	7abb      	ldrb	r3, [r7, #10]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d008      	beq.n	8001b36 <ST7735_ExecuteCommandList+0x5a>
        {
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001b24:	7abb      	ldrb	r3, [r7, #10]
 8001b26:	4619      	mov	r1, r3
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7ff ffbb 	bl	8001aa4 <ST7735_WriteData>
            addr += numArgs;
 8001b2e:	7abb      	ldrb	r3, [r7, #10]
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	4413      	add	r3, r2
 8001b34:	607b      	str	r3, [r7, #4]
        }

        if(ms)
 8001b36:	89bb      	ldrh	r3, [r7, #12]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d00e      	beq.n	8001b5a <ST7735_ExecuteCommandList+0x7e>
        {
            ms = *addr++;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001b46:	89bb      	ldrh	r3, [r7, #12]
 8001b48:	2bff      	cmp	r3, #255	; 0xff
 8001b4a:	d102      	bne.n	8001b52 <ST7735_ExecuteCommandList+0x76>
 8001b4c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b50:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001b52:	89bb      	ldrh	r3, [r7, #12]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f000 fc79 	bl	800244c <HAL_Delay>
    while(numCommands--)
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	1e5a      	subs	r2, r3, #1
 8001b5e:	73fa      	strb	r2, [r7, #15]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1c5      	bne.n	8001af0 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001b64:	bf00      	nop
 8001b66:	bf00      	nop
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001b70:	b590      	push	{r4, r7, lr}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4604      	mov	r4, r0
 8001b78:	4608      	mov	r0, r1
 8001b7a:	4611      	mov	r1, r2
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	4623      	mov	r3, r4
 8001b80:	71fb      	strb	r3, [r7, #7]
 8001b82:	4603      	mov	r3, r0
 8001b84:	71bb      	strb	r3, [r7, #6]
 8001b86:	460b      	mov	r3, r1
 8001b88:	717b      	strb	r3, [r7, #5]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001b8e:	202a      	movs	r0, #42	; 0x2a
 8001b90:	f7ff ff6e 	bl	8001a70 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8001b94:	2300      	movs	r3, #0
 8001b96:	733b      	strb	r3, [r7, #12]
 8001b98:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <ST7735_SetAddressWindow+0x88>)
 8001b9a:	781a      	ldrb	r2, [r3, #0]
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	737b      	strb	r3, [r7, #13]
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	73bb      	strb	r3, [r7, #14]
 8001ba8:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <ST7735_SetAddressWindow+0x88>)
 8001baa:	781a      	ldrb	r2, [r3, #0]
 8001bac:	797b      	ldrb	r3, [r7, #5]
 8001bae:	4413      	add	r3, r2
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001bb4:	f107 030c 	add.w	r3, r7, #12
 8001bb8:	2104      	movs	r1, #4
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff ff72 	bl	8001aa4 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001bc0:	202b      	movs	r0, #43	; 0x2b
 8001bc2:	f7ff ff55 	bl	8001a70 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8001bc6:	4b0d      	ldr	r3, [pc, #52]	; (8001bfc <ST7735_SetAddressWindow+0x8c>)
 8001bc8:	781a      	ldrb	r2, [r3, #0]
 8001bca:	79bb      	ldrb	r3, [r7, #6]
 8001bcc:	4413      	add	r3, r2
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <ST7735_SetAddressWindow+0x8c>)
 8001bd4:	781a      	ldrb	r2, [r3, #0]
 8001bd6:	793b      	ldrb	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	2104      	movs	r1, #4
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ff5d 	bl	8001aa4 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001bea:	202c      	movs	r0, #44	; 0x2c
 8001bec:	f7ff ff40 	bl	8001a70 <ST7735_WriteCommand>
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd90      	pop	{r4, r7, pc}
 8001bf8:	20000160 	.word	0x20000160
 8001bfc:	20000161 	.word	0x20000161

08001c00 <ST7735_WriteChar>:

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001c00:	b082      	sub	sp, #8
 8001c02:	b590      	push	{r4, r7, lr}
 8001c04:	b089      	sub	sp, #36	; 0x24
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	637b      	str	r3, [r7, #52]	; 0x34
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	80fb      	strh	r3, [r7, #6]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	80bb      	strh	r3, [r7, #4]
 8001c12:	4613      	mov	r3, r2
 8001c14:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8001c16:	88fb      	ldrh	r3, [r7, #6]
 8001c18:	b2d8      	uxtb	r0, r3
 8001c1a:	88bb      	ldrh	r3, [r7, #4]
 8001c1c:	b2d9      	uxtb	r1, r3
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001c26:	4413      	add	r3, r2
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	b2dc      	uxtb	r4, r3
 8001c2e:	88bb      	ldrh	r3, [r7, #4]
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001c36:	4413      	add	r3, r2
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	4622      	mov	r2, r4
 8001c40:	f7ff ff96 	bl	8001b70 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++)
 8001c44:	2300      	movs	r3, #0
 8001c46:	61fb      	str	r3, [r7, #28]
 8001c48:	e043      	b.n	8001cd2 <ST7735_WriteChar+0xd2>
    {
        b = font.data[(ch - 32) * font.height + i];
 8001c4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c4c:	78fb      	ldrb	r3, [r7, #3]
 8001c4e:	3b20      	subs	r3, #32
 8001c50:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8001c54:	fb01 f303 	mul.w	r3, r1, r3
 8001c58:	4619      	mov	r1, r3
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	440b      	add	r3, r1
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4413      	add	r3, r2
 8001c62:	881b      	ldrh	r3, [r3, #0]
 8001c64:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++)
 8001c66:	2300      	movs	r3, #0
 8001c68:	61bb      	str	r3, [r7, #24]
 8001c6a:	e029      	b.n	8001cc0 <ST7735_WriteChar+0xc0>
        {
            if((b << j) & 0x8000)
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d00e      	beq.n	8001c9a <ST7735_WriteChar+0x9a>
            {
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001c7c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001c7e:	0a1b      	lsrs	r3, r3, #8
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	743b      	strb	r3, [r7, #16]
 8001c86:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001c8c:	f107 0310 	add.w	r3, r7, #16
 8001c90:	2102      	movs	r1, #2
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff ff06 	bl	8001aa4 <ST7735_WriteData>
 8001c98:	e00f      	b.n	8001cba <ST7735_WriteChar+0xba>
            }
            else
            {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001c9a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001c9e:	0a1b      	lsrs	r3, r3, #8
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	733b      	strb	r3, [r7, #12]
 8001ca6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8001cae:	f107 030c 	add.w	r3, r7, #12
 8001cb2:	2102      	movs	r1, #2
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fef5 	bl	8001aa4 <ST7735_WriteData>
        for(j = 0; j < font.width; j++)
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	61bb      	str	r3, [r7, #24]
 8001cc0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d3cf      	bcc.n	8001c6c <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++)
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	61fb      	str	r3, [r7, #28]
 8001cd2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d3b5      	bcc.n	8001c4a <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8001cde:	bf00      	nop
 8001ce0:	bf00      	nop
 8001ce2:	3724      	adds	r7, #36	; 0x24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001cea:	b002      	add	sp, #8
 8001cec:	4770      	bx	lr
	...

08001cf0 <ST7735_Init>:

void ST7735_Init()
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	ST7735_GPIO_Init();
 8001cf4:	f7ff fe74 	bl	80019e0 <ST7735_GPIO_Init>
	TFT_CS_L();
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cfe:	480b      	ldr	r0, [pc, #44]	; (8001d2c <ST7735_Init+0x3c>)
 8001d00:	f000 fe86 	bl	8002a10 <HAL_GPIO_WritePin>
    ST7735_Reset();
 8001d04:	f7ff fe9e 	bl	8001a44 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001d08:	4809      	ldr	r0, [pc, #36]	; (8001d30 <ST7735_Init+0x40>)
 8001d0a:	f7ff fee7 	bl	8001adc <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8001d0e:	4809      	ldr	r0, [pc, #36]	; (8001d34 <ST7735_Init+0x44>)
 8001d10:	f7ff fee4 	bl	8001adc <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001d14:	4808      	ldr	r0, [pc, #32]	; (8001d38 <ST7735_Init+0x48>)
 8001d16:	f7ff fee1 	bl	8001adc <ST7735_ExecuteCommandList>
    TFT_CS_H();
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d20:	4802      	ldr	r0, [pc, #8]	; (8001d2c <ST7735_Init+0x3c>)
 8001d22:	f000 fe75 	bl	8002a10 <HAL_GPIO_WritePin>
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40020000 	.word	0x40020000
 8001d30:	080057bc 	.word	0x080057bc
 8001d34:	080057f8 	.word	0x080057f8
 8001d38:	08005808 	.word	0x08005808

08001d3c <ST7735_DrawString>:

    TFT_CS_H();
}

void ST7735_DrawString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b086      	sub	sp, #24
 8001d42:	af04      	add	r7, sp, #16
 8001d44:	603a      	str	r2, [r7, #0]
 8001d46:	617b      	str	r3, [r7, #20]
 8001d48:	4603      	mov	r3, r0
 8001d4a:	80fb      	strh	r3, [r7, #6]
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	80bb      	strh	r3, [r7, #4]
	TFT_CS_L();
 8001d50:	2200      	movs	r2, #0
 8001d52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d56:	4825      	ldr	r0, [pc, #148]	; (8001dec <ST7735_DrawString+0xb0>)
 8001d58:	f000 fe5a 	bl	8002a10 <HAL_GPIO_WritePin>

    while(*str)
 8001d5c:	e033      	b.n	8001dc6 <ST7735_DrawString+0x8a>
    {
        if(x + font.width >= _width)
 8001d5e:	88fb      	ldrh	r3, [r7, #6]
 8001d60:	7d3a      	ldrb	r2, [r7, #20]
 8001d62:	4413      	add	r3, r2
 8001d64:	4a22      	ldr	r2, [pc, #136]	; (8001df0 <ST7735_DrawString+0xb4>)
 8001d66:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	db16      	blt.n	8001d9c <ST7735_DrawString+0x60>
        {
            x = 0;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001d72:	7d7b      	ldrb	r3, [r7, #21]
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	88bb      	ldrh	r3, [r7, #4]
 8001d78:	4413      	add	r3, r2
 8001d7a:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height)
 8001d7c:	88bb      	ldrh	r3, [r7, #4]
 8001d7e:	7d7a      	ldrb	r2, [r7, #21]
 8001d80:	4413      	add	r3, r2
 8001d82:	4a1c      	ldr	r2, [pc, #112]	; (8001df4 <ST7735_DrawString+0xb8>)
 8001d84:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	da21      	bge.n	8001dd0 <ST7735_DrawString+0x94>
            {
                break;
            }

            if(*str == ' ')
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b20      	cmp	r3, #32
 8001d92:	d103      	bne.n	8001d9c <ST7735_DrawString+0x60>
            {
                // skip spaces in the beginning of the new line
                str++;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	3301      	adds	r3, #1
 8001d98:	603b      	str	r3, [r7, #0]
                continue;
 8001d9a:	e014      	b.n	8001dc6 <ST7735_DrawString+0x8a>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	781a      	ldrb	r2, [r3, #0]
 8001da0:	88b9      	ldrh	r1, [r7, #4]
 8001da2:	88f8      	ldrh	r0, [r7, #6]
 8001da4:	8c3b      	ldrh	r3, [r7, #32]
 8001da6:	9302      	str	r3, [sp, #8]
 8001da8:	8bbb      	ldrh	r3, [r7, #28]
 8001daa:	9301      	str	r3, [sp, #4]
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	f7ff ff25 	bl	8001c00 <ST7735_WriteChar>
        x += font.width;
 8001db6:	7d3b      	ldrb	r3, [r7, #20]
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	88fb      	ldrh	r3, [r7, #6]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	80fb      	strh	r3, [r7, #6]
        str++;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	603b      	str	r3, [r7, #0]
    while(*str)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1c7      	bne.n	8001d5e <ST7735_DrawString+0x22>
 8001dce:	e000      	b.n	8001dd2 <ST7735_DrawString+0x96>
                break;
 8001dd0:	bf00      	nop
    }
    TFT_CS_H();
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dd8:	4804      	ldr	r0, [pc, #16]	; (8001dec <ST7735_DrawString+0xb0>)
 8001dda:	f000 fe19 	bl	8002a10 <HAL_GPIO_WritePin>
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001de8:	b002      	add	sp, #8
 8001dea:	4770      	bx	lr
 8001dec:	40020000 	.word	0x40020000
 8001df0:	200000be 	.word	0x200000be
 8001df4:	200000bc 	.word	0x200000bc

08001df8 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001df8:	b590      	push	{r4, r7, lr}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4604      	mov	r4, r0
 8001e00:	4608      	mov	r0, r1
 8001e02:	4611      	mov	r1, r2
 8001e04:	461a      	mov	r2, r3
 8001e06:	4623      	mov	r3, r4
 8001e08:	80fb      	strh	r3, [r7, #6]
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80bb      	strh	r3, [r7, #4]
 8001e0e:	460b      	mov	r3, r1
 8001e10:	807b      	strh	r3, [r7, #2]
 8001e12:	4613      	mov	r3, r2
 8001e14:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= _width) || (y >= _height)) return;
 8001e16:	88fb      	ldrh	r3, [r7, #6]
 8001e18:	4a3c      	ldr	r2, [pc, #240]	; (8001f0c <ST7735_FillRectangle+0x114>)
 8001e1a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	da6f      	bge.n	8001f02 <ST7735_FillRectangle+0x10a>
 8001e22:	88bb      	ldrh	r3, [r7, #4]
 8001e24:	4a3a      	ldr	r2, [pc, #232]	; (8001f10 <ST7735_FillRectangle+0x118>)
 8001e26:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	da69      	bge.n	8001f02 <ST7735_FillRectangle+0x10a>
    if((x + w - 1) >= _width) w = _width - x;
 8001e2e:	88fa      	ldrh	r2, [r7, #6]
 8001e30:	887b      	ldrh	r3, [r7, #2]
 8001e32:	4413      	add	r3, r2
 8001e34:	4a35      	ldr	r2, [pc, #212]	; (8001f0c <ST7735_FillRectangle+0x114>)
 8001e36:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	dd06      	ble.n	8001e4c <ST7735_FillRectangle+0x54>
 8001e3e:	4b33      	ldr	r3, [pc, #204]	; (8001f0c <ST7735_FillRectangle+0x114>)
 8001e40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	88fb      	ldrh	r3, [r7, #6]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8001e4c:	88ba      	ldrh	r2, [r7, #4]
 8001e4e:	883b      	ldrh	r3, [r7, #0]
 8001e50:	4413      	add	r3, r2
 8001e52:	4a2f      	ldr	r2, [pc, #188]	; (8001f10 <ST7735_FillRectangle+0x118>)
 8001e54:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	dd06      	ble.n	8001e6a <ST7735_FillRectangle+0x72>
 8001e5c:	4b2c      	ldr	r3, [pc, #176]	; (8001f10 <ST7735_FillRectangle+0x118>)
 8001e5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	88bb      	ldrh	r3, [r7, #4]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	803b      	strh	r3, [r7, #0]

    TFT_CS_L();
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e70:	4828      	ldr	r0, [pc, #160]	; (8001f14 <ST7735_FillRectangle+0x11c>)
 8001e72:	f000 fdcd 	bl	8002a10 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001e76:	88fb      	ldrh	r3, [r7, #6]
 8001e78:	b2d8      	uxtb	r0, r3
 8001e7a:	88bb      	ldrh	r3, [r7, #4]
 8001e7c:	b2d9      	uxtb	r1, r3
 8001e7e:	88fb      	ldrh	r3, [r7, #6]
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	887b      	ldrh	r3, [r7, #2]
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	4413      	add	r3, r2
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	b2dc      	uxtb	r4, r3
 8001e8e:	88bb      	ldrh	r3, [r7, #4]
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	883b      	ldrh	r3, [r7, #0]
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	4413      	add	r3, r2
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	4622      	mov	r2, r4
 8001ea0:	f7ff fe66 	bl	8001b70 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001ea4:	8c3b      	ldrh	r3, [r7, #32]
 8001ea6:	0a1b      	lsrs	r3, r3, #8
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	733b      	strb	r3, [r7, #12]
 8001eae:	8c3b      	ldrh	r3, [r7, #32]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	737b      	strb	r3, [r7, #13]
    TFT_DC_D();
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eba:	4816      	ldr	r0, [pc, #88]	; (8001f14 <ST7735_FillRectangle+0x11c>)
 8001ebc:	f000 fda8 	bl	8002a10 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8001ec0:	883b      	ldrh	r3, [r7, #0]
 8001ec2:	80bb      	strh	r3, [r7, #4]
 8001ec4:	e013      	b.n	8001eee <ST7735_FillRectangle+0xf6>
    {
        for(x = w; x > 0; x--)
 8001ec6:	887b      	ldrh	r3, [r7, #2]
 8001ec8:	80fb      	strh	r3, [r7, #6]
 8001eca:	e00a      	b.n	8001ee2 <ST7735_FillRectangle+0xea>
        {
#ifdef USE_SPI_DMA
        	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, data, sizeof(data));
        	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
        	HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001ecc:	f107 010c 	add.w	r1, r7, #12
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	2202      	movs	r2, #2
 8001ed6:	4810      	ldr	r0, [pc, #64]	; (8001f18 <ST7735_FillRectangle+0x120>)
 8001ed8:	f001 fead 	bl	8003c36 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--)
 8001edc:	88fb      	ldrh	r3, [r7, #6]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	80fb      	strh	r3, [r7, #6]
 8001ee2:	88fb      	ldrh	r3, [r7, #6]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d1f1      	bne.n	8001ecc <ST7735_FillRectangle+0xd4>
    for(y = h; y > 0; y--)
 8001ee8:	88bb      	ldrh	r3, [r7, #4]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	80bb      	strh	r3, [r7, #4]
 8001eee:	88bb      	ldrh	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1e8      	bne.n	8001ec6 <ST7735_FillRectangle+0xce>
#endif
        }
    }
    TFT_CS_H();
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001efa:	4806      	ldr	r0, [pc, #24]	; (8001f14 <ST7735_FillRectangle+0x11c>)
 8001efc:	f000 fd88 	bl	8002a10 <HAL_GPIO_WritePin>
 8001f00:	e000      	b.n	8001f04 <ST7735_FillRectangle+0x10c>
    if((x >= _width) || (y >= _height)) return;
 8001f02:	bf00      	nop
}
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd90      	pop	{r4, r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200000be 	.word	0x200000be
 8001f10:	200000bc 	.word	0x200000bc
 8001f14:	40020000 	.word	0x40020000
 8001f18:	200006f0 	.word	0x200006f0

08001f1c <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af02      	add	r7, sp, #8
 8001f22:	4603      	mov	r3, r0
 8001f24:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, _width, _height, color);
 8001f26:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <ST7735_FillScreen+0x30>)
 8001f28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	4b08      	ldr	r3, [pc, #32]	; (8001f50 <ST7735_FillScreen+0x34>)
 8001f30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f34:	b299      	uxth	r1, r3
 8001f36:	88fb      	ldrh	r3, [r7, #6]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f7ff ff5a 	bl	8001df8 <ST7735_FillRectangle>
}
 8001f44:	bf00      	nop
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	200000be 	.word	0x200000be
 8001f50:	200000bc 	.word	0x200000bc

08001f54 <ST7735_Backlight_On>:
    ST7735_WriteCommand(invert ? ST7735_INVON : ST7735_INVOFF);
    TFT_CS_H();
}

void ST7735_Backlight_On(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
	TFT_BL_H();
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f5e:	4802      	ldr	r0, [pc, #8]	; (8001f68 <ST7735_Backlight_On+0x14>)
 8001f60:	f000 fd56 	bl	8002a10 <HAL_GPIO_WritePin>
}
 8001f64:	bf00      	nop
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40020000 	.word	0x40020000

08001f6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f72:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <HAL_MspInit+0x44>)
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	4a0e      	ldr	r2, [pc, #56]	; (8001fb0 <HAL_MspInit+0x44>)
 8001f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f7e:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <HAL_MspInit+0x44>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f86:	607b      	str	r3, [r7, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8a:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <HAL_MspInit+0x44>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8e:	4a08      	ldr	r2, [pc, #32]	; (8001fb0 <HAL_MspInit+0x44>)
 8001f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f94:	6453      	str	r3, [r2, #68]	; 0x44
 8001f96:	4b06      	ldr	r3, [pc, #24]	; (8001fb0 <HAL_MspInit+0x44>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f9e:	603b      	str	r3, [r7, #0]
 8001fa0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	40023800 	.word	0x40023800

08001fb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b08c      	sub	sp, #48	; 0x30
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	f107 031c 	add.w	r3, r7, #28
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	60da      	str	r2, [r3, #12]
 8001fca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a2e      	ldr	r2, [pc, #184]	; (800208c <HAL_SPI_MspInit+0xd8>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d128      	bne.n	8002028 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fd6:	4b2e      	ldr	r3, [pc, #184]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fda:	4a2d      	ldr	r2, [pc, #180]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8001fdc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fe2:	4b2b      	ldr	r3, [pc, #172]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fea:	61bb      	str	r3, [r7, #24]
 8001fec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fee:	4b28      	ldr	r3, [pc, #160]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a27      	ldr	r2, [pc, #156]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b25      	ldr	r3, [pc, #148]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002006:	23a0      	movs	r3, #160	; 0xa0
 8002008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200a:	2302      	movs	r3, #2
 800200c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200e:	2300      	movs	r3, #0
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002012:	2303      	movs	r3, #3
 8002014:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002016:	2305      	movs	r3, #5
 8002018:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201a:	f107 031c 	add.w	r3, r7, #28
 800201e:	4619      	mov	r1, r3
 8002020:	481c      	ldr	r0, [pc, #112]	; (8002094 <HAL_SPI_MspInit+0xe0>)
 8002022:	f000 fb49 	bl	80026b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002026:	e02d      	b.n	8002084 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI2)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a1a      	ldr	r2, [pc, #104]	; (8002098 <HAL_SPI_MspInit+0xe4>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d128      	bne.n	8002084 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002032:	4b17      	ldr	r3, [pc, #92]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	4a16      	ldr	r2, [pc, #88]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8002038:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800203c:	6413      	str	r3, [r2, #64]	; 0x40
 800203e:	4b14      	ldr	r3, [pc, #80]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204a:	4b11      	ldr	r3, [pc, #68]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	4a10      	ldr	r2, [pc, #64]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8002050:	f043 0302 	orr.w	r3, r3, #2
 8002054:	6313      	str	r3, [r2, #48]	; 0x30
 8002056:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <HAL_SPI_MspInit+0xdc>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_10;
 8002062:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002068:	2302      	movs	r3, #2
 800206a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002070:	2303      	movs	r3, #3
 8002072:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002074:	2305      	movs	r3, #5
 8002076:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002078:	f107 031c 	add.w	r3, r7, #28
 800207c:	4619      	mov	r1, r3
 800207e:	4807      	ldr	r0, [pc, #28]	; (800209c <HAL_SPI_MspInit+0xe8>)
 8002080:	f000 fb1a 	bl	80026b8 <HAL_GPIO_Init>
}
 8002084:	bf00      	nop
 8002086:	3730      	adds	r7, #48	; 0x30
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40013000 	.word	0x40013000
 8002090:	40023800 	.word	0x40023800
 8002094:	40020000 	.word	0x40020000
 8002098:	40003800 	.word	0x40003800
 800209c:	40020400 	.word	0x40020400

080020a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a13      	ldr	r2, [pc, #76]	; (80020fc <HAL_TIM_Base_MspInit+0x5c>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d10c      	bne.n	80020cc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020b2:	4b13      	ldr	r3, [pc, #76]	; (8002100 <HAL_TIM_Base_MspInit+0x60>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	4a12      	ldr	r2, [pc, #72]	; (8002100 <HAL_TIM_Base_MspInit+0x60>)
 80020b8:	f043 0302 	orr.w	r3, r3, #2
 80020bc:	6413      	str	r3, [r2, #64]	; 0x40
 80020be:	4b10      	ldr	r3, [pc, #64]	; (8002100 <HAL_TIM_Base_MspInit+0x60>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80020ca:	e010      	b.n	80020ee <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a0c      	ldr	r2, [pc, #48]	; (8002104 <HAL_TIM_Base_MspInit+0x64>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d10b      	bne.n	80020ee <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020d6:	4b0a      	ldr	r3, [pc, #40]	; (8002100 <HAL_TIM_Base_MspInit+0x60>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	4a09      	ldr	r2, [pc, #36]	; (8002100 <HAL_TIM_Base_MspInit+0x60>)
 80020dc:	f043 0304 	orr.w	r3, r3, #4
 80020e0:	6413      	str	r3, [r2, #64]	; 0x40
 80020e2:	4b07      	ldr	r3, [pc, #28]	; (8002100 <HAL_TIM_Base_MspInit+0x60>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	f003 0304 	and.w	r3, r3, #4
 80020ea:	60bb      	str	r3, [r7, #8]
 80020ec:	68bb      	ldr	r3, [r7, #8]
}
 80020ee:	bf00      	nop
 80020f0:	3714      	adds	r7, #20
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40000400 	.word	0x40000400
 8002100:	40023800 	.word	0x40023800
 8002104:	40000800 	.word	0x40000800

08002108 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800210c:	e7fe      	b.n	800210c <NMI_Handler+0x4>
	...

08002110 <readADC>:
}
data_PSTN array_data;
const uint16_t V0 = 2240;
//uint8_t statADCBuffRefresh = 0;
void readADC()
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
	//uint16_t rezultOnDispley=0;
				int last_idx;
				int ch_idx;

				//SCB_CleanInvalidateDCache();
				statADCBuffRefresh &= ~ADCBuffRefresh;
 8002116:	4b3d      	ldr	r3, [pc, #244]	; (800220c <readADC+0xfc>)
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	f023 0301 	bic.w	r3, r3, #1
 800211e:	b2da      	uxtb	r2, r3
 8002120:	4b3a      	ldr	r3, [pc, #232]	; (800220c <readADC+0xfc>)
 8002122:	701a      	strb	r2, [r3, #0]

	//
				U1Cod = getADC(0);
 8002124:	2000      	movs	r0, #0
 8002126:	f7fe fdf3 	bl	8000d10 <getADC>
 800212a:	4603      	mov	r3, r0
 800212c:	461a      	mov	r2, r3
 800212e:	4b38      	ldr	r3, [pc, #224]	; (8002210 <readADC+0x100>)
 8002130:	801a      	strh	r2, [r3, #0]
				U2Cod = getADC(1);
 8002132:	2001      	movs	r0, #1
 8002134:	f7fe fdec 	bl	8000d10 <getADC>
 8002138:	4603      	mov	r3, r0
 800213a:	461a      	mov	r2, r3
 800213c:	4b35      	ldr	r3, [pc, #212]	; (8002214 <readADC+0x104>)
 800213e:	801a      	strh	r2, [r3, #0]
				U3Cod = getADC(2);
 8002140:	2002      	movs	r0, #2
 8002142:	f7fe fde5 	bl	8000d10 <getADC>
 8002146:	4603      	mov	r3, r0
 8002148:	461a      	mov	r2, r3
 800214a:	4b33      	ldr	r3, [pc, #204]	; (8002218 <readADC+0x108>)
 800214c:	801a      	strh	r2, [r3, #0]
				U4Cod = getADC(3);
 800214e:	2003      	movs	r0, #3
 8002150:	f7fe fdde 	bl	8000d10 <getADC>
 8002154:	4603      	mov	r3, r0
 8002156:	461a      	mov	r2, r3
 8002158:	4b30      	ldr	r3, [pc, #192]	; (800221c <readADC+0x10c>)
 800215a:	801a      	strh	r2, [r3, #0]

				array_data.ValueADC_PSTN.IADC[0] = U1Cod - V0;
 800215c:	4b2c      	ldr	r3, [pc, #176]	; (8002210 <readADC+0x100>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	f44f 620c 	mov.w	r2, #2240	; 0x8c0
 8002164:	1a9b      	subs	r3, r3, r2
 8002166:	b29a      	uxth	r2, r3
 8002168:	4b2d      	ldr	r3, [pc, #180]	; (8002220 <readADC+0x110>)
 800216a:	f8a3 2003 	strh.w	r2, [r3, #3]
				array_data.ValueADC_PSTN.IADC[1] = U2Cod - V0;
 800216e:	4b29      	ldr	r3, [pc, #164]	; (8002214 <readADC+0x104>)
 8002170:	881b      	ldrh	r3, [r3, #0]
 8002172:	f44f 620c 	mov.w	r2, #2240	; 0x8c0
 8002176:	1a9b      	subs	r3, r3, r2
 8002178:	b29a      	uxth	r2, r3
 800217a:	4b29      	ldr	r3, [pc, #164]	; (8002220 <readADC+0x110>)
 800217c:	f8a3 2005 	strh.w	r2, [r3, #5]
				array_data.ValueADC_PSTN.IADC[2] = U3Cod - V0;
 8002180:	4b25      	ldr	r3, [pc, #148]	; (8002218 <readADC+0x108>)
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	f44f 620c 	mov.w	r2, #2240	; 0x8c0
 8002188:	1a9b      	subs	r3, r3, r2
 800218a:	b29a      	uxth	r2, r3
 800218c:	4b24      	ldr	r3, [pc, #144]	; (8002220 <readADC+0x110>)
 800218e:	f8a3 2007 	strh.w	r2, [r3, #7]
				array_data.ValueADC_PSTN.IADC[3] = U4Cod - V0;
 8002192:	4b22      	ldr	r3, [pc, #136]	; (800221c <readADC+0x10c>)
 8002194:	881b      	ldrh	r3, [r3, #0]
 8002196:	f44f 620c 	mov.w	r2, #2240	; 0x8c0
 800219a:	1a9b      	subs	r3, r3, r2
 800219c:	b29a      	uxth	r2, r3
 800219e:	4b20      	ldr	r3, [pc, #128]	; (8002220 <readADC+0x110>)
 80021a0:	f8a3 2009 	strh.w	r2, [r3, #9]

				if(++ADC_Values1.idx == ADC_CH_BUF_LEN)
 80021a4:	4b1f      	ldr	r3, [pc, #124]	; (8002224 <readADC+0x114>)
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	3301      	adds	r3, #1
 80021aa:	4a1e      	ldr	r2, [pc, #120]	; (8002224 <readADC+0x114>)
 80021ac:	6113      	str	r3, [r2, #16]
 80021ae:	4b1d      	ldr	r3, [pc, #116]	; (8002224 <readADC+0x114>)
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	2b14      	cmp	r3, #20
 80021b4:	d102      	bne.n	80021bc <readADC+0xac>
				{
					ADC_Values1.idx = 0;
 80021b6:	4b1b      	ldr	r3, [pc, #108]	; (8002224 <readADC+0x114>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	611a      	str	r2, [r3, #16]
				}
				last_idx = ADC_Values1.idx;
 80021bc:	4b19      	ldr	r3, [pc, #100]	; (8002224 <readADC+0x114>)
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	60bb      	str	r3, [r7, #8]

				for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	e019      	b.n	80021fc <readADC+0xec>
							{
								int32_t new_val1;


								new_val1 = array_data.ValueADC_PSTN.IADC[ch_idx];
 80021c8:	4a15      	ldr	r2, [pc, #84]	; (8002220 <readADC+0x110>)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	4413      	add	r3, r2
 80021d0:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	607b      	str	r3, [r7, #4]
								ADC_Values1.data[ch_idx][last_idx] = new_val1;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	b218      	sxth	r0, r3
 80021dc:	4911      	ldr	r1, [pc, #68]	; (8002224 <readADC+0x114>)
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	4613      	mov	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	4413      	add	r3, r2
 80021ec:	3308      	adds	r3, #8
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	440b      	add	r3, r1
 80021f2:	4602      	mov	r2, r0
 80021f4:	809a      	strh	r2, [r3, #4]
				for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	3301      	adds	r3, #1
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2b03      	cmp	r3, #3
 8002200:	dde2      	ble.n	80021c8 <readADC+0xb8>
							}
}
 8002202:	bf00      	nop
 8002204:	bf00      	nop
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20000150 	.word	0x20000150
 8002210:	20000158 	.word	0x20000158
 8002214:	2000015a 	.word	0x2000015a
 8002218:	2000015c 	.word	0x2000015c
 800221c:	2000015e 	.word	0x2000015e
 8002220:	20000508 	.word	0x20000508
 8002224:	20000218 	.word	0x20000218

08002228 <TIM3_IRQHandler>:
/**
  * @brief This function handles Hard fault interrupt.
  */

void TIM3_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
	readADC();
 800222c:	f7ff ff70 	bl	8002110 <readADC>
	TIM3->SR &= ~(TIM_SR_UIF);
 8002230:	4b12      	ldr	r3, [pc, #72]	; (800227c <TIM3_IRQHandler+0x54>)
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	4a11      	ldr	r2, [pc, #68]	; (800227c <TIM3_IRQHandler+0x54>)
 8002236:	f023 0301 	bic.w	r3, r3, #1
 800223a:	6113      	str	r3, [r2, #16]
	SET_PILOT1;
 800223c:	4b10      	ldr	r3, [pc, #64]	; (8002280 <TIM3_IRQHandler+0x58>)
 800223e:	695b      	ldr	r3, [r3, #20]
 8002240:	4a0f      	ldr	r2, [pc, #60]	; (8002280 <TIM3_IRQHandler+0x58>)
 8002242:	f023 0310 	bic.w	r3, r3, #16
 8002246:	6153      	str	r3, [r2, #20]
  TIM4->ARR = I_PWM.I_PWM_FaseA*10;
 8002248:	4b0e      	ldr	r3, [pc, #56]	; (8002284 <TIM3_IRQHandler+0x5c>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	461a      	mov	r2, r3
 800224e:	4613      	mov	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	461a      	mov	r2, r3
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <TIM3_IRQHandler+0x60>)
 800225a:	62da      	str	r2, [r3, #44]	; 0x2c
	START_TIM4();
 800225c:	4b0a      	ldr	r3, [pc, #40]	; (8002288 <TIM3_IRQHandler+0x60>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a09      	ldr	r2, [pc, #36]	; (8002288 <TIM3_IRQHandler+0x60>)
 8002262:	f043 0301 	orr.w	r3, r3, #1
 8002266:	6013      	str	r3, [r2, #0]
	statADCBuffRefresh |= ADCBuffRefresh;
 8002268:	4b08      	ldr	r3, [pc, #32]	; (800228c <TIM3_IRQHandler+0x64>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	b2da      	uxtb	r2, r3
 8002272:	4b06      	ldr	r3, [pc, #24]	; (800228c <TIM3_IRQHandler+0x64>)
 8002274:	701a      	strb	r2, [r3, #0]
	//ReadIntADC();
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40000400 	.word	0x40000400
 8002280:	40020c00 	.word	0x40020c00
 8002284:	200003e0 	.word	0x200003e0
 8002288:	40000800 	.word	0x40000800
 800228c:	20000150 	.word	0x20000150

08002290 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
	TIM4->SR &= ~(TIM_SR_UIF);
 8002294:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <TIM4_IRQHandler+0x34>)
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	4a0a      	ldr	r2, [pc, #40]	; (80022c4 <TIM4_IRQHandler+0x34>)
 800229a:	f023 0301 	bic.w	r3, r3, #1
 800229e:	6113      	str	r3, [r2, #16]
	STOP_TIM4();
 80022a0:	4b08      	ldr	r3, [pc, #32]	; (80022c4 <TIM4_IRQHandler+0x34>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a07      	ldr	r2, [pc, #28]	; (80022c4 <TIM4_IRQHandler+0x34>)
 80022a6:	f023 0301 	bic.w	r3, r3, #1
 80022aa:	6013      	str	r3, [r2, #0]
	RESET_PILOT1;
 80022ac:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <TIM4_IRQHandler+0x38>)
 80022ae:	695b      	ldr	r3, [r3, #20]
 80022b0:	4a05      	ldr	r2, [pc, #20]	; (80022c8 <TIM4_IRQHandler+0x38>)
 80022b2:	f043 0310 	orr.w	r3, r3, #16
 80022b6:	6153      	str	r3, [r2, #20]

}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	40000800 	.word	0x40000800
 80022c8:	40020c00 	.word	0x40020c00

080022cc <HardFault_Handler>:
void HardFault_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022d0:	e7fe      	b.n	80022d0 <HardFault_Handler+0x4>

080022d2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022d2:	b480      	push	{r7}
 80022d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022d6:	e7fe      	b.n	80022d6 <MemManage_Handler+0x4>

080022d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022dc:	e7fe      	b.n	80022dc <BusFault_Handler+0x4>

080022de <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022de:	b480      	push	{r7}
 80022e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022e2:	e7fe      	b.n	80022e2 <UsageFault_Handler+0x4>

080022e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022e8:	bf00      	nop
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002312:	f000 f87b 	bl	800240c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
	...

0800231c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <SystemInit+0x20>)
 8002322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002326:	4a05      	ldr	r2, [pc, #20]	; (800233c <SystemInit+0x20>)
 8002328:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800232c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	e000ed00 	.word	0xe000ed00

08002340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002340:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002378 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002344:	480d      	ldr	r0, [pc, #52]	; (800237c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002346:	490e      	ldr	r1, [pc, #56]	; (8002380 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002348:	4a0e      	ldr	r2, [pc, #56]	; (8002384 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800234c:	e002      	b.n	8002354 <LoopCopyDataInit>

0800234e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800234e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002352:	3304      	adds	r3, #4

08002354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002358:	d3f9      	bcc.n	800234e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800235a:	4a0b      	ldr	r2, [pc, #44]	; (8002388 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800235c:	4c0b      	ldr	r4, [pc, #44]	; (800238c <LoopFillZerobss+0x26>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002360:	e001      	b.n	8002366 <LoopFillZerobss>

08002362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002364:	3204      	adds	r2, #4

08002366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002368:	d3fb      	bcc.n	8002362 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800236a:	f7ff ffd7 	bl	800231c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800236e:	f002 fab9 	bl	80048e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002372:	f7ff f8f9 	bl	8001568 <main>
  bx  lr    
 8002376:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002378:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800237c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002380:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 8002384:	0800587c 	.word	0x0800587c
  ldr r2, =_sbss
 8002388:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 800238c:	2000083c 	.word	0x2000083c

08002390 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002390:	e7fe      	b.n	8002390 <ADC_IRQHandler>

08002392 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002396:	2003      	movs	r0, #3
 8002398:	f000 f94c 	bl	8002634 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800239c:	2000      	movs	r0, #0
 800239e:	f000 f805 	bl	80023ac <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80023a2:	f7ff fde3 	bl	8001f6c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	bd80      	pop	{r7, pc}

080023ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023b4:	4b12      	ldr	r3, [pc, #72]	; (8002400 <HAL_InitTick+0x54>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	4b12      	ldr	r3, [pc, #72]	; (8002404 <HAL_InitTick+0x58>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	4619      	mov	r1, r3
 80023be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f967 	bl	800269e <HAL_SYSTICK_Config>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e00e      	b.n	80023f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b0f      	cmp	r3, #15
 80023de:	d80a      	bhi.n	80023f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023e0:	2200      	movs	r2, #0
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	f04f 30ff 	mov.w	r0, #4294967295
 80023e8:	f000 f92f 	bl	800264a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ec:	4a06      	ldr	r2, [pc, #24]	; (8002408 <HAL_InitTick+0x5c>)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
 80023f4:	e000      	b.n	80023f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	200000c0 	.word	0x200000c0
 8002404:	200000c8 	.word	0x200000c8
 8002408:	200000c4 	.word	0x200000c4

0800240c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002410:	4b06      	ldr	r3, [pc, #24]	; (800242c <HAL_IncTick+0x20>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	461a      	mov	r2, r3
 8002416:	4b06      	ldr	r3, [pc, #24]	; (8002430 <HAL_IncTick+0x24>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4413      	add	r3, r2
 800241c:	4a04      	ldr	r2, [pc, #16]	; (8002430 <HAL_IncTick+0x24>)
 800241e:	6013      	str	r3, [r2, #0]
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	200000c8 	.word	0x200000c8
 8002430:	20000838 	.word	0x20000838

08002434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  return uwTick;
 8002438:	4b03      	ldr	r3, [pc, #12]	; (8002448 <HAL_GetTick+0x14>)
 800243a:	681b      	ldr	r3, [r3, #0]
}
 800243c:	4618      	mov	r0, r3
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	20000838 	.word	0x20000838

0800244c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002454:	f7ff ffee 	bl	8002434 <HAL_GetTick>
 8002458:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002464:	d005      	beq.n	8002472 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002466:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <HAL_Delay+0x44>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	461a      	mov	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	4413      	add	r3, r2
 8002470:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002472:	bf00      	nop
 8002474:	f7ff ffde 	bl	8002434 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	429a      	cmp	r2, r3
 8002482:	d8f7      	bhi.n	8002474 <HAL_Delay+0x28>
  {
  }
}
 8002484:	bf00      	nop
 8002486:	bf00      	nop
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	200000c8 	.word	0x200000c8

08002494 <__NVIC_SetPriorityGrouping>:
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <__NVIC_SetPriorityGrouping+0x40>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024b0:	4013      	ands	r3, r2
 80024b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024bc:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <__NVIC_SetPriorityGrouping+0x44>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c2:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <__NVIC_SetPriorityGrouping+0x40>)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	60d3      	str	r3, [r2, #12]
}
 80024c8:	bf00      	nop
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00
 80024d8:	05fa0000 	.word	0x05fa0000

080024dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <__NVIC_GetPriorityGrouping+0x18>)
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	0a1b      	lsrs	r3, r3, #8
 80024e6:	f003 0307 	and.w	r3, r3, #7
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	e000ed00 	.word	0xe000ed00

080024f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002506:	2b00      	cmp	r3, #0
 8002508:	db0b      	blt.n	8002522 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	f003 021f 	and.w	r2, r3, #31
 8002510:	4907      	ldr	r1, [pc, #28]	; (8002530 <__NVIC_EnableIRQ+0x38>)
 8002512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002516:	095b      	lsrs	r3, r3, #5
 8002518:	2001      	movs	r0, #1
 800251a:	fa00 f202 	lsl.w	r2, r0, r2
 800251e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	e000e100 	.word	0xe000e100

08002534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	6039      	str	r1, [r7, #0]
 800253e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002544:	2b00      	cmp	r3, #0
 8002546:	db0a      	blt.n	800255e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	b2da      	uxtb	r2, r3
 800254c:	490c      	ldr	r1, [pc, #48]	; (8002580 <__NVIC_SetPriority+0x4c>)
 800254e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002552:	0112      	lsls	r2, r2, #4
 8002554:	b2d2      	uxtb	r2, r2
 8002556:	440b      	add	r3, r1
 8002558:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800255c:	e00a      	b.n	8002574 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	b2da      	uxtb	r2, r3
 8002562:	4908      	ldr	r1, [pc, #32]	; (8002584 <__NVIC_SetPriority+0x50>)
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	3b04      	subs	r3, #4
 800256c:	0112      	lsls	r2, r2, #4
 800256e:	b2d2      	uxtb	r2, r2
 8002570:	440b      	add	r3, r1
 8002572:	761a      	strb	r2, [r3, #24]
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	e000e100 	.word	0xe000e100
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002588:	b480      	push	{r7}
 800258a:	b089      	sub	sp, #36	; 0x24
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	f1c3 0307 	rsb	r3, r3, #7
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	bf28      	it	cs
 80025a6:	2304      	movcs	r3, #4
 80025a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	3304      	adds	r3, #4
 80025ae:	2b06      	cmp	r3, #6
 80025b0:	d902      	bls.n	80025b8 <NVIC_EncodePriority+0x30>
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	3b03      	subs	r3, #3
 80025b6:	e000      	b.n	80025ba <NVIC_EncodePriority+0x32>
 80025b8:	2300      	movs	r3, #0
 80025ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025bc:	f04f 32ff 	mov.w	r2, #4294967295
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	43da      	mvns	r2, r3
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	401a      	ands	r2, r3
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d0:	f04f 31ff 	mov.w	r1, #4294967295
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	fa01 f303 	lsl.w	r3, r1, r3
 80025da:	43d9      	mvns	r1, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e0:	4313      	orrs	r3, r2
         );
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3724      	adds	r7, #36	; 0x24
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
	...

080025f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3b01      	subs	r3, #1
 80025fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002600:	d301      	bcc.n	8002606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002602:	2301      	movs	r3, #1
 8002604:	e00f      	b.n	8002626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002606:	4a0a      	ldr	r2, [pc, #40]	; (8002630 <SysTick_Config+0x40>)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3b01      	subs	r3, #1
 800260c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800260e:	210f      	movs	r1, #15
 8002610:	f04f 30ff 	mov.w	r0, #4294967295
 8002614:	f7ff ff8e 	bl	8002534 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002618:	4b05      	ldr	r3, [pc, #20]	; (8002630 <SysTick_Config+0x40>)
 800261a:	2200      	movs	r2, #0
 800261c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800261e:	4b04      	ldr	r3, [pc, #16]	; (8002630 <SysTick_Config+0x40>)
 8002620:	2207      	movs	r2, #7
 8002622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	e000e010 	.word	0xe000e010

08002634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f7ff ff29 	bl	8002494 <__NVIC_SetPriorityGrouping>
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800264a:	b580      	push	{r7, lr}
 800264c:	b086      	sub	sp, #24
 800264e:	af00      	add	r7, sp, #0
 8002650:	4603      	mov	r3, r0
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	607a      	str	r2, [r7, #4]
 8002656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800265c:	f7ff ff3e 	bl	80024dc <__NVIC_GetPriorityGrouping>
 8002660:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	68b9      	ldr	r1, [r7, #8]
 8002666:	6978      	ldr	r0, [r7, #20]
 8002668:	f7ff ff8e 	bl	8002588 <NVIC_EncodePriority>
 800266c:	4602      	mov	r2, r0
 800266e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002672:	4611      	mov	r1, r2
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff5d 	bl	8002534 <__NVIC_SetPriority>
}
 800267a:	bf00      	nop
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	4603      	mov	r3, r0
 800268a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800268c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff ff31 	bl	80024f8 <__NVIC_EnableIRQ>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b082      	sub	sp, #8
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7ff ffa2 	bl	80025f0 <SysTick_Config>
 80026ac:	4603      	mov	r3, r0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b089      	sub	sp, #36	; 0x24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80026c2:	2300      	movs	r3, #0
 80026c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80026ca:	2300      	movs	r3, #0
 80026cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80026d2:	2300      	movs	r3, #0
 80026d4:	61fb      	str	r3, [r7, #28]
 80026d6:	e175      	b.n	80029c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80026d8:	2201      	movs	r2, #1
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4013      	ands	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	f040 8164 	bne.w	80029be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d00b      	beq.n	8002716 <HAL_GPIO_Init+0x5e>
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d007      	beq.n	8002716 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800270a:	2b11      	cmp	r3, #17
 800270c:	d003      	beq.n	8002716 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b12      	cmp	r3, #18
 8002714:	d130      	bne.n	8002778 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	2203      	movs	r2, #3
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800274c:	2201      	movs	r2, #1
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	091b      	lsrs	r3, r3, #4
 8002762:	f003 0201 	and.w	r2, r3, #1
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4313      	orrs	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	2203      	movs	r2, #3
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4313      	orrs	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d003      	beq.n	80027b8 <HAL_GPIO_Init+0x100>
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2b12      	cmp	r3, #18
 80027b6:	d123      	bne.n	8002800 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	08da      	lsrs	r2, r3, #3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3208      	adds	r2, #8
 80027c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	f003 0307 	and.w	r3, r3, #7
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	220f      	movs	r2, #15
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	08da      	lsrs	r2, r3, #3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3208      	adds	r2, #8
 80027fa:	69b9      	ldr	r1, [r7, #24]
 80027fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	2203      	movs	r2, #3
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4013      	ands	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f003 0203 	and.w	r2, r3, #3
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 80be 	beq.w	80029be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002842:	4b66      	ldr	r3, [pc, #408]	; (80029dc <HAL_GPIO_Init+0x324>)
 8002844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002846:	4a65      	ldr	r2, [pc, #404]	; (80029dc <HAL_GPIO_Init+0x324>)
 8002848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800284c:	6453      	str	r3, [r2, #68]	; 0x44
 800284e:	4b63      	ldr	r3, [pc, #396]	; (80029dc <HAL_GPIO_Init+0x324>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002852:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800285a:	4a61      	ldr	r2, [pc, #388]	; (80029e0 <HAL_GPIO_Init+0x328>)
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	089b      	lsrs	r3, r3, #2
 8002860:	3302      	adds	r3, #2
 8002862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002866:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	220f      	movs	r2, #15
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	4013      	ands	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a58      	ldr	r2, [pc, #352]	; (80029e4 <HAL_GPIO_Init+0x32c>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d037      	beq.n	80028f6 <HAL_GPIO_Init+0x23e>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a57      	ldr	r2, [pc, #348]	; (80029e8 <HAL_GPIO_Init+0x330>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d031      	beq.n	80028f2 <HAL_GPIO_Init+0x23a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a56      	ldr	r2, [pc, #344]	; (80029ec <HAL_GPIO_Init+0x334>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d02b      	beq.n	80028ee <HAL_GPIO_Init+0x236>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a55      	ldr	r2, [pc, #340]	; (80029f0 <HAL_GPIO_Init+0x338>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d025      	beq.n	80028ea <HAL_GPIO_Init+0x232>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a54      	ldr	r2, [pc, #336]	; (80029f4 <HAL_GPIO_Init+0x33c>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d01f      	beq.n	80028e6 <HAL_GPIO_Init+0x22e>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a53      	ldr	r2, [pc, #332]	; (80029f8 <HAL_GPIO_Init+0x340>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d019      	beq.n	80028e2 <HAL_GPIO_Init+0x22a>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a52      	ldr	r2, [pc, #328]	; (80029fc <HAL_GPIO_Init+0x344>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d013      	beq.n	80028de <HAL_GPIO_Init+0x226>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a51      	ldr	r2, [pc, #324]	; (8002a00 <HAL_GPIO_Init+0x348>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d00d      	beq.n	80028da <HAL_GPIO_Init+0x222>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a50      	ldr	r2, [pc, #320]	; (8002a04 <HAL_GPIO_Init+0x34c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d007      	beq.n	80028d6 <HAL_GPIO_Init+0x21e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4f      	ldr	r2, [pc, #316]	; (8002a08 <HAL_GPIO_Init+0x350>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d101      	bne.n	80028d2 <HAL_GPIO_Init+0x21a>
 80028ce:	2309      	movs	r3, #9
 80028d0:	e012      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028d2:	230a      	movs	r3, #10
 80028d4:	e010      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028d6:	2308      	movs	r3, #8
 80028d8:	e00e      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028da:	2307      	movs	r3, #7
 80028dc:	e00c      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028de:	2306      	movs	r3, #6
 80028e0:	e00a      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028e2:	2305      	movs	r3, #5
 80028e4:	e008      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028e6:	2304      	movs	r3, #4
 80028e8:	e006      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028ea:	2303      	movs	r3, #3
 80028ec:	e004      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e002      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <HAL_GPIO_Init+0x240>
 80028f6:	2300      	movs	r3, #0
 80028f8:	69fa      	ldr	r2, [r7, #28]
 80028fa:	f002 0203 	and.w	r2, r2, #3
 80028fe:	0092      	lsls	r2, r2, #2
 8002900:	4093      	lsls	r3, r2
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4313      	orrs	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002908:	4935      	ldr	r1, [pc, #212]	; (80029e0 <HAL_GPIO_Init+0x328>)
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	089b      	lsrs	r3, r3, #2
 800290e:	3302      	adds	r3, #2
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002916:	4b3d      	ldr	r3, [pc, #244]	; (8002a0c <HAL_GPIO_Init+0x354>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	43db      	mvns	r3, r3
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	4013      	ands	r3, r2
 8002924:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d003      	beq.n	800293a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	4313      	orrs	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800293a:	4a34      	ldr	r2, [pc, #208]	; (8002a0c <HAL_GPIO_Init+0x354>)
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002940:	4b32      	ldr	r3, [pc, #200]	; (8002a0c <HAL_GPIO_Init+0x354>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	43db      	mvns	r3, r3
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	4013      	ands	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d003      	beq.n	8002964 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	4313      	orrs	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002964:	4a29      	ldr	r2, [pc, #164]	; (8002a0c <HAL_GPIO_Init+0x354>)
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800296a:	4b28      	ldr	r3, [pc, #160]	; (8002a0c <HAL_GPIO_Init+0x354>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	43db      	mvns	r3, r3
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	4013      	ands	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	4313      	orrs	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800298e:	4a1f      	ldr	r2, [pc, #124]	; (8002a0c <HAL_GPIO_Init+0x354>)
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002994:	4b1d      	ldr	r3, [pc, #116]	; (8002a0c <HAL_GPIO_Init+0x354>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	43db      	mvns	r3, r3
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4013      	ands	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d003      	beq.n	80029b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029b8:	4a14      	ldr	r2, [pc, #80]	; (8002a0c <HAL_GPIO_Init+0x354>)
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	3301      	adds	r3, #1
 80029c2:	61fb      	str	r3, [r7, #28]
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	2b0f      	cmp	r3, #15
 80029c8:	f67f ae86 	bls.w	80026d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80029cc:	bf00      	nop
 80029ce:	bf00      	nop
 80029d0:	3724      	adds	r7, #36	; 0x24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40013800 	.word	0x40013800
 80029e4:	40020000 	.word	0x40020000
 80029e8:	40020400 	.word	0x40020400
 80029ec:	40020800 	.word	0x40020800
 80029f0:	40020c00 	.word	0x40020c00
 80029f4:	40021000 	.word	0x40021000
 80029f8:	40021400 	.word	0x40021400
 80029fc:	40021800 	.word	0x40021800
 8002a00:	40021c00 	.word	0x40021c00
 8002a04:	40022000 	.word	0x40022000
 8002a08:	40022400 	.word	0x40022400
 8002a0c:	40013c00 	.word	0x40013c00

08002a10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	807b      	strh	r3, [r7, #2]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a20:	787b      	ldrb	r3, [r7, #1]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a26:	887a      	ldrh	r2, [r7, #2]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002a2c:	e003      	b.n	8002a36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002a2e:	887b      	ldrh	r3, [r7, #2]
 8002a30:	041a      	lsls	r2, r3, #16
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	619a      	str	r2, [r3, #24]
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
	...

08002a44 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a4e:	4b23      	ldr	r3, [pc, #140]	; (8002adc <HAL_PWREx_EnableOverDrive+0x98>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	4a22      	ldr	r2, [pc, #136]	; (8002adc <HAL_PWREx_EnableOverDrive+0x98>)
 8002a54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a58:	6413      	str	r3, [r2, #64]	; 0x40
 8002a5a:	4b20      	ldr	r3, [pc, #128]	; (8002adc <HAL_PWREx_EnableOverDrive+0x98>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a62:	603b      	str	r3, [r7, #0]
 8002a64:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a66:	4b1e      	ldr	r3, [pc, #120]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1d      	ldr	r2, [pc, #116]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a70:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a72:	f7ff fcdf 	bl	8002434 <HAL_GetTick>
 8002a76:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a78:	e009      	b.n	8002a8e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a7a:	f7ff fcdb 	bl	8002434 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a88:	d901      	bls.n	8002a8e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e022      	b.n	8002ad4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a8e:	4b14      	ldr	r3, [pc, #80]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a9a:	d1ee      	bne.n	8002a7a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a9c:	4b10      	ldr	r3, [pc, #64]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a0f      	ldr	r2, [pc, #60]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aa2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aa6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002aa8:	f7ff fcc4 	bl	8002434 <HAL_GetTick>
 8002aac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002aae:	e009      	b.n	8002ac4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ab0:	f7ff fcc0 	bl	8002434 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002abe:	d901      	bls.n	8002ac4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e007      	b.n	8002ad4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ac4:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002acc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ad0:	d1ee      	bne.n	8002ab0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	40007000 	.word	0x40007000

08002ae4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002aec:	2300      	movs	r3, #0
 8002aee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e291      	b.n	800301e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 8087 	beq.w	8002c16 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b08:	4b96      	ldr	r3, [pc, #600]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f003 030c 	and.w	r3, r3, #12
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d00c      	beq.n	8002b2e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b14:	4b93      	ldr	r3, [pc, #588]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 030c 	and.w	r3, r3, #12
 8002b1c:	2b08      	cmp	r3, #8
 8002b1e:	d112      	bne.n	8002b46 <HAL_RCC_OscConfig+0x62>
 8002b20:	4b90      	ldr	r3, [pc, #576]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b2c:	d10b      	bne.n	8002b46 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b2e:	4b8d      	ldr	r3, [pc, #564]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d06c      	beq.n	8002c14 <HAL_RCC_OscConfig+0x130>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d168      	bne.n	8002c14 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e26b      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b4e:	d106      	bne.n	8002b5e <HAL_RCC_OscConfig+0x7a>
 8002b50:	4b84      	ldr	r3, [pc, #528]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a83      	ldr	r2, [pc, #524]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b5a:	6013      	str	r3, [r2, #0]
 8002b5c:	e02e      	b.n	8002bbc <HAL_RCC_OscConfig+0xd8>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10c      	bne.n	8002b80 <HAL_RCC_OscConfig+0x9c>
 8002b66:	4b7f      	ldr	r3, [pc, #508]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a7e      	ldr	r2, [pc, #504]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	4b7c      	ldr	r3, [pc, #496]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a7b      	ldr	r2, [pc, #492]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	e01d      	b.n	8002bbc <HAL_RCC_OscConfig+0xd8>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b88:	d10c      	bne.n	8002ba4 <HAL_RCC_OscConfig+0xc0>
 8002b8a:	4b76      	ldr	r3, [pc, #472]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a75      	ldr	r2, [pc, #468]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	4b73      	ldr	r3, [pc, #460]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a72      	ldr	r2, [pc, #456]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ba0:	6013      	str	r3, [r2, #0]
 8002ba2:	e00b      	b.n	8002bbc <HAL_RCC_OscConfig+0xd8>
 8002ba4:	4b6f      	ldr	r3, [pc, #444]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a6e      	ldr	r2, [pc, #440]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002baa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bae:	6013      	str	r3, [r2, #0]
 8002bb0:	4b6c      	ldr	r3, [pc, #432]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a6b      	ldr	r2, [pc, #428]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002bb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d013      	beq.n	8002bec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc4:	f7ff fc36 	bl	8002434 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bcc:	f7ff fc32 	bl	8002434 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b64      	cmp	r3, #100	; 0x64
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e21f      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bde:	4b61      	ldr	r3, [pc, #388]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0f0      	beq.n	8002bcc <HAL_RCC_OscConfig+0xe8>
 8002bea:	e014      	b.n	8002c16 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bec:	f7ff fc22 	bl	8002434 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf4:	f7ff fc1e 	bl	8002434 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b64      	cmp	r3, #100	; 0x64
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e20b      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c06:	4b57      	ldr	r3, [pc, #348]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1f0      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x110>
 8002c12:	e000      	b.n	8002c16 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d069      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c22:	4b50      	ldr	r3, [pc, #320]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 030c 	and.w	r3, r3, #12
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00b      	beq.n	8002c46 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c2e:	4b4d      	ldr	r3, [pc, #308]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 030c 	and.w	r3, r3, #12
 8002c36:	2b08      	cmp	r3, #8
 8002c38:	d11c      	bne.n	8002c74 <HAL_RCC_OscConfig+0x190>
 8002c3a:	4b4a      	ldr	r3, [pc, #296]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d116      	bne.n	8002c74 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c46:	4b47      	ldr	r3, [pc, #284]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d005      	beq.n	8002c5e <HAL_RCC_OscConfig+0x17a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d001      	beq.n	8002c5e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e1df      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c5e:	4b41      	ldr	r3, [pc, #260]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	493d      	ldr	r1, [pc, #244]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c72:	e040      	b.n	8002cf6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d023      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c7c:	4b39      	ldr	r3, [pc, #228]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a38      	ldr	r2, [pc, #224]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c88:	f7ff fbd4 	bl	8002434 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c90:	f7ff fbd0 	bl	8002434 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e1bd      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca2:	4b30      	ldr	r3, [pc, #192]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cae:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	4929      	ldr	r1, [pc, #164]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	600b      	str	r3, [r1, #0]
 8002cc2:	e018      	b.n	8002cf6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cc4:	4b27      	ldr	r3, [pc, #156]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a26      	ldr	r2, [pc, #152]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cca:	f023 0301 	bic.w	r3, r3, #1
 8002cce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd0:	f7ff fbb0 	bl	8002434 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cd8:	f7ff fbac 	bl	8002434 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e199      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cea:	4b1e      	ldr	r3, [pc, #120]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f0      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0308 	and.w	r3, r3, #8
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d038      	beq.n	8002d74 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	695b      	ldr	r3, [r3, #20]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d019      	beq.n	8002d3e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d0a:	4b16      	ldr	r3, [pc, #88]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d0e:	4a15      	ldr	r2, [pc, #84]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d16:	f7ff fb8d 	bl	8002434 <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d1c:	e008      	b.n	8002d30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d1e:	f7ff fb89 	bl	8002434 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d901      	bls.n	8002d30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e176      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d30:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0f0      	beq.n	8002d1e <HAL_RCC_OscConfig+0x23a>
 8002d3c:	e01a      	b.n	8002d74 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d3e:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d42:	4a08      	ldr	r2, [pc, #32]	; (8002d64 <HAL_RCC_OscConfig+0x280>)
 8002d44:	f023 0301 	bic.w	r3, r3, #1
 8002d48:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4a:	f7ff fb73 	bl	8002434 <HAL_GetTick>
 8002d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d50:	e00a      	b.n	8002d68 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d52:	f7ff fb6f 	bl	8002434 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d903      	bls.n	8002d68 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e15c      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
 8002d64:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d68:	4b91      	ldr	r3, [pc, #580]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002d6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1ee      	bne.n	8002d52 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0304 	and.w	r3, r3, #4
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 80a4 	beq.w	8002eca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d82:	4b8b      	ldr	r3, [pc, #556]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10d      	bne.n	8002daa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d8e:	4b88      	ldr	r3, [pc, #544]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	4a87      	ldr	r2, [pc, #540]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002d94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d98:	6413      	str	r3, [r2, #64]	; 0x40
 8002d9a:	4b85      	ldr	r3, [pc, #532]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da2:	60bb      	str	r3, [r7, #8]
 8002da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002da6:	2301      	movs	r3, #1
 8002da8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002daa:	4b82      	ldr	r3, [pc, #520]	; (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d118      	bne.n	8002de8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002db6:	4b7f      	ldr	r3, [pc, #508]	; (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a7e      	ldr	r2, [pc, #504]	; (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dc2:	f7ff fb37 	bl	8002434 <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dca:	f7ff fb33 	bl	8002434 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b64      	cmp	r3, #100	; 0x64
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e120      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ddc:	4b75      	ldr	r3, [pc, #468]	; (8002fb4 <HAL_RCC_OscConfig+0x4d0>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0f0      	beq.n	8002dca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d106      	bne.n	8002dfe <HAL_RCC_OscConfig+0x31a>
 8002df0:	4b6f      	ldr	r3, [pc, #444]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df4:	4a6e      	ldr	r2, [pc, #440]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8002dfc:	e02d      	b.n	8002e5a <HAL_RCC_OscConfig+0x376>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10c      	bne.n	8002e20 <HAL_RCC_OscConfig+0x33c>
 8002e06:	4b6a      	ldr	r3, [pc, #424]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e0a:	4a69      	ldr	r2, [pc, #420]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e0c:	f023 0301 	bic.w	r3, r3, #1
 8002e10:	6713      	str	r3, [r2, #112]	; 0x70
 8002e12:	4b67      	ldr	r3, [pc, #412]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e16:	4a66      	ldr	r2, [pc, #408]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e18:	f023 0304 	bic.w	r3, r3, #4
 8002e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e1e:	e01c      	b.n	8002e5a <HAL_RCC_OscConfig+0x376>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2b05      	cmp	r3, #5
 8002e26:	d10c      	bne.n	8002e42 <HAL_RCC_OscConfig+0x35e>
 8002e28:	4b61      	ldr	r3, [pc, #388]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2c:	4a60      	ldr	r2, [pc, #384]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e2e:	f043 0304 	orr.w	r3, r3, #4
 8002e32:	6713      	str	r3, [r2, #112]	; 0x70
 8002e34:	4b5e      	ldr	r3, [pc, #376]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e38:	4a5d      	ldr	r2, [pc, #372]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e3a:	f043 0301 	orr.w	r3, r3, #1
 8002e3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002e40:	e00b      	b.n	8002e5a <HAL_RCC_OscConfig+0x376>
 8002e42:	4b5b      	ldr	r3, [pc, #364]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e46:	4a5a      	ldr	r2, [pc, #360]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e48:	f023 0301 	bic.w	r3, r3, #1
 8002e4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e4e:	4b58      	ldr	r3, [pc, #352]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e52:	4a57      	ldr	r2, [pc, #348]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e54:	f023 0304 	bic.w	r3, r3, #4
 8002e58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d015      	beq.n	8002e8e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e62:	f7ff fae7 	bl	8002434 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e68:	e00a      	b.n	8002e80 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6a:	f7ff fae3 	bl	8002434 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e0ce      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e80:	4b4b      	ldr	r3, [pc, #300]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0ee      	beq.n	8002e6a <HAL_RCC_OscConfig+0x386>
 8002e8c:	e014      	b.n	8002eb8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8e:	f7ff fad1 	bl	8002434 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e94:	e00a      	b.n	8002eac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e96:	f7ff facd 	bl	8002434 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e0b8      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eac:	4b40      	ldr	r3, [pc, #256]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1ee      	bne.n	8002e96 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d105      	bne.n	8002eca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ebe:	4b3c      	ldr	r3, [pc, #240]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	4a3b      	ldr	r2, [pc, #236]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002ec4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80a4 	beq.w	800301c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ed4:	4b36      	ldr	r3, [pc, #216]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f003 030c 	and.w	r3, r3, #12
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	d06b      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d149      	bne.n	8002f7c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee8:	4b31      	ldr	r3, [pc, #196]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a30      	ldr	r2, [pc, #192]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002eee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef4:	f7ff fa9e 	bl	8002434 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efc:	f7ff fa9a 	bl	8002434 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e087      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f0e:	4b28      	ldr	r3, [pc, #160]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1f0      	bne.n	8002efc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69da      	ldr	r2, [r3, #28]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f28:	019b      	lsls	r3, r3, #6
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f30:	085b      	lsrs	r3, r3, #1
 8002f32:	3b01      	subs	r3, #1
 8002f34:	041b      	lsls	r3, r3, #16
 8002f36:	431a      	orrs	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3c:	061b      	lsls	r3, r3, #24
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	4a1b      	ldr	r2, [pc, #108]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002f42:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002f46:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f48:	4b19      	ldr	r3, [pc, #100]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a18      	ldr	r2, [pc, #96]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002f4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f54:	f7ff fa6e 	bl	8002434 <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f5c:	f7ff fa6a 	bl	8002434 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e057      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f6e:	4b10      	ldr	r3, [pc, #64]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f0      	beq.n	8002f5c <HAL_RCC_OscConfig+0x478>
 8002f7a:	e04f      	b.n	800301c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a0b      	ldr	r2, [pc, #44]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002f82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f88:	f7ff fa54 	bl	8002434 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f90:	f7ff fa50 	bl	8002434 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e03d      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fa2:	4b03      	ldr	r3, [pc, #12]	; (8002fb0 <HAL_RCC_OscConfig+0x4cc>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f0      	bne.n	8002f90 <HAL_RCC_OscConfig+0x4ac>
 8002fae:	e035      	b.n	800301c <HAL_RCC_OscConfig+0x538>
 8002fb0:	40023800 	.word	0x40023800
 8002fb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002fb8:	4b1b      	ldr	r3, [pc, #108]	; (8003028 <HAL_RCC_OscConfig+0x544>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d028      	beq.n	8003018 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d121      	bne.n	8003018 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d11a      	bne.n	8003018 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002fe8:	4013      	ands	r3, r2
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002fee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d111      	bne.n	8003018 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffe:	085b      	lsrs	r3, r3, #1
 8003000:	3b01      	subs	r3, #1
 8003002:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003004:	429a      	cmp	r2, r3
 8003006:	d107      	bne.n	8003018 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003012:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003014:	429a      	cmp	r2, r3
 8003016:	d001      	beq.n	800301c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e000      	b.n	800301e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3718      	adds	r7, #24
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	40023800 	.word	0x40023800

0800302c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003036:	2300      	movs	r3, #0
 8003038:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d101      	bne.n	8003044 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e0d0      	b.n	80031e6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003044:	4b6a      	ldr	r3, [pc, #424]	; (80031f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	683a      	ldr	r2, [r7, #0]
 800304e:	429a      	cmp	r2, r3
 8003050:	d910      	bls.n	8003074 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003052:	4b67      	ldr	r3, [pc, #412]	; (80031f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f023 020f 	bic.w	r2, r3, #15
 800305a:	4965      	ldr	r1, [pc, #404]	; (80031f0 <HAL_RCC_ClockConfig+0x1c4>)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	4313      	orrs	r3, r2
 8003060:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003062:	4b63      	ldr	r3, [pc, #396]	; (80031f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	683a      	ldr	r2, [r7, #0]
 800306c:	429a      	cmp	r2, r3
 800306e:	d001      	beq.n	8003074 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0b8      	b.n	80031e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d020      	beq.n	80030c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	d005      	beq.n	8003098 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800308c:	4b59      	ldr	r3, [pc, #356]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	4a58      	ldr	r2, [pc, #352]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 8003092:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003096:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0308 	and.w	r3, r3, #8
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d005      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030a4:	4b53      	ldr	r3, [pc, #332]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	4a52      	ldr	r2, [pc, #328]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80030ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030b0:	4b50      	ldr	r3, [pc, #320]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	494d      	ldr	r1, [pc, #308]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d040      	beq.n	8003150 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d107      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d6:	4b47      	ldr	r3, [pc, #284]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d115      	bne.n	800310e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e07f      	b.n	80031e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d107      	bne.n	80030fe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ee:	4b41      	ldr	r3, [pc, #260]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d109      	bne.n	800310e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e073      	b.n	80031e6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030fe:	4b3d      	ldr	r3, [pc, #244]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e06b      	b.n	80031e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800310e:	4b39      	ldr	r3, [pc, #228]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f023 0203 	bic.w	r2, r3, #3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	4936      	ldr	r1, [pc, #216]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 800311c:	4313      	orrs	r3, r2
 800311e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003120:	f7ff f988 	bl	8002434 <HAL_GetTick>
 8003124:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003126:	e00a      	b.n	800313e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003128:	f7ff f984 	bl	8002434 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	f241 3288 	movw	r2, #5000	; 0x1388
 8003136:	4293      	cmp	r3, r2
 8003138:	d901      	bls.n	800313e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e053      	b.n	80031e6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800313e:	4b2d      	ldr	r3, [pc, #180]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 020c 	and.w	r2, r3, #12
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	429a      	cmp	r2, r3
 800314e:	d1eb      	bne.n	8003128 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003150:	4b27      	ldr	r3, [pc, #156]	; (80031f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 030f 	and.w	r3, r3, #15
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	429a      	cmp	r2, r3
 800315c:	d210      	bcs.n	8003180 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315e:	4b24      	ldr	r3, [pc, #144]	; (80031f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f023 020f 	bic.w	r2, r3, #15
 8003166:	4922      	ldr	r1, [pc, #136]	; (80031f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	4313      	orrs	r3, r2
 800316c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800316e:	4b20      	ldr	r3, [pc, #128]	; (80031f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 030f 	and.w	r3, r3, #15
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	429a      	cmp	r2, r3
 800317a:	d001      	beq.n	8003180 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e032      	b.n	80031e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	d008      	beq.n	800319e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800318c:	4b19      	ldr	r3, [pc, #100]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	4916      	ldr	r1, [pc, #88]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 800319a:	4313      	orrs	r3, r2
 800319c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d009      	beq.n	80031be <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031aa:	4b12      	ldr	r3, [pc, #72]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	490e      	ldr	r1, [pc, #56]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031be:	f000 f821 	bl	8003204 <HAL_RCC_GetSysClockFreq>
 80031c2:	4602      	mov	r2, r0
 80031c4:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <HAL_RCC_ClockConfig+0x1c8>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	091b      	lsrs	r3, r3, #4
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	490a      	ldr	r1, [pc, #40]	; (80031f8 <HAL_RCC_ClockConfig+0x1cc>)
 80031d0:	5ccb      	ldrb	r3, [r1, r3]
 80031d2:	fa22 f303 	lsr.w	r3, r2, r3
 80031d6:	4a09      	ldr	r2, [pc, #36]	; (80031fc <HAL_RCC_ClockConfig+0x1d0>)
 80031d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031da:	4b09      	ldr	r3, [pc, #36]	; (8003200 <HAL_RCC_ClockConfig+0x1d4>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff f8e4 	bl	80023ac <HAL_InitTick>

  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3710      	adds	r7, #16
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	40023c00 	.word	0x40023c00
 80031f4:	40023800 	.word	0x40023800
 80031f8:	08005834 	.word	0x08005834
 80031fc:	200000c0 	.word	0x200000c0
 8003200:	200000c4 	.word	0x200000c4

08003204 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003204:	b5b0      	push	{r4, r5, r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800320a:	2100      	movs	r1, #0
 800320c:	6079      	str	r1, [r7, #4]
 800320e:	2100      	movs	r1, #0
 8003210:	60f9      	str	r1, [r7, #12]
 8003212:	2100      	movs	r1, #0
 8003214:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003216:	2100      	movs	r1, #0
 8003218:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800321a:	4952      	ldr	r1, [pc, #328]	; (8003364 <HAL_RCC_GetSysClockFreq+0x160>)
 800321c:	6889      	ldr	r1, [r1, #8]
 800321e:	f001 010c 	and.w	r1, r1, #12
 8003222:	2908      	cmp	r1, #8
 8003224:	d00d      	beq.n	8003242 <HAL_RCC_GetSysClockFreq+0x3e>
 8003226:	2908      	cmp	r1, #8
 8003228:	f200 8094 	bhi.w	8003354 <HAL_RCC_GetSysClockFreq+0x150>
 800322c:	2900      	cmp	r1, #0
 800322e:	d002      	beq.n	8003236 <HAL_RCC_GetSysClockFreq+0x32>
 8003230:	2904      	cmp	r1, #4
 8003232:	d003      	beq.n	800323c <HAL_RCC_GetSysClockFreq+0x38>
 8003234:	e08e      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003236:	4b4c      	ldr	r3, [pc, #304]	; (8003368 <HAL_RCC_GetSysClockFreq+0x164>)
 8003238:	60bb      	str	r3, [r7, #8]
      break;
 800323a:	e08e      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800323c:	4b4b      	ldr	r3, [pc, #300]	; (800336c <HAL_RCC_GetSysClockFreq+0x168>)
 800323e:	60bb      	str	r3, [r7, #8]
      break;
 8003240:	e08b      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003242:	4948      	ldr	r1, [pc, #288]	; (8003364 <HAL_RCC_GetSysClockFreq+0x160>)
 8003244:	6849      	ldr	r1, [r1, #4]
 8003246:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800324a:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800324c:	4945      	ldr	r1, [pc, #276]	; (8003364 <HAL_RCC_GetSysClockFreq+0x160>)
 800324e:	6849      	ldr	r1, [r1, #4]
 8003250:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003254:	2900      	cmp	r1, #0
 8003256:	d024      	beq.n	80032a2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003258:	4942      	ldr	r1, [pc, #264]	; (8003364 <HAL_RCC_GetSysClockFreq+0x160>)
 800325a:	6849      	ldr	r1, [r1, #4]
 800325c:	0989      	lsrs	r1, r1, #6
 800325e:	4608      	mov	r0, r1
 8003260:	f04f 0100 	mov.w	r1, #0
 8003264:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003268:	f04f 0500 	mov.w	r5, #0
 800326c:	ea00 0204 	and.w	r2, r0, r4
 8003270:	ea01 0305 	and.w	r3, r1, r5
 8003274:	493d      	ldr	r1, [pc, #244]	; (800336c <HAL_RCC_GetSysClockFreq+0x168>)
 8003276:	fb01 f003 	mul.w	r0, r1, r3
 800327a:	2100      	movs	r1, #0
 800327c:	fb01 f102 	mul.w	r1, r1, r2
 8003280:	1844      	adds	r4, r0, r1
 8003282:	493a      	ldr	r1, [pc, #232]	; (800336c <HAL_RCC_GetSysClockFreq+0x168>)
 8003284:	fba2 0101 	umull	r0, r1, r2, r1
 8003288:	1863      	adds	r3, r4, r1
 800328a:	4619      	mov	r1, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	461a      	mov	r2, r3
 8003290:	f04f 0300 	mov.w	r3, #0
 8003294:	f7fd fabe 	bl	8000814 <__aeabi_uldivmod>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4613      	mov	r3, r2
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	e04a      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032a2:	4b30      	ldr	r3, [pc, #192]	; (8003364 <HAL_RCC_GetSysClockFreq+0x160>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	099b      	lsrs	r3, r3, #6
 80032a8:	461a      	mov	r2, r3
 80032aa:	f04f 0300 	mov.w	r3, #0
 80032ae:	f240 10ff 	movw	r0, #511	; 0x1ff
 80032b2:	f04f 0100 	mov.w	r1, #0
 80032b6:	ea02 0400 	and.w	r4, r2, r0
 80032ba:	ea03 0501 	and.w	r5, r3, r1
 80032be:	4620      	mov	r0, r4
 80032c0:	4629      	mov	r1, r5
 80032c2:	f04f 0200 	mov.w	r2, #0
 80032c6:	f04f 0300 	mov.w	r3, #0
 80032ca:	014b      	lsls	r3, r1, #5
 80032cc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80032d0:	0142      	lsls	r2, r0, #5
 80032d2:	4610      	mov	r0, r2
 80032d4:	4619      	mov	r1, r3
 80032d6:	1b00      	subs	r0, r0, r4
 80032d8:	eb61 0105 	sbc.w	r1, r1, r5
 80032dc:	f04f 0200 	mov.w	r2, #0
 80032e0:	f04f 0300 	mov.w	r3, #0
 80032e4:	018b      	lsls	r3, r1, #6
 80032e6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80032ea:	0182      	lsls	r2, r0, #6
 80032ec:	1a12      	subs	r2, r2, r0
 80032ee:	eb63 0301 	sbc.w	r3, r3, r1
 80032f2:	f04f 0000 	mov.w	r0, #0
 80032f6:	f04f 0100 	mov.w	r1, #0
 80032fa:	00d9      	lsls	r1, r3, #3
 80032fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003300:	00d0      	lsls	r0, r2, #3
 8003302:	4602      	mov	r2, r0
 8003304:	460b      	mov	r3, r1
 8003306:	1912      	adds	r2, r2, r4
 8003308:	eb45 0303 	adc.w	r3, r5, r3
 800330c:	f04f 0000 	mov.w	r0, #0
 8003310:	f04f 0100 	mov.w	r1, #0
 8003314:	0299      	lsls	r1, r3, #10
 8003316:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800331a:	0290      	lsls	r0, r2, #10
 800331c:	4602      	mov	r2, r0
 800331e:	460b      	mov	r3, r1
 8003320:	4610      	mov	r0, r2
 8003322:	4619      	mov	r1, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	461a      	mov	r2, r3
 8003328:	f04f 0300 	mov.w	r3, #0
 800332c:	f7fd fa72 	bl	8000814 <__aeabi_uldivmod>
 8003330:	4602      	mov	r2, r0
 8003332:	460b      	mov	r3, r1
 8003334:	4613      	mov	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003338:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <HAL_RCC_GetSysClockFreq+0x160>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	0c1b      	lsrs	r3, r3, #16
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	3301      	adds	r3, #1
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003350:	60bb      	str	r3, [r7, #8]
      break;
 8003352:	e002      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003354:	4b04      	ldr	r3, [pc, #16]	; (8003368 <HAL_RCC_GetSysClockFreq+0x164>)
 8003356:	60bb      	str	r3, [r7, #8]
      break;
 8003358:	bf00      	nop
    }
  }
  return sysclockfreq;
 800335a:	68bb      	ldr	r3, [r7, #8]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bdb0      	pop	{r4, r5, r7, pc}
 8003364:	40023800 	.word	0x40023800
 8003368:	00f42400 	.word	0x00f42400
 800336c:	017d7840 	.word	0x017d7840

08003370 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b088      	sub	sp, #32
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800337c:	2300      	movs	r3, #0
 800337e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003380:	2300      	movs	r3, #0
 8003382:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003384:	2300      	movs	r3, #0
 8003386:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003388:	2300      	movs	r3, #0
 800338a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d012      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003398:	4b69      	ldr	r3, [pc, #420]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	4a68      	ldr	r2, [pc, #416]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800339e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80033a2:	6093      	str	r3, [r2, #8]
 80033a4:	4b66      	ldr	r3, [pc, #408]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ac:	4964      	ldr	r1, [pc, #400]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80033ba:	2301      	movs	r3, #1
 80033bc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d017      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033ca:	4b5d      	ldr	r3, [pc, #372]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d8:	4959      	ldr	r1, [pc, #356]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033e8:	d101      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80033ea:	2301      	movs	r3, #1
 80033ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80033f6:	2301      	movs	r3, #1
 80033f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d017      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003406:	4b4e      	ldr	r3, [pc, #312]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003408:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800340c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003414:	494a      	ldr	r1, [pc, #296]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003416:	4313      	orrs	r3, r2
 8003418:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003420:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003424:	d101      	bne.n	800342a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003426:	2301      	movs	r3, #1
 8003428:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003432:	2301      	movs	r3, #1
 8003434:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003442:	2301      	movs	r3, #1
 8003444:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0320 	and.w	r3, r3, #32
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 808b 	beq.w	800356a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003454:	4b3a      	ldr	r3, [pc, #232]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	4a39      	ldr	r2, [pc, #228]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800345a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800345e:	6413      	str	r3, [r2, #64]	; 0x40
 8003460:	4b37      	ldr	r3, [pc, #220]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800346c:	4b35      	ldr	r3, [pc, #212]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a34      	ldr	r2, [pc, #208]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003476:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003478:	f7fe ffdc 	bl	8002434 <HAL_GetTick>
 800347c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800347e:	e008      	b.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003480:	f7fe ffd8 	bl	8002434 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b64      	cmp	r3, #100	; 0x64
 800348c:	d901      	bls.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e320      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x764>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003492:	4b2c      	ldr	r3, [pc, #176]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800349a:	2b00      	cmp	r3, #0
 800349c:	d0f0      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800349e:	4b28      	ldr	r3, [pc, #160]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034a6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d035      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d02e      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034bc:	4b20      	ldr	r3, [pc, #128]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034c4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034c6:	4b1e      	ldr	r3, [pc, #120]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ca:	4a1d      	ldr	r2, [pc, #116]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034d2:	4b1b      	ldr	r3, [pc, #108]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d6:	4a1a      	ldr	r2, [pc, #104]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80034de:	4a18      	ldr	r2, [pc, #96]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80034e4:	4b16      	ldr	r3, [pc, #88]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d114      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f0:	f7fe ffa0 	bl	8002434 <HAL_GetTick>
 80034f4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f6:	e00a      	b.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034f8:	f7fe ff9c 	bl	8002434 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	f241 3288 	movw	r2, #5000	; 0x1388
 8003506:	4293      	cmp	r3, r2
 8003508:	d901      	bls.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e2e2      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x764>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d0ee      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003522:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003526:	d111      	bne.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003528:	4b05      	ldr	r3, [pc, #20]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003534:	4b04      	ldr	r3, [pc, #16]	; (8003548 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003536:	400b      	ands	r3, r1
 8003538:	4901      	ldr	r1, [pc, #4]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800353a:	4313      	orrs	r3, r2
 800353c:	608b      	str	r3, [r1, #8]
 800353e:	e00b      	b.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003540:	40023800 	.word	0x40023800
 8003544:	40007000 	.word	0x40007000
 8003548:	0ffffcff 	.word	0x0ffffcff
 800354c:	4bad      	ldr	r3, [pc, #692]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	4aac      	ldr	r2, [pc, #688]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003552:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003556:	6093      	str	r3, [r2, #8]
 8003558:	4baa      	ldr	r3, [pc, #680]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800355a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003564:	49a7      	ldr	r1, [pc, #668]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003566:	4313      	orrs	r3, r2
 8003568:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0310 	and.w	r3, r3, #16
 8003572:	2b00      	cmp	r3, #0
 8003574:	d010      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003576:	4ba3      	ldr	r3, [pc, #652]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003578:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800357c:	4aa1      	ldr	r2, [pc, #644]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800357e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003582:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003586:	4b9f      	ldr	r3, [pc, #636]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003588:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003590:	499c      	ldr	r1, [pc, #624]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003592:	4313      	orrs	r3, r2
 8003594:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00a      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035a4:	4b97      	ldr	r3, [pc, #604]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80035a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035b2:	4994      	ldr	r1, [pc, #592]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035c6:	4b8f      	ldr	r3, [pc, #572]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80035c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035d4:	498b      	ldr	r1, [pc, #556]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035e8:	4b86      	ldr	r3, [pc, #536]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80035ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035f6:	4983      	ldr	r1, [pc, #524]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800360a:	4b7e      	ldr	r3, [pc, #504]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800360c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003610:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003618:	497a      	ldr	r1, [pc, #488]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800362c:	4b75      	ldr	r3, [pc, #468]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800362e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003632:	f023 0203 	bic.w	r2, r3, #3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363a:	4972      	ldr	r1, [pc, #456]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800363c:	4313      	orrs	r3, r2
 800363e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800364e:	4b6d      	ldr	r3, [pc, #436]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003654:	f023 020c 	bic.w	r2, r3, #12
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800365c:	4969      	ldr	r1, [pc, #420]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003670:	4b64      	ldr	r3, [pc, #400]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003676:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800367e:	4961      	ldr	r1, [pc, #388]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003692:	4b5c      	ldr	r3, [pc, #368]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003698:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036a0:	4958      	ldr	r1, [pc, #352]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036b4:	4b53      	ldr	r3, [pc, #332]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c2:	4950      	ldr	r1, [pc, #320]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80036d6:	4b4b      	ldr	r3, [pc, #300]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80036d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e4:	4947      	ldr	r1, [pc, #284]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80036f8:	4b42      	ldr	r3, [pc, #264]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80036fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003706:	493f      	ldr	r1, [pc, #252]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800371a:	4b3a      	ldr	r3, [pc, #232]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800371c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003720:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003728:	4936      	ldr	r1, [pc, #216]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800372a:	4313      	orrs	r3, r2
 800372c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800373c:	4b31      	ldr	r3, [pc, #196]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800373e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003742:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800374a:	492e      	ldr	r1, [pc, #184]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d011      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800375e:	4b29      	ldr	r3, [pc, #164]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003764:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800376c:	4925      	ldr	r1, [pc, #148]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003778:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800377c:	d101      	bne.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800377e:	2301      	movs	r3, #1
 8003780:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800378e:	4b1d      	ldr	r3, [pc, #116]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003790:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003794:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800379c:	4919      	ldr	r1, [pc, #100]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00b      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037b0:	4b14      	ldr	r3, [pc, #80]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80037b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037c0:	4910      	ldr	r1, [pc, #64]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d006      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x46c>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f000 80d9 	beq.w	800398e <HAL_RCCEx_PeriphCLKConfig+0x61e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80037dc:	4b09      	ldr	r3, [pc, #36]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a08      	ldr	r2, [pc, #32]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80037e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80037e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037e8:	f7fe fe24 	bl	8002434 <HAL_GetTick>
 80037ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037ee:	e00b      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x498>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80037f0:	f7fe fe20 	bl	8002434 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b64      	cmp	r3, #100	; 0x64
 80037fc:	d904      	bls.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x498>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e168      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8003802:	bf00      	nop
 8003804:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003808:	4bad      	ldr	r3, [pc, #692]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1ed      	bne.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x480>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d021      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003824:	2b00      	cmp	r3, #0
 8003826:	d11d      	bne.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003828:	4ba5      	ldr	r3, [pc, #660]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800382a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800382e:	0c1b      	lsrs	r3, r3, #16
 8003830:	f003 0303 	and.w	r3, r3, #3
 8003834:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003836:	4ba2      	ldr	r3, [pc, #648]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003838:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800383c:	0e1b      	lsrs	r3, r3, #24
 800383e:	f003 030f 	and.w	r3, r3, #15
 8003842:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	019a      	lsls	r2, r3, #6
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	041b      	lsls	r3, r3, #16
 800384e:	431a      	orrs	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	061b      	lsls	r3, r3, #24
 8003854:	431a      	orrs	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	071b      	lsls	r3, r3, #28
 800385c:	4998      	ldr	r1, [pc, #608]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800385e:	4313      	orrs	r3, r2
 8003860:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d004      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003874:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003878:	d00a      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x520>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003882:	2b00      	cmp	r3, #0
 8003884:	d02e      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x574>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800388e:	d129      	bne.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x574>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003890:	4b8b      	ldr	r3, [pc, #556]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003892:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003896:	0c1b      	lsrs	r3, r3, #16
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800389e:	4b88      	ldr	r3, [pc, #544]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80038a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038a4:	0f1b      	lsrs	r3, r3, #28
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	019a      	lsls	r2, r3, #6
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	041b      	lsls	r3, r3, #16
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	061b      	lsls	r3, r3, #24
 80038be:	431a      	orrs	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	071b      	lsls	r3, r3, #28
 80038c4:	497e      	ldr	r1, [pc, #504]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80038cc:	4b7c      	ldr	r3, [pc, #496]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80038ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038d2:	f023 021f 	bic.w	r2, r3, #31
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038da:	3b01      	subs	r3, #1
 80038dc:	4978      	ldr	r1, [pc, #480]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d01d      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038f0:	4b73      	ldr	r3, [pc, #460]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80038f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038f6:	0e1b      	lsrs	r3, r3, #24
 80038f8:	f003 030f 	and.w	r3, r3, #15
 80038fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80038fe:	4b70      	ldr	r3, [pc, #448]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003900:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003904:	0f1b      	lsrs	r3, r3, #28
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	019a      	lsls	r2, r3, #6
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	041b      	lsls	r3, r3, #16
 8003918:	431a      	orrs	r2, r3
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	061b      	lsls	r3, r3, #24
 800391e:	431a      	orrs	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	071b      	lsls	r3, r3, #28
 8003924:	4966      	ldr	r1, [pc, #408]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003926:	4313      	orrs	r3, r2
 8003928:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d011      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	019a      	lsls	r2, r3, #6
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	691b      	ldr	r3, [r3, #16]
 8003942:	041b      	lsls	r3, r3, #16
 8003944:	431a      	orrs	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	061b      	lsls	r3, r3, #24
 800394c:	431a      	orrs	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	071b      	lsls	r3, r3, #28
 8003954:	495a      	ldr	r1, [pc, #360]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003956:	4313      	orrs	r3, r2
 8003958:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800395c:	4b58      	ldr	r3, [pc, #352]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a57      	ldr	r2, [pc, #348]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003962:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003966:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003968:	f7fe fd64 	bl	8002434 <HAL_GetTick>
 800396c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800396e:	e008      	b.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003970:	f7fe fd60 	bl	8002434 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b64      	cmp	r3, #100	; 0x64
 800397c:	d901      	bls.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x612>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e0a8      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x764>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003982:	4b4f      	ldr	r3, [pc, #316]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d0f0      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x600>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	2b01      	cmp	r3, #1
 8003992:	f040 809e 	bne.w	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x762>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003996:	4b4a      	ldr	r3, [pc, #296]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a49      	ldr	r2, [pc, #292]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800399c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039a2:	f7fe fd47 	bl	8002434 <HAL_GetTick>
 80039a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80039a8:	e008      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x64c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80039aa:	f7fe fd43 	bl	8002434 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b64      	cmp	r3, #100	; 0x64
 80039b6:	d901      	bls.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x64c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e08b      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x764>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80039bc:	4b40      	ldr	r3, [pc, #256]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039c8:	d0ef      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x63a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d009      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x682>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d02e      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d12a      	bne.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80039f2:	4b33      	ldr	r3, [pc, #204]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80039f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f8:	0c1b      	lsrs	r3, r3, #16
 80039fa:	f003 0303 	and.w	r3, r3, #3
 80039fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a00:	4b2f      	ldr	r3, [pc, #188]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a06:	0f1b      	lsrs	r3, r3, #28
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	019a      	lsls	r2, r3, #6
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	041b      	lsls	r3, r3, #16
 8003a18:	431a      	orrs	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	061b      	lsls	r3, r3, #24
 8003a20:	431a      	orrs	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	071b      	lsls	r3, r3, #28
 8003a26:	4926      	ldr	r1, [pc, #152]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003a2e:	4b24      	ldr	r3, [pc, #144]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003a30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a34:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	021b      	lsls	r3, r3, #8
 8003a40:	491f      	ldr	r1, [pc, #124]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d022      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x72a>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a5c:	d11d      	bne.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x72a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a5e:	4b18      	ldr	r3, [pc, #96]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a64:	0e1b      	lsrs	r3, r3, #24
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a6c:	4b14      	ldr	r3, [pc, #80]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a72:	0f1b      	lsrs	r3, r3, #28
 8003a74:	f003 0307 	and.w	r3, r3, #7
 8003a78:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	019a      	lsls	r2, r3, #6
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a1b      	ldr	r3, [r3, #32]
 8003a84:	041b      	lsls	r3, r3, #16
 8003a86:	431a      	orrs	r2, r3
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	061b      	lsls	r3, r3, #24
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	071b      	lsls	r3, r3, #28
 8003a92:	490b      	ldr	r1, [pc, #44]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003a9a:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a08      	ldr	r2, [pc, #32]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aa4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aa6:	f7fe fcc5 	bl	8002434 <HAL_GetTick>
 8003aaa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003aac:	e00a      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x754>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003aae:	f7fe fcc1 	bl	8002434 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b64      	cmp	r3, #100	; 0x64
 8003aba:	d903      	bls.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x754>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e009      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8003ac0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ac4:	4b05      	ldr	r3, [pc, #20]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x76c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003acc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ad0:	d1ed      	bne.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x73e>
      }
    }
  }
  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3720      	adds	r7, #32
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40023800 	.word	0x40023800

08003ae0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e09d      	b.n	8003c2e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d108      	bne.n	8003b0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b02:	d009      	beq.n	8003b18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	61da      	str	r2, [r3, #28]
 8003b0a:	e005      	b.n	8003b18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fe fa3e 	bl	8001fb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b4e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b58:	d902      	bls.n	8003b60 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	e002      	b.n	8003b66 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003b60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b64:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003b6e:	d007      	beq.n	8003b80 <HAL_SPI_Init+0xa0>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b78:	d002      	beq.n	8003b80 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003b90:	431a      	orrs	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bc2:	ea42 0103 	orr.w	r1, r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bca:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	0c1b      	lsrs	r3, r3, #16
 8003bdc:	f003 0204 	and.w	r2, r3, #4
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	431a      	orrs	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003bfc:	ea42 0103 	orr.w	r1, r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	69da      	ldr	r2, [r3, #28]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c1c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b088      	sub	sp, #32
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	60f8      	str	r0, [r7, #12]
 8003c3e:	60b9      	str	r1, [r7, #8]
 8003c40:	603b      	str	r3, [r7, #0]
 8003c42:	4613      	mov	r3, r2
 8003c44:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c46:	2300      	movs	r3, #0
 8003c48:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d101      	bne.n	8003c58 <HAL_SPI_Transmit+0x22>
 8003c54:	2302      	movs	r3, #2
 8003c56:	e158      	b.n	8003f0a <HAL_SPI_Transmit+0x2d4>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c60:	f7fe fbe8 	bl	8002434 <HAL_GetTick>
 8003c64:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003c66:	88fb      	ldrh	r3, [r7, #6]
 8003c68:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d002      	beq.n	8003c7c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003c76:	2302      	movs	r3, #2
 8003c78:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c7a:	e13d      	b.n	8003ef8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <HAL_SPI_Transmit+0x52>
 8003c82:	88fb      	ldrh	r3, [r7, #6]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d102      	bne.n	8003c8e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c8c:	e134      	b.n	8003ef8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2203      	movs	r2, #3
 8003c92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	68ba      	ldr	r2, [r7, #8]
 8003ca0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	88fa      	ldrh	r2, [r7, #6]
 8003ca6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	88fa      	ldrh	r2, [r7, #6]
 8003cac:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cd8:	d10f      	bne.n	8003cfa <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ce8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cf8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d007      	beq.n	8003d18 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d20:	d94b      	bls.n	8003dba <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d002      	beq.n	8003d30 <HAL_SPI_Transmit+0xfa>
 8003d2a:	8afb      	ldrh	r3, [r7, #22]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d13e      	bne.n	8003dae <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d34:	881a      	ldrh	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d40:	1c9a      	adds	r2, r3, #2
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d54:	e02b      	b.n	8003dae <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d112      	bne.n	8003d8a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d68:	881a      	ldrh	r2, [r3, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d74:	1c9a      	adds	r2, r3, #2
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003d88:	e011      	b.n	8003dae <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d8a:	f7fe fb53 	bl	8002434 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d803      	bhi.n	8003da2 <HAL_SPI_Transmit+0x16c>
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da0:	d102      	bne.n	8003da8 <HAL_SPI_Transmit+0x172>
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d102      	bne.n	8003dae <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003dac:	e0a4      	b.n	8003ef8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1ce      	bne.n	8003d56 <HAL_SPI_Transmit+0x120>
 8003db8:	e07c      	b.n	8003eb4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <HAL_SPI_Transmit+0x192>
 8003dc2:	8afb      	ldrh	r3, [r7, #22]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d170      	bne.n	8003eaa <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d912      	bls.n	8003df8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd6:	881a      	ldrh	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de2:	1c9a      	adds	r2, r3, #2
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	3b02      	subs	r3, #2
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003df6:	e058      	b.n	8003eaa <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	330c      	adds	r3, #12
 8003e02:	7812      	ldrb	r2, [r2, #0]
 8003e04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	3b01      	subs	r3, #1
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003e1e:	e044      	b.n	8003eaa <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d12b      	bne.n	8003e86 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d912      	bls.n	8003e5e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e3c:	881a      	ldrh	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e48:	1c9a      	adds	r2, r3, #2
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	3b02      	subs	r3, #2
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e5c:	e025      	b.n	8003eaa <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	330c      	adds	r3, #12
 8003e68:	7812      	ldrb	r2, [r2, #0]
 8003e6a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e70:	1c5a      	adds	r2, r3, #1
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e84:	e011      	b.n	8003eaa <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e86:	f7fe fad5 	bl	8002434 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d803      	bhi.n	8003e9e <HAL_SPI_Transmit+0x268>
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9c:	d102      	bne.n	8003ea4 <HAL_SPI_Transmit+0x26e>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d102      	bne.n	8003eaa <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003ea8:	e026      	b.n	8003ef8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d1b5      	bne.n	8003e20 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	6839      	ldr	r1, [r7, #0]
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f000 fb57 	bl	800456c <SPI_EndRxTxTransaction>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10a      	bne.n	8003ee8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	613b      	str	r3, [r7, #16]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	613b      	str	r3, [r7, #16]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	613b      	str	r3, [r7, #16]
 8003ee6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	77fb      	strb	r3, [r7, #31]
 8003ef4:	e000      	b.n	8003ef8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003ef6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003f08:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3720      	adds	r7, #32
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b08a      	sub	sp, #40	; 0x28
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	60f8      	str	r0, [r7, #12]
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	607a      	str	r2, [r7, #4]
 8003f1e:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f20:	2301      	movs	r3, #1
 8003f22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003f24:	2300      	movs	r3, #0
 8003f26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d101      	bne.n	8003f38 <HAL_SPI_TransmitReceive+0x26>
 8003f34:	2302      	movs	r3, #2
 8003f36:	e1fb      	b.n	8004330 <HAL_SPI_TransmitReceive+0x41e>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f40:	f7fe fa78 	bl	8002434 <HAL_GetTick>
 8003f44:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f4c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003f54:	887b      	ldrh	r3, [r7, #2]
 8003f56:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003f58:	887b      	ldrh	r3, [r7, #2]
 8003f5a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f5c:	7efb      	ldrb	r3, [r7, #27]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d00e      	beq.n	8003f80 <HAL_SPI_TransmitReceive+0x6e>
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f68:	d106      	bne.n	8003f78 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d102      	bne.n	8003f78 <HAL_SPI_TransmitReceive+0x66>
 8003f72:	7efb      	ldrb	r3, [r7, #27]
 8003f74:	2b04      	cmp	r3, #4
 8003f76:	d003      	beq.n	8003f80 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003f78:	2302      	movs	r3, #2
 8003f7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003f7e:	e1cd      	b.n	800431c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d005      	beq.n	8003f92 <HAL_SPI_TransmitReceive+0x80>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <HAL_SPI_TransmitReceive+0x80>
 8003f8c:	887b      	ldrh	r3, [r7, #2]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d103      	bne.n	8003f9a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003f98:	e1c0      	b.n	800431c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	d003      	beq.n	8003fae <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2205      	movs	r2, #5
 8003faa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	887a      	ldrh	r2, [r7, #2]
 8003fbe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	887a      	ldrh	r2, [r7, #2]
 8003fc6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	887a      	ldrh	r2, [r7, #2]
 8003fd4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	887a      	ldrh	r2, [r7, #2]
 8003fda:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ff0:	d802      	bhi.n	8003ff8 <HAL_SPI_TransmitReceive+0xe6>
 8003ff2:	8a3b      	ldrh	r3, [r7, #16]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d908      	bls.n	800400a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	685a      	ldr	r2, [r3, #4]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004006:	605a      	str	r2, [r3, #4]
 8004008:	e007      	b.n	800401a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004018:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004024:	2b40      	cmp	r3, #64	; 0x40
 8004026:	d007      	beq.n	8004038 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004036:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004040:	d97c      	bls.n	800413c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <HAL_SPI_TransmitReceive+0x13e>
 800404a:	8a7b      	ldrh	r3, [r7, #18]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d169      	bne.n	8004124 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004054:	881a      	ldrh	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004060:	1c9a      	adds	r2, r3, #2
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800406a:	b29b      	uxth	r3, r3
 800406c:	3b01      	subs	r3, #1
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004074:	e056      	b.n	8004124 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b02      	cmp	r3, #2
 8004082:	d11b      	bne.n	80040bc <HAL_SPI_TransmitReceive+0x1aa>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004088:	b29b      	uxth	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d016      	beq.n	80040bc <HAL_SPI_TransmitReceive+0x1aa>
 800408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004090:	2b01      	cmp	r3, #1
 8004092:	d113      	bne.n	80040bc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004098:	881a      	ldrh	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a4:	1c9a      	adds	r2, r3, #2
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	3b01      	subs	r3, #1
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d11c      	bne.n	8004104 <HAL_SPI_TransmitReceive+0x1f2>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d016      	beq.n	8004104 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68da      	ldr	r2, [r3, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	b292      	uxth	r2, r2
 80040e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e8:	1c9a      	adds	r2, r3, #2
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	3b01      	subs	r3, #1
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004100:	2301      	movs	r3, #1
 8004102:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004104:	f7fe f996 	bl	8002434 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004110:	429a      	cmp	r2, r3
 8004112:	d807      	bhi.n	8004124 <HAL_SPI_TransmitReceive+0x212>
 8004114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800411a:	d003      	beq.n	8004124 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004122:	e0fb      	b.n	800431c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004128:	b29b      	uxth	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1a3      	bne.n	8004076 <HAL_SPI_TransmitReceive+0x164>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004134:	b29b      	uxth	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d19d      	bne.n	8004076 <HAL_SPI_TransmitReceive+0x164>
 800413a:	e0df      	b.n	80042fc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d003      	beq.n	800414c <HAL_SPI_TransmitReceive+0x23a>
 8004144:	8a7b      	ldrh	r3, [r7, #18]
 8004146:	2b01      	cmp	r3, #1
 8004148:	f040 80cb 	bne.w	80042e2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b01      	cmp	r3, #1
 8004154:	d912      	bls.n	800417c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415a:	881a      	ldrh	r2, [r3, #0]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004166:	1c9a      	adds	r2, r3, #2
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004170:	b29b      	uxth	r3, r3
 8004172:	3b02      	subs	r3, #2
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	87da      	strh	r2, [r3, #62]	; 0x3e
 800417a:	e0b2      	b.n	80042e2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	330c      	adds	r3, #12
 8004186:	7812      	ldrb	r2, [r2, #0]
 8004188:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418e:	1c5a      	adds	r2, r3, #1
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004198:	b29b      	uxth	r3, r3
 800419a:	3b01      	subs	r3, #1
 800419c:	b29a      	uxth	r2, r3
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041a2:	e09e      	b.n	80042e2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d134      	bne.n	800421c <HAL_SPI_TransmitReceive+0x30a>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d02f      	beq.n	800421c <HAL_SPI_TransmitReceive+0x30a>
 80041bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d12c      	bne.n	800421c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d912      	bls.n	80041f2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d0:	881a      	ldrh	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041dc:	1c9a      	adds	r2, r3, #2
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	3b02      	subs	r3, #2
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041f0:	e012      	b.n	8004218 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	330c      	adds	r3, #12
 80041fc:	7812      	ldrb	r2, [r2, #0]
 80041fe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b01      	cmp	r3, #1
 8004228:	d148      	bne.n	80042bc <HAL_SPI_TransmitReceive+0x3aa>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004230:	b29b      	uxth	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d042      	beq.n	80042bc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800423c:	b29b      	uxth	r3, r3
 800423e:	2b01      	cmp	r3, #1
 8004240:	d923      	bls.n	800428a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424c:	b292      	uxth	r2, r2
 800424e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004254:	1c9a      	adds	r2, r3, #2
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004260:	b29b      	uxth	r3, r3
 8004262:	3b02      	subs	r3, #2
 8004264:	b29a      	uxth	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004272:	b29b      	uxth	r3, r3
 8004274:	2b01      	cmp	r3, #1
 8004276:	d81f      	bhi.n	80042b8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004286:	605a      	str	r2, [r3, #4]
 8004288:	e016      	b.n	80042b8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f103 020c 	add.w	r2, r3, #12
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	7812      	ldrb	r2, [r2, #0]
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a0:	1c5a      	adds	r2, r3, #1
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042b8:	2301      	movs	r3, #1
 80042ba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80042bc:	f7fe f8ba 	bl	8002434 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d803      	bhi.n	80042d4 <HAL_SPI_TransmitReceive+0x3c2>
 80042cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d2:	d102      	bne.n	80042da <HAL_SPI_TransmitReceive+0x3c8>
 80042d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d103      	bne.n	80042e2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80042e0:	e01c      	b.n	800431c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f47f af5b 	bne.w	80041a4 <HAL_SPI_TransmitReceive+0x292>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f47f af54 	bne.w	80041a4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042fc:	69fa      	ldr	r2, [r7, #28]
 80042fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f933 	bl	800456c <SPI_EndRxTxTransaction>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d006      	beq.n	800431a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2220      	movs	r2, #32
 8004316:	661a      	str	r2, [r3, #96]	; 0x60
 8004318:	e000      	b.n	800431c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800431a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800432c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004330:	4618      	mov	r0, r3
 8004332:	3728      	adds	r7, #40	; 0x28
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	603b      	str	r3, [r7, #0]
 8004344:	4613      	mov	r3, r2
 8004346:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004348:	f7fe f874 	bl	8002434 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004350:	1a9b      	subs	r3, r3, r2
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	4413      	add	r3, r2
 8004356:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004358:	f7fe f86c 	bl	8002434 <HAL_GetTick>
 800435c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800435e:	4b39      	ldr	r3, [pc, #228]	; (8004444 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	015b      	lsls	r3, r3, #5
 8004364:	0d1b      	lsrs	r3, r3, #20
 8004366:	69fa      	ldr	r2, [r7, #28]
 8004368:	fb02 f303 	mul.w	r3, r2, r3
 800436c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800436e:	e054      	b.n	800441a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004376:	d050      	beq.n	800441a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004378:	f7fe f85c 	bl	8002434 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	69fa      	ldr	r2, [r7, #28]
 8004384:	429a      	cmp	r2, r3
 8004386:	d902      	bls.n	800438e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d13d      	bne.n	800440a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	685a      	ldr	r2, [r3, #4]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800439c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043a6:	d111      	bne.n	80043cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043b0:	d004      	beq.n	80043bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043ba:	d107      	bne.n	80043cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043d4:	d10f      	bne.n	80043f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e017      	b.n	800443a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004410:	2300      	movs	r3, #0
 8004412:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	3b01      	subs	r3, #1
 8004418:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	4013      	ands	r3, r2
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	429a      	cmp	r2, r3
 8004428:	bf0c      	ite	eq
 800442a:	2301      	moveq	r3, #1
 800442c:	2300      	movne	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	461a      	mov	r2, r3
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	429a      	cmp	r2, r3
 8004436:	d19b      	bne.n	8004370 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3720      	adds	r7, #32
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	200000c0 	.word	0x200000c0

08004448 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
 8004454:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004456:	f7fd ffed 	bl	8002434 <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445e:	1a9b      	subs	r3, r3, r2
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	4413      	add	r3, r2
 8004464:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004466:	f7fd ffe5 	bl	8002434 <HAL_GetTick>
 800446a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800446c:	4b3e      	ldr	r3, [pc, #248]	; (8004568 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	4613      	mov	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4413      	add	r3, r2
 8004476:	00da      	lsls	r2, r3, #3
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	0d1b      	lsrs	r3, r3, #20
 800447c:	69fa      	ldr	r2, [r7, #28]
 800447e:	fb02 f303 	mul.w	r3, r2, r3
 8004482:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8004484:	e062      	b.n	800454c <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800448c:	d109      	bne.n	80044a2 <SPI_WaitFifoStateUntilTimeout+0x5a>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d106      	bne.n	80044a2 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	330c      	adds	r3, #12
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	b2db      	uxtb	r3, r3
 800449e:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80044a0:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a8:	d050      	beq.n	800454c <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044aa:	f7fd ffc3 	bl	8002434 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	69fa      	ldr	r2, [r7, #28]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d902      	bls.n	80044c0 <SPI_WaitFifoStateUntilTimeout+0x78>
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d13d      	bne.n	800453c <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044d8:	d111      	bne.n	80044fe <SPI_WaitFifoStateUntilTimeout+0xb6>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044e2:	d004      	beq.n	80044ee <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044ec:	d107      	bne.n	80044fe <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004502:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004506:	d10f      	bne.n	8004528 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004516:	601a      	str	r2, [r3, #0]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004526:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e010      	b.n	800455e <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8004542:	2300      	movs	r3, #0
 8004544:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	3b01      	subs	r3, #1
 800454a:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	689a      	ldr	r2, [r3, #8]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	4013      	ands	r3, r2
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	429a      	cmp	r2, r3
 800455a:	d194      	bne.n	8004486 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3720      	adds	r7, #32
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	200000c0 	.word	0x200000c0

0800456c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af02      	add	r7, sp, #8
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2200      	movs	r2, #0
 8004580:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f7ff ff5f 	bl	8004448 <SPI_WaitFifoStateUntilTimeout>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d007      	beq.n	80045a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004594:	f043 0220 	orr.w	r2, r3, #32
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e027      	b.n	80045f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	9300      	str	r3, [sp, #0]
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2200      	movs	r2, #0
 80045a8:	2180      	movs	r1, #128	; 0x80
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f7ff fec4 	bl	8004338 <SPI_WaitFlagStateUntilTimeout>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d007      	beq.n	80045c6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ba:	f043 0220 	orr.w	r2, r3, #32
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e014      	b.n	80045f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f7ff ff38 	bl	8004448 <SPI_WaitFifoStateUntilTimeout>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d007      	beq.n	80045ee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045e2:	f043 0220 	orr.w	r2, r3, #32
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e000      	b.n	80045f0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e049      	b.n	800469e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d106      	bne.n	8004624 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7fd fd3e 	bl	80020a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	3304      	adds	r3, #4
 8004634:	4619      	mov	r1, r3
 8004636:	4610      	mov	r0, r2
 8004638:	f000 f8ae 	bl	8004798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
	...

080046a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d001      	beq.n	80046c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e054      	b.n	800476a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68da      	ldr	r2, [r3, #12]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0201 	orr.w	r2, r2, #1
 80046d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a26      	ldr	r2, [pc, #152]	; (8004778 <HAL_TIM_Base_Start_IT+0xd0>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d022      	beq.n	8004728 <HAL_TIM_Base_Start_IT+0x80>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ea:	d01d      	beq.n	8004728 <HAL_TIM_Base_Start_IT+0x80>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a22      	ldr	r2, [pc, #136]	; (800477c <HAL_TIM_Base_Start_IT+0xd4>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d018      	beq.n	8004728 <HAL_TIM_Base_Start_IT+0x80>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a21      	ldr	r2, [pc, #132]	; (8004780 <HAL_TIM_Base_Start_IT+0xd8>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d013      	beq.n	8004728 <HAL_TIM_Base_Start_IT+0x80>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a1f      	ldr	r2, [pc, #124]	; (8004784 <HAL_TIM_Base_Start_IT+0xdc>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d00e      	beq.n	8004728 <HAL_TIM_Base_Start_IT+0x80>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a1e      	ldr	r2, [pc, #120]	; (8004788 <HAL_TIM_Base_Start_IT+0xe0>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d009      	beq.n	8004728 <HAL_TIM_Base_Start_IT+0x80>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a1c      	ldr	r2, [pc, #112]	; (800478c <HAL_TIM_Base_Start_IT+0xe4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d004      	beq.n	8004728 <HAL_TIM_Base_Start_IT+0x80>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a1b      	ldr	r2, [pc, #108]	; (8004790 <HAL_TIM_Base_Start_IT+0xe8>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d115      	bne.n	8004754 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	4b19      	ldr	r3, [pc, #100]	; (8004794 <HAL_TIM_Base_Start_IT+0xec>)
 8004730:	4013      	ands	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2b06      	cmp	r3, #6
 8004738:	d015      	beq.n	8004766 <HAL_TIM_Base_Start_IT+0xbe>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004740:	d011      	beq.n	8004766 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f042 0201 	orr.w	r2, r2, #1
 8004750:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004752:	e008      	b.n	8004766 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0201 	orr.w	r2, r2, #1
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	e000      	b.n	8004768 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004766:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	40010000 	.word	0x40010000
 800477c:	40000400 	.word	0x40000400
 8004780:	40000800 	.word	0x40000800
 8004784:	40000c00 	.word	0x40000c00
 8004788:	40010400 	.word	0x40010400
 800478c:	40014000 	.word	0x40014000
 8004790:	40001800 	.word	0x40001800
 8004794:	00010007 	.word	0x00010007

08004798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004798:	b480      	push	{r7}
 800479a:	b085      	sub	sp, #20
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a40      	ldr	r2, [pc, #256]	; (80048ac <TIM_Base_SetConfig+0x114>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d013      	beq.n	80047d8 <TIM_Base_SetConfig+0x40>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b6:	d00f      	beq.n	80047d8 <TIM_Base_SetConfig+0x40>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a3d      	ldr	r2, [pc, #244]	; (80048b0 <TIM_Base_SetConfig+0x118>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d00b      	beq.n	80047d8 <TIM_Base_SetConfig+0x40>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a3c      	ldr	r2, [pc, #240]	; (80048b4 <TIM_Base_SetConfig+0x11c>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d007      	beq.n	80047d8 <TIM_Base_SetConfig+0x40>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a3b      	ldr	r2, [pc, #236]	; (80048b8 <TIM_Base_SetConfig+0x120>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d003      	beq.n	80047d8 <TIM_Base_SetConfig+0x40>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a3a      	ldr	r2, [pc, #232]	; (80048bc <TIM_Base_SetConfig+0x124>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d108      	bne.n	80047ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a2f      	ldr	r2, [pc, #188]	; (80048ac <TIM_Base_SetConfig+0x114>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d02b      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f8:	d027      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a2c      	ldr	r2, [pc, #176]	; (80048b0 <TIM_Base_SetConfig+0x118>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d023      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a2b      	ldr	r2, [pc, #172]	; (80048b4 <TIM_Base_SetConfig+0x11c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d01f      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a2a      	ldr	r2, [pc, #168]	; (80048b8 <TIM_Base_SetConfig+0x120>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d01b      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a29      	ldr	r2, [pc, #164]	; (80048bc <TIM_Base_SetConfig+0x124>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d017      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a28      	ldr	r2, [pc, #160]	; (80048c0 <TIM_Base_SetConfig+0x128>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d013      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a27      	ldr	r2, [pc, #156]	; (80048c4 <TIM_Base_SetConfig+0x12c>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00f      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a26      	ldr	r2, [pc, #152]	; (80048c8 <TIM_Base_SetConfig+0x130>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d00b      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a25      	ldr	r2, [pc, #148]	; (80048cc <TIM_Base_SetConfig+0x134>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d007      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a24      	ldr	r2, [pc, #144]	; (80048d0 <TIM_Base_SetConfig+0x138>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d003      	beq.n	800484a <TIM_Base_SetConfig+0xb2>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a23      	ldr	r2, [pc, #140]	; (80048d4 <TIM_Base_SetConfig+0x13c>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d108      	bne.n	800485c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	4313      	orrs	r3, r2
 800485a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a0a      	ldr	r2, [pc, #40]	; (80048ac <TIM_Base_SetConfig+0x114>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d003      	beq.n	8004890 <TIM_Base_SetConfig+0xf8>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a0c      	ldr	r2, [pc, #48]	; (80048bc <TIM_Base_SetConfig+0x124>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d103      	bne.n	8004898 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	691a      	ldr	r2, [r3, #16]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	615a      	str	r2, [r3, #20]
}
 800489e:	bf00      	nop
 80048a0:	3714      	adds	r7, #20
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	40010000 	.word	0x40010000
 80048b0:	40000400 	.word	0x40000400
 80048b4:	40000800 	.word	0x40000800
 80048b8:	40000c00 	.word	0x40000c00
 80048bc:	40010400 	.word	0x40010400
 80048c0:	40014000 	.word	0x40014000
 80048c4:	40014400 	.word	0x40014400
 80048c8:	40014800 	.word	0x40014800
 80048cc:	40001800 	.word	0x40001800
 80048d0:	40001c00 	.word	0x40001c00
 80048d4:	40002000 	.word	0x40002000

080048d8 <__errno>:
 80048d8:	4b01      	ldr	r3, [pc, #4]	; (80048e0 <__errno+0x8>)
 80048da:	6818      	ldr	r0, [r3, #0]
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	200000cc 	.word	0x200000cc

080048e4 <__libc_init_array>:
 80048e4:	b570      	push	{r4, r5, r6, lr}
 80048e6:	4d0d      	ldr	r5, [pc, #52]	; (800491c <__libc_init_array+0x38>)
 80048e8:	4c0d      	ldr	r4, [pc, #52]	; (8004920 <__libc_init_array+0x3c>)
 80048ea:	1b64      	subs	r4, r4, r5
 80048ec:	10a4      	asrs	r4, r4, #2
 80048ee:	2600      	movs	r6, #0
 80048f0:	42a6      	cmp	r6, r4
 80048f2:	d109      	bne.n	8004908 <__libc_init_array+0x24>
 80048f4:	4d0b      	ldr	r5, [pc, #44]	; (8004924 <__libc_init_array+0x40>)
 80048f6:	4c0c      	ldr	r4, [pc, #48]	; (8004928 <__libc_init_array+0x44>)
 80048f8:	f000 f8a6 	bl	8004a48 <_init>
 80048fc:	1b64      	subs	r4, r4, r5
 80048fe:	10a4      	asrs	r4, r4, #2
 8004900:	2600      	movs	r6, #0
 8004902:	42a6      	cmp	r6, r4
 8004904:	d105      	bne.n	8004912 <__libc_init_array+0x2e>
 8004906:	bd70      	pop	{r4, r5, r6, pc}
 8004908:	f855 3b04 	ldr.w	r3, [r5], #4
 800490c:	4798      	blx	r3
 800490e:	3601      	adds	r6, #1
 8004910:	e7ee      	b.n	80048f0 <__libc_init_array+0xc>
 8004912:	f855 3b04 	ldr.w	r3, [r5], #4
 8004916:	4798      	blx	r3
 8004918:	3601      	adds	r6, #1
 800491a:	e7f2      	b.n	8004902 <__libc_init_array+0x1e>
 800491c:	08005874 	.word	0x08005874
 8004920:	08005874 	.word	0x08005874
 8004924:	08005874 	.word	0x08005874
 8004928:	08005878 	.word	0x08005878

0800492c <__itoa>:
 800492c:	1e93      	subs	r3, r2, #2
 800492e:	2b22      	cmp	r3, #34	; 0x22
 8004930:	b510      	push	{r4, lr}
 8004932:	460c      	mov	r4, r1
 8004934:	d904      	bls.n	8004940 <__itoa+0x14>
 8004936:	2300      	movs	r3, #0
 8004938:	700b      	strb	r3, [r1, #0]
 800493a:	461c      	mov	r4, r3
 800493c:	4620      	mov	r0, r4
 800493e:	bd10      	pop	{r4, pc}
 8004940:	2a0a      	cmp	r2, #10
 8004942:	d109      	bne.n	8004958 <__itoa+0x2c>
 8004944:	2800      	cmp	r0, #0
 8004946:	da07      	bge.n	8004958 <__itoa+0x2c>
 8004948:	232d      	movs	r3, #45	; 0x2d
 800494a:	700b      	strb	r3, [r1, #0]
 800494c:	4240      	negs	r0, r0
 800494e:	2101      	movs	r1, #1
 8004950:	4421      	add	r1, r4
 8004952:	f000 f80d 	bl	8004970 <__utoa>
 8004956:	e7f1      	b.n	800493c <__itoa+0x10>
 8004958:	2100      	movs	r1, #0
 800495a:	e7f9      	b.n	8004950 <__itoa+0x24>

0800495c <itoa>:
 800495c:	f7ff bfe6 	b.w	800492c <__itoa>

08004960 <memset>:
 8004960:	4402      	add	r2, r0
 8004962:	4603      	mov	r3, r0
 8004964:	4293      	cmp	r3, r2
 8004966:	d100      	bne.n	800496a <memset+0xa>
 8004968:	4770      	bx	lr
 800496a:	f803 1b01 	strb.w	r1, [r3], #1
 800496e:	e7f9      	b.n	8004964 <memset+0x4>

08004970 <__utoa>:
 8004970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004972:	4c1f      	ldr	r4, [pc, #124]	; (80049f0 <__utoa+0x80>)
 8004974:	b08b      	sub	sp, #44	; 0x2c
 8004976:	4605      	mov	r5, r0
 8004978:	460b      	mov	r3, r1
 800497a:	466e      	mov	r6, sp
 800497c:	f104 0c20 	add.w	ip, r4, #32
 8004980:	6820      	ldr	r0, [r4, #0]
 8004982:	6861      	ldr	r1, [r4, #4]
 8004984:	4637      	mov	r7, r6
 8004986:	c703      	stmia	r7!, {r0, r1}
 8004988:	3408      	adds	r4, #8
 800498a:	4564      	cmp	r4, ip
 800498c:	463e      	mov	r6, r7
 800498e:	d1f7      	bne.n	8004980 <__utoa+0x10>
 8004990:	7921      	ldrb	r1, [r4, #4]
 8004992:	7139      	strb	r1, [r7, #4]
 8004994:	1e91      	subs	r1, r2, #2
 8004996:	6820      	ldr	r0, [r4, #0]
 8004998:	6038      	str	r0, [r7, #0]
 800499a:	2922      	cmp	r1, #34	; 0x22
 800499c:	f04f 0100 	mov.w	r1, #0
 80049a0:	d904      	bls.n	80049ac <__utoa+0x3c>
 80049a2:	7019      	strb	r1, [r3, #0]
 80049a4:	460b      	mov	r3, r1
 80049a6:	4618      	mov	r0, r3
 80049a8:	b00b      	add	sp, #44	; 0x2c
 80049aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049ac:	1e58      	subs	r0, r3, #1
 80049ae:	4684      	mov	ip, r0
 80049b0:	fbb5 f7f2 	udiv	r7, r5, r2
 80049b4:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80049b8:	fb02 5617 	mls	r6, r2, r7, r5
 80049bc:	4476      	add	r6, lr
 80049be:	460c      	mov	r4, r1
 80049c0:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80049c4:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80049c8:	462e      	mov	r6, r5
 80049ca:	42b2      	cmp	r2, r6
 80049cc:	f101 0101 	add.w	r1, r1, #1
 80049d0:	463d      	mov	r5, r7
 80049d2:	d9ed      	bls.n	80049b0 <__utoa+0x40>
 80049d4:	2200      	movs	r2, #0
 80049d6:	545a      	strb	r2, [r3, r1]
 80049d8:	1919      	adds	r1, r3, r4
 80049da:	1aa5      	subs	r5, r4, r2
 80049dc:	42aa      	cmp	r2, r5
 80049de:	dae2      	bge.n	80049a6 <__utoa+0x36>
 80049e0:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80049e4:	780e      	ldrb	r6, [r1, #0]
 80049e6:	7006      	strb	r6, [r0, #0]
 80049e8:	3201      	adds	r2, #1
 80049ea:	f801 5901 	strb.w	r5, [r1], #-1
 80049ee:	e7f4      	b.n	80049da <__utoa+0x6a>
 80049f0:	08005844 	.word	0x08005844

080049f4 <sqrtf>:
 80049f4:	b508      	push	{r3, lr}
 80049f6:	ed2d 8b02 	vpush	{d8}
 80049fa:	eeb0 8a40 	vmov.f32	s16, s0
 80049fe:	f000 f81f 	bl	8004a40 <__ieee754_sqrtf>
 8004a02:	4b0d      	ldr	r3, [pc, #52]	; (8004a38 <sqrtf+0x44>)
 8004a04:	f993 3000 	ldrsb.w	r3, [r3]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	d011      	beq.n	8004a30 <sqrtf+0x3c>
 8004a0c:	eeb4 8a48 	vcmp.f32	s16, s16
 8004a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a14:	d60c      	bvs.n	8004a30 <sqrtf+0x3c>
 8004a16:	eddf 8a09 	vldr	s17, [pc, #36]	; 8004a3c <sqrtf+0x48>
 8004a1a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a22:	d505      	bpl.n	8004a30 <sqrtf+0x3c>
 8004a24:	f7ff ff58 	bl	80048d8 <__errno>
 8004a28:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004a2c:	2321      	movs	r3, #33	; 0x21
 8004a2e:	6003      	str	r3, [r0, #0]
 8004a30:	ecbd 8b02 	vpop	{d8}
 8004a34:	bd08      	pop	{r3, pc}
 8004a36:	bf00      	nop
 8004a38:	20000130 	.word	0x20000130
 8004a3c:	00000000 	.word	0x00000000

08004a40 <__ieee754_sqrtf>:
 8004a40:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004a44:	4770      	bx	lr
	...

08004a48 <_init>:
 8004a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a4a:	bf00      	nop
 8004a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a4e:	bc08      	pop	{r3}
 8004a50:	469e      	mov	lr, r3
 8004a52:	4770      	bx	lr

08004a54 <_fini>:
 8004a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a56:	bf00      	nop
 8004a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a5a:	bc08      	pop	{r3}
 8004a5c:	469e      	mov	lr, r3
 8004a5e:	4770      	bx	lr
