This is an implementation of a multi-cycle RISC-V processor, non-pipelined. Only code and documentation are included. 
