
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sys_con/clk_wizard'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sys_con/clk_wizard/inst'
Finished Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sys_con/clk_wizard/inst'
Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sys_con/clk_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1775.957 ; gain = 137.930
Finished Parsing XDC File [c:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sys_con/clk_wizard/inst'
Parsing XDC File [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'COL[3]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'COL[2]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'COL[1]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'COL[0]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROW[3]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROW[2]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROW[1]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROW[0]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XSEVEN_SEGMENTS[0]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XSEVEN_SEGMENTS[1]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XSEVEN_SEGMENTS[2]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XSEVEN_SEGMENTS[3]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XSEVEN_SEGMENTS[4]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XSEVEN_SEGMENTS[5]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XSEVEN_SEGMENTS[6]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XSEVEN_SEGMENTS[7]'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XTX'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XRX'. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1775.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1775.957 ; gain = 137.930
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 8 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1780.668 ; gain = 4.711

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1bdc7e21b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1795.828 ; gain = 15.160

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ea365d26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2094.328 ; gain = 0.641
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ea365d26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2094.328 ; gain = 0.641
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c4e64a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2094.328 ; gain = 0.641
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c4e64a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2094.328 ; gain = 0.641
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c4e64a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2094.328 ; gain = 0.641
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c4e64a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2094.328 ; gain = 0.641
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.328 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10e56c027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2094.328 ; gain = 0.641

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10e56c027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2094.328 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10e56c027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.328 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.328 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10e56c027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2095.426 ; gain = 1.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.891 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8b62dc6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2130.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2130.891 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 75583511

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2130.891 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 171510d08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2130.891 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 171510d08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2130.891 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 171510d08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2130.891 ; gain = 0.000

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.891 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2130.891 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 75583511

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 2130.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2130.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2130.891 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2130.891 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2130.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 43b7febc ConstDB: 0 ShapeSum: 31a03655 RouteDB: 0
Post Restoration Checksum: NetGraph: 7c3cd457 NumContArr: 83a85f90 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ffe533e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2160.508 ; gain = 25.949

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ffe533e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2166.539 ; gain = 31.980

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ffe533e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2166.539 ; gain = 31.980
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 8cba9e41

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.430 ; gain = 33.871

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 8cba9e41

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8cba9e41

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977
Phase 4 Rip-up And Reroute | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977
Phase 5 Delay and Skew Optimization | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977
Phase 6.1 Hold Fix Iter | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977
Phase 6 Post Hold Fix | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0401182 %
  Global Horizontal Routing Utilization  = 0.00206801 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.535 ; gain = 33.977

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.570 ; gain = 35.012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.570 ; gain = 35.012

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1416efabd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.570 ; gain = 35.012
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2169.570 ; gain = 35.012

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.570 ; gain = 38.680
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2182.379 ; gain = 12.809
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab7/lab7.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2633.836 ; gain = 435.383
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 14:46:26 2023...
