{:input (genetic.crossover/dumb-crossover 2127862921 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-constant-value 1939832151 (genetic.mutation/change-constant-value 186582993 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_9_11 , \\wire1_:missing , \\wire:missing_edge , \\wire26_:missing_40 , wire27_37_38_40, wire28_17);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_9_11 ;\n  wire \\wire0_:missing_9_11 ;\n  wire \\wire10_:missing ;\n  wire \\wire12_:missing_14_15 ;\n  wire \\wire12_:missing_14_51 ;\n  wire \\wire13_:missing_19 ;\n  wire \\wire14_:missing ;\n  wire wire16;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20_25;\n  wire wire22;\n  wire wire23;\n  wire wire24;\n  input \\wire26_:missing_40 ;\n  wire \\wire26_:missing_40 ;\n  input wire27_37_38_40;\n  wire wire27_37_38_40;\n  output wire28_17;\n  wire wire28_17;\n  wire wire30;\n  wire wire31_38;\n  wire wire31_39;\n  wire wire32_40;\n  wire \\wire32_:missing ;\n  wire wire33_17_51;\n  wire \\wire33_:missing ;\n  wire wire34_17;\n  wire wire34_41;\n  wire wire35_41;\n  wire wire35_47;\n  wire wire36_17_50;\n  wire \\wire36_:missing ;\n  wire \\wire37_:missing ;\n  wire wire39_10;\n  wire wire39_13;\n  wire wire39_15;\n  wire wire39_24;\n  wire \\wire39_44_:missing_49 ;\n  wire \\wire39_45_:missing ;\n  wire wire39_46;\n  wire \\wire39_:missing_11 ;\n  wire \\wire39_:missing_38 ;\n  wire \\wire39_:missing_9 ;\n  wire wire3_17_21_23;\n  wire \\wire41_:missing_3 ;\n  wire wire48_51;\n  wire wire49;\n  wire \\wire4_18_22_:missing ;\n  wire wire5_10;\n  wire wire5_9;\n  wire \\wire6_17_:missing ;\n  wire wire7_17;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_17_25 ;\n  wire \\wire:missing_42_43 ;\n  wire \\wire:missing_42_51 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_50 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_10 = 2'h1 >> wire5_9;\n  assign \\wire14_:missing  = 4'h8 >> { \\wire12_:missing_14_51 , \\wire12_:missing_14_15  };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire6_17_:missing ;\n  assign wire31_39 = 2'h1 >> wire31_38;\n  assign \\wire32_:missing  = 2'h1 >> wire32_40;\n  assign \\wire33_:missing  = 2'h1 >> wire33_17_51;\n  assign wire34_41 = 2'h1 >> wire34_17;\n  assign wire35_47 = 2'h1 >> wire35_41;\n  assign \\wire36_:missing  = 2'h1 >> wire36_17_50;\n  assign \\wire37_:missing  = 4'h6 >> { wire27_37_38_40, \\wire:missing_edge  };\n  assign wire31_38 = 4'h8 >> { wire27_37_38_40, \\wire39_:missing_38  };\n  assign \\wire:missing_edge  = 2'h1 >> wire7_17;\n  assign wire39_10 = 4'h8 >> { wire31_39, \\wire:missing_edge  };\n  assign wire32_40 = 4'h8 >> { wire27_37_38_40, \\wire26_:missing_40  };\n  assign wire35_41 = 4'h6 >> { wire34_41, \\wire41_:missing_3  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_42_43 , \\wire:missing_42_51  };\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire5_9 = 4'h8 >> { \\wire0_:missing_9_11 , \\wire39_:missing_9  };\n  assign \\wire10_:missing  = 4'h8 >> { wire39_10, wire5_10 };\n  assign \\wire:missing_11  = 4'h8 >> { \\wire39_:missing_11 , \\wire0_:missing_9_11  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire12_:missing_14_51 , \\wire12_:missing_14_15  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire39_13, \\wire13_:missing_19  };\n  assign wire3_17_21_23 = 1'h0;\n  assign \\wire4_18_22_:missing  = 1'h1;\n  assign wire30 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire12_:missing_14_51  = wire33_17_51;\n  assign \\wire:missing_50  = wire36_17_50;\n  assign wire49 = \\wire39_44_:missing_49 ;\n  assign \\wire:missing_48  = wire48_51;\n  assign \\wire:missing_edge  = wire35_47;\n  assign \\wire:missing_edge  = wire39_46;\n  assign \\wire:missing_edge  = \\wire39_45_:missing ;\n  assign \\wire:missing_edge  = \\wire39_44_:missing_49 ;\n  assign \\wire:missing_42_43  = \\wire:missing_edge ;\n  assign wire20_25 = \\wire:missing_17_25 ;\n  assign wire24 = wire39_24;\n  assign wire23 = wire3_17_21_23;\n  assign wire22 = \\wire4_18_22_:missing ;\n  assign \\wire:missing_edge  = wire3_17_21_23;\n  assign \\wire:missing_edge  = wire20_25;\n  assign \\wire13_:missing_19  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire4_18_22_:missing ;\n  assign \\wire:missing_17  = wire3_17_21_23;\n  assign wire16 = \\wire:missing_edge ;\n  assign \\wire12_:missing_14_15  = wire39_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:3.1-114.10\" *)\nmodule postsynth(\\wire0_:missing_9_11 , \\wire1_:missing , \\wire:missing_edge , \\wire26_:missing_40 , wire27_37_38_40, wire28_17);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:5.9-5.29\" *)\n  input \\wire0_:missing_9_11 ;\n  wire \\wire0_:missing_9_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:10.8-10.27\" *)\n  wire \\wire13_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:12.8-12.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:13.9-13.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:15.8-15.17\" *)\n  wire wire20_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:16.8-16.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:17.8-17.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:19.9-19.28\" *)\n  input \\wire26_:missing_40 ;\n  wire \\wire26_:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:21.9-21.24\" *)\n  input wire27_37_38_40;\n  wire wire27_37_38_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:23.10-23.19\" *)\n  output wire28_17;\n  wire wire28_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:25.8-25.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:35.8-35.17\" *)\n  wire wire35_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:43.8-43.30\" *)\n  wire \\wire39_44_:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:44.8-44.27\" *)\n  wire \\wire39_45_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:45.8-45.17\" *)\n  wire wire39_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:49.8-49.22\" *)\n  wire wire3_17_21_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:52.8-52.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:53.8-53.29\" *)\n  wire \\wire4_18_22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:58.8-58.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:60.8-60.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:61.8-61.27\" *)\n  wire \\wire:missing_17_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:62.8-62.27\" *)\n  wire \\wire:missing_42_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAB0265.v:66.10-66.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire13_:missing_19  = 1'h0;\n  assign wire16 = 1'h0;\n  assign wire20_25 = 1'h0;\n  assign wire22 = 1'h1;\n  assign wire23 = 1'h0;\n  assign wire28_17 = 1'hx;\n  assign wire30 = 1'h1;\n  assign wire35_47 = 1'h0;\n  assign \\wire39_44_:missing_49  = 1'h0;\n  assign \\wire39_45_:missing  = 1'h0;\n  assign wire39_46 = 1'h0;\n  assign wire3_17_21_23 = 1'h0;\n  assign wire49 = 1'h0;\n  assign \\wire4_18_22_:missing  = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\wire:missing_17_25  = 1'h0;\n  assign \\wire:missing_42_43  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:34:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in/src/top.v'.\nSBY  1:34:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] Copy '/tmp/fuzzmount2DDF5D8C/4FAB0265.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in/src/4FAB0265.v'.\nSBY  1:34:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] Copy '/tmp/fuzzmount2DDF5D8C/4FAB0265.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in/src/4FAB0265.post.v'.\nSBY  1:34:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] engine_0: abc pdr\nSBY  1:34:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:88$43_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:88$43.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:89$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:89$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:83$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:83$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:79$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:79$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:75$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:75$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:70$25_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAB0265.v:70$25.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Wire presynth.\\wire28_17 is used but has no driver.\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  1:34:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  1:34:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] base: finished (returncode=0)\nSBY  1:34:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:34:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] aig: Warning: Wire presynth.\\wire28_17 is used but has no driver.\nSBY  1:34:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  1:34:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] aig: finished (returncode=0)\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] engine_0: Warning: The network has no constraints.\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] engine_0: finished (returncode=0)\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] engine_0: Status returned by engine: FAIL\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in'.\nSBY  1:34:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo7miy5in] DONE (FAIL, rc=2)\n", :err ""}}}