// Seed: 3680763350
module module_0;
  assign id_1 = -1;
  supply1 id_2;
  wire id_3, id_4 = 1'b0;
  assign id_3 = (1'd0 + (id_2)) - id_3;
  tri1 id_5 = id_2;
  id_6(
      id_2
  );
  assign id_3 = 1;
  wire id_7;
  wire id_8, id_9;
  wire id_10, id_11, id_12, id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri1  id_3
);
  always @(posedge -1);
  wand id_5;
  wire id_6;
  wire id_7;
  assign #(-1) id_5 = 1 / id_3;
  wire id_8;
  wand id_9, id_10;
  assign id_9 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_11;
  wire id_12;
endmodule
