# Loading project 122352_1
# counter_bcd_2digits.vhd
# counter_bcd_2digits
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:58 on Nov 10,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits
# -- Compiling architecture struct of counter_bcd_2digits
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity licznik_u
# -- Loading entity seven_seg
# -- Loading entity inverter
# -- Loading entity nand4
# End time: 22:26:58 on Nov 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits 
# Start time: 22:26:58 on Nov 10,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# 20 ns
# End time: 22:27:28 on Nov 10,2017, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
