{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 15:47:24 2024 " "Info: Processing started: Thu Mar 07 15:47:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.vwf " "Info: Using vector source file \"D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "TEST_Multimodes_ExtClockEnable.vwf AA2380-MAXV_TSTQ9.sim_ori.vwf " "Info: A backup of TEST_Multimodes_ExtClockEnable.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[23\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[23\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F1_readADCmulti_ExtClk:inst1\|AVG_count\[0\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F1_readADCmulti_ExtClk:inst1\|AVG_count\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F0_ClockEnable_BETA2:inst\|counter_nFS\[0\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F0_ClockEnable_BETA2:inst\|counter_nFS\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F0_ClockEnable_BETA2:inst\|counter_Fso\[0\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F0_ClockEnable_BETA2:inst\|counter_Fso\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F0_ClockEnable_BETA2:inst\|counter_ReadCLK\[0\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F0_ClockEnable_BETA2:inst\|counter_ReadCLK\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[20\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[20\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[19\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[19\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[18\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[18\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[15\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[15\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[12\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[12\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[11\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[11\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[10\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[10\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[9\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[9\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[8\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[6\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[3\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[2\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[0\] " "Info: Register: \|TEST_Multimodes_ExtClockEnable\|F20_EmulateADC:inst9\|SRDATA\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "2 " "Info: Simulation partitioned into 2 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     82.18 % " "Info: Simulation coverage is      82.18 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "208279744 " "Info: Number of transitions in simulation is 208279744" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "TEST_Multimodes_ExtClockEnable.vwf " "Info: Vector file TEST_Multimodes_ExtClockEnable.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 15:56:36 2024 " "Info: Processing ended: Thu Mar 07 15:56:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:09:12 " "Info: Elapsed time: 00:09:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:55 " "Info: Total CPU time (on all processors): 00:09:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
