
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 731.297 ; gain = 178.312
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-3491] module 'Prescaler25' declared at 'D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.runs/synth_1/.Xil/Vivado-9624-Barfie/realtime/Prescaler25_stub.vhdl:5' bound to instance 'Pre0' of component 'Prescaler25' [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Prescaler25' [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.runs/synth_1/.Xil/Vivado-9624-Barfie/realtime/Prescaler25_stub.vhdl:14]
INFO: [Synth 8-3491] module 'sprites' declared at 'D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:25' bound to instance 'SP0' of component 'sprites' [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'sprites' [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:39]
WARNING: [Synth 8-614] signal 'new_h' is read in the process but is not in the sensitivity list [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sprites' (1#1) [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:39]
INFO: [Synth 8-3491] module 'VGA' declared at 'D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:20' bound to instance 'VGA0' of component 'VGA' [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:33]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:39]
WARNING: [Synth 8-614] signal 'location' is read in the process but is not in the sensitivity list [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:45]
WARNING: [Synth 8-3331] design sprites has unconnected port location[31]
WARNING: [Synth 8-3331] design sprites has unconnected port location[30]
WARNING: [Synth 8-3331] design sprites has unconnected port location[29]
WARNING: [Synth 8-3331] design sprites has unconnected port location[28]
WARNING: [Synth 8-3331] design sprites has unconnected port location[27]
WARNING: [Synth 8-3331] design sprites has unconnected port location[26]
WARNING: [Synth 8-3331] design sprites has unconnected port location[25]
WARNING: [Synth 8-3331] design sprites has unconnected port location[24]
WARNING: [Synth 8-3331] design sprites has unconnected port location[23]
WARNING: [Synth 8-3331] design sprites has unconnected port location[22]
WARNING: [Synth 8-3331] design sprites has unconnected port location[21]
WARNING: [Synth 8-3331] design sprites has unconnected port location[20]
WARNING: [Synth 8-3331] design sprites has unconnected port location[19]
WARNING: [Synth 8-3331] design sprites has unconnected port location[18]
WARNING: [Synth 8-3331] design sprites has unconnected port location[17]
WARNING: [Synth 8-3331] design sprites has unconnected port location[16]
WARNING: [Synth 8-3331] design sprites has unconnected port location[15]
WARNING: [Synth 8-3331] design sprites has unconnected port location[14]
WARNING: [Synth 8-3331] design sprites has unconnected port location[13]
WARNING: [Synth 8-3331] design sprites has unconnected port location[12]
WARNING: [Synth 8-3331] design sprites has unconnected port location[11]
WARNING: [Synth 8-3331] design sprites has unconnected port location[10]
WARNING: [Synth 8-3331] design sprites has unconnected port location[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 795.590 ; gain = 242.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 795.590 ; gain = 242.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 795.590 ; gain = 242.605
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc] for cell 'Pre0'
Finished Parsing XDC File [d:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc] for cell 'Pre0'
Parsing XDC File [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc]
Finished Parsing XDC File [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 921.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Pre0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	               10 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sprites 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred/\SP0/tmp_h_reg[0] )
INFO: [Synth 8-3886] merging instance 'SP0/vsprite_reg[8]' (FDC) to 'SP0/vsprite_reg[9]'
INFO: [Synth 8-3886] merging instance 'SP0/vsprite_reg[6]' (FDC) to 'SP0/vsprite_reg[9]'
INFO: [Synth 8-3886] merging instance 'SP0/vsprite_reg[5]' (FDC) to 'SP0/vsprite_reg[9]'
INFO: [Synth 8-3886] merging instance 'SP0/vsprite_reg[3]' (FDC) to 'SP0/vsprite_reg[2]'
INFO: [Synth 8-3886] merging instance 'SP0/vsprite_reg[2]' (FDC) to 'SP0/vsprite_reg[1]'
INFO: [Synth 8-3886] merging instance 'SP0/vsprite_reg[0]' (FDC) to 'SP0/vsprite_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SP0/vsprite_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SP0/vsprite_reg[9] )
INFO: [Synth 8-3886] merging instance 'VGA0/green_reg' (FDC) to 'VGA0/blue_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|sprites     | SpaceshipRed[0]     | 512x2         | LUT            | 
|top         | SP0/SpaceshipRed[0] | 512x2         | LUT            | 
+------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Pre0/clk_25' to pin 'Pre0/bbstub_clk_25/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Prescaler25   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |Prescaler25_bbox_0 |     1|
|2     |CARRY4             |    16|
|3     |LUT1               |     8|
|4     |LUT2               |    55|
|5     |LUT3               |    28|
|6     |LUT4               |     6|
|7     |LUT5               |    25|
|8     |LUT6               |    47|
|9     |MUXF7              |     5|
|10    |FDCE               |    64|
|11    |FDPE               |    14|
|12    |FDRE               |     4|
|13    |LDC                |     9|
|14    |IBUF               |     3|
|15    |OBUF               |     5|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   290|
|2     |  SP0    |sprites |   123|
|3     |  VGA0   |VGA     |   158|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 921.840 ; gain = 368.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 921.840 ; gain = 242.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 921.840 ; gain = 368.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 930.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 930.734 ; gain = 619.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/PROGHProjecten/PROGH2/Project_Besje/GameBesje/GameBesje.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  6 21:52:20 2022...
