

<h2>Hi there! ğŸ‘‹ I'm Gaurav Dhak<h2/>

Welcome to my GitHub profile! I'm a dedicated student at NIELIT Aurangabad, pursuing a B.Tech in Electronics System Engineering. Here, you'll find some of my projects and contributions related to electronics and VLSI. Feel free to explore and connect with me!

**Find My Resume :-**
[Resume ğŸ–ï¸ğŸ–ï¸](https://drive.google.com/file/d/1IZ-2fU8YzG0paBWlv4D_MjpgSOuar2Ip/view?usp=sharing)

ğŸŒ± **Currently Learning**

- Embedded Systems
- Verilog
- Digital Frontend Design
- ASIC Design
- CMOS Technology
- EDA Tools 

ğŸ“« **How to Reach Me**

- Email: gauravdhak2003@gmail.com

ğŸ”— **Connect with Me**

[LinkedIn](https://www.linkedin.com/in/gauravdhak/)  
[Hashnode](https://gaurav789.hashnode.dev)  
[Twitter](https://twitter.com/GauravDhak)

ğŸš€ **Skills**

**Languages:**
- C/C++
- Python
- Verilog HDL
- perl
- tcl

**Tools & Technologies:**
- GNU/Linux
- Xilinx ISE
- FPGA Prototyping
- RTL Coding
- Linux OS
- Icarus Verilog
- Yosys
- Bamboo
- Esim_EDA

**Design and Development:**
- Very-Large-Scale Integration (VLSI)
- Application-Specific Integrated Circuits (ASIC)
- Verilog/SystemVerilog
- Universal Verification Methodology (UVM)
- RTL Design
- Static Timing Analysis (STA)
- Electronic Design Automation (EDA)


If you share similar interests or have something interesting to discuss, feel free to reach out!

Happy coding! ğŸš€
```
