//
// File created by:  irun
// Do not modify this file

s1::(05Dec2022:01:14:45):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s2::(05Dec2022:01:59:31):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s3::(05Dec2022:02:15:24):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s4::(05Dec2022:02:15:34):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s5::(05Dec2022:02:16:02):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s6::(05Dec2022:02:17:02):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s7::(05Dec2022:02:37:15):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s8::(05Dec2022:02:46:17):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
