# Pin Constraints for Systolic4x4 serialized interface design

# Control signals
set_io clk                GPIO_1    # Main clock input
set_io rst_n              GPIO_2    # Active-low asynchronous reset
set_io start              GPIO_3    # Start signal input
set_io done               GPIO_4    # Output: Done signal

# Serialized A_in input stream
set_io A_in_serial_data   GPIO_5    # Serial data input for matrix A
set_io A_in_serial_clk    GPIO_6    # Clock for A serial interface
set_io A_in_frame_sync    GPIO_7    # Frame sync indicating start of A tile

# Serialized B_in input stream
set_io B_in_serial_data   GPIO_8    # Serial data input for matrix B
set_io B_in_serial_clk    GPIO_9    # Clock for B serial interface
set_io B_in_frame_sync    GPIO_10   # Frame sync indicating start of B tile

# Serialized C_out output stream
set_io C_out_serial_data  GPIO_11   # Serial data output for matrix C (results)
set_io C_out_serial_clk   GPIO_12   # Clock for C serial interface
set_io C_out_frame_sync   GPIO_13   # Frame sync indicating start of C tile
