
ElektronickaKocka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000013bc  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080014f8  080014f8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM          00000008  080014f8  080014f8  000114f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001500  08001500  00011500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001504  08001504  00011504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08001508  00020000  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000002c  20000008  0800150c  00020008  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000034  0800150c  00020034  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00005710  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000fa6  00000000  00000000  0002573d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000848  00000000  00000000  000266e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000780  00000000  00000000  00026f30  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002ae1  00000000  00000000  000276b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000023d6  00000000  00000000  0002a191  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0002c567  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000022c0  00000000  00000000  0002c5e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002e8a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000008 	.word	0x20000008
 8000158:	00000000 	.word	0x00000000
 800015c:	080014e0 	.word	0x080014e0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000000c 	.word	0x2000000c
 8000178:	080014e0 	.word	0x080014e0

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b982 	b.w	8000498 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001b0:	468c      	mov	ip, r1
 80001b2:	460c      	mov	r4, r1
 80001b4:	4605      	mov	r5, r0
 80001b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14f      	bne.n	800025c <__udivmoddi4+0xb0>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4617      	mov	r7, r2
 80001c0:	d96b      	bls.n	800029a <__udivmoddi4+0xee>
 80001c2:	fab2 fe82 	clz	lr, r2
 80001c6:	f1be 0f00 	cmp.w	lr, #0
 80001ca:	d00b      	beq.n	80001e4 <__udivmoddi4+0x38>
 80001cc:	f1ce 0520 	rsb	r5, lr, #32
 80001d0:	fa20 f505 	lsr.w	r5, r0, r5
 80001d4:	fa01 f30e 	lsl.w	r3, r1, lr
 80001d8:	ea45 0c03 	orr.w	ip, r5, r3
 80001dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80001e0:	fa00 f50e 	lsl.w	r5, r0, lr
 80001e4:	0c39      	lsrs	r1, r7, #16
 80001e6:	fbbc f0f1 	udiv	r0, ip, r1
 80001ea:	b2ba      	uxth	r2, r7
 80001ec:	fb01 c310 	mls	r3, r1, r0, ip
 80001f0:	fb00 f802 	mul.w	r8, r0, r2
 80001f4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80001f8:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
 80001fc:	45a0      	cmp	r8, r4
 80001fe:	d909      	bls.n	8000214 <__udivmoddi4+0x68>
 8000200:	19e4      	adds	r4, r4, r7
 8000202:	f100 33ff 	add.w	r3, r0, #4294967295
 8000206:	f080 8128 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800020a:	45a0      	cmp	r8, r4
 800020c:	f240 8125 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000210:	3802      	subs	r0, #2
 8000212:	443c      	add	r4, r7
 8000214:	ebc8 0404 	rsb	r4, r8, r4
 8000218:	fbb4 f3f1 	udiv	r3, r4, r1
 800021c:	fb01 4c13 	mls	ip, r1, r3, r4
 8000220:	fb03 f202 	mul.w	r2, r3, r2
 8000224:	b2ac      	uxth	r4, r5
 8000226:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
 800022a:	428a      	cmp	r2, r1
 800022c:	d909      	bls.n	8000242 <__udivmoddi4+0x96>
 800022e:	19c9      	adds	r1, r1, r7
 8000230:	f103 34ff 	add.w	r4, r3, #4294967295
 8000234:	f080 810f 	bcs.w	8000456 <__udivmoddi4+0x2aa>
 8000238:	428a      	cmp	r2, r1
 800023a:	f240 810c 	bls.w	8000456 <__udivmoddi4+0x2aa>
 800023e:	3b02      	subs	r3, #2
 8000240:	4439      	add	r1, r7
 8000242:	1a8a      	subs	r2, r1, r2
 8000244:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000248:	2100      	movs	r1, #0
 800024a:	2e00      	cmp	r6, #0
 800024c:	d063      	beq.n	8000316 <__udivmoddi4+0x16a>
 800024e:	fa22 f20e 	lsr.w	r2, r2, lr
 8000252:	2300      	movs	r3, #0
 8000254:	e886 000c 	stmia.w	r6, {r2, r3}
 8000258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800025c:	428b      	cmp	r3, r1
 800025e:	d907      	bls.n	8000270 <__udivmoddi4+0xc4>
 8000260:	2e00      	cmp	r6, #0
 8000262:	d056      	beq.n	8000312 <__udivmoddi4+0x166>
 8000264:	2100      	movs	r1, #0
 8000266:	e886 0011 	stmia.w	r6, {r0, r4}
 800026a:	4608      	mov	r0, r1
 800026c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000270:	fab3 f183 	clz	r1, r3
 8000274:	2900      	cmp	r1, #0
 8000276:	f040 8093 	bne.w	80003a0 <__udivmoddi4+0x1f4>
 800027a:	42a3      	cmp	r3, r4
 800027c:	d302      	bcc.n	8000284 <__udivmoddi4+0xd8>
 800027e:	4282      	cmp	r2, r0
 8000280:	f200 80fe 	bhi.w	8000480 <__udivmoddi4+0x2d4>
 8000284:	1a85      	subs	r5, r0, r2
 8000286:	eb64 0303 	sbc.w	r3, r4, r3
 800028a:	469c      	mov	ip, r3
 800028c:	2001      	movs	r0, #1
 800028e:	2e00      	cmp	r6, #0
 8000290:	d041      	beq.n	8000316 <__udivmoddi4+0x16a>
 8000292:	e886 1020 	stmia.w	r6, {r5, ip}
 8000296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800029a:	b912      	cbnz	r2, 80002a2 <__udivmoddi4+0xf6>
 800029c:	2701      	movs	r7, #1
 800029e:	fbb7 f7f2 	udiv	r7, r7, r2
 80002a2:	fab7 fe87 	clz	lr, r7
 80002a6:	f1be 0f00 	cmp.w	lr, #0
 80002aa:	d136      	bne.n	800031a <__udivmoddi4+0x16e>
 80002ac:	1be4      	subs	r4, r4, r7
 80002ae:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002b2:	fa1f f987 	uxth.w	r9, r7
 80002b6:	2101      	movs	r1, #1
 80002b8:	fbb4 f3f8 	udiv	r3, r4, r8
 80002bc:	fb08 4413 	mls	r4, r8, r3, r4
 80002c0:	fb09 f203 	mul.w	r2, r9, r3
 80002c4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80002c8:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
 80002cc:	42a2      	cmp	r2, r4
 80002ce:	d907      	bls.n	80002e0 <__udivmoddi4+0x134>
 80002d0:	19e4      	adds	r4, r4, r7
 80002d2:	f103 30ff 	add.w	r0, r3, #4294967295
 80002d6:	d202      	bcs.n	80002de <__udivmoddi4+0x132>
 80002d8:	42a2      	cmp	r2, r4
 80002da:	f200 80d3 	bhi.w	8000484 <__udivmoddi4+0x2d8>
 80002de:	4603      	mov	r3, r0
 80002e0:	1aa4      	subs	r4, r4, r2
 80002e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80002e6:	fb08 4810 	mls	r8, r8, r0, r4
 80002ea:	fb09 f900 	mul.w	r9, r9, r0
 80002ee:	b2ac      	uxth	r4, r5
 80002f0:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
 80002f4:	4591      	cmp	r9, r2
 80002f6:	d907      	bls.n	8000308 <__udivmoddi4+0x15c>
 80002f8:	19d2      	adds	r2, r2, r7
 80002fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80002fe:	d202      	bcs.n	8000306 <__udivmoddi4+0x15a>
 8000300:	4591      	cmp	r9, r2
 8000302:	f200 80ba 	bhi.w	800047a <__udivmoddi4+0x2ce>
 8000306:	4620      	mov	r0, r4
 8000308:	ebc9 0202 	rsb	r2, r9, r2
 800030c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000310:	e79b      	b.n	800024a <__udivmoddi4+0x9e>
 8000312:	4631      	mov	r1, r6
 8000314:	4630      	mov	r0, r6
 8000316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800031a:	fa07 f70e 	lsl.w	r7, r7, lr
 800031e:	f1ce 0c20 	rsb	ip, lr, #32
 8000322:	fa24 f30c 	lsr.w	r3, r4, ip
 8000326:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800032a:	fbb3 faf8 	udiv	sl, r3, r8
 800032e:	fa1f f987 	uxth.w	r9, r7
 8000332:	fb08 351a 	mls	r5, r8, sl, r3
 8000336:	fa20 fc0c 	lsr.w	ip, r0, ip
 800033a:	fa04 f40e 	lsl.w	r4, r4, lr
 800033e:	fb0a fb09 	mul.w	fp, sl, r9
 8000342:	ea4c 0c04 	orr.w	ip, ip, r4
 8000346:	ea4f 421c 	mov.w	r2, ip, lsr #16
 800034a:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
 800034e:	459b      	cmp	fp, r3
 8000350:	fa00 f50e 	lsl.w	r5, r0, lr
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x1c0>
 8000356:	19db      	adds	r3, r3, r7
 8000358:	f10a 32ff 	add.w	r2, sl, #4294967295
 800035c:	f080 808b 	bcs.w	8000476 <__udivmoddi4+0x2ca>
 8000360:	459b      	cmp	fp, r3
 8000362:	f240 8088 	bls.w	8000476 <__udivmoddi4+0x2ca>
 8000366:	f1aa 0a02 	sub.w	sl, sl, #2
 800036a:	443b      	add	r3, r7
 800036c:	ebcb 0303 	rsb	r3, fp, r3
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	fb00 f409 	mul.w	r4, r0, r9
 800037c:	fa1f fc8c 	uxth.w	ip, ip
 8000380:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8000384:	429c      	cmp	r4, r3
 8000386:	d907      	bls.n	8000398 <__udivmoddi4+0x1ec>
 8000388:	19db      	adds	r3, r3, r7
 800038a:	f100 32ff 	add.w	r2, r0, #4294967295
 800038e:	d26e      	bcs.n	800046e <__udivmoddi4+0x2c2>
 8000390:	429c      	cmp	r4, r3
 8000392:	d96c      	bls.n	800046e <__udivmoddi4+0x2c2>
 8000394:	3802      	subs	r0, #2
 8000396:	443b      	add	r3, r7
 8000398:	1b1c      	subs	r4, r3, r4
 800039a:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
 800039e:	e78b      	b.n	80002b8 <__udivmoddi4+0x10c>
 80003a0:	f1c1 0e20 	rsb	lr, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc0e 	lsr.w	ip, r2, lr
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa24 f70e 	lsr.w	r7, r4, lr
 80003b2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b6:	fbb7 faf9 	udiv	sl, r7, r9
 80003ba:	fa1f f38c 	uxth.w	r3, ip
 80003be:	fb09 771a 	mls	r7, r9, sl, r7
 80003c2:	fa20 f80e 	lsr.w	r8, r0, lr
 80003c6:	408c      	lsls	r4, r1
 80003c8:	fb0a f503 	mul.w	r5, sl, r3
 80003cc:	ea48 0404 	orr.w	r4, r8, r4
 80003d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80003d4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 80003d8:	42bd      	cmp	r5, r7
 80003da:	fa02 f201 	lsl.w	r2, r2, r1
 80003de:	fa00 fb01 	lsl.w	fp, r0, r1
 80003e2:	d909      	bls.n	80003f8 <__udivmoddi4+0x24c>
 80003e4:	eb17 070c 	adds.w	r7, r7, ip
 80003e8:	f10a 30ff 	add.w	r0, sl, #4294967295
 80003ec:	d241      	bcs.n	8000472 <__udivmoddi4+0x2c6>
 80003ee:	42bd      	cmp	r5, r7
 80003f0:	d93f      	bls.n	8000472 <__udivmoddi4+0x2c6>
 80003f2:	f1aa 0a02 	sub.w	sl, sl, #2
 80003f6:	4467      	add	r7, ip
 80003f8:	1b7f      	subs	r7, r7, r5
 80003fa:	fbb7 f5f9 	udiv	r5, r7, r9
 80003fe:	fb09 7715 	mls	r7, r9, r5, r7
 8000402:	fb05 f303 	mul.w	r3, r5, r3
 8000406:	b2a4      	uxth	r4, r4
 8000408:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800040c:	42bb      	cmp	r3, r7
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x276>
 8000410:	eb17 070c 	adds.w	r7, r7, ip
 8000414:	f105 30ff 	add.w	r0, r5, #4294967295
 8000418:	d227      	bcs.n	800046a <__udivmoddi4+0x2be>
 800041a:	42bb      	cmp	r3, r7
 800041c:	d925      	bls.n	800046a <__udivmoddi4+0x2be>
 800041e:	3d02      	subs	r5, #2
 8000420:	4467      	add	r7, ip
 8000422:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	1aff      	subs	r7, r7, r3
 800042c:	454f      	cmp	r7, r9
 800042e:	4645      	mov	r5, r8
 8000430:	464c      	mov	r4, r9
 8000432:	d314      	bcc.n	800045e <__udivmoddi4+0x2b2>
 8000434:	d029      	beq.n	800048a <__udivmoddi4+0x2de>
 8000436:	b366      	cbz	r6, 8000492 <__udivmoddi4+0x2e6>
 8000438:	ebbb 0305 	subs.w	r3, fp, r5
 800043c:	eb67 0704 	sbc.w	r7, r7, r4
 8000440:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000444:	40cb      	lsrs	r3, r1
 8000446:	40cf      	lsrs	r7, r1
 8000448:	ea4e 0303 	orr.w	r3, lr, r3
 800044c:	e886 0088 	stmia.w	r6, {r3, r7}
 8000450:	2100      	movs	r1, #0
 8000452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000456:	4623      	mov	r3, r4
 8000458:	e6f3      	b.n	8000242 <__udivmoddi4+0x96>
 800045a:	4618      	mov	r0, r3
 800045c:	e6da      	b.n	8000214 <__udivmoddi4+0x68>
 800045e:	ebb8 0502 	subs.w	r5, r8, r2
 8000462:	eb69 040c 	sbc.w	r4, r9, ip
 8000466:	3801      	subs	r0, #1
 8000468:	e7e5      	b.n	8000436 <__udivmoddi4+0x28a>
 800046a:	4605      	mov	r5, r0
 800046c:	e7d9      	b.n	8000422 <__udivmoddi4+0x276>
 800046e:	4610      	mov	r0, r2
 8000470:	e792      	b.n	8000398 <__udivmoddi4+0x1ec>
 8000472:	4682      	mov	sl, r0
 8000474:	e7c0      	b.n	80003f8 <__udivmoddi4+0x24c>
 8000476:	4692      	mov	sl, r2
 8000478:	e778      	b.n	800036c <__udivmoddi4+0x1c0>
 800047a:	3802      	subs	r0, #2
 800047c:	443a      	add	r2, r7
 800047e:	e743      	b.n	8000308 <__udivmoddi4+0x15c>
 8000480:	4608      	mov	r0, r1
 8000482:	e704      	b.n	800028e <__udivmoddi4+0xe2>
 8000484:	3b02      	subs	r3, #2
 8000486:	443c      	add	r4, r7
 8000488:	e72a      	b.n	80002e0 <__udivmoddi4+0x134>
 800048a:	45c3      	cmp	fp, r8
 800048c:	d3e7      	bcc.n	800045e <__udivmoddi4+0x2b2>
 800048e:	463c      	mov	r4, r7
 8000490:	e7d1      	b.n	8000436 <__udivmoddi4+0x28a>
 8000492:	4631      	mov	r1, r6
 8000494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000498 <__aeabi_idiv0>:
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop

0800049c <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800049c:	b480      	push	{r7}
 800049e:	b087      	sub	sp, #28
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80004a6:	2300      	movs	r3, #0
 80004a8:	617b      	str	r3, [r7, #20]
 80004aa:	2300      	movs	r3, #0
 80004ac:	613b      	str	r3, [r7, #16]
 80004ae:	2300      	movs	r3, #0
 80004b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004b2:	2300      	movs	r3, #0
 80004b4:	617b      	str	r3, [r7, #20]
 80004b6:	e07e      	b.n	80005b6 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80004b8:	2201      	movs	r2, #1
 80004ba:	697b      	ldr	r3, [r7, #20]
 80004bc:	fa02 f303 	lsl.w	r3, r2, r3
 80004c0:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	681a      	ldr	r2, [r3, #0]
 80004c6:	693b      	ldr	r3, [r7, #16]
 80004c8:	4013      	ands	r3, r2
 80004ca:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80004cc:	68fa      	ldr	r2, [r7, #12]
 80004ce:	693b      	ldr	r3, [r7, #16]
 80004d0:	429a      	cmp	r2, r3
 80004d2:	d16d      	bne.n	80005b0 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	005b      	lsls	r3, r3, #1
 80004dc:	2103      	movs	r1, #3
 80004de:	fa01 f303 	lsl.w	r3, r1, r3
 80004e2:	43db      	mvns	r3, r3
 80004e4:	401a      	ands	r2, r3
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	791b      	ldrb	r3, [r3, #4]
 80004f2:	4619      	mov	r1, r3
 80004f4:	697b      	ldr	r3, [r7, #20]
 80004f6:	005b      	lsls	r3, r3, #1
 80004f8:	fa01 f303 	lsl.w	r3, r1, r3
 80004fc:	431a      	orrs	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	791b      	ldrb	r3, [r3, #4]
 8000506:	2b01      	cmp	r3, #1
 8000508:	d003      	beq.n	8000512 <GPIO_Init+0x76>
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	791b      	ldrb	r3, [r3, #4]
 800050e:	2b02      	cmp	r3, #2
 8000510:	d136      	bne.n	8000580 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	689a      	ldr	r2, [r3, #8]
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	005b      	lsls	r3, r3, #1
 800051a:	2103      	movs	r1, #3
 800051c:	fa01 f303 	lsl.w	r3, r1, r3
 8000520:	43db      	mvns	r3, r3
 8000522:	401a      	ands	r2, r3
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	689a      	ldr	r2, [r3, #8]
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	795b      	ldrb	r3, [r3, #5]
 8000530:	4619      	mov	r1, r3
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	fa01 f303 	lsl.w	r3, r1, r3
 800053a:	431a      	orrs	r2, r3
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	889b      	ldrh	r3, [r3, #4]
 8000544:	b29a      	uxth	r2, r3
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	b29b      	uxth	r3, r3
 800054a:	2101      	movs	r1, #1
 800054c:	fa01 f303 	lsl.w	r3, r1, r3
 8000550:	b29b      	uxth	r3, r3
 8000552:	43db      	mvns	r3, r3
 8000554:	b29b      	uxth	r3, r3
 8000556:	4013      	ands	r3, r2
 8000558:	b29a      	uxth	r2, r3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	889b      	ldrh	r3, [r3, #4]
 8000562:	b29b      	uxth	r3, r3
 8000564:	b21a      	sxth	r2, r3
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	799b      	ldrb	r3, [r3, #6]
 800056a:	4619      	mov	r1, r3
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	b29b      	uxth	r3, r3
 8000570:	fa01 f303 	lsl.w	r3, r1, r3
 8000574:	b21b      	sxth	r3, r3
 8000576:	4313      	orrs	r3, r2
 8000578:	b21b      	sxth	r3, r3
 800057a:	b29a      	uxth	r2, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	68da      	ldr	r2, [r3, #12]
 8000584:	697b      	ldr	r3, [r7, #20]
 8000586:	b29b      	uxth	r3, r3
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	2103      	movs	r1, #3
 800058c:	fa01 f303 	lsl.w	r3, r1, r3
 8000590:	43db      	mvns	r3, r3
 8000592:	401a      	ands	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	68da      	ldr	r2, [r3, #12]
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	79db      	ldrb	r3, [r3, #7]
 80005a0:	4619      	mov	r1, r3
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	005b      	lsls	r3, r3, #1
 80005a6:	fa01 f303 	lsl.w	r3, r1, r3
 80005aa:	431a      	orrs	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	3301      	adds	r3, #1
 80005b4:	617b      	str	r3, [r7, #20]
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	2b0f      	cmp	r3, #15
 80005ba:	f67f af7d 	bls.w	80004b8 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80005be:	bf00      	nop
 80005c0:	371c      	adds	r7, #28
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr

080005c8 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
 80005d0:	460b      	mov	r3, r1
 80005d2:	807b      	strh	r3, [r7, #2]
 80005d4:	4613      	mov	r3, r2
 80005d6:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005d8:	2300      	movs	r3, #0
 80005da:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005dc:	2300      	movs	r3, #0
 80005de:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005e0:	787a      	ldrb	r2, [r7, #1]
 80005e2:	887b      	ldrh	r3, [r7, #2]
 80005e4:	f003 0307 	and.w	r3, r3, #7
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	fa02 f303 	lsl.w	r3, r2, r3
 80005ee:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005f0:	887b      	ldrh	r3, [r7, #2]
 80005f2:	08db      	lsrs	r3, r3, #3
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	887b      	ldrh	r3, [r7, #2]
 80005fa:	08db      	lsrs	r3, r3, #3
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	461a      	mov	r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	3208      	adds	r2, #8
 8000604:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000608:	887b      	ldrh	r3, [r7, #2]
 800060a:	f003 0307 	and.w	r3, r3, #7
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	210f      	movs	r1, #15
 8000612:	fa01 f303 	lsl.w	r3, r1, r3
 8000616:	43db      	mvns	r3, r3
 8000618:	ea02 0103 	and.w	r1, r2, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f100 0208 	add.w	r2, r0, #8
 8000622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000626:	887b      	ldrh	r3, [r7, #2]
 8000628:	08db      	lsrs	r3, r3, #3
 800062a:	b29b      	uxth	r3, r3
 800062c:	461a      	mov	r2, r3
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	3208      	adds	r2, #8
 8000632:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	4313      	orrs	r3, r2
 800063a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800063c:	887b      	ldrh	r3, [r7, #2]
 800063e:	08db      	lsrs	r3, r3, #3
 8000640:	b29b      	uxth	r3, r3
 8000642:	461a      	mov	r2, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	3208      	adds	r2, #8
 8000648:	68b9      	ldr	r1, [r7, #8]
 800064a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800064e:	bf00      	nop
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	460b      	mov	r3, r1
 8000662:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000664:	78fb      	ldrb	r3, [r7, #3]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d006      	beq.n	8000678 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800066a:	4909      	ldr	r1, [pc, #36]	; (8000690 <RCC_AHBPeriphClockCmd+0x38>)
 800066c:	4b08      	ldr	r3, [pc, #32]	; (8000690 <RCC_AHBPeriphClockCmd+0x38>)
 800066e:	69da      	ldr	r2, [r3, #28]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4313      	orrs	r3, r2
 8000674:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000676:	e006      	b.n	8000686 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000678:	4905      	ldr	r1, [pc, #20]	; (8000690 <RCC_AHBPeriphClockCmd+0x38>)
 800067a:	4b05      	ldr	r3, [pc, #20]	; (8000690 <RCC_AHBPeriphClockCmd+0x38>)
 800067c:	69da      	ldr	r2, [r3, #28]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	43db      	mvns	r3, r3
 8000682:	4013      	ands	r3, r2
 8000684:	61cb      	str	r3, [r1, #28]
  }
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	40023800 	.word	0x40023800

08000694 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	460b      	mov	r3, r1
 800069e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006a0:	78fb      	ldrb	r3, [r7, #3]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d006      	beq.n	80006b4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80006a6:	4909      	ldr	r1, [pc, #36]	; (80006cc <RCC_APB2PeriphClockCmd+0x38>)
 80006a8:	4b08      	ldr	r3, [pc, #32]	; (80006cc <RCC_APB2PeriphClockCmd+0x38>)
 80006aa:	6a1a      	ldr	r2, [r3, #32]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4313      	orrs	r3, r2
 80006b0:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80006b2:	e006      	b.n	80006c2 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80006b4:	4905      	ldr	r1, [pc, #20]	; (80006cc <RCC_APB2PeriphClockCmd+0x38>)
 80006b6:	4b05      	ldr	r3, [pc, #20]	; (80006cc <RCC_APB2PeriphClockCmd+0x38>)
 80006b8:	6a1a      	ldr	r2, [r3, #32]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	43db      	mvns	r3, r3
 80006be:	4013      	ands	r3, r2
 80006c0:	620b      	str	r3, [r1, #32]
  }
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	40023800 	.word	0x40023800

080006d0 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	881b      	ldrh	r3, [r3, #0]
 80006e2:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 80006e4:	89fb      	ldrh	r3, [r7, #14]
 80006e6:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80006ea:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	881a      	ldrh	r2, [r3, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	885b      	ldrh	r3, [r3, #2]
 80006f4:	4313      	orrs	r3, r2
 80006f6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000704:	4313      	orrs	r3, r2
 8000706:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800070c:	4313      	orrs	r3, r2
 800070e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000714:	4313      	orrs	r3, r2
 8000716:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800071c:	4313      	orrs	r3, r2
 800071e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000724:	4313      	orrs	r3, r2
 8000726:	b29a      	uxth	r2, r3
 8000728:	89fb      	ldrh	r3, [r7, #14]
 800072a:	4313      	orrs	r3, r2
 800072c:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	89fa      	ldrh	r2, [r7, #14]
 8000732:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	8b9b      	ldrh	r3, [r3, #28]
 8000738:	b29b      	uxth	r3, r3
 800073a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800073e:	b29a      	uxth	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	8a1a      	ldrh	r2, [r3, #16]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	821a      	strh	r2, [r3, #16]
}
 800074c:	bf00      	nop
 800074e:	3714      	adds	r7, #20
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop

08000758 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	460b      	mov	r3, r1
 8000762:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000764:	78fb      	ldrb	r3, [r7, #3]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d008      	beq.n	800077c <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	b29b      	uxth	r3, r3
 8000770:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000774:	b29a      	uxth	r2, r3
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 800077a:	e007      	b.n	800078c <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	881b      	ldrh	r3, [r3, #0]
 8000780:	b29b      	uxth	r3, r3
 8000782:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000786:	b29a      	uxth	r2, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	801a      	strh	r2, [r3, #0]
  }
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop

08000798 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	460b      	mov	r3, r1
 80007a2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80007a4:	2300      	movs	r3, #0
 80007a6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	891b      	ldrh	r3, [r3, #8]
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	887b      	ldrh	r3, [r7, #2]
 80007b0:	4013      	ands	r3, r2
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d002      	beq.n	80007be <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80007b8:	2301      	movs	r3, #1
 80007ba:	73fb      	strb	r3, [r7, #15]
 80007bc:	e001      	b.n	80007c2 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80007be:	2300      	movs	r3, #0
 80007c0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3714      	adds	r7, #20
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bc80      	pop	{r7}
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop

080007d0 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b085      	sub	sp, #20
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80007dc:	2300      	movs	r3, #0
 80007de:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	81bb      	strh	r3, [r7, #12]
 80007e4:	2300      	movs	r3, #0
 80007e6:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	8a1b      	ldrh	r3, [r3, #16]
 80007ec:	b29a      	uxth	r2, r3
 80007ee:	887b      	ldrh	r3, [r7, #2]
 80007f0:	4013      	ands	r3, r2
 80007f2:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	899b      	ldrh	r3, [r3, #12]
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	887b      	ldrh	r3, [r7, #2]
 80007fc:	4013      	ands	r3, r2
 80007fe:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000800:	89bb      	ldrh	r3, [r7, #12]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d005      	beq.n	8000812 <TIM_GetITStatus+0x42>
 8000806:	897b      	ldrh	r3, [r7, #10]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d002      	beq.n	8000812 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 800080c:	2301      	movs	r3, #1
 800080e:	73fb      	strb	r3, [r7, #15]
 8000810:	e001      	b.n	8000816 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000812:	2300      	movs	r3, #0
 8000814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000816:	7bfb      	ldrb	r3, [r7, #15]
}
 8000818:	4618      	mov	r0, r3
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop

08000824 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	460b      	mov	r3, r1
 800082e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000830:	887b      	ldrh	r3, [r7, #2]
 8000832:	43db      	mvns	r3, r3
 8000834:	b29a      	uxth	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	821a      	strh	r2, [r3, #16]
}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	bc80      	pop	{r7}
 8000842:	4770      	bx	lr

08000844 <lcdFilledCircle>:

#include "ili9163.h"


void lcdFilledCircle(int16_t xCentre, int16_t yCentre, int16_t radius, uint16_t colour)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b087      	sub	sp, #28
 8000848:	af00      	add	r7, sp, #0
 800084a:	4604      	mov	r4, r0
 800084c:	4608      	mov	r0, r1
 800084e:	4611      	mov	r1, r2
 8000850:	461a      	mov	r2, r3
 8000852:	4623      	mov	r3, r4
 8000854:	80fb      	strh	r3, [r7, #6]
 8000856:	4603      	mov	r3, r0
 8000858:	80bb      	strh	r3, [r7, #4]
 800085a:	460b      	mov	r3, r1
 800085c:	807b      	strh	r3, [r7, #2]
 800085e:	4613      	mov	r3, r2
 8000860:	803b      	strh	r3, [r7, #0]
	int16_t x = 0, y = radius;
 8000862:	2300      	movs	r3, #0
 8000864:	82fb      	strh	r3, [r7, #22]
 8000866:	887b      	ldrh	r3, [r7, #2]
 8000868:	82bb      	strh	r3, [r7, #20]
	int16_t tmp_radius = radius;
 800086a:	887b      	ldrh	r3, [r7, #2]
 800086c:	827b      	strh	r3, [r7, #18]
	int16_t d = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	823b      	strh	r3, [r7, #16]

	for(int i = 0; i < radius; i++){
 8000872:	2300      	movs	r3, #0
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	e0c1      	b.n	80009fc <lcdFilledCircle+0x1b8>
		d = 3 - (2 * tmp_radius);
 8000878:	8a7b      	ldrh	r3, [r7, #18]
 800087a:	005b      	lsls	r3, r3, #1
 800087c:	b29b      	uxth	r3, r3
 800087e:	f1c3 0303 	rsb	r3, r3, #3
 8000882:	b29b      	uxth	r3, r3
 8000884:	823b      	strh	r3, [r7, #16]
		y = tmp_radius;
 8000886:	8a7b      	ldrh	r3, [r7, #18]
 8000888:	82bb      	strh	r3, [r7, #20]
		x = 0;
 800088a:	2300      	movs	r3, #0
 800088c:	82fb      	strh	r3, [r7, #22]
		   while(x <= y)
 800088e:	e0a5      	b.n	80009dc <lcdFilledCircle+0x198>
			{
				lcdPlot(xCentre + x, yCentre + y, colour);
 8000890:	88fb      	ldrh	r3, [r7, #6]
 8000892:	b2da      	uxtb	r2, r3
 8000894:	8afb      	ldrh	r3, [r7, #22]
 8000896:	b2db      	uxtb	r3, r3
 8000898:	4413      	add	r3, r2
 800089a:	b2d8      	uxtb	r0, r3
 800089c:	88bb      	ldrh	r3, [r7, #4]
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	8abb      	ldrh	r3, [r7, #20]
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	4413      	add	r3, r2
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	883a      	ldrh	r2, [r7, #0]
 80008aa:	4619      	mov	r1, r3
 80008ac:	f000 fabe 	bl	8000e2c <lcdPlot>
				lcdPlot(xCentre + y, yCentre + x, colour);
 80008b0:	88fb      	ldrh	r3, [r7, #6]
 80008b2:	b2da      	uxtb	r2, r3
 80008b4:	8abb      	ldrh	r3, [r7, #20]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	4413      	add	r3, r2
 80008ba:	b2d8      	uxtb	r0, r3
 80008bc:	88bb      	ldrh	r3, [r7, #4]
 80008be:	b2da      	uxtb	r2, r3
 80008c0:	8afb      	ldrh	r3, [r7, #22]
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	4413      	add	r3, r2
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	883a      	ldrh	r2, [r7, #0]
 80008ca:	4619      	mov	r1, r3
 80008cc:	f000 faae 	bl	8000e2c <lcdPlot>
				lcdPlot(xCentre - x, yCentre + y, colour);
 80008d0:	88fb      	ldrh	r3, [r7, #6]
 80008d2:	b2da      	uxtb	r2, r3
 80008d4:	8afb      	ldrh	r3, [r7, #22]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	1ad3      	subs	r3, r2, r3
 80008da:	b2d8      	uxtb	r0, r3
 80008dc:	88bb      	ldrh	r3, [r7, #4]
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	8abb      	ldrh	r3, [r7, #20]
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	4413      	add	r3, r2
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	883a      	ldrh	r2, [r7, #0]
 80008ea:	4619      	mov	r1, r3
 80008ec:	f000 fa9e 	bl	8000e2c <lcdPlot>
				lcdPlot(xCentre + y, yCentre - x, colour);
 80008f0:	88fb      	ldrh	r3, [r7, #6]
 80008f2:	b2da      	uxtb	r2, r3
 80008f4:	8abb      	ldrh	r3, [r7, #20]
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	4413      	add	r3, r2
 80008fa:	b2d8      	uxtb	r0, r3
 80008fc:	88bb      	ldrh	r3, [r7, #4]
 80008fe:	b2da      	uxtb	r2, r3
 8000900:	8afb      	ldrh	r3, [r7, #22]
 8000902:	b2db      	uxtb	r3, r3
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	b2db      	uxtb	r3, r3
 8000908:	883a      	ldrh	r2, [r7, #0]
 800090a:	4619      	mov	r1, r3
 800090c:	f000 fa8e 	bl	8000e2c <lcdPlot>
				lcdPlot(xCentre - x, yCentre - y, colour);
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	b2da      	uxtb	r2, r3
 8000914:	8afb      	ldrh	r3, [r7, #22]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	b2d8      	uxtb	r0, r3
 800091c:	88bb      	ldrh	r3, [r7, #4]
 800091e:	b2da      	uxtb	r2, r3
 8000920:	8abb      	ldrh	r3, [r7, #20]
 8000922:	b2db      	uxtb	r3, r3
 8000924:	1ad3      	subs	r3, r2, r3
 8000926:	b2db      	uxtb	r3, r3
 8000928:	883a      	ldrh	r2, [r7, #0]
 800092a:	4619      	mov	r1, r3
 800092c:	f000 fa7e 	bl	8000e2c <lcdPlot>
				lcdPlot(xCentre - y, yCentre - x, colour);
 8000930:	88fb      	ldrh	r3, [r7, #6]
 8000932:	b2da      	uxtb	r2, r3
 8000934:	8abb      	ldrh	r3, [r7, #20]
 8000936:	b2db      	uxtb	r3, r3
 8000938:	1ad3      	subs	r3, r2, r3
 800093a:	b2d8      	uxtb	r0, r3
 800093c:	88bb      	ldrh	r3, [r7, #4]
 800093e:	b2da      	uxtb	r2, r3
 8000940:	8afb      	ldrh	r3, [r7, #22]
 8000942:	b2db      	uxtb	r3, r3
 8000944:	1ad3      	subs	r3, r2, r3
 8000946:	b2db      	uxtb	r3, r3
 8000948:	883a      	ldrh	r2, [r7, #0]
 800094a:	4619      	mov	r1, r3
 800094c:	f000 fa6e 	bl	8000e2c <lcdPlot>
				lcdPlot(xCentre + x, yCentre - y, colour);
 8000950:	88fb      	ldrh	r3, [r7, #6]
 8000952:	b2da      	uxtb	r2, r3
 8000954:	8afb      	ldrh	r3, [r7, #22]
 8000956:	b2db      	uxtb	r3, r3
 8000958:	4413      	add	r3, r2
 800095a:	b2d8      	uxtb	r0, r3
 800095c:	88bb      	ldrh	r3, [r7, #4]
 800095e:	b2da      	uxtb	r2, r3
 8000960:	8abb      	ldrh	r3, [r7, #20]
 8000962:	b2db      	uxtb	r3, r3
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	b2db      	uxtb	r3, r3
 8000968:	883a      	ldrh	r2, [r7, #0]
 800096a:	4619      	mov	r1, r3
 800096c:	f000 fa5e 	bl	8000e2c <lcdPlot>
				lcdPlot(xCentre - y, yCentre + x, colour);
 8000970:	88fb      	ldrh	r3, [r7, #6]
 8000972:	b2da      	uxtb	r2, r3
 8000974:	8abb      	ldrh	r3, [r7, #20]
 8000976:	b2db      	uxtb	r3, r3
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	b2d8      	uxtb	r0, r3
 800097c:	88bb      	ldrh	r3, [r7, #4]
 800097e:	b2da      	uxtb	r2, r3
 8000980:	8afb      	ldrh	r3, [r7, #22]
 8000982:	b2db      	uxtb	r3, r3
 8000984:	4413      	add	r3, r2
 8000986:	b2db      	uxtb	r3, r3
 8000988:	883a      	ldrh	r2, [r7, #0]
 800098a:	4619      	mov	r1, r3
 800098c:	f000 fa4e 	bl	8000e2c <lcdPlot>

				if (d < 0) d += (4 * x) + 6;
 8000990:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000994:	2b00      	cmp	r3, #0
 8000996:	da09      	bge.n	80009ac <lcdFilledCircle+0x168>
 8000998:	8afb      	ldrh	r3, [r7, #22]
 800099a:	009b      	lsls	r3, r3, #2
 800099c:	b29a      	uxth	r2, r3
 800099e:	8a3b      	ldrh	r3, [r7, #16]
 80009a0:	4413      	add	r3, r2
 80009a2:	b29b      	uxth	r3, r3
 80009a4:	3306      	adds	r3, #6
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	823b      	strh	r3, [r7, #16]
 80009aa:	e011      	b.n	80009d0 <lcdFilledCircle+0x18c>
				else
				{
					d += (4 * (x - y)) + 10;
 80009ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80009b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	b29a      	uxth	r2, r3
 80009bc:	8a3b      	ldrh	r3, [r7, #16]
 80009be:	4413      	add	r3, r2
 80009c0:	b29b      	uxth	r3, r3
 80009c2:	330a      	adds	r3, #10
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	823b      	strh	r3, [r7, #16]
					y -= 1;
 80009c8:	8abb      	ldrh	r3, [r7, #20]
 80009ca:	3b01      	subs	r3, #1
 80009cc:	b29b      	uxth	r3, r3
 80009ce:	82bb      	strh	r3, [r7, #20]
				}

				x++;
 80009d0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	3301      	adds	r3, #1
 80009d8:	b29b      	uxth	r3, r3
 80009da:	82fb      	strh	r3, [r7, #22]

	for(int i = 0; i < radius; i++){
		d = 3 - (2 * tmp_radius);
		y = tmp_radius;
		x = 0;
		   while(x <= y)
 80009dc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80009e0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	f77f af53 	ble.w	8000890 <lcdFilledCircle+0x4c>
					y -= 1;
				}

				x++;
			}
		   tmp_radius--;
 80009ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	3b01      	subs	r3, #1
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	827b      	strh	r3, [r7, #18]
{
	int16_t x = 0, y = radius;
	int16_t tmp_radius = radius;
	int16_t d = 0;

	for(int i = 0; i < radius; i++){
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	3301      	adds	r3, #1
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	429a      	cmp	r2, r3
 8000a04:	f73f af38 	bgt.w	8000878 <lcdFilledCircle+0x34>

				x++;
			}
		   tmp_radius--;
	}
}
 8000a08:	bf00      	nop
 8000a0a:	371c      	adds	r7, #28
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd90      	pop	{r4, r7, pc}

08000a10 <lcdMriezka3x3>:

void lcdMriezka3x3(int16_t x0, int16_t y0, uint16_t cislo, uint16_t colour1, uint16_t colour2)
{
 8000a10:	b590      	push	{r4, r7, lr}
 8000a12:	b085      	sub	sp, #20
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4604      	mov	r4, r0
 8000a18:	4608      	mov	r0, r1
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4623      	mov	r3, r4
 8000a20:	80fb      	strh	r3, [r7, #6]
 8000a22:	4603      	mov	r3, r0
 8000a24:	80bb      	strh	r3, [r7, #4]
 8000a26:	460b      	mov	r3, r1
 8000a28:	807b      	strh	r3, [r7, #2]
 8000a2a:	4613      	mov	r3, r2
 8000a2c:	803b      	strh	r3, [r7, #0]
	/* 00 01 02
	 * 10 11 12
	 * 20 21 22
	 */

	for(i = 0; i < 3; i++){
 8000a2e:	2300      	movs	r3, #0
 8000a30:	81fb      	strh	r3, [r7, #14]
 8000a32:	e092      	b.n	8000b5a <lcdMriezka3x3+0x14a>
		for(j = 0; j<3; j++){
 8000a34:	2300      	movs	r3, #0
 8000a36:	81bb      	strh	r3, [r7, #12]
 8000a38:	e088      	b.n	8000b4c <lcdMriezka3x3+0x13c>
			switch(cislo) {
 8000a3a:	887b      	ldrh	r3, [r7, #2]
 8000a3c:	3b01      	subs	r3, #1
 8000a3e:	2b05      	cmp	r3, #5
 8000a40:	d869      	bhi.n	8000b16 <lcdMriezka3x3+0x106>
 8000a42:	a201      	add	r2, pc, #4	; (adr r2, 8000a48 <lcdMriezka3x3+0x38>)
 8000a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a48:	08000a61 	.word	0x08000a61
 8000a4c:	08000a79 	.word	0x08000a79
 8000a50:	08000a9d 	.word	0x08000a9d
 8000a54:	08000ab1 	.word	0x08000ab1
 8000a58:	08000ad5 	.word	0x08000ad5
 8000a5c:	08000b05 	.word	0x08000b05

			   case 1:
			      if(i == 1 && j == 1) farba = colour1;
 8000a60:	89fb      	ldrh	r3, [r7, #14]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d105      	bne.n	8000a72 <lcdMriezka3x3+0x62>
 8000a66:	89bb      	ldrh	r3, [r7, #12]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d102      	bne.n	8000a72 <lcdMriezka3x3+0x62>
 8000a6c:	883b      	ldrh	r3, [r7, #0]
 8000a6e:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
			      break;
 8000a70:	e051      	b.n	8000b16 <lcdMriezka3x3+0x106>
		for(j = 0; j<3; j++){
			switch(cislo) {

			   case 1:
			      if(i == 1 && j == 1) farba = colour1;
				  else farba = colour2;
 8000a72:	8c3b      	ldrh	r3, [r7, #32]
 8000a74:	817b      	strh	r3, [r7, #10]
			      break;
 8000a76:	e04e      	b.n	8000b16 <lcdMriezka3x3+0x106>
			   case 2:
				  if((i == 0 && j == 0)||(i == 2 && j == 2)) farba = colour1;
 8000a78:	89fb      	ldrh	r3, [r7, #14]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d102      	bne.n	8000a84 <lcdMriezka3x3+0x74>
 8000a7e:	89bb      	ldrh	r3, [r7, #12]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d005      	beq.n	8000a90 <lcdMriezka3x3+0x80>
 8000a84:	89fb      	ldrh	r3, [r7, #14]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d105      	bne.n	8000a96 <lcdMriezka3x3+0x86>
 8000a8a:	89bb      	ldrh	r3, [r7, #12]
 8000a8c:	2b02      	cmp	r3, #2
 8000a8e:	d102      	bne.n	8000a96 <lcdMriezka3x3+0x86>
 8000a90:	883b      	ldrh	r3, [r7, #0]
 8000a92:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
			      break;
 8000a94:	e03f      	b.n	8000b16 <lcdMriezka3x3+0x106>
			      if(i == 1 && j == 1) farba = colour1;
				  else farba = colour2;
			      break;
			   case 2:
				  if((i == 0 && j == 0)||(i == 2 && j == 2)) farba = colour1;
				  else farba = colour2;
 8000a96:	8c3b      	ldrh	r3, [r7, #32]
 8000a98:	817b      	strh	r3, [r7, #10]
			      break;
 8000a9a:	e03c      	b.n	8000b16 <lcdMriezka3x3+0x106>
			   case 3:
				  if(i == j) farba = colour1;
 8000a9c:	89fa      	ldrh	r2, [r7, #14]
 8000a9e:	89bb      	ldrh	r3, [r7, #12]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d102      	bne.n	8000aaa <lcdMriezka3x3+0x9a>
 8000aa4:	883b      	ldrh	r3, [r7, #0]
 8000aa6:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
				  break;
 8000aa8:	e035      	b.n	8000b16 <lcdMriezka3x3+0x106>
				  if((i == 0 && j == 0)||(i == 2 && j == 2)) farba = colour1;
				  else farba = colour2;
			      break;
			   case 3:
				  if(i == j) farba = colour1;
				  else farba = colour2;
 8000aaa:	8c3b      	ldrh	r3, [r7, #32]
 8000aac:	817b      	strh	r3, [r7, #10]
				  break;
 8000aae:	e032      	b.n	8000b16 <lcdMriezka3x3+0x106>
			   case 4:
			      if((i == 0 && j != 1) || (i == 2 && j != 1)) farba = colour1;
 8000ab0:	89fb      	ldrh	r3, [r7, #14]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d102      	bne.n	8000abc <lcdMriezka3x3+0xac>
 8000ab6:	89bb      	ldrh	r3, [r7, #12]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d105      	bne.n	8000ac8 <lcdMriezka3x3+0xb8>
 8000abc:	89fb      	ldrh	r3, [r7, #14]
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d105      	bne.n	8000ace <lcdMriezka3x3+0xbe>
 8000ac2:	89bb      	ldrh	r3, [r7, #12]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d002      	beq.n	8000ace <lcdMriezka3x3+0xbe>
 8000ac8:	883b      	ldrh	r3, [r7, #0]
 8000aca:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
				  break;
 8000acc:	e023      	b.n	8000b16 <lcdMriezka3x3+0x106>
				  if(i == j) farba = colour1;
				  else farba = colour2;
				  break;
			   case 4:
			      if((i == 0 && j != 1) || (i == 2 && j != 1)) farba = colour1;
				  else farba = colour2;
 8000ace:	8c3b      	ldrh	r3, [r7, #32]
 8000ad0:	817b      	strh	r3, [r7, #10]
				  break;
 8000ad2:	e020      	b.n	8000b16 <lcdMriezka3x3+0x106>
			   case 5:
				  if((i == 0 && j != 1) || (i == 2 && j != 1) || (i == 1 && j == 1)) farba = colour1;
 8000ad4:	89fb      	ldrh	r3, [r7, #14]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d102      	bne.n	8000ae0 <lcdMriezka3x3+0xd0>
 8000ada:	89bb      	ldrh	r3, [r7, #12]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d10b      	bne.n	8000af8 <lcdMriezka3x3+0xe8>
 8000ae0:	89fb      	ldrh	r3, [r7, #14]
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d102      	bne.n	8000aec <lcdMriezka3x3+0xdc>
 8000ae6:	89bb      	ldrh	r3, [r7, #12]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d105      	bne.n	8000af8 <lcdMriezka3x3+0xe8>
 8000aec:	89fb      	ldrh	r3, [r7, #14]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d105      	bne.n	8000afe <lcdMriezka3x3+0xee>
 8000af2:	89bb      	ldrh	r3, [r7, #12]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d102      	bne.n	8000afe <lcdMriezka3x3+0xee>
 8000af8:	883b      	ldrh	r3, [r7, #0]
 8000afa:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
				  break;
 8000afc:	e00b      	b.n	8000b16 <lcdMriezka3x3+0x106>
			      if((i == 0 && j != 1) || (i == 2 && j != 1)) farba = colour1;
				  else farba = colour2;
				  break;
			   case 5:
				  if((i == 0 && j != 1) || (i == 2 && j != 1) || (i == 1 && j == 1)) farba = colour1;
				  else farba = colour2;
 8000afe:	8c3b      	ldrh	r3, [r7, #32]
 8000b00:	817b      	strh	r3, [r7, #10]
				  break;
 8000b02:	e008      	b.n	8000b16 <lcdMriezka3x3+0x106>
			   case 6:
				  if(j != 1) farba = colour1;
 8000b04:	89bb      	ldrh	r3, [r7, #12]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d002      	beq.n	8000b10 <lcdMriezka3x3+0x100>
 8000b0a:	883b      	ldrh	r3, [r7, #0]
 8000b0c:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
				  break;
 8000b0e:	e001      	b.n	8000b14 <lcdMriezka3x3+0x104>
				  if((i == 0 && j != 1) || (i == 2 && j != 1) || (i == 1 && j == 1)) farba = colour1;
				  else farba = colour2;
				  break;
			   case 6:
				  if(j != 1) farba = colour1;
				  else farba = colour2;
 8000b10:	8c3b      	ldrh	r3, [r7, #32]
 8000b12:	817b      	strh	r3, [r7, #10]
				  break;
 8000b14:	bf00      	nop
			}

			//lcdStvorcek(x0 + j*10, y0 +i*10, farba);
			lcdFilledCircle(x0 + j*10, y0 +i*10, 3, farba);
 8000b16:	89bb      	ldrh	r3, [r7, #12]
 8000b18:	461a      	mov	r2, r3
 8000b1a:	0092      	lsls	r2, r2, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	b29a      	uxth	r2, r3
 8000b22:	88fb      	ldrh	r3, [r7, #6]
 8000b24:	4413      	add	r3, r2
 8000b26:	b29b      	uxth	r3, r3
 8000b28:	b218      	sxth	r0, r3
 8000b2a:	89fb      	ldrh	r3, [r7, #14]
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	0092      	lsls	r2, r2, #2
 8000b30:	4413      	add	r3, r2
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	b29a      	uxth	r2, r3
 8000b36:	88bb      	ldrh	r3, [r7, #4]
 8000b38:	4413      	add	r3, r2
 8000b3a:	b29b      	uxth	r3, r3
 8000b3c:	b219      	sxth	r1, r3
 8000b3e:	897b      	ldrh	r3, [r7, #10]
 8000b40:	2203      	movs	r2, #3
 8000b42:	f7ff fe7f 	bl	8000844 <lcdFilledCircle>
	 * 10 11 12
	 * 20 21 22
	 */

	for(i = 0; i < 3; i++){
		for(j = 0; j<3; j++){
 8000b46:	89bb      	ldrh	r3, [r7, #12]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	81bb      	strh	r3, [r7, #12]
 8000b4c:	89bb      	ldrh	r3, [r7, #12]
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	f67f af73 	bls.w	8000a3a <lcdMriezka3x3+0x2a>
	/* 00 01 02
	 * 10 11 12
	 * 20 21 22
	 */

	for(i = 0; i < 3; i++){
 8000b54:	89fb      	ldrh	r3, [r7, #14]
 8000b56:	3301      	adds	r3, #1
 8000b58:	81fb      	strh	r3, [r7, #14]
 8000b5a:	89fb      	ldrh	r3, [r7, #14]
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	f67f af69 	bls.w	8000a34 <lcdMriezka3x3+0x24>

			//lcdStvorcek(x0 + j*10, y0 +i*10, farba);
			lcdFilledCircle(x0 + j*10, y0 +i*10, 3, farba);
		}
	}
}
 8000b62:	bf00      	nop
 8000b64:	3714      	adds	r7, #20
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd90      	pop	{r4, r7, pc}
 8000b6a:	bf00      	nop

08000b6c <lcdReset>:

// Low-level LCD driving functions --------------------------------------------------------------------------

// Reset the LCD hardware
void lcdReset(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
	// Reset pin is active low (0 = reset, 1 = ready)
	res_reset();
 8000b70:	f000 fb54 	bl	800121c <res_reset>
	Delay(10000);
 8000b74:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b78:	f000 fb5c 	bl	8001234 <Delay>

	res_set();
 8000b7c:	f000 fb42 	bl	8001204 <res_set>
	Delay(10000);
 8000b80:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b84:	f000 fb56 	bl	8001234 <Delay>
}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <lcdWriteCommand>:

void lcdWriteCommand(uint8_t address)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
	cd_reset();
 8000b96:	f000 fb0b 	bl	80011b0 <cd_reset>

	readWriteSPI2(address);
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f000 fa9b 	bl	80010d8 <readWriteSPI2>
}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop

08000bac <lcdWriteParameter>:

void lcdWriteParameter(uint8_t parameter)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	71fb      	strb	r3, [r7, #7]
	cd_set();
 8000bb6:	f000 faef 	bl	8001198 <cd_set>

	readWriteSPI2(parameter);
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 fa8b 	bl	80010d8 <readWriteSPI2>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop

08000bcc <lcdWriteData>:

void lcdWriteData(uint8_t dataByte1, uint8_t dataByte2)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	460a      	mov	r2, r1
 8000bd6:	71fb      	strb	r3, [r7, #7]
 8000bd8:	4613      	mov	r3, r2
 8000bda:	71bb      	strb	r3, [r7, #6]
	cd_set();
 8000bdc:	f000 fadc 	bl	8001198 <cd_set>

	readWriteSPI2(dataByte1);
 8000be0:	79fb      	ldrb	r3, [r7, #7]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f000 fa78 	bl	80010d8 <readWriteSPI2>
	readWriteSPI2(dataByte2);
 8000be8:	79bb      	ldrb	r3, [r7, #6]
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 fa74 	bl	80010d8 <readWriteSPI2>
}
 8000bf0:	bf00      	nop
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <lcdInitialise>:

// Initialise the display with the require screen orientation
void lcdInitialise(uint8_t orientation)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
	// Set up the IO ports for communication with the LCD


	// Hardware reset the LCD
	lcdReset();
 8000c02:	f7ff ffb3 	bl	8000b6c <lcdReset>

    lcdWriteCommand(EXIT_SLEEP_MODE);
 8000c06:	2011      	movs	r0, #17
 8000c08:	f7ff ffc0 	bl	8000b8c <lcdWriteCommand>
    Delay(10000); // Wait for the screen to wake up
 8000c0c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c10:	f000 fb10 	bl	8001234 <Delay>

    lcdWriteCommand(SET_PIXEL_FORMAT);
 8000c14:	203a      	movs	r0, #58	; 0x3a
 8000c16:	f7ff ffb9 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x05); // 16 bits per pixel
 8000c1a:	2005      	movs	r0, #5
 8000c1c:	f7ff ffc6 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(SET_GAMMA_CURVE);
 8000c20:	2026      	movs	r0, #38	; 0x26
 8000c22:	f7ff ffb3 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x04); // Select gamma curve 3
 8000c26:	2004      	movs	r0, #4
 8000c28:	f7ff ffc0 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(GAM_R_SEL);
 8000c2c:	20f2      	movs	r0, #242	; 0xf2
 8000c2e:	f7ff ffad 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x01); // Gamma adjustment enabled
 8000c32:	2001      	movs	r0, #1
 8000c34:	f7ff ffba 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(POSITIVE_GAMMA_CORRECT);
 8000c38:	20e0      	movs	r0, #224	; 0xe0
 8000c3a:	f7ff ffa7 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x3f); // 1st Parameter
 8000c3e:	203f      	movs	r0, #63	; 0x3f
 8000c40:	f7ff ffb4 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x25); // 2nd Parameter
 8000c44:	2025      	movs	r0, #37	; 0x25
 8000c46:	f7ff ffb1 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x1c); // 3rd Parameter
 8000c4a:	201c      	movs	r0, #28
 8000c4c:	f7ff ffae 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x1e); // 4th Parameter
 8000c50:	201e      	movs	r0, #30
 8000c52:	f7ff ffab 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x20); // 5th Parameter
 8000c56:	2020      	movs	r0, #32
 8000c58:	f7ff ffa8 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x12); // 6th Parameter
 8000c5c:	2012      	movs	r0, #18
 8000c5e:	f7ff ffa5 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 7th Parameter
 8000c62:	202a      	movs	r0, #42	; 0x2a
 8000c64:	f7ff ffa2 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x90); // 8th Parameter
 8000c68:	2090      	movs	r0, #144	; 0x90
 8000c6a:	f7ff ff9f 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x24); // 9th Parameter
 8000c6e:	2024      	movs	r0, #36	; 0x24
 8000c70:	f7ff ff9c 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x11); // 10th Parameter
 8000c74:	2011      	movs	r0, #17
 8000c76:	f7ff ff99 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00); // 11th Parameter
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f7ff ff96 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00); // 12th Parameter
 8000c80:	2000      	movs	r0, #0
 8000c82:	f7ff ff93 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00); // 13th Parameter
 8000c86:	2000      	movs	r0, #0
 8000c88:	f7ff ff90 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00); // 14th Parameter
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f7ff ff8d 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00); // 15th Parameter
 8000c92:	2000      	movs	r0, #0
 8000c94:	f7ff ff8a 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(NEGATIVE_GAMMA_CORRECT);
 8000c98:	20e1      	movs	r0, #225	; 0xe1
 8000c9a:	f7ff ff77 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x20); // 1st Parameter
 8000c9e:	2020      	movs	r0, #32
 8000ca0:	f7ff ff84 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x20); // 2nd Parameter
 8000ca4:	2020      	movs	r0, #32
 8000ca6:	f7ff ff81 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x20); // 3rd Parameter
 8000caa:	2020      	movs	r0, #32
 8000cac:	f7ff ff7e 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x20); // 4th Parameter
 8000cb0:	2020      	movs	r0, #32
 8000cb2:	f7ff ff7b 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x05); // 5th Parameter
 8000cb6:	2005      	movs	r0, #5
 8000cb8:	f7ff ff78 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00); // 6th Parameter
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f7ff ff75 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x15); // 7th Parameter
 8000cc2:	2015      	movs	r0, #21
 8000cc4:	f7ff ff72 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0xa7); // 8th Parameter
 8000cc8:	20a7      	movs	r0, #167	; 0xa7
 8000cca:	f7ff ff6f 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x3d); // 9th Parameter
 8000cce:	203d      	movs	r0, #61	; 0x3d
 8000cd0:	f7ff ff6c 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x18); // 10th Parameter
 8000cd4:	2018      	movs	r0, #24
 8000cd6:	f7ff ff69 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x25); // 11th Parameter
 8000cda:	2025      	movs	r0, #37	; 0x25
 8000cdc:	f7ff ff66 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 12th Parameter
 8000ce0:	202a      	movs	r0, #42	; 0x2a
 8000ce2:	f7ff ff63 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 13th Parameter
 8000ce6:	202b      	movs	r0, #43	; 0x2b
 8000ce8:	f7ff ff60 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 14th Parameter
 8000cec:	202b      	movs	r0, #43	; 0x2b
 8000cee:	f7ff ff5d 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x3a); // 15th Parameter
 8000cf2:	203a      	movs	r0, #58	; 0x3a
 8000cf4:	f7ff ff5a 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(FRAME_RATE_CONTROL1);
 8000cf8:	20b1      	movs	r0, #177	; 0xb1
 8000cfa:	f7ff ff47 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x08); // DIVA = 8
 8000cfe:	2008      	movs	r0, #8
 8000d00:	f7ff ff54 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x08); // VPA = 8
 8000d04:	2008      	movs	r0, #8
 8000d06:	f7ff ff51 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(DISPLAY_INVERSION);
 8000d0a:	20b4      	movs	r0, #180	; 0xb4
 8000d0c:	f7ff ff3e 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x07); // NLA = 1, NLB = 1, NLC = 1 (all on Frame Inversion)
 8000d10:	2007      	movs	r0, #7
 8000d12:	f7ff ff4b 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL1);
 8000d16:	20c0      	movs	r0, #192	; 0xc0
 8000d18:	f7ff ff38 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x0a); // VRH = 10:  GVDD = 4.30
 8000d1c:	200a      	movs	r0, #10
 8000d1e:	f7ff ff45 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x02); // VC = 2: VCI1 = 2.65
 8000d22:	2002      	movs	r0, #2
 8000d24:	f7ff ff42 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL2);
 8000d28:	20c1      	movs	r0, #193	; 0xc1
 8000d2a:	f7ff ff2f 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x02); // BT = 2: AVDD = 2xVCI1, VCL = -1xVCI1, VGH = 5xVCI1, VGL = -2xVCI1
 8000d2e:	2002      	movs	r0, #2
 8000d30:	f7ff ff3c 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(VCOM_CONTROL1);
 8000d34:	20c5      	movs	r0, #197	; 0xc5
 8000d36:	f7ff ff29 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x50); // VMH = 80: VCOMH voltage = 4.5
 8000d3a:	2050      	movs	r0, #80	; 0x50
 8000d3c:	f7ff ff36 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x5b); // VML = 91: VCOML voltage = -0.225
 8000d40:	205b      	movs	r0, #91	; 0x5b
 8000d42:	f7ff ff33 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(VCOM_OFFSET_CONTROL);
 8000d46:	20c7      	movs	r0, #199	; 0xc7
 8000d48:	f7ff ff20 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x40); // nVM = 0, VMF = 64: VCOMH output = VMH, VCOML output = VML
 8000d4c:	2040      	movs	r0, #64	; 0x40
 8000d4e:	f7ff ff2d 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(SET_COLUMN_ADDRESS);
 8000d52:	202a      	movs	r0, #42	; 0x2a
 8000d54:	f7ff ff1a 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x00); // XSH
 8000d58:	2000      	movs	r0, #0
 8000d5a:	f7ff ff27 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00); // XSL
 8000d5e:	2000      	movs	r0, #0
 8000d60:	f7ff ff24 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00); // XEH
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff ff21 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x7f); // XEL (128 pixels x)
 8000d6a:	207f      	movs	r0, #127	; 0x7f
 8000d6c:	f7ff ff1e 	bl	8000bac <lcdWriteParameter>

    lcdWriteCommand(SET_PAGE_ADDRESS);
 8000d70:	202b      	movs	r0, #43	; 0x2b
 8000d72:	f7ff ff0b 	bl	8000b8c <lcdWriteCommand>
    lcdWriteParameter(0x00);
 8000d76:	2000      	movs	r0, #0
 8000d78:	f7ff ff18 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00);
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	f7ff ff15 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x00);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f7ff ff12 	bl	8000bac <lcdWriteParameter>
    lcdWriteParameter(0x7f); // 128 pixels y
 8000d88:	207f      	movs	r0, #127	; 0x7f
 8000d8a:	f7ff ff0f 	bl	8000bac <lcdWriteParameter>

	// Select display orientation
    lcdWriteCommand(SET_ADDRESS_MODE);
 8000d8e:	2036      	movs	r0, #54	; 0x36
 8000d90:	f7ff fefc 	bl	8000b8c <lcdWriteCommand>
	lcdWriteParameter(orientation);
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff ff08 	bl	8000bac <lcdWriteParameter>

	// Set the display to on
    lcdWriteCommand(SET_DISPLAY_ON);
 8000d9c:	2029      	movs	r0, #41	; 0x29
 8000d9e:	f7ff fef5 	bl	8000b8c <lcdWriteCommand>
    lcdWriteCommand(WRITE_MEMORY_START);
 8000da2:	202c      	movs	r0, #44	; 0x2c
 8000da4:	f7ff fef2 	bl	8000b8c <lcdWriteCommand>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <lcdClearDisplay>:

// LCD graphics functions -----------------------------------------------------------------------------------

void lcdClearDisplay(uint16_t colour)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	80fb      	strh	r3, [r7, #6]
	uint16_t pixel;

	// Set the column address to 0-127
	lcdWriteCommand(SET_COLUMN_ADDRESS);
 8000dba:	202a      	movs	r0, #42	; 0x2a
 8000dbc:	f7ff fee6 	bl	8000b8c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	f7ff fef3 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f7ff fef0 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f7ff feed 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 8000dd2:	207f      	movs	r0, #127	; 0x7f
 8000dd4:	f7ff feea 	bl	8000bac <lcdWriteParameter>

	// Set the page address to 0-127
	lcdWriteCommand(SET_PAGE_ADDRESS);
 8000dd8:	202b      	movs	r0, #43	; 0x2b
 8000dda:	f7ff fed7 	bl	8000b8c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8000dde:	2000      	movs	r0, #0
 8000de0:	f7ff fee4 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8000de4:	2000      	movs	r0, #0
 8000de6:	f7ff fee1 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8000dea:	2000      	movs	r0, #0
 8000dec:	f7ff fede 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 8000df0:	207f      	movs	r0, #127	; 0x7f
 8000df2:	f7ff fedb 	bl	8000bac <lcdWriteParameter>

	// Plot the pixels
	lcdWriteCommand(WRITE_MEMORY_START);
 8000df6:	202c      	movs	r0, #44	; 0x2c
 8000df8:	f7ff fec8 	bl	8000b8c <lcdWriteCommand>
	for(pixel = 0; pixel < 16385; pixel++) lcdWriteData(colour >> 8, colour);
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	81fb      	strh	r3, [r7, #14]
 8000e00:	e00c      	b.n	8000e1c <lcdClearDisplay+0x6c>
 8000e02:	88fb      	ldrh	r3, [r7, #6]
 8000e04:	0a1b      	lsrs	r3, r3, #8
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	88fa      	ldrh	r2, [r7, #6]
 8000e0c:	b2d2      	uxtb	r2, r2
 8000e0e:	4611      	mov	r1, r2
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fedb 	bl	8000bcc <lcdWriteData>
 8000e16:	89fb      	ldrh	r3, [r7, #14]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	81fb      	strh	r3, [r7, #14]
 8000e1c:	89fb      	ldrh	r3, [r7, #14]
 8000e1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000e22:	d9ee      	bls.n	8000e02 <lcdClearDisplay+0x52>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <lcdPlot>:

void lcdPlot(uint8_t x, uint8_t y, uint16_t colour)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	71fb      	strb	r3, [r7, #7]
 8000e36:	460b      	mov	r3, r1
 8000e38:	71bb      	strb	r3, [r7, #6]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	80bb      	strh	r3, [r7, #4]
	// Horizontal Address Start Position
	lcdWriteCommand(SET_COLUMN_ADDRESS);
 8000e3e:	202a      	movs	r0, #42	; 0x2a
 8000e40:	f7ff fea4 	bl	8000b8c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8000e44:	2000      	movs	r0, #0
 8000e46:	f7ff feb1 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(x);
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fead 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8000e52:	2000      	movs	r0, #0
 8000e54:	f7ff feaa 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 8000e58:	207f      	movs	r0, #127	; 0x7f
 8000e5a:	f7ff fea7 	bl	8000bac <lcdWriteParameter>

	// Vertical Address end Position
	lcdWriteCommand(SET_PAGE_ADDRESS);
 8000e5e:	202b      	movs	r0, #43	; 0x2b
 8000e60:	f7ff fe94 	bl	8000b8c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8000e64:	2000      	movs	r0, #0
 8000e66:	f7ff fea1 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(y);
 8000e6a:	79bb      	ldrb	r3, [r7, #6]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff fe9d 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8000e72:	2000      	movs	r0, #0
 8000e74:	f7ff fe9a 	bl	8000bac <lcdWriteParameter>
	lcdWriteParameter(0x7f);//7f
 8000e78:	207f      	movs	r0, #127	; 0x7f
 8000e7a:	f7ff fe97 	bl	8000bac <lcdWriteParameter>

	// Plot the point
	lcdWriteCommand(WRITE_MEMORY_START);
 8000e7e:	202c      	movs	r0, #44	; 0x2c
 8000e80:	f7ff fe84 	bl	8000b8c <lcdWriteCommand>
	lcdWriteData(colour >> 8, colour);
 8000e84:	88bb      	ldrh	r3, [r7, #4]
 8000e86:	0a1b      	lsrs	r3, r3, #8
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	88ba      	ldrh	r2, [r7, #4]
 8000e8e:	b2d2      	uxtb	r2, r2
 8000e90:	4611      	mov	r1, r2
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fe9a 	bl	8000bcc <lcdWriteData>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <decodeRgbValue>:
	}
}

// Translates a 3 byte RGB value into a 2 byte value for the LCD (values should be 0-31)
uint16_t decodeRgbValue(uint8_t r, uint8_t g, uint8_t b)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
 8000eaa:	460b      	mov	r3, r1
 8000eac:	71bb      	strb	r3, [r7, #6]
 8000eae:	4613      	mov	r3, r2
 8000eb0:	717b      	strb	r3, [r7, #5]
	return (b << 11) | (g << 6) | (r);
 8000eb2:	797b      	ldrb	r3, [r7, #5]
 8000eb4:	02db      	lsls	r3, r3, #11
 8000eb6:	b21a      	sxth	r2, r3
 8000eb8:	79bb      	ldrb	r3, [r7, #6]
 8000eba:	019b      	lsls	r3, r3, #6
 8000ebc:	b21b      	sxth	r3, r3
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	b21a      	sxth	r2, r3
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	b21b      	sxth	r3, r3
 8000eca:	b29b      	uxth	r3, r3
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b088      	sub	sp, #32
 8000edc:	af02      	add	r7, sp, #8
	int i = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
	uint16_t biela = decodeRgbValue(31, 31, 31);
 8000ee2:	221f      	movs	r2, #31
 8000ee4:	211f      	movs	r1, #31
 8000ee6:	201f      	movs	r0, #31
 8000ee8:	f7ff ffda 	bl	8000ea0 <decodeRgbValue>
 8000eec:	4603      	mov	r3, r0
 8000eee:	81fb      	strh	r3, [r7, #14]
	uint16_t cierna = decodeRgbValue(0, 0, 0);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f7ff ffd3 	bl	8000ea0 <decodeRgbValue>
 8000efa:	4603      	mov	r3, r0
 8000efc:	81bb      	strh	r3, [r7, #12]
	uint16_t cervena = decodeRgbValue(31, 0, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2100      	movs	r1, #0
 8000f02:	201f      	movs	r0, #31
 8000f04:	f7ff ffcc 	bl	8000ea0 <decodeRgbValue>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	817b      	strh	r3, [r7, #10]
	uint16_t zelena = decodeRgbValue(0, 31, 0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	211f      	movs	r1, #31
 8000f10:	2000      	movs	r0, #0
 8000f12:	f7ff ffc5 	bl	8000ea0 <decodeRgbValue>
 8000f16:	4603      	mov	r3, r0
 8000f18:	813b      	strh	r3, [r7, #8]
	uint16_t modra = decodeRgbValue(0, 0, 31);
 8000f1a:	221f      	movs	r2, #31
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	2000      	movs	r0, #0
 8000f20:	f7ff ffbe 	bl	8000ea0 <decodeRgbValue>
 8000f24:	4603      	mov	r3, r0
 8000f26:	80fb      	strh	r3, [r7, #6]
  *  system_stm32l1xx.c file
  */

  /* TODO - Add your application code here */

  initSPI2();
 8000f28:	f000 f886 	bl	8001038 <initSPI2>
  initCD_Pin();
 8000f2c:	f000 f916 	bl	800115c <initCD_Pin>
  initCS_Pin();
 8000f30:	f000 f8f6 	bl	8001120 <initCS_Pin>
  initRES_Pin();
 8000f34:	f000 f948 	bl	80011c8 <initRES_Pin>
  //ssd1306_init();

  	lcdInitialise(LCD_ORIENTATION0);
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f7ff fe5d 	bl	8000bf8 <lcdInitialise>

  	lcdClearDisplay(decodeRgbValue(0, 0, 0));
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2100      	movs	r1, #0
 8000f42:	2000      	movs	r0, #0
 8000f44:	f7ff ffac 	bl	8000ea0 <decodeRgbValue>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff ff30 	bl	8000db0 <lcdClearDisplay>
  	lcdMriezka3x3(54, 93, 6, modra, cierna);
 8000f50:	88fa      	ldrh	r2, [r7, #6]
 8000f52:	89bb      	ldrh	r3, [r7, #12]
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	4613      	mov	r3, r2
 8000f58:	2206      	movs	r2, #6
 8000f5a:	215d      	movs	r1, #93	; 0x5d
 8000f5c:	2036      	movs	r0, #54	; 0x36
 8000f5e:	f7ff fd57 	bl	8000a10 <lcdMriezka3x3>

  	//lcdFilledRectangle(1, 64, 128, 128, decodeRgbValue(0, 0, 0));
  		//lcdRectangle(2, 65, 127, 127, decodeRgbValue(31, 31, 31));

	// Run the LCD test
	uint8_t ballX = 70, ballY = 70;
 8000f62:	2346      	movs	r3, #70	; 0x46
 8000f64:	75fb      	strb	r3, [r7, #23]
 8000f66:	2346      	movs	r3, #70	; 0x46
 8000f68:	75bb      	strb	r3, [r7, #22]
	int8_t ballSpeed = 1;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	717b      	strb	r3, [r7, #5]
	int8_t xDir = ballSpeed, yDir = ballSpeed;
 8000f6e:	797b      	ldrb	r3, [r7, #5]
 8000f70:	757b      	strb	r3, [r7, #21]
 8000f72:	797b      	ldrb	r3, [r7, #5]
 8000f74:	753b      	strb	r3, [r7, #20]

	  		// Delete the bat
	  		//lcdFilledRectangle(ballX-4, 124, ballX+4, 126, decodeRgbValue(0, 0, 0));

	  		// Move the ball
	  		ballX += xDir;
 8000f76:	7d7a      	ldrb	r2, [r7, #21]
 8000f78:	7dfb      	ldrb	r3, [r7, #23]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	75fb      	strb	r3, [r7, #23]
	  		ballY += yDir;
 8000f7e:	7d3a      	ldrb	r2, [r7, #20]
 8000f80:	7dbb      	ldrb	r3, [r7, #22]
 8000f82:	4413      	add	r3, r2
 8000f84:	75bb      	strb	r3, [r7, #22]

	  		// Range check
	  		if (ballX > 120) xDir = -ballSpeed;
 8000f86:	7dfb      	ldrb	r3, [r7, #23]
 8000f88:	2b78      	cmp	r3, #120	; 0x78
 8000f8a:	d903      	bls.n	8000f94 <main+0xbc>
 8000f8c:	797b      	ldrb	r3, [r7, #5]
 8000f8e:	425b      	negs	r3, r3
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	757b      	strb	r3, [r7, #21]
	  		if (ballX < 8) xDir = ballSpeed;
 8000f94:	7dfb      	ldrb	r3, [r7, #23]
 8000f96:	2b07      	cmp	r3, #7
 8000f98:	d801      	bhi.n	8000f9e <main+0xc6>
 8000f9a:	797b      	ldrb	r3, [r7, #5]
 8000f9c:	757b      	strb	r3, [r7, #21]

	  		if (ballY > 120) yDir = -ballSpeed;
 8000f9e:	7dbb      	ldrb	r3, [r7, #22]
 8000fa0:	2b78      	cmp	r3, #120	; 0x78
 8000fa2:	d903      	bls.n	8000fac <main+0xd4>
 8000fa4:	797b      	ldrb	r3, [r7, #5]
 8000fa6:	425b      	negs	r3, r3
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	753b      	strb	r3, [r7, #20]
	  		if (ballY < 70) yDir = ballSpeed;
 8000fac:	7dbb      	ldrb	r3, [r7, #22]
 8000fae:	2b45      	cmp	r3, #69	; 0x45
 8000fb0:	d801      	bhi.n	8000fb6 <main+0xde>
 8000fb2:	797b      	ldrb	r3, [r7, #5]
 8000fb4:	753b      	strb	r3, [r7, #20]

	  		// Plot the bat
	  		//lcdFilledRectangle(ballX-4, 124, ballX+4, 126, decodeRgbValue(31, 0, 31));

	  		//lcdPutS("Hello World!", lcdTextX(4), lcdTextY(0), decodeRgbValue(0, 0, 0), decodeRgbValue(31, 31, 31));
	  		Delay(10);
 8000fb6:	200a      	movs	r0, #10
 8000fb8:	f000 f93c 	bl	8001234 <Delay>
  }
 8000fbc:	e7db      	b.n	8000f76 <main+0x9e>
 8000fbe:	bf00      	nop

08000fc0 <TIM7_IRQHandler>:
static uint16_t backlitModulo = 0;
static uint16_t shimmerModulo = 0;
static uint16_t shimmerDutyCycle = SHIMMER_DUTY_CYCLE;

void TIM7_IRQHandler(void)
{
 8000fc0:	b598      	push	{r3, r4, r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM7, TIM_IT_Update) == SET)
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	4817      	ldr	r0, [pc, #92]	; (8001024 <TIM7_IRQHandler+0x64>)
 8000fc8:	f7ff fc02 	bl	80007d0 <TIM_GetITStatus>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d126      	bne.n	8001020 <TIM7_IRQHandler+0x60>
	{
		backlitTimer++;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <TIM7_IRQHandler+0x68>)
 8000fd4:	cb18      	ldmia	r3, {r3, r4}
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	f144 0400 	adc.w	r4, r4, #0
 8000fdc:	4a12      	ldr	r2, [pc, #72]	; (8001028 <TIM7_IRQHandler+0x68>)
 8000fde:	e882 0018 	stmia.w	r2, {r3, r4}

		shimmerModulo = backlitTimer % SHIMMER_PERIOD;
 8000fe2:	4b11      	ldr	r3, [pc, #68]	; (8001028 <TIM7_IRQHandler+0x68>)
 8000fe4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fe8:	f242 7210 	movw	r2, #10000	; 0x2710
 8000fec:	f04f 0300 	mov.w	r3, #0
 8000ff0:	f7ff f8c4 	bl	800017c <__aeabi_uldivmod>
 8000ff4:	461c      	mov	r4, r3
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	4b0c      	ldr	r3, [pc, #48]	; (800102c <TIM7_IRQHandler+0x6c>)
 8000ffc:	801a      	strh	r2, [r3, #0]

		if(shimmerDutyCycle < shimmerModulo)
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <TIM7_IRQHandler+0x70>)
 8001000:	881a      	ldrh	r2, [r3, #0]
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <TIM7_IRQHandler+0x6c>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	429a      	cmp	r2, r3
 8001008:	d203      	bcs.n	8001012 <TIM7_IRQHandler+0x52>
		{
			gShimmerFlag = 0;
 800100a:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <TIM7_IRQHandler+0x74>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
 8001010:	e002      	b.n	8001018 <TIM7_IRQHandler+0x58>
		}
		else
		{
			gShimmerFlag = 1;
 8001012:	4b08      	ldr	r3, [pc, #32]	; (8001034 <TIM7_IRQHandler+0x74>)
 8001014:	2201      	movs	r2, #1
 8001016:	701a      	strb	r2, [r3, #0]
				GPIOB->BSRRH = GPIO_Pin_0;
				GPIOA->BSRRH = GPIO_Pin_7;
			}
		}*/

		TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8001018:	2101      	movs	r1, #1
 800101a:	4802      	ldr	r0, [pc, #8]	; (8001024 <TIM7_IRQHandler+0x64>)
 800101c:	f7ff fc02 	bl	8000824 <TIM_ClearITPendingBit>
	}
}
 8001020:	bf00      	nop
 8001022:	bd98      	pop	{r3, r4, r7, pc}
 8001024:	40001400 	.word	0x40001400
 8001028:	20000028 	.word	0x20000028
 800102c:	20000030 	.word	0x20000030
 8001030:	20000000 	.word	0x20000000
 8001034:	20000024 	.word	0x20000024

08001038 <initSPI2>:
#include "mcu.h"

//TODO rework to STM32L mcu's

void initSPI2(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 800103e:	2101      	movs	r1, #1
 8001040:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001044:	f7ff fb26 	bl	8000694 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8001048:	2101      	movs	r1, #1
 800104a:	2002      	movs	r0, #2
 800104c:	f7ff fb04 	bl	8000658 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001050:	2302      	movs	r3, #2
 8001052:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001054:	2300      	movs	r3, #0
 8001056:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001058:	2303      	movs	r3, #3
 800105a:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	77fb      	strb	r3, [r7, #31]

	//PB3 - SPI2_SCK
	//PB4 - SPI2_MISO
	//PB5 - SPI2_MOSI
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_5;
 8001060:	2338      	movs	r3, #56	; 0x38
 8001062:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001064:	f107 0318 	add.w	r3, r7, #24
 8001068:	4619      	mov	r1, r3
 800106a:	4819      	ldr	r0, [pc, #100]	; (80010d0 <initSPI2+0x98>)
 800106c:	f7ff fa16 	bl	800049c <GPIO_Init>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_SPI1);
 8001070:	2205      	movs	r2, #5
 8001072:	2103      	movs	r1, #3
 8001074:	4816      	ldr	r0, [pc, #88]	; (80010d0 <initSPI2+0x98>)
 8001076:	f7ff faa7 	bl	80005c8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_SPI1);
 800107a:	2205      	movs	r2, #5
 800107c:	2104      	movs	r1, #4
 800107e:	4814      	ldr	r0, [pc, #80]	; (80010d0 <initSPI2+0x98>)
 8001080:	f7ff faa2 	bl	80005c8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_SPI1);
 8001084:	2205      	movs	r2, #5
 8001086:	2105      	movs	r1, #5
 8001088:	4811      	ldr	r0, [pc, #68]	; (80010d0 <initSPI2+0x98>)
 800108a:	f7ff fa9d 	bl	80005c8 <GPIO_PinAFConfig>

	SPI_InitTypeDef  SPI_InitStructure;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 800108e:	2300      	movs	r3, #0
 8001090:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8001092:	2300      	movs	r3, #0
 8001094:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8001096:	2300      	movs	r3, #0
 8001098:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 800109a:	2301      	movs	r3, #1
 800109c:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 800109e:	2300      	movs	r3, #0
 80010a0:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80010a2:	2300      	movs	r3, #0
 80010a4:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 80010a6:	2300      	movs	r3, #0
 80010a8:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 80010aa:	f44f 7382 	mov.w	r3, #260	; 0x104
 80010ae:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 80010b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010b4:	81fb      	strh	r3, [r7, #14]

	/* Apply SPI configuration after enabling it */
	SPI_Init(SPI1, &SPI_InitStructure);
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	4806      	ldr	r0, [pc, #24]	; (80010d4 <initSPI2+0x9c>)
 80010bc:	f7ff fb08 	bl	80006d0 <SPI_Init>
	/* SPI Peripheral Enable */
	SPI_Cmd(SPI1, ENABLE);
 80010c0:	2101      	movs	r1, #1
 80010c2:	4804      	ldr	r0, [pc, #16]	; (80010d4 <initSPI2+0x9c>)
 80010c4:	f7ff fb48 	bl	8000758 <SPI_Cmd>
}
 80010c8:	bf00      	nop
 80010ca:	3720      	adds	r7, #32
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40020400 	.word	0x40020400
 80010d4:	40013000 	.word	0x40013000

080010d8 <readWriteSPI2>:

unsigned char readWriteSPI2(unsigned char txData)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	unsigned char  rxData;

	SPI1->DR = txData;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	; (800111c <readWriteSPI2+0x44>)
 80010e4:	79fa      	ldrb	r2, [r7, #7]
 80010e6:	b292      	uxth	r2, r2
 80010e8:	819a      	strh	r2, [r3, #12]
	// wait until TXE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 80010ea:	bf00      	nop
 80010ec:	2102      	movs	r1, #2
 80010ee:	480b      	ldr	r0, [pc, #44]	; (800111c <readWriteSPI2+0x44>)
 80010f0:	f7ff fb52 	bl	8000798 <SPI_I2S_GetFlagStatus>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d1f8      	bne.n	80010ec <readWriteSPI2+0x14>
	// wait until RXNE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_RXNE) != SET);
 80010fa:	bf00      	nop
 80010fc:	2101      	movs	r1, #1
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <readWriteSPI2+0x44>)
 8001100:	f7ff fb4a 	bl	8000798 <SPI_I2S_GetFlagStatus>
 8001104:	4603      	mov	r3, r0
 8001106:	2b01      	cmp	r3, #1
 8001108:	d1f8      	bne.n	80010fc <readWriteSPI2+0x24>
	// read the rx buff to clear the RXNE flag (garbage)
	rxData = SPI1->DR;
 800110a:	4b04      	ldr	r3, [pc, #16]	; (800111c <readWriteSPI2+0x44>)
 800110c:	899b      	ldrh	r3, [r3, #12]
 800110e:	b29b      	uxth	r3, r3
 8001110:	73fb      	strb	r3, [r7, #15]

	return rxData;
 8001112:	7bfb      	ldrb	r3, [r7, #15]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40013000 	.word	0x40013000

08001120 <initCS_Pin>:

void initCS_Pin(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8001126:	2101      	movs	r1, #1
 8001128:	2002      	movs	r0, #2
 800112a:	f7ff fa95 	bl	8000658 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800112e:	2300      	movs	r3, #0
 8001130:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001132:	2303      	movs	r3, #3
 8001134:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 800113a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800113e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001140:	2301      	movs	r3, #1
 8001142:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	4803      	ldr	r0, [pc, #12]	; (8001158 <initCS_Pin+0x38>)
 800114a:	f7ff f9a7 	bl	800049c <GPIO_Init>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40020400 	.word	0x40020400

0800115c <initCD_Pin>:

void initCD_Pin(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001162:	2101      	movs	r1, #1
 8001164:	2001      	movs	r0, #1
 8001166:	f7ff fa77 	bl	8000658 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800116a:	2300      	movs	r3, #0
 800116c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800116e:	2303      	movs	r3, #3
 8001170:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8001176:	f44f 7380 	mov.w	r3, #256	; 0x100
 800117a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800117c:	2301      	movs	r3, #1
 800117e:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001180:	463b      	mov	r3, r7
 8001182:	4619      	mov	r1, r3
 8001184:	4803      	ldr	r0, [pc, #12]	; (8001194 <initCD_Pin+0x38>)
 8001186:	f7ff f989 	bl	800049c <GPIO_Init>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40020000 	.word	0x40020000

08001198 <cd_set>:

void cd_set(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_8;
 800119c:	4b03      	ldr	r3, [pc, #12]	; (80011ac <cd_set+0x14>)
 800119e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011a2:	831a      	strh	r2, [r3, #24]
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr
 80011ac:	40020000 	.word	0x40020000

080011b0 <cd_reset>:

void cd_reset(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_8;
 80011b4:	4b03      	ldr	r3, [pc, #12]	; (80011c4 <cd_reset+0x14>)
 80011b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011ba:	835a      	strh	r2, [r3, #26]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr
 80011c4:	40020000 	.word	0x40020000

080011c8 <initRES_Pin>:

void initRES_Pin(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80011ce:	2101      	movs	r1, #1
 80011d0:	2001      	movs	r0, #1
 80011d2:	f7ff fa41 	bl	8000658 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80011d6:	2300      	movs	r3, #0
 80011d8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80011da:	2303      	movs	r3, #3
 80011dc:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80011e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011e6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80011e8:	2301      	movs	r3, #1
 80011ea:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80011ec:	463b      	mov	r3, r7
 80011ee:	4619      	mov	r1, r3
 80011f0:	4803      	ldr	r0, [pc, #12]	; (8001200 <initRES_Pin+0x38>)
 80011f2:	f7ff f953 	bl	800049c <GPIO_Init>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40020000 	.word	0x40020000

08001204 <res_set>:

void res_set(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_9;
 8001208:	4b03      	ldr	r3, [pc, #12]	; (8001218 <res_set+0x14>)
 800120a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800120e:	831a      	strh	r2, [r3, #24]
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr
 8001218:	40020000 	.word	0x40020000

0800121c <res_reset>:

void res_reset(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_9;
 8001220:	4b03      	ldr	r3, [pc, #12]	; (8001230 <res_reset+0x14>)
 8001222:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001226:	835a      	strh	r2, [r3, #26]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr
 8001230:	40020000 	.word	0x40020000

08001234 <Delay>:
				Write_Data(*(n+16*k+i));
				}
}

void Delay(uint16_t n)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	80fb      	strh	r3, [r7, #6]
	uint32_t nl = n*2;
 800123e:	88fb      	ldrh	r3, [r7, #6]
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	60fb      	str	r3, [r7, #12]
	while(nl--);
 8001244:	bf00      	nop
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	1e5a      	subs	r2, r3, #1
 800124a:	60fa      	str	r2, [r7, #12]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d1fa      	bne.n	8001246 <Delay+0x12>


	return;
 8001250:	bf00      	nop
}
 8001252:	3714      	adds	r7, #20
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop

0800125c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800125c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001294 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001260:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001262:	e003      	b.n	800126c <LoopCopyDataInit>

08001264 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8001266:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001268:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800126a:	3104      	adds	r1, #4

0800126c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800126c:	480b      	ldr	r0, [pc, #44]	; (800129c <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 800126e:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8001270:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001272:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001274:	d3f6      	bcc.n	8001264 <CopyDataInit>
  ldr r2, =_sbss
 8001276:	4a0b      	ldr	r2, [pc, #44]	; (80012a4 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8001278:	e002      	b.n	8001280 <LoopFillZerobss>

0800127a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800127a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800127c:	f842 3b04 	str.w	r3, [r2], #4

08001280 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <LoopFillZerobss+0x28>)
  cmp r2, r3
 8001282:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001284:	d3f9      	bcc.n	800127a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001286:	f000 f841 	bl	800130c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800128a:	f000 f903 	bl	8001494 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800128e:	f7ff fe23 	bl	8000ed8 <main>
  bx lr
 8001292:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001294:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8001298:	08001508 	.word	0x08001508
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 800129c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80012a0:	20000004 	.word	0x20000004
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80012a4:	20000008 	.word	0x20000008
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80012a8:	20000034 	.word	0x20000034

080012ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012ac:	e7fe      	b.n	80012ac <ADC1_IRQHandler>
	...

080012b0 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80012c0:	e7fe      	b.n	80012c0 <HardFault_Handler+0x4>
 80012c2:	bf00      	nop

080012c4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80012c8:	e7fe      	b.n	80012c8 <MemManage_Handler+0x4>
 80012ca:	bf00      	nop

080012cc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80012d0:	e7fe      	b.n	80012d0 <BusFault_Handler+0x4>
 80012d2:	bf00      	nop

080012d4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80012d8:	e7fe      	b.n	80012d8 <UsageFault_Handler+0x4>
 80012da:	bf00      	nop

080012dc <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
}
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr

080012e8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr

080012f4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr

08001300 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr

0800130c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001310:	4a15      	ldr	r2, [pc, #84]	; (8001368 <SystemInit+0x5c>)
 8001312:	4b15      	ldr	r3, [pc, #84]	; (8001368 <SystemInit+0x5c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800131a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800131c:	4912      	ldr	r1, [pc, #72]	; (8001368 <SystemInit+0x5c>)
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <SystemInit+0x5c>)
 8001320:	689a      	ldr	r2, [r3, #8]
 8001322:	4b12      	ldr	r3, [pc, #72]	; (800136c <SystemInit+0x60>)
 8001324:	4013      	ands	r3, r2
 8001326:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001328:	4a0f      	ldr	r2, [pc, #60]	; (8001368 <SystemInit+0x5c>)
 800132a:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <SystemInit+0x5c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001332:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001336:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001338:	4a0b      	ldr	r2, [pc, #44]	; (8001368 <SystemInit+0x5c>)
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <SystemInit+0x5c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001342:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001344:	4a08      	ldr	r2, [pc, #32]	; (8001368 <SystemInit+0x5c>)
 8001346:	4b08      	ldr	r3, [pc, #32]	; (8001368 <SystemInit+0x5c>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800134e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <SystemInit+0x5c>)
 8001352:	2200      	movs	r2, #0
 8001354:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8001356:	f000 f80d 	bl	8001374 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800135a:	4b05      	ldr	r3, [pc, #20]	; (8001370 <SystemInit+0x64>)
 800135c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001360:	609a      	str	r2, [r3, #8]
#endif
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40023800 	.word	0x40023800
 800136c:	88ffc00c 	.word	0x88ffc00c
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	2300      	movs	r3, #0
 8001380:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001382:	4a41      	ldr	r2, [pc, #260]	; (8001488 <SetSysClock+0x114>)
 8001384:	4b40      	ldr	r3, [pc, #256]	; (8001488 <SetSysClock+0x114>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800138c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800138e:	4b3e      	ldr	r3, [pc, #248]	; (8001488 <SetSysClock+0x114>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001396:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3301      	adds	r3, #1
 800139c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d103      	bne.n	80013ac <SetSysClock+0x38>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80013aa:	d1f0      	bne.n	800138e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80013ac:	4b36      	ldr	r3, [pc, #216]	; (8001488 <SetSysClock+0x114>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d002      	beq.n	80013be <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80013b8:	2301      	movs	r3, #1
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	e001      	b.n	80013c2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80013be:	2300      	movs	r3, #0
 80013c0:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d15a      	bne.n	800147e <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 80013c8:	4a30      	ldr	r2, [pc, #192]	; (800148c <SetSysClock+0x118>)
 80013ca:	4b30      	ldr	r3, [pc, #192]	; (800148c <SetSysClock+0x118>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 80013d4:	4a2d      	ldr	r2, [pc, #180]	; (800148c <SetSysClock+0x118>)
 80013d6:	4b2d      	ldr	r3, [pc, #180]	; (800148c <SetSysClock+0x118>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f043 0302 	orr.w	r3, r3, #2
 80013de:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 80013e0:	4a2a      	ldr	r2, [pc, #168]	; (800148c <SetSysClock+0x118>)
 80013e2:	4b2a      	ldr	r3, [pc, #168]	; (800148c <SetSysClock+0x118>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f043 0301 	orr.w	r3, r3, #1
 80013ea:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80013ec:	4a26      	ldr	r2, [pc, #152]	; (8001488 <SetSysClock+0x114>)
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <SetSysClock+0x114>)
 80013f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013f6:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 80013f8:	4b25      	ldr	r3, [pc, #148]	; (8001490 <SetSysClock+0x11c>)
 80013fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013fe:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8001400:	bf00      	nop
 8001402:	4b23      	ldr	r3, [pc, #140]	; (8001490 <SetSysClock+0x11c>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f003 0310 	and.w	r3, r3, #16
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f9      	bne.n	8001402 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800140e:	4a1e      	ldr	r2, [pc, #120]	; (8001488 <SetSysClock+0x114>)
 8001410:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <SetSysClock+0x114>)
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001416:	4a1c      	ldr	r2, [pc, #112]	; (8001488 <SetSysClock+0x114>)
 8001418:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <SetSysClock+0x114>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800141e:	4a1a      	ldr	r2, [pc, #104]	; (8001488 <SetSysClock+0x114>)
 8001420:	4b19      	ldr	r3, [pc, #100]	; (8001488 <SetSysClock+0x114>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8001426:	4a18      	ldr	r2, [pc, #96]	; (8001488 <SetSysClock+0x114>)
 8001428:	4b17      	ldr	r3, [pc, #92]	; (8001488 <SetSysClock+0x114>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001430:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8001432:	4a15      	ldr	r2, [pc, #84]	; (8001488 <SetSysClock+0x114>)
 8001434:	4b14      	ldr	r3, [pc, #80]	; (8001488 <SetSysClock+0x114>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 800143c:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800143e:	4a12      	ldr	r2, [pc, #72]	; (8001488 <SetSysClock+0x114>)
 8001440:	4b11      	ldr	r3, [pc, #68]	; (8001488 <SetSysClock+0x114>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001448:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800144a:	bf00      	nop
 800144c:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <SetSysClock+0x114>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d0f9      	beq.n	800144c <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001458:	4a0b      	ldr	r2, [pc, #44]	; (8001488 <SetSysClock+0x114>)
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <SetSysClock+0x114>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f023 0303 	bic.w	r3, r3, #3
 8001462:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001464:	4a08      	ldr	r2, [pc, #32]	; (8001488 <SetSysClock+0x114>)
 8001466:	4b08      	ldr	r3, [pc, #32]	; (8001488 <SetSysClock+0x114>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	f043 0303 	orr.w	r3, r3, #3
 800146e:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001470:	bf00      	nop
 8001472:	4b05      	ldr	r3, [pc, #20]	; (8001488 <SetSysClock+0x114>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 030c 	and.w	r3, r3, #12
 800147a:	2b0c      	cmp	r3, #12
 800147c:	d1f9      	bne.n	8001472 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	40023800 	.word	0x40023800
 800148c:	40023c00 	.word	0x40023c00
 8001490:	40007000 	.word	0x40007000

08001494 <__libc_init_array>:
 8001494:	4b0e      	ldr	r3, [pc, #56]	; (80014d0 <__libc_init_array+0x3c>)
 8001496:	b570      	push	{r4, r5, r6, lr}
 8001498:	461e      	mov	r6, r3
 800149a:	4c0e      	ldr	r4, [pc, #56]	; (80014d4 <__libc_init_array+0x40>)
 800149c:	2500      	movs	r5, #0
 800149e:	1ae4      	subs	r4, r4, r3
 80014a0:	10a4      	asrs	r4, r4, #2
 80014a2:	42a5      	cmp	r5, r4
 80014a4:	d004      	beq.n	80014b0 <__libc_init_array+0x1c>
 80014a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80014aa:	4798      	blx	r3
 80014ac:	3501      	adds	r5, #1
 80014ae:	e7f8      	b.n	80014a2 <__libc_init_array+0xe>
 80014b0:	f000 f816 	bl	80014e0 <_init>
 80014b4:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <__libc_init_array+0x44>)
 80014b6:	4c09      	ldr	r4, [pc, #36]	; (80014dc <__libc_init_array+0x48>)
 80014b8:	461e      	mov	r6, r3
 80014ba:	1ae4      	subs	r4, r4, r3
 80014bc:	10a4      	asrs	r4, r4, #2
 80014be:	2500      	movs	r5, #0
 80014c0:	42a5      	cmp	r5, r4
 80014c2:	d004      	beq.n	80014ce <__libc_init_array+0x3a>
 80014c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80014c8:	4798      	blx	r3
 80014ca:	3501      	adds	r5, #1
 80014cc:	e7f8      	b.n	80014c0 <__libc_init_array+0x2c>
 80014ce:	bd70      	pop	{r4, r5, r6, pc}
 80014d0:	08001500 	.word	0x08001500
 80014d4:	08001500 	.word	0x08001500
 80014d8:	08001500 	.word	0x08001500
 80014dc:	08001504 	.word	0x08001504

080014e0 <_init>:
 80014e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014e2:	bf00      	nop
 80014e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014e6:	bc08      	pop	{r3}
 80014e8:	469e      	mov	lr, r3
 80014ea:	4770      	bx	lr

080014ec <_fini>:
 80014ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ee:	bf00      	nop
 80014f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014f2:	bc08      	pop	{r3}
 80014f4:	469e      	mov	lr, r3
 80014f6:	4770      	bx	lr
