// Seed: 1595103231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  assign module_1.id_4 = 0;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_13;
  initial begin : LABEL_0
    `define pp_14 0
    $unsigned(93);
    ;
  end
endmodule
module module_1 (
    input supply1 id_0
    , id_6,
    input tri id_1,
    output wor id_2,
    output supply1 id_3,
    input wor id_4
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_3 = id_6;
  wire id_7 = id_0;
endmodule
