multiline_comment|/*&n; * include/asm-ppc/gt64260_defs.h&n; *&n; * Register definitions for the Marvell/Galileo GT64260 host bridge.&n; *&n; * Author: Mark A. Greer &lt;mgreer@mvista.com&gt;&n; *&n; * 2001 (c) MontaVista, Software, Inc.  This file is licensed under&n; * the terms of the GNU General Public License version 2.  This program&n; * is licensed &quot;as is&quot; without any warranty of any kind, whether express&n; * or implied.&n; */
macro_line|#ifndef __ASMPPC_GT64260_DEFS_H
DECL|macro|__ASMPPC_GT64260_DEFS_H
mdefine_line|#define __ASMPPC_GT64260_DEFS_H
multiline_comment|/*&n; * Define a macro to represent the supported version of the 64260.&n; */
DECL|macro|GT64260
mdefine_line|#define&t;GT64260&t;&t;&t;0x01
DECL|macro|GT64260A
mdefine_line|#define&t;GT64260A&t;&t;0x10
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;CPU Interface Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* CPU physical address of 64260&squot;s registers */
DECL|macro|GT64260_INTERNAL_SPACE_DECODE
mdefine_line|#define GT64260_INTERNAL_SPACE_DECODE&t;&t;&t;0x0068
DECL|macro|GT64260_INTERNAL_SPACE_SIZE
mdefine_line|#define GT64260_INTERNAL_SPACE_SIZE&t;&t;&t;0x10000
DECL|macro|GT64260_INTERNAL_SPACE_DEFAULT_ADDR
mdefine_line|#define GT64260_INTERNAL_SPACE_DEFAULT_ADDR&t;&t;0x14000000
multiline_comment|/* CPU Memory Controller Window Registers (4 windows) */
DECL|macro|GT64260_CPU_SCS_DECODE_WINDOWS
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_WINDOWS&t;&t;&t;4
DECL|macro|GT64260_CPU_SCS_DECODE_0_BOT
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_0_BOT&t;&t;&t;0x0008
DECL|macro|GT64260_CPU_SCS_DECODE_0_TOP
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_0_TOP&t;&t;&t;0x0010
DECL|macro|GT64260_CPU_SCS_DECODE_1_BOT
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_1_BOT&t;&t;&t;0x0208
DECL|macro|GT64260_CPU_SCS_DECODE_1_TOP
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_1_TOP&t;&t;&t;0x0210
DECL|macro|GT64260_CPU_SCS_DECODE_2_BOT
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_2_BOT&t;&t;&t;0x0018
DECL|macro|GT64260_CPU_SCS_DECODE_2_TOP
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_2_TOP&t;&t;&t;0x0020
DECL|macro|GT64260_CPU_SCS_DECODE_3_BOT
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_3_BOT&t;&t;&t;0x0218
DECL|macro|GT64260_CPU_SCS_DECODE_3_TOP
mdefine_line|#define&t;GT64260_CPU_SCS_DECODE_3_TOP&t;&t;&t;0x0220
multiline_comment|/* CPU Device Controller Window Registers (4 windows) */
DECL|macro|GT64260_CPU_CS_DECODE_WINDOWS
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_WINDOWS&t;&t;&t;4
DECL|macro|GT64260_CPU_CS_DECODE_0_BOT
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_0_BOT&t;&t;&t;0x0028
DECL|macro|GT64260_CPU_CS_DECODE_0_TOP
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_0_TOP&t;&t;&t;0x0030
DECL|macro|GT64260_CPU_CS_DECODE_1_BOT
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_1_BOT&t;&t;&t;0x0228
DECL|macro|GT64260_CPU_CS_DECODE_1_TOP
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_1_TOP&t;&t;&t;0x0230
DECL|macro|GT64260_CPU_CS_DECODE_2_BOT
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_2_BOT&t;&t;&t;0x0248
DECL|macro|GT64260_CPU_CS_DECODE_2_TOP
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_2_TOP&t;&t;&t;0x0250
DECL|macro|GT64260_CPU_CS_DECODE_3_BOT
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_3_BOT&t;&t;&t;0x0038
DECL|macro|GT64260_CPU_CS_DECODE_3_TOP
mdefine_line|#define&t;GT64260_CPU_CS_DECODE_3_TOP&t;&t;&t;0x0040
DECL|macro|GT64260_CPU_BOOT_CS_DECODE_0_BOT
mdefine_line|#define&t;GT64260_CPU_BOOT_CS_DECODE_0_BOT&t;&t;0x0238
DECL|macro|GT64260_CPU_BOOT_CS_DECODE_0_TOP
mdefine_line|#define&t;GT64260_CPU_BOOT_CS_DECODE_0_TOP&t;&t;0x0240
multiline_comment|/* CPU Windows to PCI space (2 PCI buses each w/ 1 I/O &amp; 4 MEM windows) */
DECL|macro|GT64260_PCI_BUSES
mdefine_line|#define&t;GT64260_PCI_BUSES&t;&t;&t;&t;2
DECL|macro|GT64260_PCI_IO_WINDOWS_PER_BUS
mdefine_line|#define&t;GT64260_PCI_IO_WINDOWS_PER_BUS&t;&t;&t;1
DECL|macro|GT64260_PCI_MEM_WINDOWS_PER_BUS
mdefine_line|#define&t;GT64260_PCI_MEM_WINDOWS_PER_BUS&t;&t;&t;4
DECL|macro|GT64260_CPU_PCI_SWAP_BYTE
mdefine_line|#define&t;GT64260_CPU_PCI_SWAP_BYTE&t;&t;&t;0x00000000
DECL|macro|GT64260_CPU_PCI_SWAP_NONE
mdefine_line|#define&t;GT64260_CPU_PCI_SWAP_NONE&t;&t;&t;0x01000000
DECL|macro|GT64260_CPU_PCI_SWAP_BYTE_WORD
mdefine_line|#define&t;GT64260_CPU_PCI_SWAP_BYTE_WORD&t;&t;&t;0x02000000
DECL|macro|GT64260_CPU_PCI_SWAP_WORD
mdefine_line|#define&t;GT64260_CPU_PCI_SWAP_WORD&t;&t;&t;0x03000000
DECL|macro|GT64260_CPU_PCI_SWAP_MASK
mdefine_line|#define&t;GT64260_CPU_PCI_SWAP_MASK&t;&t;&t;0x07000000
DECL|macro|GT64260_CPU_PCI_MEM_REQ64
mdefine_line|#define&t;GT64260_CPU_PCI_MEM_REQ64&t;&t;&t;(1&lt;&lt;27)
DECL|macro|GT64260_CPU_PCI_0_IO_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_0_IO_DECODE_BOT&t;&t;&t;0x0048
DECL|macro|GT64260_CPU_PCI_0_IO_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_0_IO_DECODE_TOP&t;&t;&t;0x0050
DECL|macro|GT64260_CPU_PCI_0_MEM_0_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_0_DECODE_BOT&t;&t;0x0058
DECL|macro|GT64260_CPU_PCI_0_MEM_0_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_0_DECODE_TOP&t;&t;0x0060
DECL|macro|GT64260_CPU_PCI_0_MEM_1_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_1_DECODE_BOT&t;&t;0x0080
DECL|macro|GT64260_CPU_PCI_0_MEM_1_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_1_DECODE_TOP&t;&t;0x0088
DECL|macro|GT64260_CPU_PCI_0_MEM_2_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_2_DECODE_BOT&t;&t;0x0258
DECL|macro|GT64260_CPU_PCI_0_MEM_2_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_2_DECODE_TOP&t;&t;0x0260
DECL|macro|GT64260_CPU_PCI_0_MEM_3_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_3_DECODE_BOT&t;&t;0x0280
DECL|macro|GT64260_CPU_PCI_0_MEM_3_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_3_DECODE_TOP&t;&t;0x0288
DECL|macro|GT64260_CPU_PCI_0_IO_REMAP
mdefine_line|#define&t;GT64260_CPU_PCI_0_IO_REMAP&t;&t;&t;0x00f0
DECL|macro|GT64260_CPU_PCI_0_MEM_0_REMAP_LO
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_0_REMAP_LO&t;&t;0x00f8
DECL|macro|GT64260_CPU_PCI_0_MEM_0_REMAP_HI
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_0_REMAP_HI&t;&t;0x0320
DECL|macro|GT64260_CPU_PCI_0_MEM_1_REMAP_LO
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_1_REMAP_LO&t;&t;0x0100
DECL|macro|GT64260_CPU_PCI_0_MEM_1_REMAP_HI
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_1_REMAP_HI&t;&t;0x0328
DECL|macro|GT64260_CPU_PCI_0_MEM_2_REMAP_LO
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_2_REMAP_LO&t;&t;0x02f8
DECL|macro|GT64260_CPU_PCI_0_MEM_2_REMAP_HI
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_2_REMAP_HI&t;&t;0x0330
DECL|macro|GT64260_CPU_PCI_0_MEM_3_REMAP_LO
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_3_REMAP_LO&t;&t;0x0300
DECL|macro|GT64260_CPU_PCI_0_MEM_3_REMAP_HI
mdefine_line|#define&t;GT64260_CPU_PCI_0_MEM_3_REMAP_HI&t;&t;0x0338
DECL|macro|GT64260_CPU_PCI_1_IO_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_1_IO_DECODE_BOT&t;&t;&t;0x0090
DECL|macro|GT64260_CPU_PCI_1_IO_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_1_IO_DECODE_TOP&t;&t;&t;0x0098
DECL|macro|GT64260_CPU_PCI_1_MEM_0_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_0_DECODE_BOT&t;&t;0x00a0
DECL|macro|GT64260_CPU_PCI_1_MEM_0_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_0_DECODE_TOP&t;&t;0x00a8
DECL|macro|GT64260_CPU_PCI_1_MEM_1_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_1_DECODE_BOT&t;&t;0x00b0
DECL|macro|GT64260_CPU_PCI_1_MEM_1_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_1_DECODE_TOP&t;&t;0x00b8
DECL|macro|GT64260_CPU_PCI_1_MEM_2_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_2_DECODE_BOT&t;&t;0x02a0
DECL|macro|GT64260_CPU_PCI_1_MEM_2_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_2_DECODE_TOP&t;&t;0x02a8
DECL|macro|GT64260_CPU_PCI_1_MEM_3_DECODE_BOT
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_3_DECODE_BOT&t;&t;0x02b0
DECL|macro|GT64260_CPU_PCI_1_MEM_3_DECODE_TOP
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_3_DECODE_TOP&t;&t;0x02b8
DECL|macro|GT64260_CPU_PCI_1_IO_REMAP
mdefine_line|#define&t;GT64260_CPU_PCI_1_IO_REMAP&t;&t;&t;0x0108
DECL|macro|GT64260_CPU_PCI_1_MEM_0_REMAP_LO
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_0_REMAP_LO&t;&t;0x0110
DECL|macro|GT64260_CPU_PCI_1_MEM_0_REMAP_HI
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_0_REMAP_HI&t;&t;0x0340
DECL|macro|GT64260_CPU_PCI_1_MEM_1_REMAP_LO
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_1_REMAP_LO&t;&t;0x0118
DECL|macro|GT64260_CPU_PCI_1_MEM_1_REMAP_HI
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_1_REMAP_HI&t;&t;0x0348
DECL|macro|GT64260_CPU_PCI_1_MEM_2_REMAP_LO
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_2_REMAP_LO&t;&t;0x0310
DECL|macro|GT64260_CPU_PCI_1_MEM_2_REMAP_HI
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_2_REMAP_HI&t;&t;0x0350
DECL|macro|GT64260_CPU_PCI_1_MEM_3_REMAP_LO
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_3_REMAP_LO&t;&t;0x0318
DECL|macro|GT64260_CPU_PCI_1_MEM_3_REMAP_HI
mdefine_line|#define&t;GT64260_CPU_PCI_1_MEM_3_REMAP_HI&t;&t;0x0358
multiline_comment|/* CPU Control Registers */
DECL|macro|GT64260_CPU_CONFIG
mdefine_line|#define GT64260_CPU_CONFIG&t;&t;&t;&t;0x0000
DECL|macro|GT64260_CPU_MODE
mdefine_line|#define GT64260_CPU_MODE&t;&t;&t;&t;0x0120
DECL|macro|GT64260_CPU_MASTER_CNTL
mdefine_line|#define GT64260_CPU_MASTER_CNTL&t;&t;&t;&t;0x0160
DECL|macro|GT64260_CPU_XBAR_CNTL_LO
mdefine_line|#define GT64260_CPU_XBAR_CNTL_LO&t;&t;&t;0x0150
DECL|macro|GT64260_CPU_XBAR_CNTL_HI
mdefine_line|#define GT64260_CPU_XBAR_CNTL_HI&t;&t;&t;0x0158
DECL|macro|GT64260_CPU_XBAR_TO
mdefine_line|#define GT64260_CPU_XBAR_TO&t;&t;&t;&t;0x0168
DECL|macro|GT64260_CPU_RR_XBAR_CNTL_LO
mdefine_line|#define GT64260_CPU_RR_XBAR_CNTL_LO&t;&t;&t;0x0170
DECL|macro|GT64260_CPU_RR_XBAR_CNTL_HI
mdefine_line|#define GT64260_CPU_RR_XBAR_CNTL_HI&t;&t;&t;0x0178
multiline_comment|/* CPU Sync Barrier Registers */
DECL|macro|GT64260_CPU_SYNC_BARRIER_PCI_0
mdefine_line|#define GT64260_CPU_SYNC_BARRIER_PCI_0&t;&t;&t;0x00c0
DECL|macro|GT64260_CPU_SYNC_BARRIER_PCI_1
mdefine_line|#define GT64260_CPU_SYNC_BARRIER_PCI_1&t;&t;&t;0x00c8
multiline_comment|/* CPU Access Protection Registers */
DECL|macro|GT64260_CPU_PROT_WINDOWS
mdefine_line|#define&t;GT64260_CPU_PROT_WINDOWS&t;&t;&t;8
DECL|macro|GT64260_CPU_PROT_ACCPROTECT
mdefine_line|#define&t;GT64260_CPU_PROT_ACCPROTECT&t;&t;&t;(1&lt;&lt;16)
DECL|macro|GT64260_CPU_PROT_WRPROTECT
mdefine_line|#define&t;GT64260_CPU_PROT_WRPROTECT&t;&t;&t;(1&lt;&lt;17)
DECL|macro|GT64260_CPU_PROT_CACHEPROTECT
mdefine_line|#define&t;GT64260_CPU_PROT_CACHEPROTECT&t;&t;&t;(1&lt;&lt;18)
DECL|macro|GT64260_CPU_PROT_BASE_0
mdefine_line|#define GT64260_CPU_PROT_BASE_0&t;&t;&t;&t;0x0180
DECL|macro|GT64260_CPU_PROT_TOP_0
mdefine_line|#define GT64260_CPU_PROT_TOP_0&t;&t;&t;&t;0x0188
DECL|macro|GT64260_CPU_PROT_BASE_1
mdefine_line|#define GT64260_CPU_PROT_BASE_1&t;&t;&t;&t;0x0190
DECL|macro|GT64260_CPU_PROT_TOP_1
mdefine_line|#define GT64260_CPU_PROT_TOP_1&t;&t;&t;&t;0x0198
DECL|macro|GT64260_CPU_PROT_BASE_2
mdefine_line|#define GT64260_CPU_PROT_BASE_2&t;&t;&t;&t;0x01a0
DECL|macro|GT64260_CPU_PROT_TOP_2
mdefine_line|#define GT64260_CPU_PROT_TOP_2&t;&t;&t;&t;0x01a8
DECL|macro|GT64260_CPU_PROT_BASE_3
mdefine_line|#define GT64260_CPU_PROT_BASE_3&t;&t;&t;&t;0x01b0
DECL|macro|GT64260_CPU_PROT_TOP_3
mdefine_line|#define GT64260_CPU_PROT_TOP_3&t;&t;&t;&t;0x01b8
DECL|macro|GT64260_CPU_PROT_BASE_4
mdefine_line|#define GT64260_CPU_PROT_BASE_4&t;&t;&t;&t;0x01c0
DECL|macro|GT64260_CPU_PROT_TOP_4
mdefine_line|#define GT64260_CPU_PROT_TOP_4&t;&t;&t;&t;0x01c8
DECL|macro|GT64260_CPU_PROT_BASE_5
mdefine_line|#define GT64260_CPU_PROT_BASE_5&t;&t;&t;&t;0x01d0
DECL|macro|GT64260_CPU_PROT_TOP_5
mdefine_line|#define GT64260_CPU_PROT_TOP_5&t;&t;&t;&t;0x01d8
DECL|macro|GT64260_CPU_PROT_BASE_6
mdefine_line|#define GT64260_CPU_PROT_BASE_6&t;&t;&t;&t;0x01e0
DECL|macro|GT64260_CPU_PROT_TOP_6
mdefine_line|#define GT64260_CPU_PROT_TOP_6&t;&t;&t;&t;0x01e8
DECL|macro|GT64260_CPU_PROT_BASE_7
mdefine_line|#define GT64260_CPU_PROT_BASE_7&t;&t;&t;&t;0x01f0
DECL|macro|GT64260_CPU_PROT_TOP_7
mdefine_line|#define GT64260_CPU_PROT_TOP_7&t;&t;&t;&t;0x01f8
multiline_comment|/* CPU Snoop Control Registers */
DECL|macro|GT64260_CPU_SNOOP_WINDOWS
mdefine_line|#define&t;GT64260_CPU_SNOOP_WINDOWS&t;&t;&t;4
DECL|macro|GT64260_CPU_SNOOP_NONE
mdefine_line|#define&t;GT64260_CPU_SNOOP_NONE&t;&t;&t;&t;0x00000000
DECL|macro|GT64260_CPU_SNOOP_WT
mdefine_line|#define&t;GT64260_CPU_SNOOP_WT&t;&t;&t;&t;0x00010000
DECL|macro|GT64260_CPU_SNOOP_WB
mdefine_line|#define&t;GT64260_CPU_SNOOP_WB&t;&t;&t;&t;0x00020000
DECL|macro|GT64260_CPU_SNOOP_MASK
mdefine_line|#define&t;GT64260_CPU_SNOOP_MASK&t;&t;&t;&t;0x00030000
DECL|macro|GT64260_CPU_SNOOP_ALL_BITS
mdefine_line|#define&t;GT64260_CPU_SNOOP_ALL_BITS&t;&t;&t;GT64260_CPU_SNOOP_MASK
DECL|macro|GT64260_CPU_SNOOP_BASE_0
mdefine_line|#define GT64260_CPU_SNOOP_BASE_0&t;&t;&t;0x0380
DECL|macro|GT64260_CPU_SNOOP_TOP_0
mdefine_line|#define GT64260_CPU_SNOOP_TOP_0&t;&t;&t;&t;0x0388
DECL|macro|GT64260_CPU_SNOOP_BASE_1
mdefine_line|#define GT64260_CPU_SNOOP_BASE_1&t;&t;&t;0x0390
DECL|macro|GT64260_CPU_SNOOP_TOP_1
mdefine_line|#define GT64260_CPU_SNOOP_TOP_1&t;&t;&t;&t;0x0398
DECL|macro|GT64260_CPU_SNOOP_BASE_2
mdefine_line|#define GT64260_CPU_SNOOP_BASE_2&t;&t;&t;0x03a0
DECL|macro|GT64260_CPU_SNOOP_TOP_2
mdefine_line|#define GT64260_CPU_SNOOP_TOP_2&t;&t;&t;&t;0x03a8
DECL|macro|GT64260_CPU_SNOOP_BASE_3
mdefine_line|#define GT64260_CPU_SNOOP_BASE_3&t;&t;&t;0x03b0
DECL|macro|GT64260_CPU_SNOOP_TOP_3
mdefine_line|#define GT64260_CPU_SNOOP_TOP_3&t;&t;&t;&t;0x03b8
multiline_comment|/* CPU Error Report Registers */
DECL|macro|GT64260_CPU_ERR_ADDR_LO
mdefine_line|#define GT64260_CPU_ERR_ADDR_LO&t;&t;&t;&t;0x0070
DECL|macro|GT64260_CPU_ERR_ADDR_HI
mdefine_line|#define GT64260_CPU_ERR_ADDR_HI&t;&t;&t;&t;0x0078
DECL|macro|GT64260_CPU_ERR_DATA_LO
mdefine_line|#define GT64260_CPU_ERR_DATA_LO&t;&t;&t;&t;0x0128
DECL|macro|GT64260_CPU_ERR_DATA_HI
mdefine_line|#define GT64260_CPU_ERR_DATA_HI&t;&t;&t;&t;0x0130
DECL|macro|GT64260_CPU_ERR_PARITY
mdefine_line|#define GT64260_CPU_ERR_PARITY&t;&t;&t;&t;0x0138
DECL|macro|GT64260_CPU_ERR_CAUSE
mdefine_line|#define GT64260_CPU_ERR_CAUSE&t;&t;&t;&t;0x0140
DECL|macro|GT64260_CPU_ERR_MASK
mdefine_line|#define GT64260_CPU_ERR_MASK&t;&t;&t;&t;0x0148
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;SDRAM Cotnroller Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* SDRAM Config Registers */
DECL|macro|GT64260_SDRAM_CONFIG
mdefine_line|#define&t;GT64260_SDRAM_CONFIG&t;&t;&t;&t;0x0448
DECL|macro|GT64260_SDRAM_OPERATION_MODE
mdefine_line|#define&t;GT64260_SDRAM_OPERATION_MODE&t;&t;&t;0x0474
DECL|macro|GT64260_SDRAM_ADDR_CNTL
mdefine_line|#define&t;GT64260_SDRAM_ADDR_CNTL&t;&t;&t;&t;0x047c
DECL|macro|GT64260_SDRAM_TIMING_PARAMS
mdefine_line|#define&t;GT64260_SDRAM_TIMING_PARAMS&t;&t;&t;0x04b4
DECL|macro|GT64260_SDRAM_UMA_CNTL
mdefine_line|#define&t;GT64260_SDRAM_UMA_CNTL&t;&t;&t;&t;0x04a4
DECL|macro|GT64260_SDRAM_XBAR_CNTL_LO
mdefine_line|#define&t;GT64260_SDRAM_XBAR_CNTL_LO&t;&t;&t;0x04a8
DECL|macro|GT64260_SDRAM_XBAR_CNTL_HI
mdefine_line|#define&t;GT64260_SDRAM_XBAR_CNTL_HI&t;&t;&t;0x04ac
DECL|macro|GT64260_SDRAM_XBAR_CNTL_TO
mdefine_line|#define&t;GT64260_SDRAM_XBAR_CNTL_TO&t;&t;&t;0x04b0
multiline_comment|/* SDRAM Banks Parameters Registers */
DECL|macro|GT64260_SDRAM_BANK_PARAMS_0
mdefine_line|#define&t;GT64260_SDRAM_BANK_PARAMS_0&t;&t;&t;0x044c
DECL|macro|GT64260_SDRAM_BANK_PARAMS_1
mdefine_line|#define&t;GT64260_SDRAM_BANK_PARAMS_1&t;&t;&t;0x0450
DECL|macro|GT64260_SDRAM_BANK_PARAMS_2
mdefine_line|#define&t;GT64260_SDRAM_BANK_PARAMS_2&t;&t;&t;0x0454
DECL|macro|GT64260_SDRAM_BANK_PARAMS_3
mdefine_line|#define&t;GT64260_SDRAM_BANK_PARAMS_3&t;&t;&t;0x0458
multiline_comment|/* SDRAM Error Report Registers */
DECL|macro|GT64260_SDRAM_ERR_DATA_LO
mdefine_line|#define&t;GT64260_SDRAM_ERR_DATA_LO&t;&t;&t;0x0484
DECL|macro|GT64260_SDRAM_ERR_DATA_HI
mdefine_line|#define&t;GT64260_SDRAM_ERR_DATA_HI&t;&t;&t;0x0480
DECL|macro|GT64260_SDRAM_ERR_ADDR
mdefine_line|#define&t;GT64260_SDRAM_ERR_ADDR&t;&t;&t;&t;0x0490
DECL|macro|GT64260_SDRAM_ERR_ECC_RCVD
mdefine_line|#define&t;GT64260_SDRAM_ERR_ECC_RCVD&t;&t;&t;0x0488
DECL|macro|GT64260_SDRAM_ERR_ECC_CALC
mdefine_line|#define&t;GT64260_SDRAM_ERR_ECC_CALC&t;&t;&t;0x048c
DECL|macro|GT64260_SDRAM_ERR_ECC_CNTL
mdefine_line|#define&t;GT64260_SDRAM_ERR_ECC_CNTL&t;&t;&t;0x0494
DECL|macro|GT64260_SDRAM_ERR_ECC_ERR_CNT
mdefine_line|#define&t;GT64260_SDRAM_ERR_ECC_ERR_CNT&t;&t;&t;0x0498
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Device/BOOT Cotnroller Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* Device Control Registers */
DECL|macro|GT64260_DEV_BANK_PARAMS_0
mdefine_line|#define&t;GT64260_DEV_BANK_PARAMS_0&t;&t;&t;0x045c
DECL|macro|GT64260_DEV_BANK_PARAMS_1
mdefine_line|#define&t;GT64260_DEV_BANK_PARAMS_1&t;&t;&t;0x0460
DECL|macro|GT64260_DEV_BANK_PARAMS_2
mdefine_line|#define&t;GT64260_DEV_BANK_PARAMS_2&t;&t;&t;0x0464
DECL|macro|GT64260_DEV_BANK_PARAMS_3
mdefine_line|#define&t;GT64260_DEV_BANK_PARAMS_3&t;&t;&t;0x0468
DECL|macro|GT64260_DEV_BOOT_PARAMS
mdefine_line|#define&t;GT64260_DEV_BOOT_PARAMS&t;&t;&t;&t;0x046c
DECL|macro|GT64260_DEV_IF_CNTL
mdefine_line|#define&t;GT64260_DEV_IF_CNTL&t;&t;&t;&t;0x04c0
DECL|macro|GT64260_DEV_IF_XBAR_CNTL_LO
mdefine_line|#define&t;GT64260_DEV_IF_XBAR_CNTL_LO&t;&t;&t;0x04c8
DECL|macro|GT64260_DEV_IF_XBAR_CNTL_HI
mdefine_line|#define&t;GT64260_DEV_IF_XBAR_CNTL_HI&t;&t;&t;0x04cc
DECL|macro|GT64260_DEV_IF_XBAR_CNTL_TO
mdefine_line|#define&t;GT64260_DEV_IF_XBAR_CNTL_TO&t;&t;&t;0x04c4
multiline_comment|/* Device Interrupt Registers */
DECL|macro|GT64260_DEV_INTR_CAUSE
mdefine_line|#define&t;GT64260_DEV_INTR_CAUSE&t;&t;&t;&t;0x04d0
DECL|macro|GT64260_DEV_INTR_MASK
mdefine_line|#define&t;GT64260_DEV_INTR_MASK&t;&t;&t;&t;0x04d4
DECL|macro|GT64260_DEV_INTR_ERR_ADDR
mdefine_line|#define&t;GT64260_DEV_INTR_ERR_ADDR&t;&t;&t;0x04d8
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;PCI Bridge Interface Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* PCI Configuration Access Registers */
DECL|macro|GT64260_PCI_0_CONFIG_ADDR
mdefine_line|#define&t;GT64260_PCI_0_CONFIG_ADDR&t;&t;&t;0x0cf8
DECL|macro|GT64260_PCI_0_CONFIG_DATA
mdefine_line|#define&t;GT64260_PCI_0_CONFIG_DATA&t;&t;&t;0x0cfc
DECL|macro|GT64260_PCI_0_IACK
mdefine_line|#define&t;GT64260_PCI_0_IACK&t;&t;&t;&t;0x0c34
DECL|macro|GT64260_PCI_1_CONFIG_ADDR
mdefine_line|#define&t;GT64260_PCI_1_CONFIG_ADDR&t;&t;&t;0x0c78
DECL|macro|GT64260_PCI_1_CONFIG_DATA
mdefine_line|#define&t;GT64260_PCI_1_CONFIG_DATA&t;&t;&t;0x0c7c
DECL|macro|GT64260_PCI_1_IACK
mdefine_line|#define&t;GT64260_PCI_1_IACK&t;&t;&t;&t;0x0cb4
multiline_comment|/* PCI Control Registers */
DECL|macro|GT64260_PCI_0_CMD
mdefine_line|#define&t;GT64260_PCI_0_CMD&t;&t;&t;&t;0x0c00
DECL|macro|GT64260_PCI_0_MODE
mdefine_line|#define&t;GT64260_PCI_0_MODE&t;&t;&t;&t;0x0d00
DECL|macro|GT64260_PCI_0_TO_RETRY
mdefine_line|#define&t;GT64260_PCI_0_TO_RETRY&t;&t;&t;&t;0x0c04
DECL|macro|GT64260_PCI_0_RD_BUF_DISCARD_TIMER
mdefine_line|#define&t;GT64260_PCI_0_RD_BUF_DISCARD_TIMER&t;&t;0x0d04
DECL|macro|GT64260_PCI_0_MSI_TRIGGER_TIMER
mdefine_line|#define&t;GT64260_PCI_0_MSI_TRIGGER_TIMER&t;&t;&t;0x0c38
DECL|macro|GT64260_PCI_0_ARBITER_CNTL
mdefine_line|#define&t;GT64260_PCI_0_ARBITER_CNTL&t;&t;&t;0x1d00
DECL|macro|GT64260_PCI_0_XBAR_CNTL_LO
mdefine_line|#define&t;GT64260_PCI_0_XBAR_CNTL_LO&t;&t;&t;0x1d08
DECL|macro|GT64260_PCI_0_XBAR_CNTL_HI
mdefine_line|#define&t;GT64260_PCI_0_XBAR_CNTL_HI&t;&t;&t;0x1d0c
DECL|macro|GT64260_PCI_0_XBAR_CNTL_TO
mdefine_line|#define&t;GT64260_PCI_0_XBAR_CNTL_TO&t;&t;&t;0x1d04
DECL|macro|GT64260_PCI_0_RD_RESP_XBAR_CNTL_LO
mdefine_line|#define&t;GT64260_PCI_0_RD_RESP_XBAR_CNTL_LO&t;&t;0x1d18
DECL|macro|GT64260_PCI_0_RD_RESP_XBAR_CNTL_HI
mdefine_line|#define&t;GT64260_PCI_0_RD_RESP_XBAR_CNTL_HI&t;&t;0x1d1c
DECL|macro|GT64260_PCI_0_SYNC_BARRIER
mdefine_line|#define&t;GT64260_PCI_0_SYNC_BARRIER&t;&t;&t;0x1d10
DECL|macro|GT64260_PCI_0_P2P_CONFIG
mdefine_line|#define&t;GT64260_PCI_0_P2P_CONFIG&t;&t;&t;0x1d14
DECL|macro|GT64260_PCI_0_P2P_SWAP_CNTL
mdefine_line|#define&t;GT64260_PCI_0_P2P_SWAP_CNTL&t;&t;&t;0x1d54
DECL|macro|GT64260_PCI_1_CMD
mdefine_line|#define&t;GT64260_PCI_1_CMD&t;&t;&t;&t;0x0c80
DECL|macro|GT64260_PCI_1_MODE
mdefine_line|#define&t;GT64260_PCI_1_MODE&t;&t;&t;&t;0x0d80
DECL|macro|GT64260_PCI_1_TO_RETRY
mdefine_line|#define&t;GT64260_PCI_1_TO_RETRY&t;&t;&t;&t;0x0c84
DECL|macro|GT64260_PCI_1_RD_BUF_DISCARD_TIMER
mdefine_line|#define&t;GT64260_PCI_1_RD_BUF_DISCARD_TIMER&t;&t;0x0d84
DECL|macro|GT64260_PCI_1_MSI_TRIGGER_TIMER
mdefine_line|#define&t;GT64260_PCI_1_MSI_TRIGGER_TIMER&t;&t;&t;0x0cb8
DECL|macro|GT64260_PCI_1_ARBITER_CNTL
mdefine_line|#define&t;GT64260_PCI_1_ARBITER_CNTL&t;&t;&t;0x1d80
DECL|macro|GT64260_PCI_1_XBAR_CNTL_LO
mdefine_line|#define&t;GT64260_PCI_1_XBAR_CNTL_LO&t;&t;&t;0x1d88
DECL|macro|GT64260_PCI_1_XBAR_CNTL_HI
mdefine_line|#define&t;GT64260_PCI_1_XBAR_CNTL_HI&t;&t;&t;0x1d8c
DECL|macro|GT64260_PCI_1_XBAR_CNTL_TO
mdefine_line|#define&t;GT64260_PCI_1_XBAR_CNTL_TO&t;&t;&t;0x1d84
DECL|macro|GT64260_PCI_1_RD_RESP_XBAR_CNTL_LO
mdefine_line|#define&t;GT64260_PCI_1_RD_RESP_XBAR_CNTL_LO&t;&t;0x1d98
DECL|macro|GT64260_PCI_1_RD_RESP_XBAR_CNTL_HI
mdefine_line|#define&t;GT64260_PCI_1_RD_RESP_XBAR_CNTL_HI&t;&t;0x1d9c
DECL|macro|GT64260_PCI_1_SYNC_BARRIER
mdefine_line|#define&t;GT64260_PCI_1_SYNC_BARRIER&t;&t;&t;0x1d90
DECL|macro|GT64260_PCI_1_P2P_CONFIG
mdefine_line|#define&t;GT64260_PCI_1_P2P_CONFIG&t;&t;&t;0x1d94
DECL|macro|GT64260_PCI_1_P2P_SWAP_CNTL
mdefine_line|#define&t;GT64260_PCI_1_P2P_SWAP_CNTL&t;&t;&t;0x1dd4
multiline_comment|/* PCI Access Control Regions Registers */
DECL|macro|GT64260_PCI_ACC_CNTL_WINDOWS
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_WINDOWS&t;&t;&t;8
DECL|macro|GT64260_PCI_ACC_CNTL_PREFETCHEN
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_PREFETCHEN&t;&t;&t;(1&lt;&lt;12)
DECL|macro|GT64260_PCI_ACC_CNTL_DREADEN
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_DREADEN&t;&t;&t;(1&lt;&lt;13)
DECL|macro|GT64260_PCI_ACC_CNTL_RDPREFETCH
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_RDPREFETCH&t;&t;&t;(1&lt;&lt;16)
DECL|macro|GT64260_PCI_ACC_CNTL_RDLINEPREFETCH
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_RDLINEPREFETCH&t;&t;(1&lt;&lt;17)
DECL|macro|GT64260_PCI_ACC_CNTL_RDMULPREFETCH
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_RDMULPREFETCH&t;&t;(1&lt;&lt;18)
DECL|macro|GT64260_PCI_ACC_CNTL_MBURST_4_WORDS
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_MBURST_4_WORDS&t;&t;0x00000000
DECL|macro|GT64260_PCI_ACC_CNTL_MBURST_8_WORDS
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_MBURST_8_WORDS&t;&t;0x00100000
DECL|macro|GT64260_PCI_ACC_CNTL_MBURST_16_WORDS
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_MBURST_16_WORDS&t;&t;0x00200000
DECL|macro|GT64260_PCI_ACC_CNTL_MBURST_MASK
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_MBURST_MASK&t;&t;0x00300000
DECL|macro|GT64260_PCI_ACC_CNTL_SWAP_BYTE
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_SWAP_BYTE&t;&t;&t;0x00000000
DECL|macro|GT64260_PCI_ACC_CNTL_SWAP_NONE
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_SWAP_NONE&t;&t;&t;0x01000000
DECL|macro|GT64260_PCI_ACC_CNTL_SWAP_BYTE_WORD
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_SWAP_BYTE_WORD&t;&t;0x02000000
DECL|macro|GT64260_PCI_ACC_CNTL_SWAP_WORD
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_SWAP_WORD&t;&t;&t;0x03000000
DECL|macro|GT64260_PCI_ACC_CNTL_SWAP_MASK
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_SWAP_MASK&t;&t;&t;0x03000000
DECL|macro|GT64260_PCI_ACC_CNTL_ACCPROT
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_ACCPROT&t;&t;&t;(1&lt;&lt;28)
DECL|macro|GT64260_PCI_ACC_CNTL_WRPROT
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_WRPROT&t;&t;&t;(1&lt;&lt;29)
DECL|macro|GT64260_PCI_ACC_CNTL_ALL_BITS
mdefine_line|#define&t;GT64260_PCI_ACC_CNTL_ALL_BITS&t;(GT64260_PCI_ACC_CNTL_PREFETCHEN |    &bslash;&n;&t;&t;&t;&t;&t; GT64260_PCI_ACC_CNTL_DREADEN |       &bslash;&n;&t;&t;&t;&t;&t; GT64260_PCI_ACC_CNTL_RDPREFETCH |    &bslash;&n;&t;&t;&t;&t;&t; GT64260_PCI_ACC_CNTL_RDLINEPREFETCH |&bslash;&n;&t;&t;&t;&t;&t; GT64260_PCI_ACC_CNTL_RDMULPREFETCH | &bslash;&n;&t;&t;&t;&t;&t; GT64260_PCI_ACC_CNTL_MBURST_MASK |   &bslash;&n;&t;&t;&t;&t;&t; GT64260_PCI_ACC_CNTL_SWAP_MASK |     &bslash;&n;&t;&t;&t;&t;&t; GT64260_PCI_ACC_CNTL_ACCPROT|        &bslash;&n;&t;&t;&t;&t;&t; GT64260_PCI_ACC_CNTL_WRPROT)
DECL|macro|GT64260_PCI_0_ACC_CNTL_0_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_0_BASE_LO&t;&t;0x1e00
DECL|macro|GT64260_PCI_0_ACC_CNTL_0_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_0_BASE_HI&t;&t;0x1e04
DECL|macro|GT64260_PCI_0_ACC_CNTL_0_TOP
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_0_TOP&t;&t;&t;0x1e08
DECL|macro|GT64260_PCI_0_ACC_CNTL_1_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_1_BASE_LO&t;&t;0x1e10
DECL|macro|GT64260_PCI_0_ACC_CNTL_1_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_1_BASE_HI&t;&t;0x1e14
DECL|macro|GT64260_PCI_0_ACC_CNTL_1_TOP
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_1_TOP&t;&t;&t;0x1e18
DECL|macro|GT64260_PCI_0_ACC_CNTL_2_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_2_BASE_LO&t;&t;0x1e20
DECL|macro|GT64260_PCI_0_ACC_CNTL_2_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_2_BASE_HI&t;&t;0x1e24
DECL|macro|GT64260_PCI_0_ACC_CNTL_2_TOP
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_2_TOP&t;&t;&t;0x1e28
DECL|macro|GT64260_PCI_0_ACC_CNTL_3_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_3_BASE_LO&t;&t;0x1e30
DECL|macro|GT64260_PCI_0_ACC_CNTL_3_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_3_BASE_HI&t;&t;0x1e34
DECL|macro|GT64260_PCI_0_ACC_CNTL_3_TOP
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_3_TOP&t;&t;&t;0x1e38
DECL|macro|GT64260_PCI_0_ACC_CNTL_4_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_4_BASE_LO&t;&t;0x1e40
DECL|macro|GT64260_PCI_0_ACC_CNTL_4_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_4_BASE_HI&t;&t;0x1e44
DECL|macro|GT64260_PCI_0_ACC_CNTL_4_TOP
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_4_TOP&t;&t;&t;0x1e48
DECL|macro|GT64260_PCI_0_ACC_CNTL_5_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_5_BASE_LO&t;&t;0x1e50
DECL|macro|GT64260_PCI_0_ACC_CNTL_5_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_5_BASE_HI&t;&t;0x1e54
DECL|macro|GT64260_PCI_0_ACC_CNTL_5_TOP
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_5_TOP&t;&t;&t;0x1e58
DECL|macro|GT64260_PCI_0_ACC_CNTL_6_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_6_BASE_LO&t;&t;0x1e60
DECL|macro|GT64260_PCI_0_ACC_CNTL_6_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_6_BASE_HI&t;&t;0x1e64
DECL|macro|GT64260_PCI_0_ACC_CNTL_6_TOP
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_6_TOP&t;&t;&t;0x1e68
DECL|macro|GT64260_PCI_0_ACC_CNTL_7_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_7_BASE_LO&t;&t;0x1e70
DECL|macro|GT64260_PCI_0_ACC_CNTL_7_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_7_BASE_HI&t;&t;0x1e74
DECL|macro|GT64260_PCI_0_ACC_CNTL_7_TOP
mdefine_line|#define&t;GT64260_PCI_0_ACC_CNTL_7_TOP&t;&t;&t;0x1e78
DECL|macro|GT64260_PCI_1_ACC_CNTL_0_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_0_BASE_LO&t;&t;0x1e80
DECL|macro|GT64260_PCI_1_ACC_CNTL_0_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_0_BASE_HI&t;&t;0x1e84
DECL|macro|GT64260_PCI_1_ACC_CNTL_0_TOP
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_0_TOP&t;&t;&t;0x1e88
DECL|macro|GT64260_PCI_1_ACC_CNTL_1_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_1_BASE_LO&t;&t;0x1e90
DECL|macro|GT64260_PCI_1_ACC_CNTL_1_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_1_BASE_HI&t;&t;0x1e94
DECL|macro|GT64260_PCI_1_ACC_CNTL_1_TOP
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_1_TOP&t;&t;&t;0x1e98
DECL|macro|GT64260_PCI_1_ACC_CNTL_2_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_2_BASE_LO&t;&t;0x1ea0
DECL|macro|GT64260_PCI_1_ACC_CNTL_2_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_2_BASE_HI&t;&t;0x1ea4
DECL|macro|GT64260_PCI_1_ACC_CNTL_2_TOP
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_2_TOP&t;&t;&t;0x1ea8
DECL|macro|GT64260_PCI_1_ACC_CNTL_3_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_3_BASE_LO&t;&t;0x1eb0
DECL|macro|GT64260_PCI_1_ACC_CNTL_3_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_3_BASE_HI&t;&t;0x1eb4
DECL|macro|GT64260_PCI_1_ACC_CNTL_3_TOP
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_3_TOP&t;&t;&t;0x1eb8
DECL|macro|GT64260_PCI_1_ACC_CNTL_4_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_4_BASE_LO&t;&t;0x1ec0
DECL|macro|GT64260_PCI_1_ACC_CNTL_4_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_4_BASE_HI&t;&t;0x1ec4
DECL|macro|GT64260_PCI_1_ACC_CNTL_4_TOP
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_4_TOP&t;&t;&t;0x1ec8
DECL|macro|GT64260_PCI_1_ACC_CNTL_5_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_5_BASE_LO&t;&t;0x1ed0
DECL|macro|GT64260_PCI_1_ACC_CNTL_5_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_5_BASE_HI&t;&t;0x1ed4
DECL|macro|GT64260_PCI_1_ACC_CNTL_5_TOP
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_5_TOP&t;&t;&t;0x1ed8
DECL|macro|GT64260_PCI_1_ACC_CNTL_6_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_6_BASE_LO&t;&t;0x1ee0
DECL|macro|GT64260_PCI_1_ACC_CNTL_6_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_6_BASE_HI&t;&t;0x1ee4
DECL|macro|GT64260_PCI_1_ACC_CNTL_6_TOP
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_6_TOP&t;&t;&t;0x1ee8
DECL|macro|GT64260_PCI_1_ACC_CNTL_7_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_7_BASE_LO&t;&t;0x1ef0
DECL|macro|GT64260_PCI_1_ACC_CNTL_7_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_7_BASE_HI&t;&t;0x1ef4
DECL|macro|GT64260_PCI_1_ACC_CNTL_7_TOP
mdefine_line|#define&t;GT64260_PCI_1_ACC_CNTL_7_TOP&t;&t;&t;0x1ef8
multiline_comment|/* PCI Snoop Control Registers */
DECL|macro|GT64260_PCI_SNOOP_WINDOWS
mdefine_line|#define&t;GT64260_PCI_SNOOP_WINDOWS&t;&t;&t;4
DECL|macro|GT64260_PCI_SNOOP_NONE
mdefine_line|#define&t;GT64260_PCI_SNOOP_NONE&t;&t;&t;&t;0x00000000
DECL|macro|GT64260_PCI_SNOOP_WT
mdefine_line|#define&t;GT64260_PCI_SNOOP_WT&t;&t;&t;&t;0x00001000
DECL|macro|GT64260_PCI_SNOOP_WB
mdefine_line|#define&t;GT64260_PCI_SNOOP_WB&t;&t;&t;&t;0x00002000
DECL|macro|GT64260_PCI_0_SNOOP_0_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_0_BASE_LO&t;&t;&t;0x1f00
DECL|macro|GT64260_PCI_0_SNOOP_0_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_0_BASE_HI&t;&t;&t;0x1f04
DECL|macro|GT64260_PCI_0_SNOOP_0_TOP
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_0_TOP&t;&t;&t;0x1f08
DECL|macro|GT64260_PCI_0_SNOOP_1_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_1_BASE_LO&t;&t;&t;0x1f10
DECL|macro|GT64260_PCI_0_SNOOP_1_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_1_BASE_HI&t;&t;&t;0x1f14
DECL|macro|GT64260_PCI_0_SNOOP_1_TOP
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_1_TOP&t;&t;&t;0x1f18
DECL|macro|GT64260_PCI_0_SNOOP_2_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_2_BASE_LO&t;&t;&t;0x1f20
DECL|macro|GT64260_PCI_0_SNOOP_2_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_2_BASE_HI&t;&t;&t;0x1f24
DECL|macro|GT64260_PCI_0_SNOOP_2_TOP
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_2_TOP&t;&t;&t;0x1f28
DECL|macro|GT64260_PCI_0_SNOOP_3_BASE_LO
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_3_BASE_LO&t;&t;&t;0x1f30
DECL|macro|GT64260_PCI_0_SNOOP_3_BASE_HI
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_3_BASE_HI&t;&t;&t;0x1f34
DECL|macro|GT64260_PCI_0_SNOOP_3_TOP
mdefine_line|#define&t;GT64260_PCI_0_SNOOP_3_TOP&t;&t;&t;0x1f38
DECL|macro|GT64260_PCI_1_SNOOP_0_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_0_BASE_LO&t;&t;&t;0x1f80
DECL|macro|GT64260_PCI_1_SNOOP_0_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_0_BASE_HI&t;&t;&t;0x1f84
DECL|macro|GT64260_PCI_1_SNOOP_0_TOP
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_0_TOP&t;&t;&t;0x1f88
DECL|macro|GT64260_PCI_1_SNOOP_1_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_1_BASE_LO&t;&t;&t;0x1f90
DECL|macro|GT64260_PCI_1_SNOOP_1_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_1_BASE_HI&t;&t;&t;0x1f94
DECL|macro|GT64260_PCI_1_SNOOP_1_TOP
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_1_TOP&t;&t;&t;0x1f98
DECL|macro|GT64260_PCI_1_SNOOP_2_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_2_BASE_LO&t;&t;&t;0x1fa0
DECL|macro|GT64260_PCI_1_SNOOP_2_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_2_BASE_HI&t;&t;&t;0x1fa4
DECL|macro|GT64260_PCI_1_SNOOP_2_TOP
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_2_TOP&t;&t;&t;0x1fa8
DECL|macro|GT64260_PCI_1_SNOOP_3_BASE_LO
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_3_BASE_LO&t;&t;&t;0x1fb0
DECL|macro|GT64260_PCI_1_SNOOP_3_BASE_HI
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_3_BASE_HI&t;&t;&t;0x1fb4
DECL|macro|GT64260_PCI_1_SNOOP_3_TOP
mdefine_line|#define&t;GT64260_PCI_1_SNOOP_3_TOP&t;&t;&t;0x1fb8
multiline_comment|/* PCI Error Report Registers */
DECL|macro|GT64260_PCI_0_ERR_SERR_MASK
mdefine_line|#define GT64260_PCI_0_ERR_SERR_MASK&t;&t;&t;0x0c28
DECL|macro|GT64260_PCI_0_ERR_ADDR_LO
mdefine_line|#define GT64260_PCI_0_ERR_ADDR_LO&t;&t;&t;0x1d40
DECL|macro|GT64260_PCI_0_ERR_ADDR_HI
mdefine_line|#define GT64260_PCI_0_ERR_ADDR_HI&t;&t;&t;0x1d44
DECL|macro|GT64260_PCI_0_ERR_DATA_LO
mdefine_line|#define GT64260_PCI_0_ERR_DATA_LO&t;&t;&t;0x1d48
DECL|macro|GT64260_PCI_0_ERR_DATA_HI
mdefine_line|#define GT64260_PCI_0_ERR_DATA_HI&t;&t;&t;0x1d4c
DECL|macro|GT64260_PCI_0_ERR_CMD
mdefine_line|#define GT64260_PCI_0_ERR_CMD&t;&t;&t;&t;0x1d50
DECL|macro|GT64260_PCI_0_ERR_CAUSE
mdefine_line|#define GT64260_PCI_0_ERR_CAUSE&t;&t;&t;&t;0x1d58
DECL|macro|GT64260_PCI_0_ERR_MASK
mdefine_line|#define GT64260_PCI_0_ERR_MASK&t;&t;&t;&t;0x1d5c
DECL|macro|GT64260_PCI_1_ERR_SERR_MASK
mdefine_line|#define GT64260_PCI_1_ERR_SERR_MASK&t;&t;&t;0x0ca8
DECL|macro|GT64260_PCI_1_ERR_ADDR_LO
mdefine_line|#define GT64260_PCI_1_ERR_ADDR_LO&t;&t;&t;0x1dc0
DECL|macro|GT64260_PCI_1_ERR_ADDR_HI
mdefine_line|#define GT64260_PCI_1_ERR_ADDR_HI&t;&t;&t;0x1dc4
DECL|macro|GT64260_PCI_1_ERR_DATA_LO
mdefine_line|#define GT64260_PCI_1_ERR_DATA_LO&t;&t;&t;0x1dc8
DECL|macro|GT64260_PCI_1_ERR_DATA_HI
mdefine_line|#define GT64260_PCI_1_ERR_DATA_HI&t;&t;&t;0x1dcc
DECL|macro|GT64260_PCI_1_ERR_CMD
mdefine_line|#define GT64260_PCI_1_ERR_CMD&t;&t;&t;&t;0x1dd0
DECL|macro|GT64260_PCI_1_ERR_CAUSE
mdefine_line|#define GT64260_PCI_1_ERR_CAUSE&t;&t;&t;&t;0x1dd8
DECL|macro|GT64260_PCI_1_ERR_MASK
mdefine_line|#define GT64260_PCI_1_ERR_MASK&t;&t;&t;&t;0x1ddc
multiline_comment|/* PCI Slave Address Decoding Registers */
DECL|macro|GT64260_PCI_SCS_WINDOWS
mdefine_line|#define&t;GT64260_PCI_SCS_WINDOWS&t;&t;&t;&t;4
DECL|macro|GT64260_PCI_CS_WINDOWS
mdefine_line|#define&t;GT64260_PCI_CS_WINDOWS&t;&t;&t;&t;4
DECL|macro|GT64260_PCI_BOOT_WINDOWS
mdefine_line|#define&t;GT64260_PCI_BOOT_WINDOWS&t;&t;&t;1
DECL|macro|GT64260_PCI_P2P_MEM_WINDOWS
mdefine_line|#define&t;GT64260_PCI_P2P_MEM_WINDOWS&t;&t;&t;2
DECL|macro|GT64260_PCI_P2P_IO_WINDOWS
mdefine_line|#define&t;GT64260_PCI_P2P_IO_WINDOWS&t;&t;&t;1
DECL|macro|GT64260_PCI_DAC_SCS_WINDOWS
mdefine_line|#define&t;GT64260_PCI_DAC_SCS_WINDOWS&t;&t;&t;4
DECL|macro|GT64260_PCI_DAC_CS_WINDOWS
mdefine_line|#define&t;GT64260_PCI_DAC_CS_WINDOWS&t;&t;&t;4
DECL|macro|GT64260_PCI_DAC_BOOT_WINDOWS
mdefine_line|#define&t;GT64260_PCI_DAC_BOOT_WINDOWS&t;&t;&t;1
DECL|macro|GT64260_PCI_DAC_P2P_MEM_WINDOWS
mdefine_line|#define&t;GT64260_PCI_DAC_P2P_MEM_WINDOWS&t;&t;&t;2
DECL|macro|GT64260_PCI_0_SLAVE_SCS_0_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_SCS_0_SIZE&t;&t;&t;0x0c08
DECL|macro|GT64260_PCI_0_SLAVE_SCS_1_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_SCS_1_SIZE&t;&t;&t;0x0d08
DECL|macro|GT64260_PCI_0_SLAVE_SCS_2_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_SCS_2_SIZE&t;&t;&t;0x0c0c
DECL|macro|GT64260_PCI_0_SLAVE_SCS_3_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_SCS_3_SIZE&t;&t;&t;0x0d0c
DECL|macro|GT64260_PCI_0_SLAVE_CS_0_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CS_0_SIZE&t;&t;&t;0x0c10
DECL|macro|GT64260_PCI_0_SLAVE_CS_1_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CS_1_SIZE&t;&t;&t;0x0d10
DECL|macro|GT64260_PCI_0_SLAVE_CS_2_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CS_2_SIZE&t;&t;&t;0x0d18
DECL|macro|GT64260_PCI_0_SLAVE_CS_3_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CS_3_SIZE&t;&t;&t;0x0c14
DECL|macro|GT64260_PCI_0_SLAVE_BOOT_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_BOOT_SIZE&t;&t;&t;0x0d14
DECL|macro|GT64260_PCI_0_SLAVE_P2P_MEM_0_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_P2P_MEM_0_SIZE&t;&t;0x0d1c
DECL|macro|GT64260_PCI_0_SLAVE_P2P_MEM_1_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_P2P_MEM_1_SIZE&t;&t;0x0d20
DECL|macro|GT64260_PCI_0_SLAVE_P2P_IO_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_P2P_IO_SIZE&t;&t;&t;0x0d24
DECL|macro|GT64260_PCI_0_SLAVE_CPU_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CPU_SIZE&t;&t;&t;0x0d28
DECL|macro|GT64260_PCI_0_SLAVE_DAC_SCS_0_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_SCS_0_SIZE&t;&t;0x0e00
DECL|macro|GT64260_PCI_0_SLAVE_DAC_SCS_1_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_SCS_1_SIZE&t;&t;0x0e04
DECL|macro|GT64260_PCI_0_SLAVE_DAC_SCS_2_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_SCS_2_SIZE&t;&t;0x0e08
DECL|macro|GT64260_PCI_0_SLAVE_DAC_SCS_3_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_SCS_3_SIZE&t;&t;0x0e0c
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CS_0_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CS_0_SIZE&t;&t;0x0e10
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CS_1_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CS_1_SIZE&t;&t;0x0e14
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CS_2_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CS_2_SIZE&t;&t;0x0e18
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CS_3_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CS_3_SIZE&t;&t;0x0e1c
DECL|macro|GT64260_PCI_0_SLAVE_DAC_BOOT_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_BOOT_SIZE&t;&t;0x0e20
DECL|macro|GT64260_PCI_0_SLAVE_DAC_P2P_MEM_0_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_P2P_MEM_0_SIZE&t;&t;0x0e24
DECL|macro|GT64260_PCI_0_SLAVE_DAC_P2P_MEM_1_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_P2P_MEM_1_SIZE&t;&t;0x0e28
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CPU_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CPU_SIZE&t;&t;0x0e2c
DECL|macro|GT64260_PCI_0_SLAVE_EXP_ROM_SIZE
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_EXP_ROM_SIZE&t;&t;0x0d2c
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_SCS_0
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_SCS_0&t;&t;(1&lt;&lt;0)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_SCS_1
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_SCS_1&t;&t;(1&lt;&lt;1)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_SCS_2
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_SCS_2&t;&t;(1&lt;&lt;2)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_SCS_3
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_SCS_3&t;&t;(1&lt;&lt;3)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_CS_0
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_CS_0&t;&t;(1&lt;&lt;4)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_CS_1
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_CS_1&t;&t;(1&lt;&lt;5)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_CS_2
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_CS_2&t;&t;(1&lt;&lt;6)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_CS_3
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_CS_3&t;&t;(1&lt;&lt;7)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_BOOT
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_BOOT&t;&t;(1&lt;&lt;8)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_REG_MEM
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_REG_MEM&t;(1&lt;&lt;9)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_REG_IO
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_REG_IO&t;(1&lt;&lt;10)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_P2P_MEM_0
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_P2P_MEM_0&t;(1&lt;&lt;11)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_P2P_MEM_1
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_P2P_MEM_1&t;(1&lt;&lt;12)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_P2P_IO
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_P2P_IO&t;(1&lt;&lt;13)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_CPU
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_CPU&t;&t;(1&lt;&lt;14)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_SCS_0
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_SCS_0&t;(1&lt;&lt;15)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_SCS_1
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_SCS_1&t;(1&lt;&lt;16)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_SCS_2
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_SCS_2&t;(1&lt;&lt;17)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_SCS_3
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_SCS_3&t;(1&lt;&lt;18)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CS_0
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CS_0&t;(1&lt;&lt;19)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CS_1
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CS_1&t;(1&lt;&lt;20)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CS_2
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CS_2&t;(1&lt;&lt;21)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CS_3
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CS_3&t;(1&lt;&lt;22)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_BOOT
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_BOOT&t;(1&lt;&lt;23)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_P2P_MEM_0
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_P2P_MEM_0&t;(1&lt;&lt;24)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_P2P_MEM_1
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_P2P_MEM_1&t;(1&lt;&lt;25)
DECL|macro|GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CPU
mdefine_line|#define&t;GT64260_PCI_SLAVE_BAR_REG_ENABLES_DAC_CPU&t;(1&lt;&lt;26)
DECL|macro|GT64260_PCI_0_SLAVE_BAR_REG_ENABLES
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_BAR_REG_ENABLES&t;&t;0x0c3c
DECL|macro|GT64260_PCI_0_SLAVE_SCS_0_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_SCS_0_REMAP&t;&t;&t;0x0c48
DECL|macro|GT64260_PCI_0_SLAVE_SCS_1_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_SCS_1_REMAP&t;&t;&t;0x0d48
DECL|macro|GT64260_PCI_0_SLAVE_SCS_2_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_SCS_2_REMAP&t;&t;&t;0x0c4c
DECL|macro|GT64260_PCI_0_SLAVE_SCS_3_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_SCS_3_REMAP&t;&t;&t;0x0d4c
DECL|macro|GT64260_PCI_0_SLAVE_CS_0_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CS_0_REMAP&t;&t;&t;0x0c50
DECL|macro|GT64260_PCI_0_SLAVE_CS_1_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CS_1_REMAP&t;&t;&t;0x0d50
DECL|macro|GT64260_PCI_0_SLAVE_CS_2_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CS_2_REMAP&t;&t;&t;0x0d58
DECL|macro|GT64260_PCI_0_SLAVE_CS_3_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CS_3_REMAP&t;&t;&t;0x0c54
DECL|macro|GT64260_PCI_0_SLAVE_BOOT_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_BOOT_REMAP&t;&t;&t;0x0d54
DECL|macro|GT64260_PCI_0_SLAVE_P2P_MEM_0_REMAP_LO
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_P2P_MEM_0_REMAP_LO&t;&t;0x0d5c
DECL|macro|GT64260_PCI_0_SLAVE_P2P_MEM_0_REMAP_HI
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_P2P_MEM_0_REMAP_HI&t;&t;0x0d60
DECL|macro|GT64260_PCI_0_SLAVE_P2P_MEM_1_REMAP_LO
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_P2P_MEM_1_REMAP_LO&t;&t;0x0d64
DECL|macro|GT64260_PCI_0_SLAVE_P2P_MEM_1_REMAP_HI
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_P2P_MEM_1_REMAP_HI&t;&t;0x0d68
DECL|macro|GT64260_PCI_0_SLAVE_P2P_IO_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_P2P_IO_REMAP&t;&t;0x0d6c
DECL|macro|GT64260_PCI_0_SLAVE_CPU_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_CPU_REMAP&t;&t;&t;0x0d70
DECL|macro|GT64260_PCI_0_SLAVE_DAC_SCS_0_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_SCS_0_REMAP&t;&t;0x0f00
DECL|macro|GT64260_PCI_0_SLAVE_DAC_SCS_1_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_SCS_1_REMAP&t;&t;0x0f04
DECL|macro|GT64260_PCI_0_SLAVE_DAC_SCS_2_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_SCS_2_REMAP&t;&t;0x0f08
DECL|macro|GT64260_PCI_0_SLAVE_DAC_SCS_3_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_SCS_3_REMAP&t;&t;0x0f0c
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CS_0_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CS_0_REMAP&t;&t;0x0f10
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CS_1_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CS_1_REMAP&t;&t;0x0f14
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CS_2_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CS_2_REMAP&t;&t;0x0f18
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CS_3_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CS_3_REMAP&t;&t;0x0f1c
DECL|macro|GT64260_PCI_0_SLAVE_DAC_BOOT_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_BOOT_REMAP&t;&t;0x0f20
DECL|macro|GT64260_PCI_0_SLAVE_DAC_P2P_MEM_0_REMAP_LO
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_P2P_MEM_0_REMAP_LO&t;0x0f24
DECL|macro|GT64260_PCI_0_SLAVE_DAC_P2P_MEM_0_REMAP_HI
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_P2P_MEM_0_REMAP_HI&t;0x0f28
DECL|macro|GT64260_PCI_0_SLAVE_DAC_P2P_MEM_1_REMAP_LO
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_P2P_MEM_1_REMAP_LO&t;0x0f2c
DECL|macro|GT64260_PCI_0_SLAVE_DAC_P2P_MEM_1_REMAP_HI
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_P2P_MEM_1_REMAP_HI&t;0x0f30
DECL|macro|GT64260_PCI_0_SLAVE_DAC_CPU_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_DAC_CPU_REMAP&t;&t;0x0f34
DECL|macro|GT64260_PCI_0_SLAVE_EXP_ROM_REMAP
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_EXP_ROM_REMAP&t;&t;0x0f38
DECL|macro|GT64260_PCI_0_SLAVE_PCI_DECODE_CNTL
mdefine_line|#define&t;GT64260_PCI_0_SLAVE_PCI_DECODE_CNTL&t;&t;0x0d3c
DECL|macro|GT64260_PCI_1_SLAVE_SCS_0_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_SCS_0_SIZE&t;&t;&t;0x0c88
DECL|macro|GT64260_PCI_1_SLAVE_SCS_1_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_SCS_1_SIZE&t;&t;&t;0x0d88
DECL|macro|GT64260_PCI_1_SLAVE_SCS_2_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_SCS_2_SIZE&t;&t;&t;0x0c8c
DECL|macro|GT64260_PCI_1_SLAVE_SCS_3_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_SCS_3_SIZE&t;&t;&t;0x0d8c
DECL|macro|GT64260_PCI_1_SLAVE_CS_0_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CS_0_SIZE&t;&t;&t;0x0c90
DECL|macro|GT64260_PCI_1_SLAVE_CS_1_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CS_1_SIZE&t;&t;&t;0x0d90
DECL|macro|GT64260_PCI_1_SLAVE_CS_2_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CS_2_SIZE&t;&t;&t;0x0d98
DECL|macro|GT64260_PCI_1_SLAVE_CS_3_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CS_3_SIZE&t;&t;&t;0x0c94
DECL|macro|GT64260_PCI_1_SLAVE_BOOT_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_BOOT_SIZE&t;&t;&t;0x0d94
DECL|macro|GT64260_PCI_1_SLAVE_P2P_MEM_0_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_P2P_MEM_0_SIZE&t;&t;0x0d9c
DECL|macro|GT64260_PCI_1_SLAVE_P2P_MEM_1_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_P2P_MEM_1_SIZE&t;&t;0x0da0
DECL|macro|GT64260_PCI_1_SLAVE_P2P_IO_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_P2P_IO_SIZE&t;&t;&t;0x0da4
DECL|macro|GT64260_PCI_1_SLAVE_CPU_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CPU_SIZE&t;&t;&t;0x0da8
DECL|macro|GT64260_PCI_1_SLAVE_DAC_SCS_0_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_SCS_0_SIZE&t;&t;0x0e80
DECL|macro|GT64260_PCI_1_SLAVE_DAC_SCS_1_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_SCS_1_SIZE&t;&t;0x0e84
DECL|macro|GT64260_PCI_1_SLAVE_DAC_SCS_2_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_SCS_2_SIZE&t;&t;0x0e88
DECL|macro|GT64260_PCI_1_SLAVE_DAC_SCS_3_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_SCS_3_SIZE&t;&t;0x0e8c
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CS_0_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CS_0_SIZE&t;&t;0x0e90
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CS_1_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CS_1_SIZE&t;&t;0x0e94
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CS_2_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CS_2_SIZE&t;&t;0x0e98
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CS_3_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CS_3_SIZE&t;&t;0x0e9c
DECL|macro|GT64260_PCI_1_SLAVE_DAC_BOOT_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_BOOT_SIZE&t;&t;0x0ea0
DECL|macro|GT64260_PCI_1_SLAVE_DAC_P2P_MEM_0_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_P2P_MEM_0_SIZE&t;&t;0x0ea4
DECL|macro|GT64260_PCI_1_SLAVE_DAC_P2P_MEM_1_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_P2P_MEM_1_SIZE&t;&t;0x0ea8
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CPU_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CPU_SIZE&t;&t;0x0eac
DECL|macro|GT64260_PCI_1_SLAVE_EXP_ROM_SIZE
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_EXP_ROM_SIZE&t;&t;0x0dac
DECL|macro|GT64260_PCI_1_SLAVE_BAR_REG_ENABLES
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_BAR_REG_ENABLES&t;&t;0x0cbc
DECL|macro|GT64260_PCI_1_SLAVE_SCS_0_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_SCS_0_REMAP&t;&t;&t;0x0cc8
DECL|macro|GT64260_PCI_1_SLAVE_SCS_1_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_SCS_1_REMAP&t;&t;&t;0x0dc8
DECL|macro|GT64260_PCI_1_SLAVE_SCS_2_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_SCS_2_REMAP&t;&t;&t;0x0ccc
DECL|macro|GT64260_PCI_1_SLAVE_SCS_3_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_SCS_3_REMAP&t;&t;&t;0x0dcc
DECL|macro|GT64260_PCI_1_SLAVE_CS_0_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CS_0_REMAP&t;&t;&t;0x0cd0
DECL|macro|GT64260_PCI_1_SLAVE_CS_1_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CS_1_REMAP&t;&t;&t;0x0dd0
DECL|macro|GT64260_PCI_1_SLAVE_CS_2_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CS_2_REMAP&t;&t;&t;0x0dd8
DECL|macro|GT64260_PCI_1_SLAVE_CS_3_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CS_3_REMAP&t;&t;&t;0x0cd4
DECL|macro|GT64260_PCI_1_SLAVE_BOOT_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_BOOT_REMAP&t;&t;&t;0x0dd4
DECL|macro|GT64260_PCI_1_SLAVE_P2P_MEM_0_REMAP_LO
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_P2P_MEM_0_REMAP_LO&t;&t;0x0ddc
DECL|macro|GT64260_PCI_1_SLAVE_P2P_MEM_0_REMAP_HI
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_P2P_MEM_0_REMAP_HI&t;&t;0x0de0
DECL|macro|GT64260_PCI_1_SLAVE_P2P_MEM_1_REMAP_LO
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_P2P_MEM_1_REMAP_LO&t;&t;0x0de4
DECL|macro|GT64260_PCI_1_SLAVE_P2P_MEM_1_REMAP_HI
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_P2P_MEM_1_REMAP_HI&t;&t;0x0de8
DECL|macro|GT64260_PCI_1_SLAVE_P2P_IO_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_P2P_IO_REMAP&t;&t;0x0dec
DECL|macro|GT64260_PCI_1_SLAVE_CPU_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_CPU_REMAP&t;&t;&t;0x0df0
DECL|macro|GT64260_PCI_1_SLAVE_DAC_SCS_0_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_SCS_0_REMAP&t;&t;0x0f80
DECL|macro|GT64260_PCI_1_SLAVE_DAC_SCS_1_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_SCS_1_REMAP&t;&t;0x0f84
DECL|macro|GT64260_PCI_1_SLAVE_DAC_SCS_2_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_SCS_2_REMAP&t;&t;0x0f88
DECL|macro|GT64260_PCI_1_SLAVE_DAC_SCS_3_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_SCS_3_REMAP&t;&t;0x0f8c
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CS_0_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CS_0_REMAP&t;&t;0x0f90
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CS_1_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CS_1_REMAP&t;&t;0x0f94
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CS_2_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CS_2_REMAP&t;&t;0x0f98
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CS_3_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CS_3_REMAP&t;&t;0x0f9c
DECL|macro|GT64260_PCI_1_SLAVE_DAC_BOOT_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_BOOT_REMAP&t;&t;0x0fa0
DECL|macro|GT64260_PCI_1_SLAVE_DAC_P2P_MEM_0_REMAP_LO
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_P2P_MEM_0_REMAP_LO&t;0x0fa4
DECL|macro|GT64260_PCI_1_SLAVE_DAC_P2P_MEM_0_REMAP_HI
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_P2P_MEM_0_REMAP_HI&t;0x0fa8
DECL|macro|GT64260_PCI_1_SLAVE_DAC_P2P_MEM_1_REMAP_LO
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_P2P_MEM_1_REMAP_LO&t;0x0fac
DECL|macro|GT64260_PCI_1_SLAVE_DAC_P2P_MEM_1_REMAP_HI
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_P2P_MEM_1_REMAP_HI&t;0x0fb0
DECL|macro|GT64260_PCI_1_SLAVE_DAC_CPU_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_DAC_CPU_REMAP&t;&t;0x0fb4
DECL|macro|GT64260_PCI_1_SLAVE_EXP_ROM_REMAP
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_EXP_ROM_REMAP&t;&t;0x0fb8
DECL|macro|GT64260_PCI_1_SLAVE_PCI_DECODE_CNTL
mdefine_line|#define&t;GT64260_PCI_1_SLAVE_PCI_DECODE_CNTL&t;&t;0x0dbc
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;I2O Controller Interface Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* FIXME: fill in */
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;DMA Controller Interface Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* FIXME: fill in */
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Timer/Counter Interface Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* FIXME: fill in */
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Communications Controller (Enet, Serial, etc.) Interface Registers&n; *&n; *****************************************************************************&n; */
DECL|macro|GT64260_ENET_0_CNTL_LO
mdefine_line|#define&t;GT64260_ENET_0_CNTL_LO&t;&t;&t;&t;0xf200
DECL|macro|GT64260_ENET_0_CNTL_HI
mdefine_line|#define&t;GT64260_ENET_0_CNTL_HI&t;&t;&t;&t;0xf204
DECL|macro|GT64260_ENET_0_RX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_0_RX_BUF_PCI_ADDR_HI&t;&t;0xf208
DECL|macro|GT64260_ENET_0_TX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_0_TX_BUF_PCI_ADDR_HI&t;&t;0xf20c
DECL|macro|GT64260_ENET_0_RX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_0_RX_DESC_ADDR_HI&t;&t;&t;0xf210
DECL|macro|GT64260_ENET_0_TX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_0_TX_DESC_ADDR_HI&t;&t;&t;0xf214
DECL|macro|GT64260_ENET_0_HASH_TAB_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_0_HASH_TAB_PCI_ADDR_HI&t;&t;0xf218
DECL|macro|GT64260_ENET_1_CNTL_LO
mdefine_line|#define&t;GT64260_ENET_1_CNTL_LO&t;&t;&t;&t;0xf220
DECL|macro|GT64260_ENET_1_CNTL_HI
mdefine_line|#define&t;GT64260_ENET_1_CNTL_HI&t;&t;&t;&t;0xf224
DECL|macro|GT64260_ENET_1_RX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_1_RX_BUF_PCI_ADDR_HI&t;&t;0xf228
DECL|macro|GT64260_ENET_1_TX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_1_TX_BUF_PCI_ADDR_HI&t;&t;0xf22c
DECL|macro|GT64260_ENET_1_RX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_1_RX_DESC_ADDR_HI&t;&t;&t;0xf230
DECL|macro|GT64260_ENET_1_TX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_1_TX_DESC_ADDR_HI&t;&t;&t;0xf234
DECL|macro|GT64260_ENET_1_HASH_TAB_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_1_HASH_TAB_PCI_ADDR_HI&t;&t;0xf238
DECL|macro|GT64260_ENET_2_CNTL_LO
mdefine_line|#define&t;GT64260_ENET_2_CNTL_LO&t;&t;&t;&t;0xf240
DECL|macro|GT64260_ENET_2_CNTL_HI
mdefine_line|#define&t;GT64260_ENET_2_CNTL_HI&t;&t;&t;&t;0xf244
DECL|macro|GT64260_ENET_2_RX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_2_RX_BUF_PCI_ADDR_HI&t;&t;0xf248
DECL|macro|GT64260_ENET_2_TX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_2_TX_BUF_PCI_ADDR_HI&t;&t;0xf24c
DECL|macro|GT64260_ENET_2_RX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_2_RX_DESC_ADDR_HI&t;&t;&t;0xf250
DECL|macro|GT64260_ENET_2_TX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_2_TX_DESC_ADDR_HI&t;&t;&t;0xf254
DECL|macro|GT64260_ENET_2_HASH_TAB_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_ENET_2_HASH_TAB_PCI_ADDR_HI&t;&t;0xf258
DECL|macro|GT64260_MPSC_0_CNTL_LO
mdefine_line|#define&t;GT64260_MPSC_0_CNTL_LO&t;&t;&t;&t;0xf280
DECL|macro|GT64260_MPSC_0_CNTL_HI
mdefine_line|#define&t;GT64260_MPSC_0_CNTL_HI&t;&t;&t;&t;0xf284
DECL|macro|GT64260_MPSC_0_RX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_MPSC_0_RX_BUF_PCI_ADDR_HI&t;&t;0xf288
DECL|macro|GT64260_MPSC_0_TX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_MPSC_0_TX_BUF_PCI_ADDR_HI&t;&t;0xf28c
DECL|macro|GT64260_MPSC_0_RX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_MPSC_0_RX_DESC_ADDR_HI&t;&t;&t;0xf290
DECL|macro|GT64260_MPSC_0_TX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_MPSC_0_TX_DESC_ADDR_HI&t;&t;&t;0xf294
DECL|macro|GT64260_MPSC_1_CNTL_LO
mdefine_line|#define&t;GT64260_MPSC_1_CNTL_LO&t;&t;&t;&t;0xf2c0
DECL|macro|GT64260_MPSC_1_CNTL_HI
mdefine_line|#define&t;GT64260_MPSC_1_CNTL_HI&t;&t;&t;&t;0xf2c4
DECL|macro|GT64260_MPSC_1_RX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_MPSC_1_RX_BUF_PCI_ADDR_HI&t;&t;0xf2c8
DECL|macro|GT64260_MPSC_1_TX_BUF_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_MPSC_1_TX_BUF_PCI_ADDR_HI&t;&t;0xf2cc
DECL|macro|GT64260_MPSC_1_RX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_MPSC_1_RX_DESC_ADDR_HI&t;&t;&t;0xf2d0
DECL|macro|GT64260_MPSC_1_TX_DESC_ADDR_HI
mdefine_line|#define&t;GT64260_MPSC_1_TX_DESC_ADDR_HI&t;&t;&t;0xf2d4
DECL|macro|GT64260_SER_INIT_PCI_ADDR_HI
mdefine_line|#define&t;GT64260_SER_INIT_PCI_ADDR_HI&t;&t;&t;0xf320
DECL|macro|GT64260_SER_INIT_LAST_DATA
mdefine_line|#define&t;GT64260_SER_INIT_LAST_DATA&t;&t;&t;0xf324
DECL|macro|GT64260_SER_INIT_CONTROL
mdefine_line|#define&t;GT64260_SER_INIT_CONTROL&t;&t;&t;0xf328
DECL|macro|GT64260_SER_INIT_STATUS
mdefine_line|#define&t;GT64260_SER_INIT_STATUS&t;&t;&t;&t;0xf32c
DECL|macro|GT64260_COMM_ARBITER_CNTL
mdefine_line|#define&t;GT64260_COMM_ARBITER_CNTL&t;&t;&t;0xf300
DECL|macro|GT64260_COMM_CONFIG
mdefine_line|#define&t;GT64260_COMM_CONFIG&t;&t;&t;&t;0xb40c
DECL|macro|GT64260_COMM_XBAR_TO
mdefine_line|#define&t;GT64260_COMM_XBAR_TO&t;&t;&t;&t;0xf304
DECL|macro|GT64260_COMM_INTR_CAUSE
mdefine_line|#define&t;GT64260_COMM_INTR_CAUSE&t;&t;&t;&t;0xf310
DECL|macro|GT64260_COMM_INTR_MASK
mdefine_line|#define&t;GT64260_COMM_INTR_MASK&t;&t;&t;&t;0xf314
DECL|macro|GT64260_COMM_ERR_ADDR
mdefine_line|#define&t;GT64260_COMM_ERR_ADDR&t;&t;&t;&t;0xf318
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Fast Ethernet Controller Interface Registers&n; *&n; *****************************************************************************&n; */
DECL|macro|GT64260_ENET_PHY_ADDR
mdefine_line|#define&t;GT64260_ENET_PHY_ADDR&t;&t;&t;&t;0x2000
DECL|macro|GT64260_ENET_ESMIR
mdefine_line|#define&t;GT64260_ENET_ESMIR&t;&t;&t;&t;0x2010
DECL|macro|GT64260_ENET_E0PCR
mdefine_line|#define&t;GT64260_ENET_E0PCR&t;&t;&t;&t;0x2400
DECL|macro|GT64260_ENET_E0PCXR
mdefine_line|#define&t;GT64260_ENET_E0PCXR&t;&t;&t;&t;0x2408
DECL|macro|GT64260_ENET_E0PCMR
mdefine_line|#define&t;GT64260_ENET_E0PCMR&t;&t;&t;&t;0x2410
DECL|macro|GT64260_ENET_E0PSR
mdefine_line|#define&t;GT64260_ENET_E0PSR&t;&t;&t;&t;0x2418
DECL|macro|GT64260_ENET_E0SPR
mdefine_line|#define&t;GT64260_ENET_E0SPR&t;&t;&t;&t;0x2420
DECL|macro|GT64260_ENET_E0HTPR
mdefine_line|#define&t;GT64260_ENET_E0HTPR&t;&t;&t;&t;0x2428
DECL|macro|GT64260_ENET_E0FCSAL
mdefine_line|#define&t;GT64260_ENET_E0FCSAL&t;&t;&t;&t;0x2430
DECL|macro|GT64260_ENET_E0FCSAH
mdefine_line|#define&t;GT64260_ENET_E0FCSAH&t;&t;&t;&t;0x2438
DECL|macro|GT64260_ENET_E0SDCR
mdefine_line|#define&t;GT64260_ENET_E0SDCR&t;&t;&t;&t;0x2440
DECL|macro|GT64260_ENET_E0SDCMR
mdefine_line|#define&t;GT64260_ENET_E0SDCMR&t;&t;&t;&t;0x2448
DECL|macro|GT64260_ENET_E0ICR
mdefine_line|#define&t;GT64260_ENET_E0ICR&t;&t;&t;&t;0x2450
DECL|macro|GT64260_ENET_E0IMR
mdefine_line|#define&t;GT64260_ENET_E0IMR&t;&t;&t;&t;0x2458
DECL|macro|GT64260_ENET_E0FRDP0
mdefine_line|#define&t;GT64260_ENET_E0FRDP0&t;&t;&t;&t;0x2480
DECL|macro|GT64260_ENET_E0FRDP1
mdefine_line|#define&t;GT64260_ENET_E0FRDP1&t;&t;&t;&t;0x2484
DECL|macro|GT64260_ENET_E0FRDP2
mdefine_line|#define&t;GT64260_ENET_E0FRDP2&t;&t;&t;&t;0x2488
DECL|macro|GT64260_ENET_E0FRDP3
mdefine_line|#define&t;GT64260_ENET_E0FRDP3&t;&t;&t;&t;0x248c
DECL|macro|GT64260_ENET_E0CRDP0
mdefine_line|#define&t;GT64260_ENET_E0CRDP0&t;&t;&t;&t;0x24a0
DECL|macro|GT64260_ENET_E0CRDP1
mdefine_line|#define&t;GT64260_ENET_E0CRDP1&t;&t;&t;&t;0x24a4
DECL|macro|GT64260_ENET_E0CRDP2
mdefine_line|#define&t;GT64260_ENET_E0CRDP2&t;&t;&t;&t;0x24a8
DECL|macro|GT64260_ENET_E0CRDP3
mdefine_line|#define&t;GT64260_ENET_E0CRDP3&t;&t;&t;&t;0x24ac
DECL|macro|GT64260_ENET_E0CTDP0
mdefine_line|#define&t;GT64260_ENET_E0CTDP0&t;&t;&t;&t;0x24e0
DECL|macro|GT64260_ENET_E0CTDP1
mdefine_line|#define&t;GT64260_ENET_E0CTDP1&t;&t;&t;&t;0x24e4
DECL|macro|GT64260_ENET_0_DSCP2P0L
mdefine_line|#define&t;GT64260_ENET_0_DSCP2P0L&t;&t;&t;&t;0x2460
DECL|macro|GT64260_ENET_0_DSCP2P0H
mdefine_line|#define&t;GT64260_ENET_0_DSCP2P0H&t;&t;&t;&t;0x2464
DECL|macro|GT64260_ENET_0_DSCP2P1L
mdefine_line|#define&t;GT64260_ENET_0_DSCP2P1L&t;&t;&t;&t;0x2468
DECL|macro|GT64260_ENET_0_DSCP2P1H
mdefine_line|#define&t;GT64260_ENET_0_DSCP2P1H&t;&t;&t;&t;0x246c
DECL|macro|GT64260_ENET_0_VPT2P
mdefine_line|#define&t;GT64260_ENET_0_VPT2P&t;&t;&t;&t;0x2470
DECL|macro|GT64260_ENET_0_MIB_CTRS
mdefine_line|#define&t;GT64260_ENET_0_MIB_CTRS&t;&t;&t;&t;0x2500
DECL|macro|GT64260_ENET_E1PCR
mdefine_line|#define&t;GT64260_ENET_E1PCR&t;&t;&t;&t;0x2800
DECL|macro|GT64260_ENET_E1PCXR
mdefine_line|#define&t;GT64260_ENET_E1PCXR&t;&t;&t;&t;0x2808
DECL|macro|GT64260_ENET_E1PCMR
mdefine_line|#define&t;GT64260_ENET_E1PCMR&t;&t;&t;&t;0x2810
DECL|macro|GT64260_ENET_E1PSR
mdefine_line|#define&t;GT64260_ENET_E1PSR&t;&t;&t;&t;0x2818
DECL|macro|GT64260_ENET_E1SPR
mdefine_line|#define&t;GT64260_ENET_E1SPR&t;&t;&t;&t;0x2820
DECL|macro|GT64260_ENET_E1HTPR
mdefine_line|#define&t;GT64260_ENET_E1HTPR&t;&t;&t;&t;0x2828
DECL|macro|GT64260_ENET_E1FCSAL
mdefine_line|#define&t;GT64260_ENET_E1FCSAL&t;&t;&t;&t;0x2830
DECL|macro|GT64260_ENET_E1FCSAH
mdefine_line|#define&t;GT64260_ENET_E1FCSAH&t;&t;&t;&t;0x2838
DECL|macro|GT64260_ENET_E1SDCR
mdefine_line|#define&t;GT64260_ENET_E1SDCR&t;&t;&t;&t;0x2840
DECL|macro|GT64260_ENET_E1SDCMR
mdefine_line|#define&t;GT64260_ENET_E1SDCMR&t;&t;&t;&t;0x2848
DECL|macro|GT64260_ENET_E1ICR
mdefine_line|#define&t;GT64260_ENET_E1ICR&t;&t;&t;&t;0x2850
DECL|macro|GT64260_ENET_E1IMR
mdefine_line|#define&t;GT64260_ENET_E1IMR&t;&t;&t;&t;0x2858
DECL|macro|GT64260_ENET_E1FRDP0
mdefine_line|#define&t;GT64260_ENET_E1FRDP0&t;&t;&t;&t;0x2880
DECL|macro|GT64260_ENET_E1FRDP1
mdefine_line|#define&t;GT64260_ENET_E1FRDP1&t;&t;&t;&t;0x2884
DECL|macro|GT64260_ENET_E1FRDP2
mdefine_line|#define&t;GT64260_ENET_E1FRDP2&t;&t;&t;&t;0x2888
DECL|macro|GT64260_ENET_E1FRDP3
mdefine_line|#define&t;GT64260_ENET_E1FRDP3&t;&t;&t;&t;0x288c
DECL|macro|GT64260_ENET_E1CRDP0
mdefine_line|#define&t;GT64260_ENET_E1CRDP0&t;&t;&t;&t;0x28a0
DECL|macro|GT64260_ENET_E1CRDP1
mdefine_line|#define&t;GT64260_ENET_E1CRDP1&t;&t;&t;&t;0x28a4
DECL|macro|GT64260_ENET_E1CRDP2
mdefine_line|#define&t;GT64260_ENET_E1CRDP2&t;&t;&t;&t;0x28a8
DECL|macro|GT64260_ENET_E1CRDP3
mdefine_line|#define&t;GT64260_ENET_E1CRDP3&t;&t;&t;&t;0x28ac
DECL|macro|GT64260_ENET_E1CTDP0
mdefine_line|#define&t;GT64260_ENET_E1CTDP0&t;&t;&t;&t;0x28e0
DECL|macro|GT64260_ENET_E1CTDP1
mdefine_line|#define&t;GT64260_ENET_E1CTDP1&t;&t;&t;&t;0x28e4
DECL|macro|GT64260_ENET_1_DSCP2P0L
mdefine_line|#define&t;GT64260_ENET_1_DSCP2P0L&t;&t;&t;&t;0x2860
DECL|macro|GT64260_ENET_1_DSCP2P0H
mdefine_line|#define&t;GT64260_ENET_1_DSCP2P0H&t;&t;&t;&t;0x2864
DECL|macro|GT64260_ENET_1_DSCP2P1L
mdefine_line|#define&t;GT64260_ENET_1_DSCP2P1L&t;&t;&t;&t;0x2868
DECL|macro|GT64260_ENET_1_DSCP2P1H
mdefine_line|#define&t;GT64260_ENET_1_DSCP2P1H&t;&t;&t;&t;0x286c
DECL|macro|GT64260_ENET_1_VPT2P
mdefine_line|#define&t;GT64260_ENET_1_VPT2P&t;&t;&t;&t;0x2870
DECL|macro|GT64260_ENET_1_MIB_CTRS
mdefine_line|#define&t;GT64260_ENET_1_MIB_CTRS&t;&t;&t;&t;0x2900
DECL|macro|GT64260_ENET_E2PCR
mdefine_line|#define&t;GT64260_ENET_E2PCR&t;&t;&t;&t;0x2c00
DECL|macro|GT64260_ENET_E2PCXR
mdefine_line|#define&t;GT64260_ENET_E2PCXR&t;&t;&t;&t;0x2c08
DECL|macro|GT64260_ENET_E2PCMR
mdefine_line|#define&t;GT64260_ENET_E2PCMR&t;&t;&t;&t;0x2c10
DECL|macro|GT64260_ENET_E2PSR
mdefine_line|#define&t;GT64260_ENET_E2PSR&t;&t;&t;&t;0x2c18
DECL|macro|GT64260_ENET_E2SPR
mdefine_line|#define&t;GT64260_ENET_E2SPR&t;&t;&t;&t;0x2c20
DECL|macro|GT64260_ENET_E2HTPR
mdefine_line|#define&t;GT64260_ENET_E2HTPR&t;&t;&t;&t;0x2c28
DECL|macro|GT64260_ENET_E2FCSAL
mdefine_line|#define&t;GT64260_ENET_E2FCSAL&t;&t;&t;&t;0x2c30
DECL|macro|GT64260_ENET_E2FCSAH
mdefine_line|#define&t;GT64260_ENET_E2FCSAH&t;&t;&t;&t;0x2c38
DECL|macro|GT64260_ENET_E2SDCR
mdefine_line|#define&t;GT64260_ENET_E2SDCR&t;&t;&t;&t;0x2c40
DECL|macro|GT64260_ENET_E2SDCMR
mdefine_line|#define&t;GT64260_ENET_E2SDCMR&t;&t;&t;&t;0x2c48
DECL|macro|GT64260_ENET_E2ICR
mdefine_line|#define&t;GT64260_ENET_E2ICR&t;&t;&t;&t;0x2c50
DECL|macro|GT64260_ENET_E2IMR
mdefine_line|#define&t;GT64260_ENET_E2IMR&t;&t;&t;&t;0x2c58
DECL|macro|GT64260_ENET_E2FRDP0
mdefine_line|#define&t;GT64260_ENET_E2FRDP0&t;&t;&t;&t;0x2c80
DECL|macro|GT64260_ENET_E2FRDP1
mdefine_line|#define&t;GT64260_ENET_E2FRDP1&t;&t;&t;&t;0x2c84
DECL|macro|GT64260_ENET_E2FRDP2
mdefine_line|#define&t;GT64260_ENET_E2FRDP2&t;&t;&t;&t;0x2c88
DECL|macro|GT64260_ENET_E2FRDP3
mdefine_line|#define&t;GT64260_ENET_E2FRDP3&t;&t;&t;&t;0x2c8c
DECL|macro|GT64260_ENET_E2CRDP0
mdefine_line|#define&t;GT64260_ENET_E2CRDP0&t;&t;&t;&t;0x2ca0
DECL|macro|GT64260_ENET_E2CRDP1
mdefine_line|#define&t;GT64260_ENET_E2CRDP1&t;&t;&t;&t;0x2ca4
DECL|macro|GT64260_ENET_E2CRDP2
mdefine_line|#define&t;GT64260_ENET_E2CRDP2&t;&t;&t;&t;0x2ca8
DECL|macro|GT64260_ENET_E2CRDP3
mdefine_line|#define&t;GT64260_ENET_E2CRDP3&t;&t;&t;&t;0x2cac
DECL|macro|GT64260_ENET_E2CTDP0
mdefine_line|#define&t;GT64260_ENET_E2CTDP0&t;&t;&t;&t;0x2ce0
DECL|macro|GT64260_ENET_E2CTDP1
mdefine_line|#define&t;GT64260_ENET_E2CTDP1&t;&t;&t;&t;0x2ce4
DECL|macro|GT64260_ENET_2_DSCP2P0L
mdefine_line|#define&t;GT64260_ENET_2_DSCP2P0L&t;&t;&t;&t;0x2c60
DECL|macro|GT64260_ENET_2_DSCP2P0H
mdefine_line|#define&t;GT64260_ENET_2_DSCP2P0H&t;&t;&t;&t;0x2c64
DECL|macro|GT64260_ENET_2_DSCP2P1L
mdefine_line|#define&t;GT64260_ENET_2_DSCP2P1L&t;&t;&t;&t;0x2c68
DECL|macro|GT64260_ENET_2_DSCP2P1H
mdefine_line|#define&t;GT64260_ENET_2_DSCP2P1H&t;&t;&t;&t;0x2c6c
DECL|macro|GT64260_ENET_2_VPT2P
mdefine_line|#define&t;GT64260_ENET_2_VPT2P&t;&t;&t;&t;0x2c70
DECL|macro|GT64260_ENET_2_MIB_CTRS
mdefine_line|#define&t;GT64260_ENET_2_MIB_CTRS&t;&t;&t;&t;0x2d00
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Multi-Protocol Serial Controller Interface Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* Signal Routing */
DECL|macro|GT64260_MPSC_MRR
mdefine_line|#define&t;GT64260_MPSC_MRR&t;&t;&t;&t;0xb400
DECL|macro|GT64260_MPSC_RCRR
mdefine_line|#define&t;GT64260_MPSC_RCRR&t;&t;&t;&t;0xb404
DECL|macro|GT64260_MPSC_TCRR
mdefine_line|#define&t;GT64260_MPSC_TCRR&t;&t;&t;&t;0xb408
multiline_comment|/* Main Configuratino Registers */
DECL|macro|GT64260_MPSC_0_MMCRL
mdefine_line|#define&t;GT64260_MPSC_0_MMCRL&t;&t;&t;&t;0x8000
DECL|macro|GT64260_MPSC_0_MMCRH
mdefine_line|#define&t;GT64260_MPSC_0_MMCRH&t;&t;&t;&t;0x8004
DECL|macro|GT64260_MPSC_0_MPCR
mdefine_line|#define&t;GT64260_MPSC_0_MPCR&t;&t;&t;&t;0x8008
DECL|macro|GT64260_MPSC_0_CHR_1
mdefine_line|#define&t;GT64260_MPSC_0_CHR_1&t;&t;&t;&t;0x800c
DECL|macro|GT64260_MPSC_0_CHR_2
mdefine_line|#define&t;GT64260_MPSC_0_CHR_2&t;&t;&t;&t;0x8010
DECL|macro|GT64260_MPSC_0_CHR_3
mdefine_line|#define&t;GT64260_MPSC_0_CHR_3&t;&t;&t;&t;0x8014
DECL|macro|GT64260_MPSC_0_CHR_4
mdefine_line|#define&t;GT64260_MPSC_0_CHR_4&t;&t;&t;&t;0x8018
DECL|macro|GT64260_MPSC_0_CHR_5
mdefine_line|#define&t;GT64260_MPSC_0_CHR_5&t;&t;&t;&t;0x801c
DECL|macro|GT64260_MPSC_0_CHR_6
mdefine_line|#define&t;GT64260_MPSC_0_CHR_6&t;&t;&t;&t;0x8020
DECL|macro|GT64260_MPSC_0_CHR_7
mdefine_line|#define&t;GT64260_MPSC_0_CHR_7&t;&t;&t;&t;0x8024
DECL|macro|GT64260_MPSC_0_CHR_8
mdefine_line|#define&t;GT64260_MPSC_0_CHR_8&t;&t;&t;&t;0x8028
DECL|macro|GT64260_MPSC_0_CHR_9
mdefine_line|#define&t;GT64260_MPSC_0_CHR_9&t;&t;&t;&t;0x802c
DECL|macro|GT64260_MPSC_0_CHR_10
mdefine_line|#define&t;GT64260_MPSC_0_CHR_10&t;&t;&t;&t;0x8030
DECL|macro|GT64260_MPSC_0_CHR_11
mdefine_line|#define&t;GT64260_MPSC_0_CHR_11&t;&t;&t;&t;0x8034
DECL|macro|GT64260_MPSC_1_MMCRL
mdefine_line|#define&t;GT64260_MPSC_1_MMCRL&t;&t;&t;&t;0x9000
DECL|macro|GT64260_MPSC_1_MMCRH
mdefine_line|#define&t;GT64260_MPSC_1_MMCRH&t;&t;&t;&t;0x9004
DECL|macro|GT64260_MPSC_1_MPCR
mdefine_line|#define&t;GT64260_MPSC_1_MPCR&t;&t;&t;&t;0x9008
DECL|macro|GT64260_MPSC_1_CHR_1
mdefine_line|#define&t;GT64260_MPSC_1_CHR_1&t;&t;&t;&t;0x900c
DECL|macro|GT64260_MPSC_1_CHR_2
mdefine_line|#define&t;GT64260_MPSC_1_CHR_2&t;&t;&t;&t;0x9010
DECL|macro|GT64260_MPSC_1_CHR_3
mdefine_line|#define&t;GT64260_MPSC_1_CHR_3&t;&t;&t;&t;0x9014
DECL|macro|GT64260_MPSC_1_CHR_4
mdefine_line|#define&t;GT64260_MPSC_1_CHR_4&t;&t;&t;&t;0x9018
DECL|macro|GT64260_MPSC_1_CHR_5
mdefine_line|#define&t;GT64260_MPSC_1_CHR_5&t;&t;&t;&t;0x901c
DECL|macro|GT64260_MPSC_1_CHR_6
mdefine_line|#define&t;GT64260_MPSC_1_CHR_6&t;&t;&t;&t;0x9020
DECL|macro|GT64260_MPSC_1_CHR_7
mdefine_line|#define&t;GT64260_MPSC_1_CHR_7&t;&t;&t;&t;0x9024
DECL|macro|GT64260_MPSC_1_CHR_8
mdefine_line|#define&t;GT64260_MPSC_1_CHR_8&t;&t;&t;&t;0x9028
DECL|macro|GT64260_MPSC_1_CHR_9
mdefine_line|#define&t;GT64260_MPSC_1_CHR_9&t;&t;&t;&t;0x902c
DECL|macro|GT64260_MPSC_1_CHR_10
mdefine_line|#define&t;GT64260_MPSC_1_CHR_10&t;&t;&t;&t;0x9030
DECL|macro|GT64260_MPSC_1_CHR_11
mdefine_line|#define&t;GT64260_MPSC_1_CHR_11&t;&t;&t;&t;0x9034
DECL|macro|GT64260_MPSC_0_INTR_CAUSE
mdefine_line|#define&t;GT64260_MPSC_0_INTR_CAUSE&t;&t;&t;0xb804
DECL|macro|GT64260_MPSC_0_INTR_MASK
mdefine_line|#define&t;GT64260_MPSC_0_INTR_MASK&t;&t;&t;0xb884
DECL|macro|GT64260_MPSC_1_INTR_CAUSE
mdefine_line|#define&t;GT64260_MPSC_1_INTR_CAUSE&t;&t;&t;0xb80c
DECL|macro|GT64260_MPSC_1_INTR_MASK
mdefine_line|#define&t;GT64260_MPSC_1_INTR_MASK&t;&t;&t;0xb88c
DECL|macro|GT64260_MPSC_UART_CR_TEV
mdefine_line|#define&t;GT64260_MPSC_UART_CR_TEV&t;&t;&t;(1&lt;&lt;1)
DECL|macro|GT64260_MPSC_UART_CR_TA
mdefine_line|#define&t;GT64260_MPSC_UART_CR_TA&t;&t;&t;&t;(1&lt;&lt;7)
DECL|macro|GT64260_MPSC_UART_CR_TTCS
mdefine_line|#define&t;GT64260_MPSC_UART_CR_TTCS&t;&t;&t;(1&lt;&lt;9)
DECL|macro|GT64260_MPSC_UART_CR_REV
mdefine_line|#define&t;GT64260_MPSC_UART_CR_REV&t;&t;&t;(1&lt;&lt;17)
DECL|macro|GT64260_MPSC_UART_CR_RA
mdefine_line|#define&t;GT64260_MPSC_UART_CR_RA&t;&t;&t;&t;(1&lt;&lt;23)
DECL|macro|GT64260_MPSC_UART_CR_CRD
mdefine_line|#define&t;GT64260_MPSC_UART_CR_CRD&t;&t;&t;(1&lt;&lt;25)
DECL|macro|GT64260_MPSC_UART_CR_EH
mdefine_line|#define&t;GT64260_MPSC_UART_CR_EH&t;&t;&t;&t;(1&lt;&lt;31)
DECL|macro|GT64260_MPSC_UART_ESR_CTS
mdefine_line|#define&t;GT64260_MPSC_UART_ESR_CTS&t;&t;&t;(1&lt;&lt;0)
DECL|macro|GT64260_MPSC_UART_ESR_CD
mdefine_line|#define&t;GT64260_MPSC_UART_ESR_CD&t;&t;&t;(1&lt;&lt;1)
DECL|macro|GT64260_MPSC_UART_ESR_TIDLE
mdefine_line|#define&t;GT64260_MPSC_UART_ESR_TIDLE&t;&t;&t;(1&lt;&lt;3)
DECL|macro|GT64260_MPSC_UART_ESR_RHS
mdefine_line|#define&t;GT64260_MPSC_UART_ESR_RHS&t;&t;&t;(1&lt;&lt;5)
DECL|macro|GT64260_MPSC_UART_ESR_RLS
mdefine_line|#define&t;GT64260_MPSC_UART_ESR_RLS&t;&t;&t;(1&lt;&lt;7)
DECL|macro|GT64260_MPSC_UART_ESR_RLIDL
mdefine_line|#define&t;GT64260_MPSC_UART_ESR_RLIDL&t;&t;&t;(1&lt;&lt;11)
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Serial DMA Controller Interface Registers&n; *&n; *****************************************************************************&n; */
DECL|macro|GT64260_SDMA_0_SDC
mdefine_line|#define&t;GT64260_SDMA_0_SDC&t;&t;&t;&t;0x4000
DECL|macro|GT64260_SDMA_0_SDCM
mdefine_line|#define&t;GT64260_SDMA_0_SDCM&t;&t;&t;&t;0x4008
DECL|macro|GT64260_SDMA_0_RX_DESC
mdefine_line|#define&t;GT64260_SDMA_0_RX_DESC&t;&t;&t;&t;0x4800
DECL|macro|GT64260_SDMA_0_RX_BUF_PTR
mdefine_line|#define&t;GT64260_SDMA_0_RX_BUF_PTR&t;&t;&t;0x4808
DECL|macro|GT64260_SDMA_0_SCRDP
mdefine_line|#define&t;GT64260_SDMA_0_SCRDP&t;&t;&t;&t;0x4810
DECL|macro|GT64260_SDMA_0_TX_DESC
mdefine_line|#define&t;GT64260_SDMA_0_TX_DESC&t;&t;&t;&t;0x4c00
DECL|macro|GT64260_SDMA_0_SCTDP
mdefine_line|#define&t;GT64260_SDMA_0_SCTDP&t;&t;&t;&t;0x4c10
DECL|macro|GT64260_SDMA_0_SFTDP
mdefine_line|#define&t;GT64260_SDMA_0_SFTDP&t;&t;&t;&t;0x4c14
DECL|macro|GT64260_SDMA_1_SDC
mdefine_line|#define&t;GT64260_SDMA_1_SDC&t;&t;&t;&t;0x6000
DECL|macro|GT64260_SDMA_1_SDCM
mdefine_line|#define&t;GT64260_SDMA_1_SDCM&t;&t;&t;&t;0x6008
DECL|macro|GT64260_SDMA_1_RX_DESC
mdefine_line|#define&t;GT64260_SDMA_1_RX_DESC&t;&t;&t;&t;0x6800
DECL|macro|GT64260_SDMA_1_RX_BUF_PTR
mdefine_line|#define GT64260_SDMA_1_RX_BUF_PTR                       0x6808
DECL|macro|GT64260_SDMA_1_SCRDP
mdefine_line|#define&t;GT64260_SDMA_1_SCRDP&t;&t;&t;&t;0x6810
DECL|macro|GT64260_SDMA_1_TX_DESC
mdefine_line|#define&t;GT64260_SDMA_1_TX_DESC&t;&t;&t;&t;0x6c00
DECL|macro|GT64260_SDMA_1_SCTDP
mdefine_line|#define&t;GT64260_SDMA_1_SCTDP&t;&t;&t;&t;0x6c10
DECL|macro|GT64260_SDMA_1_SFTDP
mdefine_line|#define&t;GT64260_SDMA_1_SFTDP&t;&t;&t;&t;0x6c14
DECL|macro|GT64260_SDMA_INTR_CAUSE
mdefine_line|#define&t;GT64260_SDMA_INTR_CAUSE&t;&t;&t;&t;0xb800
DECL|macro|GT64260_SDMA_INTR_MASK
mdefine_line|#define&t;GT64260_SDMA_INTR_MASK&t;&t;&t;&t;0xb880
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_PE
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_PE&t;&t;&t;(1&lt;&lt;0)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_CDL
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_CDL&t;&t;&t;(1&lt;&lt;1)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_FR
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_FR&t;&t;&t;(1&lt;&lt;3)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_OR
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_OR&t;&t;&t;(1&lt;&lt;6)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_BR
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_BR&t;&t;&t;(1&lt;&lt;9)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_MI
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_MI&t;&t;&t;(1&lt;&lt;10)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_A
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_A&t;&t;&t;(1&lt;&lt;11)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_AM
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_AM&t;&t;&t;(1&lt;&lt;12)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_CT
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_CT&t;&t;&t;(1&lt;&lt;13)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_C
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_C&t;&t;&t;(1&lt;&lt;14)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_ES
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_ES&t;&t;&t;(1&lt;&lt;15)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_L
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_L&t;&t;&t;(1&lt;&lt;16)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_F
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_F&t;&t;&t;(1&lt;&lt;17)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_P
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_P&t;&t;&t;(1&lt;&lt;18)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_EI
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_EI&t;&t;&t;(1&lt;&lt;23)
DECL|macro|GT64260_SDMA_DESC_CMDSTAT_O
mdefine_line|#define&t;GT64260_SDMA_DESC_CMDSTAT_O&t;&t;&t;(1&lt;&lt;31)
DECL|macro|GT64260_SDMA_SDC_RFT
mdefine_line|#define&t;GT64260_SDMA_SDC_RFT&t;&t;&t;&t;(1&lt;&lt;0)
DECL|macro|GT64260_SDMA_SDC_SFM
mdefine_line|#define&t;GT64260_SDMA_SDC_SFM&t;&t;&t;&t;(1&lt;&lt;1)
DECL|macro|GT64260_SDMA_SDC_BLMR
mdefine_line|#define&t;GT64260_SDMA_SDC_BLMR&t;&t;&t;&t;(1&lt;&lt;6)
DECL|macro|GT64260_SDMA_SDC_BLMT
mdefine_line|#define&t;GT64260_SDMA_SDC_BLMT&t;&t;&t;&t;(1&lt;&lt;7)
DECL|macro|GT64260_SDMA_SDC_POVR
mdefine_line|#define&t;GT64260_SDMA_SDC_POVR&t;&t;&t;&t;(1&lt;&lt;8)
DECL|macro|GT64260_SDMA_SDC_RIFB
mdefine_line|#define&t;GT64260_SDMA_SDC_RIFB&t;&t;&t;&t;(1&lt;&lt;9)
DECL|macro|GT64260_SDMA_SDCM_ERD
mdefine_line|#define&t;GT64260_SDMA_SDCM_ERD&t;&t;&t;&t;(1&lt;&lt;7)
DECL|macro|GT64260_SDMA_SDCM_AR
mdefine_line|#define&t;GT64260_SDMA_SDCM_AR&t;&t;&t;&t;(1&lt;&lt;15)
DECL|macro|GT64260_SDMA_SDCM_STD
mdefine_line|#define&t;GT64260_SDMA_SDCM_STD&t;&t;&t;&t;(1&lt;&lt;16)
DECL|macro|GT64260_SDMA_SDCM_TXD
mdefine_line|#define&t;GT64260_SDMA_SDCM_TXD&t;&t;&t;&t;(1&lt;&lt;23)
DECL|macro|GT64260_SDMA_SDCM_AT
mdefine_line|#define&t;GT64260_SDMA_SDCM_AT&t;&t;&t;&t;(1&lt;&lt;31)
DECL|macro|GT64260_SDMA_0_CAUSE_RXBUF
mdefine_line|#define&t;GT64260_SDMA_0_CAUSE_RXBUF&t;&t;&t;(1&lt;&lt;0)
DECL|macro|GT64260_SDMA_0_CAUSE_RXERR
mdefine_line|#define&t;GT64260_SDMA_0_CAUSE_RXERR&t;&t;&t;(1&lt;&lt;1)
DECL|macro|GT64260_SDMA_0_CAUSE_TXBUF
mdefine_line|#define&t;GT64260_SDMA_0_CAUSE_TXBUF&t;&t;&t;(1&lt;&lt;2)
DECL|macro|GT64260_SDMA_0_CAUSE_TXEND
mdefine_line|#define&t;GT64260_SDMA_0_CAUSE_TXEND&t;&t;&t;(1&lt;&lt;3)
DECL|macro|GT64260_SDMA_1_CAUSE_RXBUF
mdefine_line|#define&t;GT64260_SDMA_1_CAUSE_RXBUF&t;&t;&t;(1&lt;&lt;8)
DECL|macro|GT64260_SDMA_1_CAUSE_RXERR
mdefine_line|#define&t;GT64260_SDMA_1_CAUSE_RXERR&t;&t;&t;(1&lt;&lt;9)
DECL|macro|GT64260_SDMA_1_CAUSE_TXBUF
mdefine_line|#define&t;GT64260_SDMA_1_CAUSE_TXBUF&t;&t;&t;(1&lt;&lt;10)
DECL|macro|GT64260_SDMA_1_CAUSE_TXEND
mdefine_line|#define&t;GT64260_SDMA_1_CAUSE_TXEND&t;&t;&t;(1&lt;&lt;11)
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Baud Rate Generator Interface Registers&n; *&n; *****************************************************************************&n; */
DECL|macro|GT64260_BRG_0_BCR
mdefine_line|#define&t;GT64260_BRG_0_BCR&t;&t;&t;&t;0xb200
DECL|macro|GT64260_BRG_0_BTR
mdefine_line|#define&t;GT64260_BRG_0_BTR&t;&t;&t;&t;0xb204
DECL|macro|GT64260_BRG_1_BCR
mdefine_line|#define&t;GT64260_BRG_1_BCR&t;&t;&t;&t;0xb208
DECL|macro|GT64260_BRG_1_BTR
mdefine_line|#define&t;GT64260_BRG_1_BTR&t;&t;&t;&t;0xb20c
DECL|macro|GT64260_BRG_2_BCR
mdefine_line|#define&t;GT64260_BRG_2_BCR&t;&t;&t;&t;0xb210
DECL|macro|GT64260_BRG_2_BTR
mdefine_line|#define&t;GT64260_BRG_2_BTR&t;&t;&t;&t;0xb214
DECL|macro|GT64260_BRG_INTR_CAUSE
mdefine_line|#define&t;GT64260_BRG_INTR_CAUSE&t;&t;&t;&t;0xb834
DECL|macro|GT64260_BRG_INTR_MASK
mdefine_line|#define&t;GT64260_BRG_INTR_MASK&t;&t;&t;&t;0xb8b4
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Watchdog Timer Interface Registers&n; *&n; *****************************************************************************&n; */
DECL|macro|GT64260_WDT_WDC
mdefine_line|#define&t;GT64260_WDT_WDC&t;&t;&t;&t;&t;0xb410
DECL|macro|GT64260_WDT_WDV
mdefine_line|#define&t;GT64260_WDT_WDV&t;&t;&t;&t;&t;0xb414
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t; General Purpose Pins Controller Interface Registers&n; *&n; *****************************************************************************&n; */
DECL|macro|GT64260_GPP_IO_CNTL
mdefine_line|#define&t;GT64260_GPP_IO_CNTL&t;&t;&t;&t;0xf100
DECL|macro|GT64260_GPP_LEVEL_CNTL
mdefine_line|#define&t;GT64260_GPP_LEVEL_CNTL&t;&t;&t;&t;0xf110
DECL|macro|GT64260_GPP_VALUE
mdefine_line|#define&t;GT64260_GPP_VALUE&t;&t;&t;&t;0xf104
DECL|macro|GT64260_GPP_INTR_CAUSE
mdefine_line|#define&t;GT64260_GPP_INTR_CAUSE&t;&t;&t;&t;0xf108
DECL|macro|GT64260_GPP_INTR_MASK
mdefine_line|#define&t;GT64260_GPP_INTR_MASK&t;&t;&t;&t;0xf10c
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Multi-Purpose Pins Controller Interface Registers&n; *&n; *****************************************************************************&n; */
DECL|macro|GT64260_MPP_CNTL_0
mdefine_line|#define&t;GT64260_MPP_CNTL_0&t;&t;&t;&t;0xf000
DECL|macro|GT64260_MPP_CNTL_1
mdefine_line|#define&t;GT64260_MPP_CNTL_1&t;&t;&t;&t;0xf004
DECL|macro|GT64260_MPP_CNTL_2
mdefine_line|#define&t;GT64260_MPP_CNTL_2&t;&t;&t;&t;0xf008
DECL|macro|GT64260_MPP_CNTL_3
mdefine_line|#define&t;GT64260_MPP_CNTL_3&t;&t;&t;&t;0xf00c
DECL|macro|GT64260_MPP_SERIAL_PORTS_MULTIPLEX
mdefine_line|#define&t;GT64260_MPP_SERIAL_PORTS_MULTIPLEX&t;&t;0xf010
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;I2C Controller Interface Registers&n; *&n; *****************************************************************************&n; */
multiline_comment|/* FIXME: fill in */
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Interrupt Controller Interface Registers&n; *&n; *****************************************************************************&n; */
DECL|macro|GT64260_IC_MAIN_CAUSE_LO
mdefine_line|#define&t;GT64260_IC_MAIN_CAUSE_LO&t;&t;&t;0x0c18
DECL|macro|GT64260_IC_MAIN_CAUSE_HI
mdefine_line|#define&t;GT64260_IC_MAIN_CAUSE_HI&t;&t;&t;0x0c68
DECL|macro|GT64260_IC_CPU_INTR_MASK_LO
mdefine_line|#define&t;GT64260_IC_CPU_INTR_MASK_LO&t;&t;&t;0x0c1c
DECL|macro|GT64260_IC_CPU_INTR_MASK_HI
mdefine_line|#define&t;GT64260_IC_CPU_INTR_MASK_HI&t;&t;&t;0x0c6c
DECL|macro|GT64260_IC_CPU_SELECT_CAUSE
mdefine_line|#define&t;GT64260_IC_CPU_SELECT_CAUSE&t;&t;&t;0x0c70
DECL|macro|GT64260_IC_PCI_0_INTR_MASK_LO
mdefine_line|#define&t;GT64260_IC_PCI_0_INTR_MASK_LO&t;&t;&t;0x0c24
DECL|macro|GT64260_IC_PCI_0_INTR_MASK_HI
mdefine_line|#define&t;GT64260_IC_PCI_0_INTR_MASK_HI&t;&t;&t;0x0c64
DECL|macro|GT64260_IC_PCI_0_SELECT_CAUSE
mdefine_line|#define&t;GT64260_IC_PCI_0_SELECT_CAUSE&t;&t;&t;0x0c74
DECL|macro|GT64260_IC_PCI_1_INTR_MASK_LO
mdefine_line|#define&t;GT64260_IC_PCI_1_INTR_MASK_LO&t;&t;&t;0x0ca4
DECL|macro|GT64260_IC_PCI_1_INTR_MASK_HI
mdefine_line|#define&t;GT64260_IC_PCI_1_INTR_MASK_HI&t;&t;&t;0x0ce4
DECL|macro|GT64260_IC_PCI_1_SELECT_CAUSE
mdefine_line|#define&t;GT64260_IC_PCI_1_SELECT_CAUSE&t;&t;&t;0x0cf4
DECL|macro|GT64260_IC_CPU_INT_0_MASK
mdefine_line|#define&t;GT64260_IC_CPU_INT_0_MASK&t;&t;&t;0x0e60
DECL|macro|GT64260_IC_CPU_INT_1_MASK
mdefine_line|#define&t;GT64260_IC_CPU_INT_1_MASK&t;&t;&t;0x0e64
DECL|macro|GT64260_IC_CPU_INT_2_MASK
mdefine_line|#define&t;GT64260_IC_CPU_INT_2_MASK&t;&t;&t;0x0e68
DECL|macro|GT64260_IC_CPU_INT_3_MASK
mdefine_line|#define&t;GT64260_IC_CPU_INT_3_MASK&t;&t;&t;0x0e6c
macro_line|#endif /* __ASMPPC_GT64260_DEFS_H */
eof
