0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Desktop/FPGA/Lab_Second/Lab_9th/ALU_arthemetic_and_logical/ALU_arthemetic_and_logical.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/Lab_9th/ALU_arthemetic_and_logical/ALU_arthemetic_and_logical.srcs/sim_1/new/ALU_8bit_TB.v,1689103276,verilog,,,,ALU_8bit_Testbench,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/Lab_9th/ALU_arthemetic_and_logical/ALU_arthemetic_and_logical.srcs/sources_1/new/ALU_8bit.v,1689144477,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/Lab_9th/ALU_arthemetic_and_logical/ALU_arthemetic_and_logical.srcs/sim_1/new/ALU_8bit_TB.v,,ALU_8bit,,,,,,,,
