# 2-1-MUX-Introduction-to-VHDL
Assignment provided by Introduction to VHDL (ECGR 4146)

Objective:
In this lab exercise you will write the design file and test bench for a 2:1 MUX.

spring-2022-lab 3a-Multiplexer.pdf 

Deliverable:
PDF that includes VHDL code, Testbench and the simulation waveform of 2:1 Mux.
