Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\dabble.vf" into library work
Parsing module <M2_1_HXILINX_dabble>.
Parsing module <dabble>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\ssd4d09b.vf" into library work
Parsing module <M4_1E_HXILINX_ssd4d09b>.
Parsing module <D2_4E_HXILINX_ssd4d09b>.
Parsing module <CB2CE_HXILINX_ssd4d09b>.
Parsing module <ssd4d09b>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\gnd8.vf" into library work
Parsing module <gnd8>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\gnd4.vf" into library work
Parsing module <gnd4>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\edetect.vf" into library work
Parsing module <edetect>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\dd8b.vf" into library work
Parsing module <M2_1_HXILINX_dd8b>.
Parsing module <dabble_MUSER_dd8b>.
Parsing module <dd8b>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\clkdiv20M.vf" into library work
Parsing module <CD4CE_HXILINX_clkdiv20M>.
Parsing module <clkdiv20M>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\clkdiv20k.vf" into library work
Parsing module <CD4CE_HXILINX_clkdiv20k>.
Parsing module <clkdiv20k>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" into library work
Parsing module <FD8CE_HXILINX_main>.
Parsing module <ADD8_HXILINX_main>.
Parsing module <COMP8_HXILINX_main>.
Parsing module <INV8_HXILINX_main>.
Parsing module <CD4CE_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <D2_4E_HXILINX_main>.
Parsing module <M2_1_HXILINX_main>.
Parsing module <CB2CE_HXILINX_main>.
Parsing module <edetect_MUSER_main>.
Parsing module <clkdiv20k_MUSER_main>.
Parsing module <gnd4_MUSER_main>.
Parsing module <ssd4d09b_MUSER_main>.
Parsing module <dabble_MUSER_main>.
Parsing module <dd8b_MUSER_main>.
Parsing module <clkdiv20M_MUSER_main>.
Parsing module <gnd8_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <ADD8_HXILINX_main>.

Elaborating module <FD8CE_HXILINX_main>.

Elaborating module <COMP8_HXILINX_main>.

Elaborating module <gnd8_MUSER_main>.

Elaborating module <GND>.

Elaborating module <clkdiv20M_MUSER_main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" Line 125: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <VCC>.

Elaborating module <FD_1(INIT=1'b0)>.

Elaborating module <INV>.

Elaborating module <INV8_HXILINX_main>.

Elaborating module <dd8b_MUSER_main>.

Elaborating module <dabble_MUSER_main>.

Elaborating module <NOR2>.

Elaborating module <AND2>.

Elaborating module <NAND2>.

Elaborating module <OR2>.

Elaborating module <M2_1_HXILINX_main>.

Elaborating module <BUF>.

Elaborating module <ssd4d09b_MUSER_main>.

Elaborating module <NAND3>.

Elaborating module <CB2CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" Line 246: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <D2_4E_HXILINX_main>.

Elaborating module <gnd4_MUSER_main>.

Elaborating module <clkdiv20k_MUSER_main>.

Elaborating module <edetect_MUSER_main>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <AND2B1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Set property "HU_SET = XLXI_1_20" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_21" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_10_22" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_11_23" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_19_24" for instance <XLXI_19>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 862: Output port <OFL> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <ADD8_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Found 9-bit adder for signal <n0019> created at line 58.
    Found 9-bit adder for signal <n0010> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_main> synthesized.

Synthesizing Unit <FD8CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_main> synthesized.

Synthesizing Unit <COMP8_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Found 8-bit comparator equal for signal <EQ> created at line 72
    Summary:
	inferred   1 Comparator(s).
Unit <COMP8_HXILINX_main> synthesized.

Synthesizing Unit <gnd8_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Summary:
	no macro.
Unit <gnd8_MUSER_main> synthesized.

Synthesizing Unit <clkdiv20M_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Set property "HU_SET = XLXI_1_13" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_14_14" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_17_15" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_22_16" for instance <XLXI_22>.
    Set property "HU_SET = XLXI_25_17" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_28_18" for instance <XLXI_28>.
    Set property "HU_SET = XLXI_31_19" for instance <XLXI_31>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 729: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 729: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 729: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 729: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 729: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 746: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 746: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 746: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 746: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 746: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 756: Output port <Q0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 756: Output port <Q1> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 756: Output port <Q2> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 756: Output port <Q3> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 756: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 766: Output port <Q0> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 766: Output port <Q1> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 766: Output port <Q2> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 766: Output port <Q3> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 766: Output port <TC> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 776: Output port <Q0> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 776: Output port <Q1> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 776: Output port <Q2> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 776: Output port <Q3> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 776: Output port <TC> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 786: Output port <Q0> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 786: Output port <Q1> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 786: Output port <Q2> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 786: Output port <Q3> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 786: Output port <TC> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 796: Output port <CEO> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 796: Output port <Q0> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 796: Output port <Q1> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 796: Output port <Q2> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 796: Output port <Q3> of the instance <XLXI_31> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <clkdiv20M_MUSER_main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_8_o_add_4_OUT> created at line 125.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

Synthesizing Unit <INV8_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Summary:
	no macro.
Unit <INV8_HXILINX_main> synthesized.

Synthesizing Unit <dd8b_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Summary:
	no macro.
Unit <dd8b_MUSER_main> synthesized.

Synthesizing Unit <dabble_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Set property "HU_SET = XLXI_37_10" for instance <XLXI_37>.
    Set property "HU_SET = XLXI_39_11" for instance <XLXI_39>.
    Set property "HU_SET = XLXI_42_12" for instance <XLXI_42>.
    Summary:
	no macro.
Unit <dabble_MUSER_main> synthesized.

Synthesizing Unit <M2_1_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_main> synthesized.

Synthesizing Unit <ssd4d09b_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Set property "HU_SET = XLXI_162_8" for instance <XLXI_162>.
    Set property "HU_SET = XLXI_183_4" for instance <XLXI_183>.
    Set property "HU_SET = XLXI_184_5" for instance <XLXI_184>.
    Set property "HU_SET = XLXI_185_6" for instance <XLXI_185>.
    Set property "HU_SET = XLXI_186_7" for instance <XLXI_186>.
    Set property "HU_SET = XLXI_210_9" for instance <XLXI_210>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 467: Output port <CEO> of the instance <XLXI_162> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 467: Output port <TC> of the instance <XLXI_162> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ssd4d09b_MUSER_main> synthesized.

Synthesizing Unit <CB2CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_23_o_add_0_OUT> created at line 246.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 156.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <D2_4E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_main> synthesized.

Synthesizing Unit <gnd4_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Summary:
	no macro.
Unit <gnd4_MUSER_main> synthesized.

Synthesizing Unit <clkdiv20k_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_14_1" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_17_2" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_22_3" for instance <XLXI_22>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 296: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 296: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 296: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 296: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 296: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 313: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 313: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 313: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 313: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 313: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 323: Output port <Q0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 323: Output port <Q1> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 323: Output port <Q2> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 323: Output port <Q3> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 323: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 333: Output port <CEO> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 333: Output port <Q0> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 333: Output port <Q1> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 333: Output port <Q2> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf" line 333: Output port <Q3> of the instance <XLXI_22> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <clkdiv20k_MUSER_main> synthesized.

Synthesizing Unit <edetect_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b07-fibbonacci\main.vf".
    Summary:
	no macro.
Unit <edetect_MUSER_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 2-bit adder                                           : 1
 4-bit adder                                           : 11
 9-bit adder                                           : 2
# Registers                                            : 48
 1-bit register                                        : 46
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 110
 1-bit 2-to-1 multiplexer                              : 106
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 2-bit adder                                           : 1
 4-bit adder                                           : 11
 9-bit adder carry in                                  : 1
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 85
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <ssd4d09b_MUSER_main> ...

Optimizing unit <FD8CE_HXILINX_main> ...

Optimizing unit <dd8b_MUSER_main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <CB2CE_HXILINX_main> ...

Optimizing unit <M4_1E_HXILINX_main> ...

Optimizing unit <D2_4E_HXILINX_main> ...

Optimizing unit <ADD8_HXILINX_main> ...

Optimizing unit <COMP8_HXILINX_main> ...

Optimizing unit <INV8_HXILINX_main> ...

Optimizing unit <XLXI_42> ...

Optimizing unit <XLXI_39> ...

Optimizing unit <XLXI_37> ...

Optimizing unit <dabble_MUSER_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 184
#      AND2                        : 10
#      AND2B1                      : 1
#      BUF                         : 4
#      GND                         : 1
#      INV                         : 53
#      LUT2                        : 15
#      LUT3                        : 42
#      LUT4                        : 17
#      LUT5                        : 9
#      LUT6                        : 1
#      MUXCY                       : 8
#      OR2                         : 14
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 67
#      FD                          : 3
#      FD_1                        : 2
#      FDCE                        : 62
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      OBUF                        : 19
# Logical                          : 50
#      NAND2                       : 30
#      NAND3                       : 2
#      NOR2                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  11440     0%  
 Number of Slice LUTs:                  137  out of   5720     2%  
    Number used as Logic:               137  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    204
   Number with an unused Flip Flop:     137  out of    204    67%  
   Number with an unused LUT:            67  out of    204    32%  
   Number of fully used LUT-FF pairs:     0  out of    204     0%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    102    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+--------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)    | Load  |
-----------------------------------------------+--------------------------+-------+
XLXN_69                                        | NONE(XLXI_39)            | 17    |
XLXI_15/XLXI_31/TC(XLXI_15/XLXI_31/Mmux_TC11:O)| NONE(*)(XLXI_15/XLXI_9)  | 1     |
XLXI_23/XLXI_22/TC(XLXI_23/XLXI_22/Mmux_TC11:O)| NONE(*)(XLXI_23/XLXI_10) | 1     |
OSC                                            | BUFGP                    | 46    |
XLXN_36                                        | NONE(XLXI_21/XLXI_162/Q0)| 2     |
-----------------------------------------------+--------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.153ns (Maximum Frequency: 139.805MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 37.056ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_69'
  Clock period: 3.539ns (frequency: 282.546MHz)
  Total number of paths / destination ports: 204 / 17
-------------------------------------------------------------------------
Delay:               3.539ns (Levels of Logic = 13)
  Source:            XLXI_10/Q_2 (FF)
  Destination:       XLXI_39 (FF)
  Source Clock:      XLXN_69 falling
  Destination Clock: XLXN_69 falling

  Data Path: XLXI_10/Q_2 to XLXI_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.031  Q_2 (Q_2)
     end scope: 'XLXI_10:Q<2>'
     begin scope: 'XLXI_11:A<2>'
     LUT3:I0->O            1   0.205   0.580  EQ8_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  EQ8 (EQ)
     end scope: 'XLXI_11:EQ'
     begin scope: 'XLXI_1:CI'
     MUXCY:CI->O           1   0.019   0.000  Madd_n0010_Madd_cy<0> (Madd_n0010_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0010_Madd_cy<1> (Madd_n0010_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0010_Madd_cy<2> (Madd_n0010_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0010_Madd_cy<3> (Madd_n0010_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0010_Madd_cy<4> (Madd_n0010_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0010_Madd_cy<5> (Madd_n0010_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0010_Madd_cy<6> (Madd_n0010_Madd_cy<6>)
     MUXCY:CI->O           1   0.258   0.000  Madd_n0010_Madd_cy<7> (CO)
     end scope: 'XLXI_1:CO'
     FD:D                      0.102          XLXI_39
    ----------------------------------------
    Total                      3.539ns (1.350ns logic, 2.189ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_15/XLXI_31/TC'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_15/XLXI_9 (FF)
  Destination:       XLXI_15/XLXI_9 (FF)
  Source Clock:      XLXI_15/XLXI_31/TC falling
  Destination Clock: XLXI_15/XLXI_31/TC falling

  Data Path: XLXI_15/XLXI_9 to XLXI_15/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_15/XLXI_9 (XLXN_69)
     INV:I->O              1   0.568   0.579  XLXI_15/XLXI_11 (XLXI_15/XLXN_9)
     FD_1:D                    0.102          XLXI_15/XLXI_9
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/XLXI_22/TC'
  Clock period: 2.346ns (frequency: 426.239MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 1)
  Source:            XLXI_23/XLXI_10 (FF)
  Destination:       XLXI_23/XLXI_10 (FF)
  Source Clock:      XLXI_23/XLXI_22/TC falling
  Destination Clock: XLXI_23/XLXI_22/TC falling

  Data Path: XLXI_23/XLXI_10 to XLXI_23/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.447   0.650  XLXI_23/XLXI_10 (XLXN_36)
     INV:I->O              1   0.568   0.579  XLXI_23/XLXI_11 (XLXI_23/XLXN_11)
     FD_1:D                    0.102          XLXI_23/XLXI_10
    ----------------------------------------
    Total                      2.346ns (1.117ns logic, 1.229ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 7.153ns (frequency: 139.805MHz)
  Total number of paths / destination ports: 554 / 81
-------------------------------------------------------------------------
Delay:               7.153ns (Levels of Logic = 12)
  Source:            XLXI_15/XLXI_1/Q3 (FF)
  Destination:       XLXI_15/XLXI_31/Q3 (FF)
  Source Clock:      OSC falling
  Destination Clock: OSC falling

  Data Path: XLXI_15/XLXI_1/Q3 to XLXI_15/XLXI_31/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  Q3 (Q3)
     LUT4:I0->O            5   0.203   0.715  Mmux_TC11 (TC)
     end scope: 'XLXI_15/XLXI_1:CEO'
     begin scope: 'XLXI_15/XLXI_14:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_15/XLXI_14:CEO'
     begin scope: 'XLXI_15/XLXI_17:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_15/XLXI_17:CEO'
     begin scope: 'XLXI_15/XLXI_22:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_15/XLXI_22:CEO'
     begin scope: 'XLXI_15/XLXI_25:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_15/XLXI_25:CEO'
     begin scope: 'XLXI_15/XLXI_28:CE'
     LUT5:I4->O            4   0.205   0.683  CEO1 (CEO)
     end scope: 'XLXI_15/XLXI_28:CEO'
     begin scope: 'XLXI_15/XLXI_31:CE'
     FDCE:CE                   0.322          Q3
    ----------------------------------------
    Total                      7.153ns (1.997ns logic, 5.156ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_36'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_21/XLXI_162/Q0 (FF)
  Destination:       XLXI_21/XLXI_162/Q0 (FF)
  Source Clock:      XLXN_36 rising
  Destination Clock: XLXN_36 rising

  Data Path: XLXI_21/XLXI_162/Q0 to XLXI_21/XLXI_162/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   0.856  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q1_GND_23_o_add_0_OUT_xor<0>11_INV_0 (Q1_GND_23_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_69'
  Total number of paths / destination ports: 272877 / 15
-------------------------------------------------------------------------
Offset:              37.056ns (Levels of Logic = 35)
  Source:            XLXI_10/Q_5 (FF)
  Destination:       SSD_Segment<6> (PAD)
  Source Clock:      XLXN_69 falling

  Data Path: XLXI_10/Q_5 to SSD_Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   0.802  Q_5 (Q_5)
     end scope: 'XLXI_10:Q<5>'
     INV:I->O              2   0.568   0.981  XLXI_20/XLXI_1/XLXI_4 (XLXI_20/XLXI_1/XLXN_14)
     NAND2:I0->O           1   0.203   0.944  XLXI_20/XLXI_1/XLXI_26 (XLXI_20/XLXI_1/XLXN_23)
     NAND2:I0->O           1   0.203   0.924  XLXI_20/XLXI_1/XLXI_38 (XLXI_20/XLXI_1/XLXN_27)
     NAND2:I1->O           4   0.223   1.028  XLXI_20/XLXI_1/XLXI_41 (XLXI_20/XLXN_3)
     NAND2:I1->O           1   0.223   0.944  XLXI_20/XLXI_2/XLXI_26 (XLXI_20/XLXI_2/XLXN_23)
     NAND2:I0->O           1   0.203   0.924  XLXI_20/XLXI_2/XLXI_38 (XLXI_20/XLXI_2/XLXN_27)
     NAND2:I1->O           4   0.223   1.048  XLXI_20/XLXI_2/XLXI_41 (XLXI_20/XLXN_6)
     AND2:I0->O            1   0.203   0.944  XLXI_20/XLXI_3/XLXI_3 (XLXI_20/XLXI_3/XLXN_15)
     OR2:I0->O             1   0.203   0.684  XLXI_20/XLXI_3/XLXI_27 (XLXI_20/XLXI_3/XLXN_24)
     begin scope: 'XLXI_20/XLXI_3/XLXI_39:D0'
     LUT3:I1->O            5   0.203   0.714  Mmux_O11 (O)
     end scope: 'XLXI_20/XLXI_3/XLXI_39:O'
     INV:I->O              1   0.568   0.580  XLXI_20/XLXI_3/XLXI_40 (XLXI_20/XLXI_3/XLXN_30)
     begin scope: 'XLXI_20/XLXI_3/XLXI_42:D1'
     LUT3:I2->O            4   0.205   0.683  Mmux_O11 (O)
     end scope: 'XLXI_20/XLXI_3/XLXI_42:O'
     INV:I->O              2   0.568   0.981  XLXI_20/XLXI_5/XLXI_4 (XLXI_20/XLXI_5/XLXN_14)
     NAND2:I0->O           1   0.203   0.944  XLXI_20/XLXI_5/XLXI_26 (XLXI_20/XLXI_5/XLXN_23)
     NAND2:I0->O           1   0.203   0.924  XLXI_20/XLXI_5/XLXI_38 (XLXI_20/XLXI_5/XLXN_27)
     NAND2:I1->O           4   0.223   1.048  XLXI_20/XLXI_5/XLXI_41 (XLXI_20/XLXN_16)
     AND2:I0->O            1   0.203   0.944  XLXI_20/XLXI_7/XLXI_3 (XLXI_20/XLXI_7/XLXN_15)
     OR2:I0->O             1   0.203   0.684  XLXI_20/XLXI_7/XLXI_27 (XLXI_20/XLXI_7/XLXN_24)
     begin scope: 'XLXI_20/XLXI_7/XLXI_39:D0'
     LUT3:I1->O            3   0.203   0.755  Mmux_O11 (O)
     end scope: 'XLXI_20/XLXI_7/XLXI_39:O'
     begin scope: 'XLXI_21/XLXI_184:D1'
     LUT5:I3->O            5   0.203   0.714  Mmux_O11 (O)
     end scope: 'XLXI_21/XLXI_184:O'
     INV:I->O              2   0.568   0.981  XLXI_21/XLXI_93 (XLXI_21/XLXN_109)
     AND2:I0->O            1   0.203   0.924  XLXI_21/XLXI_97 (XLXI_21/XLXN_114)
     OR2:I1->O             3   0.223   1.015  XLXI_21/XLXI_100 (XLXI_21/XLXN_117)
     NAND2:I0->O           1   0.203   0.924  XLXI_21/XLXI_102 (XLXI_21/XLXN_119)
     NAND3:I1->O           3   0.223   0.995  XLXI_21/XLXI_103 (SSD_Segment_1_OBUF)
     NOR2:I1->O            1   0.223   0.944  XLXI_21/XLXI_105 (XLXI_21/XLXN_125)
     OR2:I0->O             3   0.203   0.995  XLXI_21/XLXI_106 (XLXI_21/XLXN_130)
     OR2:I1->O             2   0.223   0.961  XLXI_21/XLXI_107 (XLXI_21/XLXN_134)
     OR2:I1->O             1   0.223   0.579  XLXI_21/XLXI_109 (SSD_Segment_6_OBUF)
     OBUF:I->O                 2.571          SSD_Segment_6_OBUF (SSD_Segment<6>)
    ----------------------------------------
    Total                     37.056ns (10.547ns logic, 26.510ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_36'
  Total number of paths / destination ports: 154 / 10
-------------------------------------------------------------------------
Offset:              15.719ns (Levels of Logic = 13)
  Source:            XLXI_21/XLXI_162/Q1 (FF)
  Destination:       SSD_Segment<6> (PAD)
  Source Clock:      XLXN_36 rising

  Data Path: XLXI_21/XLXI_162/Q1 to SSD_Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.174  Q1 (Q1)
     end scope: 'XLXI_21/XLXI_162:Q1'
     begin scope: 'XLXI_21/XLXI_184:S1'
     LUT5:I0->O            5   0.203   0.714  Mmux_O11 (O)
     end scope: 'XLXI_21/XLXI_184:O'
     INV:I->O              2   0.568   0.981  XLXI_21/XLXI_93 (XLXI_21/XLXN_109)
     AND2:I0->O            1   0.203   0.924  XLXI_21/XLXI_97 (XLXI_21/XLXN_114)
     OR2:I1->O             3   0.223   1.015  XLXI_21/XLXI_100 (XLXI_21/XLXN_117)
     NAND2:I0->O           1   0.203   0.924  XLXI_21/XLXI_102 (XLXI_21/XLXN_119)
     NAND3:I1->O           3   0.223   0.995  XLXI_21/XLXI_103 (SSD_Segment_1_OBUF)
     NOR2:I1->O            1   0.223   0.944  XLXI_21/XLXI_105 (XLXI_21/XLXN_125)
     OR2:I0->O             3   0.203   0.995  XLXI_21/XLXI_106 (XLXI_21/XLXN_130)
     OR2:I1->O             2   0.223   0.961  XLXI_21/XLXI_107 (XLXI_21/XLXN_134)
     OR2:I1->O             1   0.223   0.579  XLXI_21/XLXI_109 (SSD_Segment_6_OBUF)
     OBUF:I->O                 2.571          SSD_Segment_6_OBUF (SSD_Segment<6>)
    ----------------------------------------
    Total                     15.719ns (5.513ns logic, 10.206ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    1.165|         |    7.153|         |
XLXN_69        |         |    1.128|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_15/XLXI_31/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_15/XLXI_31/TC|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_23/XLXI_22/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_23/XLXI_22/TC|         |         |    2.346|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_36
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_36        |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_69
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |         |         |    3.065|         |
XLXN_69        |         |         |    3.539|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.30 secs
 
--> 

Total memory usage is 4501776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   59 (   0 filtered)

