
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: ./pll_50mhz.v
Parsing Verilog input from `./pll_50mhz.v' to AST representation.
Storing AST representation for module `$abstract\pll_50mhz'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./ICESugarProMinimal.v
Parsing Verilog input from `./ICESugarProMinimal.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1823)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1824)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1825)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1826)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1827)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1828)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1829)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1830)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1831)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1832)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1833)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1834)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1835)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1836)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1837)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1838)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1839)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1840)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1841)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1842)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1843)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1844)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1845)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1846)
Storing AST representation for module `$abstract\ICESugarProMinimal'.
Storing AST representation for module `$abstract\StreamFifoCC'.
Storing AST representation for module `$abstract\BmbDecoder_3'.
Storing AST representation for module `$abstract\BmbVgaCtrl'.
Storing AST representation for module `$abstract\BmbUartCtrl'.
Storing AST representation for module `$abstract\BmbGpio2'.
Storing AST representation for module `$abstract\CtrlWithoutPhyBmb'.
Storing AST representation for module `$abstract\BmbClint'.
Storing AST representation for module `$abstract\BmbDecoder_2'.
Storing AST representation for module `$abstract\BmbUnburstify'.
Storing AST representation for module `$abstract\BmbOnChipRam'.
Storing AST representation for module `$abstract\BmbDecoder_1'.
Storing AST representation for module `$abstract\BmbArbiter'.
Storing AST representation for module `$abstract\BmbDecoder'.
Storing AST representation for module `$abstract\BufferCC_9'.
Storing AST representation for module `$abstract\SystemDebugger'.
Storing AST representation for module `$abstract\JtagBridge'.
Storing AST representation for module `$abstract\VgaToHdmiEcp5'.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\BufferCC_8'.
Storing AST representation for module `$abstract\BufferCC_7'.
Storing AST representation for module `$abstract\BufferCC_6'.
Storing AST representation for module `$abstract\Core_1'.
Storing AST representation for module `$abstract\BufferCC_5'.
Storing AST representation for module `$abstract\Ecp5Sdrx2Phy'.
Storing AST representation for module `$abstract\BufferCC_4'.
Storing AST representation for module `$abstract\BufferCC_3'.
Storing AST representation for module `$abstract\VgaCtrl'.
Storing AST representation for module `$abstract\BufferCC_2'.
Storing AST representation for module `$abstract\StreamFifo'.
Storing AST representation for module `$abstract\UartCtrl'.
Storing AST representation for module `$abstract\Core'.
Storing AST representation for module `$abstract\BmbAdapter'.
Storing AST representation for module `$abstract\StreamArbiter'.
Storing AST representation for module `$abstract\FlowCCByToggle'.
Storing AST representation for module `$abstract\TmdsEncoder'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\DmaMemoryCore'.
Storing AST representation for module `$abstract\UartCtrlRx'.
Storing AST representation for module `$abstract\UartCtrlTx'.
Storing AST representation for module `$abstract\Backend'.
Storing AST representation for module `$abstract\Tasker'.
Storing AST representation for module `$abstract\Refresher'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_3'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_2'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_1'.
Storing AST representation for module `$abstract\BmbToCorePort'.
Storing AST representation for module `$abstract\BmbAlignedSpliter'.
Storing AST representation for module `$abstract\BmbAligner'.
Storing AST representation for module `$abstract\BufferCC_1'.
Storing AST representation for module `$abstract\BufferCC'.
Storing AST representation for module `$abstract\StreamFifoLowLatency'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./top.v
Parsing Verilog input from `./top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: wire '\reset' is assigned in a block at ./top.v:57.5-57.18.
Warning: wire '\reset' is assigned in a block at ./top.v:62.7-62.20.
./top.v:57: Warning: Identifier `\reset' is implicitly declared.
./top.v:69: Warning: Identifier `\LCD_CLK' is implicitly declared.

5.4.1. Analyzing design hierarchy..
Top module:  \top

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ICESugarProMinimal'.
Generating RTLIL representation for module `\ICESugarProMinimal'.

5.4.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal

5.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoCC'.
Generating RTLIL representation for module `\StreamFifoCC'.

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_3'.
Generating RTLIL representation for module `\BmbDecoder_3'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbVgaCtrl'.
Generating RTLIL representation for module `\BmbVgaCtrl'.

5.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUartCtrl'.
Generating RTLIL representation for module `\BmbUartCtrl'.

5.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbGpio2'.
Generating RTLIL representation for module `\BmbGpio2'.

5.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\CtrlWithoutPhyBmb'.
Generating RTLIL representation for module `\CtrlWithoutPhyBmb'.

5.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbClint'.
Generating RTLIL representation for module `\BmbClint'.

5.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_2'.
Generating RTLIL representation for module `\BmbDecoder_2'.

5.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUnburstify'.
Generating RTLIL representation for module `\BmbUnburstify'.

5.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbOnChipRam'.
Generating RTLIL representation for module `\BmbOnChipRam'.

5.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_1'.
Generating RTLIL representation for module `\BmbDecoder_1'.

5.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbArbiter'.
Generating RTLIL representation for module `\BmbArbiter'.

5.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder'.
Generating RTLIL representation for module `\BmbDecoder'.

5.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_9'.
Generating RTLIL representation for module `\BufferCC_9'.

5.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemDebugger'.
Generating RTLIL representation for module `\SystemDebugger'.

5.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\JtagBridge'.
Generating RTLIL representation for module `\JtagBridge'.

5.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\VgaToHdmiEcp5'.
Generating RTLIL representation for module `\VgaToHdmiEcp5'.

5.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

5.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_8'.
Generating RTLIL representation for module `\BufferCC_8'.

5.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_7'.
Generating RTLIL representation for module `\BufferCC_7'.

5.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_6'.
Generating RTLIL representation for module `\BufferCC_6'.

5.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\Core_1'.
Generating RTLIL representation for module `\Core_1'.

5.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_5'.
Generating RTLIL representation for module `\BufferCC_5'.

5.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\Ecp5Sdrx2Phy'.
Generating RTLIL representation for module `\Ecp5Sdrx2Phy'.

5.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\pll_50mhz'.
Generating RTLIL representation for module `\pll_50mhz'.

5.4.29. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:         \BmbUartCtrl
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:         \VgaToHdmiEcp5
Used module:         \VexRiscv
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\DmaMemoryCore'.
Generating RTLIL representation for module `\DmaMemoryCore'.

5.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

5.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

5.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\TmdsEncoder'.
Generating RTLIL representation for module `\TmdsEncoder'.

5.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\FlowCCByToggle'.

5.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter'.
Generating RTLIL representation for module `\StreamArbiter'.

5.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\Core'.
Generating RTLIL representation for module `\Core'.

5.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAdapter'.
Generating RTLIL representation for module `\BmbAdapter'.

5.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifo'.
Generating RTLIL representation for module `\StreamFifo'.

5.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrl'.
Generating RTLIL representation for module `\UartCtrl'.

5.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\VgaCtrl'.
Generating RTLIL representation for module `\VgaCtrl'.

5.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_2'.
Generating RTLIL representation for module `\BufferCC_2'.

5.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_4'.
Generating RTLIL representation for module `\BufferCC_4'.

5.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_3'.
Generating RTLIL representation for module `\BufferCC_3'.

5.4.44. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:             \BufferCC_4
Used module:             \BufferCC_3
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:             \BmbAdapter
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlRx'.
Generating RTLIL representation for module `\UartCtrlRx'.

5.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlTx'.

5.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_3'.
Generating RTLIL representation for module `\StreamFifoLowLatency_3'.

5.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_2'.
Generating RTLIL representation for module `\StreamFifoLowLatency_2'.

5.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_1'.
Generating RTLIL representation for module `\StreamFifoLowLatency_1'.

5.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbToCorePort'.
Generating RTLIL representation for module `\BmbToCorePort'.

5.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAlignedSpliter'.
Generating RTLIL representation for module `\BmbAlignedSpliter'.

5.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAligner'.
Generating RTLIL representation for module `\BmbAligner'.

5.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\Backend'.
Generating RTLIL representation for module `\Backend'.

5.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\Tasker'.
Generating RTLIL representation for module `\Tasker'.

5.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\Refresher'.
Generating RTLIL representation for module `\Refresher'.

5.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_1'.
Generating RTLIL representation for module `\BufferCC_1'.

5.4.57. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:             \BufferCC_4
Used module:             \BufferCC_3
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency'.
Generating RTLIL representation for module `\StreamFifoLowLatency'.

5.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC'.

5.4.60. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:             \BufferCC_4
Used module:             \BufferCC_3
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                     \StreamFifoLowLatency
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.61. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:             \BufferCC_4
Used module:             \BufferCC_3
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                     \StreamFifoLowLatency
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz
Removing unused module `$abstract\top'.
Removing unused module `$abstract\StreamFifoLowLatency'.
Removing unused module `$abstract\BufferCC'.
Removing unused module `$abstract\BufferCC_1'.
Removing unused module `$abstract\BmbAligner'.
Removing unused module `$abstract\BmbAlignedSpliter'.
Removing unused module `$abstract\BmbToCorePort'.
Removing unused module `$abstract\StreamFifoLowLatency_1'.
Removing unused module `$abstract\StreamFifoLowLatency_2'.
Removing unused module `$abstract\StreamFifoLowLatency_3'.
Removing unused module `$abstract\Refresher'.
Removing unused module `$abstract\Tasker'.
Removing unused module `$abstract\Backend'.
Removing unused module `$abstract\UartCtrlTx'.
Removing unused module `$abstract\UartCtrlRx'.
Removing unused module `$abstract\DmaMemoryCore'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\TmdsEncoder'.
Removing unused module `$abstract\FlowCCByToggle'.
Removing unused module `$abstract\StreamArbiter'.
Removing unused module `$abstract\BmbAdapter'.
Removing unused module `$abstract\Core'.
Removing unused module `$abstract\UartCtrl'.
Removing unused module `$abstract\StreamFifo'.
Removing unused module `$abstract\BufferCC_2'.
Removing unused module `$abstract\VgaCtrl'.
Removing unused module `$abstract\BufferCC_3'.
Removing unused module `$abstract\BufferCC_4'.
Removing unused module `$abstract\Ecp5Sdrx2Phy'.
Removing unused module `$abstract\BufferCC_5'.
Removing unused module `$abstract\Core_1'.
Removing unused module `$abstract\BufferCC_6'.
Removing unused module `$abstract\BufferCC_7'.
Removing unused module `$abstract\BufferCC_8'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\VgaToHdmiEcp5'.
Removing unused module `$abstract\JtagBridge'.
Removing unused module `$abstract\SystemDebugger'.
Removing unused module `$abstract\BufferCC_9'.
Removing unused module `$abstract\BmbDecoder'.
Removing unused module `$abstract\BmbArbiter'.
Removing unused module `$abstract\BmbDecoder_1'.
Removing unused module `$abstract\BmbOnChipRam'.
Removing unused module `$abstract\BmbUnburstify'.
Removing unused module `$abstract\BmbDecoder_2'.
Removing unused module `$abstract\BmbClint'.
Removing unused module `$abstract\CtrlWithoutPhyBmb'.
Removing unused module `$abstract\BmbGpio2'.
Removing unused module `$abstract\BmbUartCtrl'.
Removing unused module `$abstract\BmbVgaCtrl'.
Removing unused module `$abstract\BmbDecoder_3'.
Removing unused module `$abstract\StreamFifoCC'.
Removing unused module `$abstract\ICESugarProMinimal'.
Removing unused module `$abstract\pll_50mhz'.
Removed 55 unused modules.
Warning: Resizing cell port top.u_saxon.system_gpioA_gpio from 3 bits to 8 bits.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:0$824'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3511$460'.
Cleaned up 2 empty switches.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21079$3391 in module BufferCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21218$3390 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21197$3377 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21188$3374 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21181$3373 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21174$3371 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21165$3368 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21158$3367 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21151$3366 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21145$3359 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20045$3354 in module Refresher.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19905$3315 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19595$3253 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19576$3252 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19557$3251 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19518$3211 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19497$3203 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19481$3188 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19456$3165 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19435$3157 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19419$3142 in module Tasker.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19377$3113 in module Tasker.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19363$3109 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19346$3106 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19329$3103 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19312$3100 in module Tasker.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19289$3099 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19270$3097 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19208$3041 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19176$3010 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19144$2979 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19112$2948 in module Tasker.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19082$2937 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19075$2936 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19046$2935 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19017$2934 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18984$2933 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18978$2926 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18380$2917 in module Backend.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18354$2908 in module Backend.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18342$2907 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18307$2883 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18290$2879 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18273$2876 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18264$2875 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18254$2874 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18224$2872 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18205$2871 in module Backend.
Marked 8 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18181$2870 in module Backend.
Marked 12 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18147$2869 in module Backend.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18124$2868 in module Backend.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18102$2867 in module Backend.
Marked 9 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18075$2866 in module Backend.
Marked 13 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18038$2865 in module Backend.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18019$2864 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17994$2863 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21018$2859 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20997$2847 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20984$2846 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20977$2845 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20970$2844 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20942$2823 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20928$2821 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20809$2814 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20792$2812 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20785$2811 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20755$2800 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20737$2794 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20616$2781 in module BmbToCorePort.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20588$2769 in module BmbToCorePort.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20492$2759 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20469$2746 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20460$2743 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20453$2742 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20446$2740 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20437$2737 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20430$2736 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20423$2735 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20417$2728 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20340$2725 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20318$2712 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20309$2709 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20302$2708 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20295$2706 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20286$2703 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20279$2702 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20272$2701 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20266$2694 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20192$2691 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20172$2678 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20163$2675 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20156$2674 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20149$2672 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20140$2669 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20133$2668 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20126$2667 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20120$2660 in module StreamFifoLowLatency_3.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17724$2650 in module UartCtrlTx.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17698$2643 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17679$2641 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17668$2639 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17658$2636 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17529$2614 in module UartCtrlRx.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17450$2601 in module UartCtrlRx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17428$2586 in module UartCtrlRx.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17399$2584 in module UartCtrlRx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14320$2579 in module BufferCC_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14296$2578 in module BufferCC_4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14402$2574 in module VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14748$2558 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14734$2557 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14727$2556 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14613$2553 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14594$2534 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14585$2531 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14578$2530 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14571$2528 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14562$2525 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14555$2524 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14548$2523 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14542$2516 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15538$2510 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15515$2503 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15486$2500 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15135$2482 in module Core.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15724$2479 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15662$2463 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15803$2460 in module FlowCCByToggle.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17001$2391 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16962$2367 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16941$2356 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16932$2355 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16925$2354 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16918$2353 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16911$2345 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16899$2336 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16742$2319 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16662$2303 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16652$2300 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16642$2293 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16621$2272 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16605$2268 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16591$2264 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16567$2261 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16555$2249 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16534$2246 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16518$2233 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16487$2228 in module DataCache.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16468$2224 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16449$2210 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16417$2188 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16406$2185 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16392$2182 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16382$2181 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16372$2180 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16362$2179 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16347$2178 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16340$2177 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16333$2174 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16323$2171 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16313$2170 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16303$2169 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16290$2168 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16283$2167 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16276$2166 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16269$2165 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16262$2164 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16244$2157 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16237$2156 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16222$2127 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16204$2114 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17265$2102 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17243$2100 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17235$2099 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17201$2086 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17193$2085 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17185$2083 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17177$2082 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17159$2079 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17147$2070 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14274$2068 in module Ecp5Sdrx2Phy.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13425$2058 in module BufferCC_5.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13183$2045 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13164$2042 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13150$2041 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13136$2040 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13122$2039 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13112$2038 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13066$1995 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13004$1957 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12995$1952 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12983$1940 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12976$1930 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12969$1929 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12960$1928 in module Core_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12943$1917 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12934$1916 in module Core_1.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12920$1915 in module Core_1.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12904$1913 in module Core_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12893$1912 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12884$1911 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12868$1910 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12844$1898 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12823$1894 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12477$1873 in module BufferCC_6.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12453$1872 in module BufferCC_7.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12429$1871 in module BufferCC_8.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12348$1867 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11753$1818 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11743$1808 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11735$1807 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11728$1806 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11719$1805 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11710$1804 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11701$1803 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11681$1793 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11534$1653 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11522$1651 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11507$1650 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11490$1638 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11478$1630 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11471$1627 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11453$1621 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11446$1620 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11437$1619 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11402$1618 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11385$1605 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11374$1604 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11367$1603 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11360$1602 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11348$1598 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11318$1576 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11311$1575 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11301$1574 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11291$1573 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11273$1567 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11217$1559 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11182$1557 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11164$1556 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11147$1553 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11093$1526 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11065$1525 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11034$1503 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11025$1500 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11016$1499 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10992$1494 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10978$1493 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10895$1485 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10878$1484 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10813$1481 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10799$1480 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10785$1476 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10778$1475 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10771$1474 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10764$1472 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10703$1445 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10623$1434 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10604$1433 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10594$1432 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10584$1429 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10576$1426 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10551$1417 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10518$1399 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10508$1398 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10501$1395 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10491$1394 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10394$1373 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10341$1330 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10324$1329 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10183$1306 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10159$1294 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10146$1289 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10131$1285 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10120$1281 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10110$1280 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10101$1274 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10093$1272 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10080$1266 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10066$1264 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10056$1259 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10044$1256 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10029$1249 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10022$1248 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10015$1247 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10008$1246 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9992$1245 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9982$1244 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9975$1243 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9965$1242 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9955$1241 in module VexRiscv.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9931$1240 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9911$1239 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9904$1238 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9894$1237 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9886$1236 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9879$1235 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9871$1234 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9861$1233 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9846$1232 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9837$1231 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9827$1230 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9817$1229 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9805$1228 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9795$1227 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9784$1226 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9771$1225 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9757$1224 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9745$1223 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9738$1222 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9730$1221 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9723$1220 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9716$1219 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9709$1218 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9677$1217 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9669$1206 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9662$1205 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9624$1204 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9581$1203 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9551$1202 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9539$1201 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8791$1177 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8774$1176 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8757$1175 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8647$1168 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6808$932 in module JtagBridge.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6790$931 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6736$914 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6563$910 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6537$908 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6476$897 in module BufferCC_9.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6377$890 in module BmbArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6201$885 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6188$873 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6180$872 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6173$871 in module BmbDecoder_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6160$870 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6152$866 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6132$844 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6116$842 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6099$838 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6082$834 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6044$829 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5887$818 in module BmbOnChipRam.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5861$779 in module BmbOnChipRam.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5774$763 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5756$762 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5749$761 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5734$755 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5726$753 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5718$749 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5709$747 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5701$746 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5693$745 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5681$744 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5673$743 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5662$742 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5498$730 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5481$710 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5473$709 in module BmbDecoder_2.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5460$708 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5449$698 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5429$674 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5414$672 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5398$668 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5382$664 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5366$660 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5350$656 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5334$652 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5318$648 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5257$639 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4987$628 in module BmbClint.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4961$619 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4937$607 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4767$590 in module CtrlWithoutPhyBmb.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4754$589 in module CtrlWithoutPhyBmb.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4728$577 in module CtrlWithoutPhyBmb.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4374$571 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4302$551 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4278$539 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4065$528 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4050$527 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4036$526 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4022$525 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4006$520 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3992$519 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3976$514 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3968$513 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3961$512 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3945$511 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3912$508 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3888$496 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3656$489 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3575$486 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3545$468 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3538$467 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3503$458 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3493$456 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3480$455 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3456$443 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3441$439 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3210$437 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3196$435 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3153$403 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3129$394 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2834$382 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2826$381 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2704$371 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2695$368 in module ICESugarProMinimal.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2677$365 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2670$364 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2663$363 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2650$362 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2637$361 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2603$353 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2579$341 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2569$337 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2399$331 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2357$327 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2339$325 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2226$309 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2208$307 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2146$295 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2123$292 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2093$291 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2073$287 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2063$286 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2054$284 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2047$283 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2039$281 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2032$280 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2024$278 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2017$277 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2008$276 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2001$275 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1994$274 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1987$273 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1980$272 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1973$271 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1966$270 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1959$269 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1952$268 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1945$267 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1938$266 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1931$265 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1924$264 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1917$263 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1910$262 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1903$261 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1896$260 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1889$259 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1882$258 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1875$257 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1868$256 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1861$255 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1854$254 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1847$253 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./top.v:54$224 in module top.
Removed a total of 0 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 89 redundant assignments.
Promoted 1121 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18686$3349'.
  Set init value: \banks_3_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18682$3348'.
  Set init value: \banks_3_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18678$3347'.
  Set init value: \banks_3_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18674$3346'.
  Set init value: \banks_3_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18670$3345'.
  Set init value: \banks_3_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18657$3344'.
  Set init value: \banks_2_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18653$3343'.
  Set init value: \banks_2_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18649$3342'.
  Set init value: \banks_2_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18645$3341'.
  Set init value: \banks_2_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18641$3340'.
  Set init value: \banks_2_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18628$3339'.
  Set init value: \banks_1_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18624$3338'.
  Set init value: \banks_1_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18620$3337'.
  Set init value: \banks_1_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18616$3336'.
  Set init value: \banks_1_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18612$3335'.
  Set init value: \banks_1_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18599$3334'.
  Set init value: \banks_0_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18595$3333'.
  Set init value: \banks_0_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18591$3332'.
  Set init value: \banks_0_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18587$3331'.
  Set init value: \banks_0_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18583$3330'.
  Set init value: \banks_0_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18574$3329'.
  Set init value: \RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18571$3328'.
  Set init value: \RTW_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18567$3327'.
  Set init value: \WTR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18563$3326'.
  Set init value: \RRD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18559$3325'.
  Set init value: \RFC_value = 7'0000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14898$2499'.
  Set init value: \config_phase_write = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14897$2498'.
  Set init value: \config_phase_read = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14896$2497'.
  Set init value: \config_phase_precharge = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14895$2496'.
  Set init value: \config_phase_active = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14894$2495'.
  Set init value: \config_noActive = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14893$2494'.
  Set init value: \config_autoRefresh = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14892$2493'.
  Set init value: \config_REF = 16'0000000000000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14891$2492'.
  Set init value: \config_RFC = 7'0000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14890$2491'.
  Set init value: \config_RTW = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14889$2490'.
  Set init value: \config_RRD = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14888$2489'.
  Set init value: \config_RTP = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14887$2488'.
  Set init value: \config_WTR = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14886$2487'.
  Set init value: \config_RCD = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14885$2486'.
  Set init value: \config_WR = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14884$2485'.
  Set init value: \config_RP = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14883$2484'.
  Set init value: \config_RAS = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14882$2483'.
  Set init value: \config_readLatency = 2'00
Found init rule in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15762$2461'.
  Set init value: \inputArea_target = 1'0
Found init rule in `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15878$2455'.
  Set init value: \dc_bias = 4'0000
Found init rule in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17133$2105'.
  Set init value: \read_ports_0_priority_value = 2'00
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:8076$1870'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:8075$1869'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6950$974'.
  Set init value: \shift_ld = 1'0
Found init rule in `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6949$973'.
  Set init value: \ctr_mod5 = 3'000
Found init rule in `\JtagBridge.$proc$./ICESugarProMinimal.v:6624$953'.
  Set init value: \jtag_tap_fsm_state = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4579$603'.
  Set init value: \_zz_io_config_WR = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4578$602'.
  Set init value: \_zz_io_config_WTR = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4577$601'.
  Set init value: \_zz_io_config_RTP = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4576$600'.
  Set init value: \_zz_io_config_RTW = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4575$599'.
  Set init value: \_zz_io_config_RCD = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4574$598'.
  Set init value: \_zz_io_config_RRD = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4573$597'.
  Set init value: \_zz_io_config_RFC = 7'0000000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4572$596'.
  Set init value: \_zz_io_config_RP = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4571$595'.
  Set init value: \_zz_io_config_RAS = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4570$594'.
  Set init value: \_zz_io_config_REF = 16'0000000000000000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4569$593'.
  Set init value: \_zz_io_config_readLatency = 2'00
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:430$390'.
  Set init value: \debugCdCtrl_logic_outputReset = 1'1
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:428$389'.
  Set init value: \debugCdCtrl_logic_holdingLogic_resetCounter = 12'000000000000

5.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \clocking_resetn in `\BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2058'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1873'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1872'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1871'.
Found async reset \system_cpu_debugReset in `\BufferCC_9.$proc$./ICESugarProMinimal.v:6476$897'.

5.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\BufferCC.$proc$./ICESugarProMinimal.v:21079$3391'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3390'.
     1/3: $0\popPtr_value[2:0]
     2/3: $0\pushPtr_value[2:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21197$3377'.
     1/1: $1\popPtr_valueNext[2:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21188$3374'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21181$3373'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21174$3371'.
     1/1: $1\pushPtr_valueNext[2:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21165$3368'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21158$3367'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21151$3366'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3359'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3365
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:21147$3357_DATA[22:0]$3364
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:21147$3357_ADDR[2:0]$3363
Creating decoders for process `\BufferCC_1.$proc$./ICESugarProMinimal.v:21060$3356'.
Creating decoders for process `\Refresher.$proc$./ICESugarProMinimal.v:20045$3354'.
     1/2: $0\value[15:0]
     2/2: $0\pending[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18686$3349'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18682$3348'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18678$3347'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18674$3346'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18670$3345'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18657$3344'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18653$3343'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18649$3342'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18645$3341'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18641$3340'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18628$3339'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18624$3338'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18620$3337'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18616$3336'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18612$3335'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18599$3334'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18595$3333'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18591$3332'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18587$3331'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18583$3330'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18574$3329'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18571$3328'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18567$3327'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18563$3326'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18559$3325'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:20004$3324'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
     1/24: $0\stations_0_afterBank[1:0] [1]
     2/24: $0\stations_0_afterBank[1:0] [0]
     3/24: $0\stations_0_afterAccess[1:0] [0]
     4/24: $0\stations_0_stronger[1:0] [0]
     5/24: $0\stations_1_afterBank[1:0] [0]
     6/24: $0\stations_1_afterAccess[1:0] [0]
     7/24: $0\stations_1_stronger[1:0] [0]
     8/24: $0\banks_3_active[0:0]
     9/24: $0\banks_2_active[0:0]
    10/24: $0\banks_1_active[0:0]
    11/24: $0\banks_0_active[0:0]
    12/24: $0\arbiter_refreshState[1:0]
    13/24: $0\stations_1_stronger[1:0] [1]
    14/24: $0\stations_1_afterAccess[1:0] [1]
    15/24: $0\writeTockens_0_counter[5:0]
    16/24: $0\stations_1_valid[0:0]
    17/24: $0\stations_0_stronger[1:0] [1]
    18/24: $0\stations_0_afterAccess[1:0] [1]
    19/24: $0\stations_1_afterBank[1:0] [1]
    20/24: $0\stations_0_valid[0:0]
    21/24: $0\inputsArbiter_output_rValid[0:0]
    22/24: $0\inputsArbiter_tocken[4:0]
    23/24: $0\inputsArbiter_state[0:0]
    24/24: $0\writeTockens_0_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
     1/60: $0\stations_1_status_allowRead[0:0]
     2/60: $0\stations_1_status_allowWrite[0:0]
     3/60: $0\stations_1_status_allowActive[0:0]
     4/60: $0\stations_1_status_allowPrecharge[0:0]
     5/60: $0\stations_0_status_allowRead[0:0]
     6/60: $0\stations_0_status_allowWrite[0:0]
     7/60: $0\stations_0_status_allowActive[0:0]
     8/60: $0\stations_0_status_allowPrecharge[0:0]
     9/60: $0\banks_3_RTP_value[3:0]
    10/60: $0\banks_3_RCD_value[3:0]
    11/60: $0\banks_3_RP_value[3:0]
    12/60: $0\banks_3_RAS_value[3:0]
    13/60: $0\banks_3_WR_value[3:0]
    14/60: $0\banks_2_RTP_value[3:0]
    15/60: $0\banks_2_RCD_value[3:0]
    16/60: $0\banks_2_RP_value[3:0]
    17/60: $0\banks_2_RAS_value[3:0]
    18/60: $0\banks_2_WR_value[3:0]
    19/60: $0\banks_1_RTP_value[3:0]
    20/60: $0\banks_1_RCD_value[3:0]
    21/60: $0\banks_1_RP_value[3:0]
    22/60: $0\banks_1_RAS_value[3:0]
    23/60: $0\banks_1_WR_value[3:0]
    24/60: $0\banks_0_RTP_value[3:0]
    25/60: $0\banks_0_RCD_value[3:0]
    26/60: $0\banks_0_RP_value[3:0]
    27/60: $0\banks_0_RAS_value[3:0]
    28/60: $0\banks_0_WR_value[3:0]
    29/60: $0\RP_value[3:0]
    30/60: $0\RTW_value[3:0]
    31/60: $0\WTR_value[3:0]
    32/60: $0\RRD_value[3:0]
    33/60: $0\RFC_value[6:0]
    34/60: $0\stations_1_frustration_counter[3:0]
    35/60: $0\stations_1_offsetLast[3:0]
    36/60: $0\stations_1_offset[3:0]
    37/60: $0\stations_1_context[20:0]
    38/60: $0\stations_1_write[0:0]
    39/60: $0\stations_1_address_row[12:0]
    40/60: $0\stations_1_address_bank[1:0]
    41/60: $0\stations_1_address_column[8:0]
    42/60: $0\stations_1_address_byte[0:0]
    43/60: $0\stations_1_status_bankHit[0:0]
    44/60: $0\stations_1_status_bankActive[0:0]
    45/60: $0\stations_0_frustration_counter[3:0]
    46/60: $0\stations_0_offsetLast[3:0]
    47/60: $0\stations_0_offset[3:0]
    48/60: $0\stations_0_context[20:0]
    49/60: $0\stations_0_write[0:0]
    50/60: $0\stations_0_address_row[12:0]
    51/60: $0\stations_0_address_bank[1:0]
    52/60: $0\stations_0_address_column[8:0]
    53/60: $0\stations_0_address_byte[0:0]
    54/60: $0\stations_0_status_bankHit[0:0]
    55/60: $0\stations_0_status_bankActive[0:0]
    56/60: $0\inputsArbiter_output_rData_length[3:0]
    57/60: $0\inputsArbiter_output_rData_burstLast[0:0]
    58/60: $0\inputsArbiter_output_rData_context[20:0]
    59/60: $0\inputsArbiter_output_rData_address[24:0]
    60/60: $0\inputsArbiter_output_rData_write[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19595$3253'.
     1/3: $3\io_output_refresh[0:0]
     2/3: $2\io_output_refresh[0:0]
     3/3: $1\io_output_refresh[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19576$3252'.
     1/3: $3\io_output_prechargeAll[0:0]
     2/3: $2\io_output_prechargeAll[0:0]
     3/3: $1\io_output_prechargeAll[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19557$3251'.
     1/3: $3\io_refresh_ready[0:0]
     2/3: $2\io_refresh_ready[0:0]
     3/3: $1\io_refresh_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19543$3237'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19518$3211'.
     1/2: $2\stations_1_frustration_increment[0:0]
     2/2: $1\stations_1_frustration_increment[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19497$3203'.
     1/2: $2\stations_1_fire[0:0]
     2/2: $1\stations_1_fire[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19481$3188'.
     1/2: $2\stations_1_inibated[0:0]
     2/2: $1\stations_1_inibated[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19456$3165'.
     1/2: $2\stations_0_frustration_increment[0:0]
     2/2: $1\stations_0_frustration_increment[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19435$3157'.
     1/2: $2\stations_0_fire[0:0]
     2/2: $1\stations_0_fire[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19419$3142'.
     1/2: $2\stations_0_inibated[0:0]
     2/2: $1\stations_0_inibated[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19377$3113'.
     1/6: $6\taskConstructor_s1_status_bankActive[0:0]
     2/6: $5\taskConstructor_s1_status_bankActive[0:0]
     3/6: $4\taskConstructor_s1_status_bankActive[0:0]
     4/6: $3\taskConstructor_s1_status_bankActive[0:0]
     5/6: $2\taskConstructor_s1_status_bankActive[0:0]
     6/6: $1\taskConstructor_s1_status_bankActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19363$3109'.
     1/4: $4\taskConstructor_s1_status_bankHit[0:0]
     2/4: $3\taskConstructor_s1_status_bankHit[0:0]
     3/4: $2\taskConstructor_s1_status_bankHit[0:0]
     4/4: $1\taskConstructor_s1_status_bankHit[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19346$3106'.
     1/5: $5\taskConstructor_s1_status_allowRead[0:0]
     2/5: $4\taskConstructor_s1_status_allowRead[0:0]
     3/5: $3\taskConstructor_s1_status_allowRead[0:0]
     4/5: $2\taskConstructor_s1_status_allowRead[0:0]
     5/5: $1\taskConstructor_s1_status_allowRead[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19329$3103'.
     1/5: $5\taskConstructor_s1_status_allowWrite[0:0]
     2/5: $4\taskConstructor_s1_status_allowWrite[0:0]
     3/5: $3\taskConstructor_s1_status_allowWrite[0:0]
     4/5: $2\taskConstructor_s1_status_allowWrite[0:0]
     5/5: $1\taskConstructor_s1_status_allowWrite[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19312$3100'.
     1/5: $5\taskConstructor_s1_status_allowActive[0:0]
     2/5: $4\taskConstructor_s1_status_allowActive[0:0]
     3/5: $3\taskConstructor_s1_status_allowActive[0:0]
     4/5: $2\taskConstructor_s1_status_allowActive[0:0]
     5/5: $1\taskConstructor_s1_status_allowActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19289$3099'.
     1/7: $7\taskConstructor_s1_status_allowPrecharge[0:0]
     2/7: $6\taskConstructor_s1_status_allowPrecharge[0:0]
     3/7: $5\taskConstructor_s1_status_allowPrecharge[0:0]
     4/7: $4\taskConstructor_s1_status_allowPrecharge[0:0]
     5/7: $3\taskConstructor_s1_status_allowPrecharge[0:0]
     6/7: $2\taskConstructor_s1_status_allowPrecharge[0:0]
     7/7: $1\taskConstructor_s1_status_allowPrecharge[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19270$3097'.
     1/1: $1\inputsArbiter_output_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19208$3041'.
     1/2: $2\banks_3_activeNext[0:0]
     2/2: $1\banks_3_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19176$3010'.
     1/2: $2\banks_2_activeNext[0:0]
     2/2: $1\banks_2_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19144$2979'.
     1/2: $2\banks_1_activeNext[0:0]
     2/2: $1\banks_1_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19112$2948'.
     1/2: $2\banks_0_activeNext[0:0]
     2/2: $1\banks_0_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19082$2937'.
     1/4: $4\readyForRefresh[0:0]
     2/4: $3\readyForRefresh[0:0]
     3/4: $2\readyForRefresh[0:0]
     4/4: $1\readyForRefresh[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19075$2936'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2935'.
     1/4: $1\_zz_when_Tasker_l97_2[0:0]
     2/4: $1\_zz_when_Tasker_l96_2[0:0]
     3/4: $1\_zz_when_Tasker_l95_2[0:0]
     4/4: $1\_zz_when_Tasker_l94_2[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2934'.
     1/4: $1\_zz_when_Tasker_l97_1[0:0]
     2/4: $1\_zz_when_Tasker_l96_1[0:0]
     3/4: $1\_zz_when_Tasker_l95_1[0:0]
     4/4: $1\_zz_when_Tasker_l94_1[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2933'.
     1/5: $1\_zz_when_Tasker_l97[0:0]
     2/5: $1\_zz_when_Tasker_l96[0:0]
     3/5: $1\_zz_when_Tasker_l95[0:0]
     4/5: $1\_zz_when_Tasker_l94[0:0]
     5/5: $1\_zz_taskConstructor_s1_status_bankActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18978$2926'.
     1/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2932
     2/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_DATA[12:0]$2931
     3/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_ADDR[1:0]$2930
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18413$2918'.
     1/1: $0\rspPipeline_debugData[31:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
     1/9: $0\rspPop_valid[0:0]
     2/9: $0\_zz_rspPipeline_readHistory_7[0:0]
     3/9: $0\_zz_rspPipeline_readHistory_6[0:0]
     4/9: $0\_zz_rspPipeline_readHistory_5[0:0]
     5/9: $0\_zz_rspPipeline_readHistory_4[0:0]
     6/9: $0\_zz_rspPipeline_readHistory_3[0:0]
     7/9: $0\_zz_rspPipeline_readHistory_2[0:0]
     8/9: $0\_zz_rspPipeline_readHistory_1[0:0]
     9/9: $0\_zz_writePipeline_writeHistory_1_valid[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18354$2908'.
     1/2: $2\rspPipeline_input_payload_write[0:0]
     2/2: $1\rspPipeline_input_payload_write[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18342$2907'.
     1/2: $2\rspPipeline_input_valid[0:0]
     2/2: $1\rspPipeline_input_valid[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18321$2891'.
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18307$2883'.
     1/1: $1\rspPipeline_beatCounter_willIncrement[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18290$2879'.
     1/1: $1\io_phy_readEnable[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18273$2876'.
     1/1: $1\io_phy_phases_1_DM_0[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18264$2875'.
     1/1: $1\io_phy_phases_0_DM_0[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18254$2874'.
     1/1: $1\io_writeDatas_0_ready[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18248$2873'.
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18224$2872'.
     1/6: $6\io_phy_phases_1_WEn[0:0]
     2/6: $5\io_phy_phases_1_WEn[0:0]
     3/6: $4\io_phy_phases_1_WEn[0:0]
     4/6: $3\io_phy_phases_1_WEn[0:0]
     5/6: $2\io_phy_phases_1_WEn[0:0]
     6/6: $1\io_phy_phases_1_WEn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18205$2871'.
     1/6: $6\io_phy_phases_1_CASn[0:0]
     2/6: $5\io_phy_phases_1_CASn[0:0]
     3/6: $4\io_phy_phases_1_CASn[0:0]
     4/6: $3\io_phy_phases_1_CASn[0:0]
     5/6: $2\io_phy_phases_1_CASn[0:0]
     6/6: $1\io_phy_phases_1_CASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18181$2870'.
     1/8: $8\io_phy_phases_1_RASn[0:0]
     2/8: $7\io_phy_phases_1_RASn[0:0]
     3/8: $6\io_phy_phases_1_RASn[0:0]
     4/8: $5\io_phy_phases_1_RASn[0:0]
     5/8: $4\io_phy_phases_1_RASn[0:0]
     6/8: $3\io_phy_phases_1_RASn[0:0]
     7/8: $2\io_phy_phases_1_RASn[0:0]
     8/8: $1\io_phy_phases_1_RASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18147$2869'.
     1/12: $12\io_phy_phases_1_CSn[0:0]
     2/12: $11\io_phy_phases_1_CSn[0:0]
     3/12: $10\io_phy_phases_1_CSn[0:0]
     4/12: $9\io_phy_phases_1_CSn[0:0]
     5/12: $8\io_phy_phases_1_CSn[0:0]
     6/12: $7\io_phy_phases_1_CSn[0:0]
     7/12: $6\io_phy_phases_1_CSn[0:0]
     8/12: $5\io_phy_phases_1_CSn[0:0]
     9/12: $4\io_phy_phases_1_CSn[0:0]
    10/12: $3\io_phy_phases_1_CSn[0:0]
    11/12: $2\io_phy_phases_1_CSn[0:0]
    12/12: $1\io_phy_phases_1_CSn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18124$2868'.
     1/7: $7\io_phy_phases_0_WEn[0:0]
     2/7: $6\io_phy_phases_0_WEn[0:0]
     3/7: $5\io_phy_phases_0_WEn[0:0]
     4/7: $4\io_phy_phases_0_WEn[0:0]
     5/7: $3\io_phy_phases_0_WEn[0:0]
     6/7: $2\io_phy_phases_0_WEn[0:0]
     7/7: $1\io_phy_phases_0_WEn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18102$2867'.
     1/7: $7\io_phy_phases_0_CASn[0:0]
     2/7: $6\io_phy_phases_0_CASn[0:0]
     3/7: $5\io_phy_phases_0_CASn[0:0]
     4/7: $4\io_phy_phases_0_CASn[0:0]
     5/7: $3\io_phy_phases_0_CASn[0:0]
     6/7: $2\io_phy_phases_0_CASn[0:0]
     7/7: $1\io_phy_phases_0_CASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18075$2866'.
     1/9: $9\io_phy_phases_0_RASn[0:0]
     2/9: $8\io_phy_phases_0_RASn[0:0]
     3/9: $7\io_phy_phases_0_RASn[0:0]
     4/9: $6\io_phy_phases_0_RASn[0:0]
     5/9: $5\io_phy_phases_0_RASn[0:0]
     6/9: $4\io_phy_phases_0_RASn[0:0]
     7/9: $3\io_phy_phases_0_RASn[0:0]
     8/9: $2\io_phy_phases_0_RASn[0:0]
     9/9: $1\io_phy_phases_0_RASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18038$2865'.
     1/13: $13\io_phy_phases_0_CSn[0:0]
     2/13: $12\io_phy_phases_0_CSn[0:0]
     3/13: $11\io_phy_phases_0_CSn[0:0]
     4/13: $10\io_phy_phases_0_CSn[0:0]
     5/13: $9\io_phy_phases_0_CSn[0:0]
     6/13: $8\io_phy_phases_0_CSn[0:0]
     7/13: $7\io_phy_phases_0_CSn[0:0]
     8/13: $6\io_phy_phases_0_CSn[0:0]
     9/13: $5\io_phy_phases_0_CSn[0:0]
    10/13: $4\io_phy_phases_0_CSn[0:0]
    11/13: $3\io_phy_phases_0_CSn[0:0]
    12/13: $2\io_phy_phases_0_CSn[0:0]
    13/13: $1\io_phy_phases_0_CSn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18019$2864'.
     1/5: $5\io_phy_BA[1:0]
     2/5: $4\io_phy_BA[1:0]
     3/5: $3\io_phy_BA[1:0]
     4/5: $2\io_phy_BA[1:0]
     5/5: $1\io_phy_BA[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17994$2863'.
     1/12: $6\io_phy_ADDR[12:0]
     2/12: $5\io_phy_ADDR[12:0] [12:11]
     3/12: $5\io_phy_ADDR[12:0] [9:0]
     4/12: $5\io_phy_ADDR[12:0] [10]
     5/12: $4\io_phy_ADDR[12:0] [12:11]
     6/12: $4\io_phy_ADDR[12:0] [9:0]
     7/12: $4\io_phy_ADDR[12:0] [10]
     8/12: $3\io_phy_ADDR[12:0]
     9/12: $2\io_phy_ADDR[12:0] [12:11]
    10/12: $2\io_phy_ADDR[12:0] [9:0]
    11/12: $2\io_phy_ADDR[12:0] [10]
    12/12: $1\io_phy_ADDR[10:10]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2859'.
     1/4: $0\io_input_rsp_payload_first[0:0]
     2/4: $0\logic_rspLogic_forRead_transferCounter[4:0]
     3/4: $0\logic_cmdLogic_forWrite_postPadding[0:0]
     4/4: $0\io_input_cmd_payload_first[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20997$2847'.
     1/2: $2\io_input_rsp_payload_last[0:0]
     2/2: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20984$2846'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20977$2845'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20970$2844'.
     1/1: $1\logic_rspLogic_drop[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20942$2823'.
     1/2: $2\logic_cmdLogic_inputReadyOk[0:0]
     2/2: $1\logic_cmdLogic_inputReadyOk[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20928$2821'.
     1/2: $2\io_output_cmd_payload_last[0:0]
     2/2: $1\io_output_cmd_payload_last[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2814'.
     1/3: $0\cmdLogic_firstSplit[0:0]
     2/3: $0\cmdLogic_splitCounter[1:0]
     3/3: $0\cmdLogic_beatCounter[3:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20792$2812'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20785$2811'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20755$2800'.
     1/1: $1\_zz_io_output_cmd_payload_fragment_length[5:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20737$2794'.
     1/1: $1\cmdLogic_addressBase[5:0]
Creating decoders for process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2781'.
     1/2: $0\rspPendingCounter[5:0]
     2/2: $0\io_input_cmd_payload_first[0:0]
Creating decoders for process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20588$2769'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2759'.
     1/3: $0\popPtr_value[3:0]
     2/3: $0\pushPtr_value[3:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20469$2746'.
     1/1: $1\popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20460$2743'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20453$2742'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20446$2740'.
     1/1: $1\pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20437$2737'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20430$2736'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20423$2735'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2728'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2734
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:20419$2726_DATA[51:0]$2733
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:20419$2726_ADDR[3:0]$2732
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2725'.
     1/3: $0\popPtr_value[4:0]
     2/3: $0\pushPtr_value[4:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20318$2712'.
     1/1: $1\popPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20309$2709'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20302$2708'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20295$2706'.
     1/1: $1\pushPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20286$2703'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20279$2702'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20272$2701'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2694'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2700
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:20268$2692_DATA[53:0]$2699
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:20268$2692_ADDR[4:0]$2698
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2691'.
     1/3: $0\popPtr_value[4:0]
     2/3: $0\pushPtr_value[4:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20172$2678'.
     1/1: $1\popPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20163$2675'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20156$2674'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20149$2672'.
     1/1: $1\pushPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20140$2669'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20133$2668'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20126$2667'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2660'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2666
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:20122$2658_DATA[35:0]$2665
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:20122$2658_ADDR[4:0]$2664
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2654'.
     1/2: $0\tickCounter_value[2:0]
     2/2: $0\stateMachine_parity[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2650'.
     1/3: $0\_zz_io_txd[0:0]
     2/3: $0\clockDivider_counter_value[2:0]
     3/3: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17698$2643'.
     1/3: $3\io_write_ready[0:0]
     2/3: $2\io_write_ready[0:0]
     3/3: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17679$2641'.
     1/1: $1\stateMachine_txd[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17668$2639'.
     1/2: $2\clockDivider_counter_valueNext[2:0]
     2/2: $1\clockDivider_counter_valueNext[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17658$2636'.
     1/1: $1\clockDivider_counter_willIncrement[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
     1/9: $2$lookahead\stateMachine_shifter$2613[7:0]$2627
     2/9: $2$bitselwrite$data$./ICESugarProMinimal.v:17556$2581[7:0]$2626
     3/9: $2$bitselwrite$mask$./ICESugarProMinimal.v:17556$2580[7:0]$2625
     4/9: $1$lookahead\stateMachine_shifter$2613[7:0]$2623
     5/9: $1$bitselwrite$data$./ICESugarProMinimal.v:17556$2581[7:0]$2622
     6/9: $1$bitselwrite$mask$./ICESugarProMinimal.v:17556$2580[7:0]$2621
     7/9: $0\stateMachine_parity[0:0]
     8/9: $0\bitCounter_value[2:0]
     9/9: $0\bitTimer_counter[2:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
     1/8: $0\stateMachine_validReg[0:0]
     2/8: $0\sampler_tick[0:0]
     3/8: $0\sampler_value[0:0]
     4/8: $0\_zz_io_rts[0:0]
     5/8: $0\stateMachine_state[2:0]
     6/8: $0\break_counter[6:0]
     7/8: $0\sampler_samples_2[0:0]
     8/8: $0\sampler_samples_1[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17428$2586'.
     1/2: $2\bitTimer_tick[0:0]
     2/2: $1\bitTimer_tick[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17399$2584'.
     1/5: $5\io_error[0:0]
     2/5: $4\io_error[0:0]
     3/5: $3\io_error[0:0]
     4/5: $2\io_error[0:0]
     5/5: $1\io_error[0:0]
Creating decoders for process `\BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2579'.
     1/2: $0\buffers_1[7:0]
     2/2: $0\buffers_0[7:0]
Creating decoders for process `\BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2578'.
     1/2: $0\buffers_1[7:0]
     2/2: $0\buffers_0[7:0]
Creating decoders for process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14474$2577'.
Creating decoders for process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
     1/6: $0\v_colorEn[0:0]
     2/6: $0\v_sync[0:0]
     3/6: $0\v_counter[11:0]
     4/6: $0\h_colorEn[0:0]
     5/6: $0\h_sync[0:0]
     6/6: $0\h_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14748$2558'.
     1/2: $0\clockDivider_tickReg[0:0]
     2/2: $0\clockDivider_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14734$2557'.
     1/1: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14727$2556'.
     1/1: $1\io_write_thrown_valid[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2553'.
     1/4: $0\_zz_io_pop_valid[0:0]
     2/4: $0\logic_popPtr_value[3:0]
     3/4: $0\logic_pushPtr_value[3:0]
     4/4: $0\logic_risingOccupancy[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14594$2534'.
     1/1: $1\logic_popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14585$2531'.
     1/1: $1\logic_popPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14578$2530'.
     1/1: $1\logic_popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14571$2528'.
     1/1: $1\logic_pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14562$2525'.
     1/1: $1\logic_pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14555$2524'.
     1/1: $1\logic_pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14548$2523'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2516'.
     1/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2522
     2/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_DATA[7:0]$2521
     3/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_ADDR[3:0]$2520
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14536$2514'.
     1/1: $0\_zz_logic_ram_port0[7:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
     1/12: $0\cmdAddress_rData_length[3:0]
     2/12: $0\cmdAddress_rData_burstLast[0:0]
     3/12: $0\cmdAddress_rData_context[20:0]
     4/12: $0\cmdAddress_rData_address[24:0]
     5/12: $0\cmdAddress_rData_write[0:0]
     6/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_context[20:0]
     7/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_mask[3:0]
     8/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_data[31:0]
     9/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_length[5:0]
    10/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_address[24:0]
    11/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_opcode[0:0]
    12/12: $0\inputLogic_spliter_io_output_cmd_rData_last[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2510'.
     1/3: $0\_zz_io_output_writeDataTocken[0:0]
     2/3: $0\cmdAddress_rValid[0:0]
     3/3: $0\inputLogic_spliter_io_output_cmd_rValid[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15515$2503'.
     1/1: $1\cmdAddress_ready[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15486$2500'.
     1/1: $1\inputLogic_spliter_io_output_cmd_ready[0:0]
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14898$2499'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14897$2498'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14896$2497'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14895$2496'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14894$2495'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14893$2494'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14892$2493'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14891$2492'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14890$2491'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14889$2490'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14888$2489'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14887$2488'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14886$2487'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14885$2486'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14884$2485'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14883$2484'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14882$2483'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
     1/10: $0\tasker_1_io_output_stage_refresh[0:0]
     2/10: $0\tasker_1_io_output_stage_prechargeAll[0:0]
     3/10: $0\tasker_1_io_output_stage_ports_1_active[0:0]
     4/10: $0\tasker_1_io_output_stage_ports_1_precharge[0:0]
     5/10: $0\tasker_1_io_output_stage_ports_1_write[0:0]
     6/10: $0\tasker_1_io_output_stage_ports_1_read[0:0]
     7/10: $0\tasker_1_io_output_stage_ports_0_active[0:0]
     8/10: $0\tasker_1_io_output_stage_ports_0_precharge[0:0]
     9/10: $0\tasker_1_io_output_stage_ports_0_write[0:0]
    10/10: $0\tasker_1_io_output_stage_ports_0_read[0:0]
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2480'.
     1/3: $0\maskLocked_2[0:0]
     2/3: $0\maskLocked_1[0:0]
     3/3: $0\maskLocked_0[0:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15724$2479'.
     1/1: $0\locked[0:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
     1/8: $1\_zz_io_output_payload_fragment_context[10:0]
     2/8: $1\_zz_io_output_payload_fragment_mask[3:0]
     3/8: $1\_zz_io_output_payload_fragment_data[31:0]
     4/8: $1\_zz_io_output_payload_fragment_length[5:0]
     5/8: $1\_zz_io_output_payload_fragment_address[31:0]
     6/8: $1\_zz_io_output_payload_fragment_opcode[0:0]
     7/8: $1\_zz_io_output_payload_fragment_source[1:0]
     8/8: $1\_zz_io_output_payload_last_1[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15762$2461'.
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15803$2460'.
     1/1: $0\outputArea_flow_m2sPipe_valid[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2459'.
     1/2: $0\outputArea_flow_m2sPipe_payload_fragment[0:0]
     2/2: $0\outputArea_flow_m2sPipe_payload_last[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2457'.
     1/3: $0\inputArea_data_fragment[0:0]
     2/3: $0\inputArea_data_last[0:0]
     3/3: $0\inputArea_target[0:0]
Creating decoders for process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15878$2455'.
Creating decoders for process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15967$2452'.
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2393'.
     1/2: $0\lineLoader_flushCounter[7:0]
     2/2: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2391'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16962$2367'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16941$2356'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16932$2355'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16925$2354'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16918$2353'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2345'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2351
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_DATA[21:0]$2350
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_ADDR[6:0]$2349
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16905$2343'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2336'.
     1/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2342
     2/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_DATA[31:0]$2341
     3/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_ADDR[9:0]$2340
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
     1/9: $0\loader_counter_value[2:0]
     2/9: $0\stageB_flusher_start[0:0]
     3/9: $0\loader_killReg[0:0]
     4/9: $0\loader_error[0:0]
     5/9: $0\loader_waysAllocator[0:0]
     6/9: $0\loader_valid[0:0]
     7/9: $0\stageB_flusher_counter[7:0]
     8/9: $0\stageB_flusher_waitDone[0:0]
     9/9: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
     1/28: $0\stageB_mask[3:0]
     2/28: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/28: $0\stageB_unaligned[0:0]
     4/28: $0\stageB_dataColisions[0:0]
     5/28: $0\stageB_wayInvalidate[0:0]
     6/28: $0\stageB_dataReadRsp_0[31:0]
     7/28: $0\stageB_tagsReadRsp_0_address[19:0]
     8/28: $0\stageB_tagsReadRsp_0_error[0:0]
     9/28: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/28: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/28: $0\stageB_mmuRsp_refilling[0:0]
    12/28: $0\stageB_mmuRsp_exception[0:0]
    13/28: $0\stageB_mmuRsp_allowExecute[0:0]
    14/28: $0\stageB_mmuRsp_allowWrite[0:0]
    15/28: $0\stageB_mmuRsp_allowRead[0:0]
    16/28: $0\stageB_mmuRsp_isPaging[0:0]
    17/28: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/28: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/28: $0\stageB_request_totalyConsistent[0:0]
    20/28: $0\stageB_request_size[1:0]
    21/28: $0\stageB_request_wr[0:0]
    22/28: $0\stage0_dataColisions_regNextWhen[0:0]
    23/28: $0\stageA_wayInvalidate[0:0]
    24/28: $0\stageA_mask[3:0]
    25/28: $0\stageA_request_totalyConsistent[0:0]
    26/28: $0\stageA_request_size[1:0]
    27/28: $0\stageA_request_wr[0:0]
    28/28: $0\tagsReadCmd_payload_regNextWhen[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16662$2303'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16652$2300'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16642$2293'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16621$2272'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16605$2268'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16591$2264'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16567$2261'.
     1/7: $7\io_mem_cmd_valid[0:0]
     2/7: $6\io_mem_cmd_valid[0:0]
     3/7: $5\io_mem_cmd_valid[0:0]
     4/7: $4\io_mem_cmd_valid[0:0]
     5/7: $3\io_mem_cmd_valid[0:0]
     6/7: $2\io_mem_cmd_valid[0:0]
     7/7: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16555$2249'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16534$2246'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16518$2233'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16487$2228'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16468$2224'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16449$2210'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16417$2188'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16406$2185'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16392$2182'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16382$2181'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16372$2180'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16362$2179'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16347$2178'.
     1/4: $4\dataWriteCmd_valid[0:0]
     2/4: $3\dataWriteCmd_valid[0:0]
     3/4: $2\dataWriteCmd_valid[0:0]
     4/4: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16340$2177'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16333$2174'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16323$2171'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16313$2170'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16303$2169'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16290$2168'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16283$2167'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16276$2166'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16269$2165'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16262$2164'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16244$2157'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16237$2156'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
     1/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2155
     2/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_DATA[7:0]$2154
     3/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_ADDR[9:0]$2153
     4/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2151
     5/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_DATA[7:0]$2150
     6/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_ADDR[9:0]$2149
     7/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2147
     8/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_DATA[7:0]$2146
     9/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_ADDR[9:0]$2145
    10/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2143
    11/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_DATA[7:0]$2142
    12/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_ADDR[9:0]$2141
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2122'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16210$2121'.
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16204$2114'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2120
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_DATA[21:0]$2119
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_ADDR[6:0]$2118
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17133$2105'.
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
     1/4: $0\read_ports_0_priority_value[1:0]
     2/4: $0\read_ports_0_buffer_bufferIn_rData_context[2:0]
     3/4: $0\read_ports_0_buffer_bufferIn_rData_mask[3:0]
     4/4: $0\read_ports_0_buffer_bufferIn_rData_data[31:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2102'.
     1/3: $0\read_ports_0_buffer_s1_valid[0:0]
     2/3: $0\write_arbiter_0_doIt_regNext[0:0]
     3/3: $0\read_ports_0_buffer_bufferIn_rValid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17243$2100'.
     1/1: $1\_zz_banks_0_readOr_value_valid_1[6:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17235$2099'.
     1/1: $1\_zz_banks_0_readOr_value_valid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17201$2086'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_3[3:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17193$2085'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_2[31:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17185$2083'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_1[6:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17177$2082'.
     1/1: $1\_zz_banks_0_writeOr_value_valid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17159$2079'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17153$2077'.
     1/1: $0\_zz_banks_0_ram_port1[35:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2070'.
     1/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2076
     2/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_DATA[35:0]$2075
     3/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_ADDR[6:0]$2074
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14274$2068'.
     1/1: $0\io_ctrl_writeEnable_delay_1[0:0]
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2067'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14227$2065'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14208$2064'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14156$2063'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14144$2062'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14102$2061'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14058$2060'.
Creating decoders for process `\BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2058'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
     1/19: $0\channels_0_fifo_push_available[7:0]
     2/19: $0\channels_0_fifo_pop_withoutOverride_exposed[9:0]
     3/19: $0\channels_0_fifo_pop_ptr[7:0]
     4/19: $0\channels_0_fifo_push_ptr[7:0]
     5/19: $0\channels_0_pop_b2s_veryLastEndPacket[0:0]
     6/19: $0\channels_0_pop_b2s_veryLastPtr[7:0]
     7/19: $0\channels_0_pop_b2s_veryLastValid[0:0]
     8/19: $0\channels_0_pop_b2s_last[0:0]
     9/19: $0\channels_0_pop_memory[0:0]
    10/19: $0\channels_0_push_m2b_bytesLeft[25:0]
    11/19: $0\channels_0_push_m2b_address[31:0]
    12/19: $0\channels_0_push_memory[0:0]
    13/19: $0\channels_0_selfRestart[0:0]
    14/19: $0\channels_0_bytes[25:0]
    15/19: $0\channels_0_channelStop[0:0]
    16/19: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    17/19: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    18/19: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    19/19: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
     1/20: $0\channels_0_push_m2b_memPending[3:0]
     2/20: $0\channels_0_ctrl_kick[0:0]
     3/20: $0\m2b_rsp_first[0:0]
     4/20: $0\m2b_cmd_s1_valid[0:0]
     5/20: $0\m2b_cmd_s0_priority_counter[1:0]
     6/20: $0\m2b_cmd_s0_priority_roundRobins_3[0:0]
     7/20: $0\m2b_cmd_s0_priority_roundRobins_2[0:0]
     8/20: $0\m2b_cmd_s0_priority_roundRobins_1[0:0]
     9/20: $0\m2b_cmd_s0_priority_roundRobins_0[0:0]
    10/20: $0\m2b_cmd_s0_valid[0:0]
    11/20: $0\channels_0_interrupts_onChannelCompletion_valid[0:0]
    12/20: $0\channels_0_interrupts_onChannelCompletion_enable[0:0]
    13/20: $0\channels_0_interrupts_completion_valid[0:0]
    14/20: $0\channels_0_interrupts_completion_enable[0:0]
    15/20: $0\channels_0_push_m2b_loadDone[0:0]
    16/20: $0\channels_0_weight[1:0]
    17/20: $0\channels_0_priority[1:0]
    18/20: $0\channels_0_descriptorValid[0:0]
    19/20: $0\channels_0_channelValid[0:0]
    20/20: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13164$2042'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13150$2041'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13136$2040'.
     1/2: $2\when_BusSlaveFactory_l366_1[0:0]
     2/2: $1\when_BusSlaveFactory_l366_1[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13122$2039'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13112$2038'.
     1/2: $2\io_interrupts[0:0]
     2/2: $1\io_interrupts[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13092$2003'.
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13066$1995'.
     1/1: $1\io_read_cmd_valid[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13004$1957'.
     1/2: $2\_zz_when_DmaSg_l555[0:0]
     2/2: $1\_zz_when_DmaSg_l555[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12995$1952'.
     1/1: $1\channels_0_readyForChannelCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12983$1940'.
     1/2: $2\channels_0_pop_b2s_veryLastTrigger[0:0]
     2/2: $1\channels_0_pop_b2s_veryLastTrigger[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12976$1930'.
     1/1: $1\channels_0_push_m2b_loadRequest[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12969$1929'.
     1/1: $1\channels_0_push_m2b_memPendingDecr[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12960$1928'.
     1/2: $2\channels_0_push_m2b_memPendingIncr[0:0]
     2/2: $1\channels_0_push_m2b_memPendingIncr[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12943$1917'.
     1/3: $3\channels_0_fifo_push_availableDecr[7:0]
     2/3: $2\channels_0_fifo_push_availableDecr[7:0]
     3/3: $1\channels_0_fifo_push_availableDecr[7:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12934$1916'.
     1/1: $1\channels_0_readyToStop[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12920$1915'.
     1/4: $4\channels_0_descriptorCompletion[0:0]
     2/4: $3\channels_0_descriptorCompletion[0:0]
     3/4: $2\channels_0_descriptorCompletion[0:0]
     4/4: $1\channels_0_descriptorCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12904$1913'.
     1/5: $5\channels_0_descriptorStart[0:0]
     2/5: $4\channels_0_descriptorStart[0:0]
     3/5: $3\channels_0_descriptorStart[0:0]
     4/5: $2\channels_0_descriptorStart[0:0]
     5/5: $1\channels_0_descriptorStart[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12893$1912'.
     1/3: $3\channels_0_channelCompletion[0:0]
     2/3: $2\channels_0_channelCompletion[0:0]
     3/3: $1\channels_0_channelCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12884$1911'.
     1/2: $2\channels_0_channelStart[0:0]
     2/2: $1\channels_0_channelStart[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12868$1910'.
     1/2: $1\ctrl_rsp_payload_fragment_data[0:0]
     2/2: $2\ctrl_rsp_payload_fragment_data[2:2]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12844$1898'.
     1/1: $1\_zz_ctrl_rsp_ready[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12823$1894'.
     1/1: $1\_zz__zz_m2b_cmd_s0_priority_chosenOh_2_3[0:0]
Creating decoders for process `\BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1873'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1872'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1871'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8076$1870'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8075$1869'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
     1/8: $0\_zz_3[0:0]
     2/8: $0\DebugPlugin_disableEbreak[0:0]
     3/8: $0\DebugPlugin_debugUsed[0:0]
     4/8: $0\DebugPlugin_haltedByBreak[0:0]
     5/8: $0\DebugPlugin_godmode[0:0]
     6/8: $0\DebugPlugin_stepIt[0:0]
     7/8: $0\DebugPlugin_haltIt[0:0]
     8/8: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
     1/2: $0\DebugPlugin_firstCycle[0:0]
     2/2: $0\DebugPlugin_busReadDataReg[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
     1/97: $0\memory_DivPlugin_rs1[32:0] [32]
     2/97: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/97: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/97: $0\execute_CsrPlugin_csr_835[0:0]
     5/97: $0\execute_CsrPlugin_csr_834[0:0]
     6/97: $0\execute_CsrPlugin_csr_833[0:0]
     7/97: $0\execute_CsrPlugin_csr_772[0:0]
     8/97: $0\execute_CsrPlugin_csr_836[0:0]
     9/97: $0\execute_CsrPlugin_csr_768[0:0]
    10/97: $0\memory_to_writeBack_MUL_LOW[51:0]
    11/97: $0\execute_to_memory_BRANCH_CALC[31:0]
    12/97: $0\execute_to_memory_BRANCH_DO[0:0]
    13/97: $0\memory_to_writeBack_MUL_HH[33:0]
    14/97: $0\execute_to_memory_MUL_HH[33:0]
    15/97: $0\execute_to_memory_MUL_HL[33:0]
    16/97: $0\execute_to_memory_MUL_LH[33:0]
    17/97: $0\execute_to_memory_MUL_LL[31:0]
    18/97: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    19/97: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    20/97: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    21/97: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    22/97: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    23/97: $0\decode_to_execute_DO_EBREAK[0:0]
    24/97: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    25/97: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    26/97: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    27/97: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    28/97: $0\decode_to_execute_RS2[31:0]
    29/97: $0\decode_to_execute_RS1[31:0]
    30/97: $0\memory_to_writeBack_ENV_CTRL[1:0]
    31/97: $0\execute_to_memory_ENV_CTRL[1:0]
    32/97: $0\decode_to_execute_ENV_CTRL[1:0]
    33/97: $0\decode_to_execute_IS_CSR[0:0]
    34/97: $0\decode_to_execute_BRANCH_CTRL[1:0]
    35/97: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    36/97: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    37/97: $0\execute_to_memory_IS_DIV[0:0]
    38/97: $0\decode_to_execute_IS_DIV[0:0]
    39/97: $0\memory_to_writeBack_IS_MUL[0:0]
    40/97: $0\execute_to_memory_IS_MUL[0:0]
    41/97: $0\decode_to_execute_IS_MUL[0:0]
    42/97: $0\execute_to_memory_SHIFT_CTRL[1:0]
    43/97: $0\decode_to_execute_SHIFT_CTRL[1:0]
    44/97: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    45/97: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    46/97: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    47/97: $0\memory_to_writeBack_MEMORY_WR[0:0]
    48/97: $0\execute_to_memory_MEMORY_WR[0:0]
    49/97: $0\decode_to_execute_MEMORY_WR[0:0]
    50/97: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    51/97: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    52/97: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    53/97: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    54/97: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    55/97: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    56/97: $0\decode_to_execute_SRC2_CTRL[1:0]
    57/97: $0\decode_to_execute_ALU_CTRL[1:0]
    58/97: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    59/97: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    60/97: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    61/97: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    62/97: $0\decode_to_execute_SRC1_CTRL[1:0]
    63/97: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    64/97: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    65/97: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    66/97: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    67/97: $0\decode_to_execute_IS_RVC[0:0]
    68/97: $0\memory_to_writeBack_INSTRUCTION[31:0]
    69/97: $0\execute_to_memory_INSTRUCTION[31:0]
    70/97: $0\decode_to_execute_INSTRUCTION[31:0]
    71/97: $0\memory_to_writeBack_PC[31:0]
    72/97: $0\execute_to_memory_PC[31:0]
    73/97: $0\decode_to_execute_PC[31:0]
    74/97: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    75/97: $0\CsrPlugin_interrupt_code[3:0]
    76/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    77/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    78/97: $0\CsrPlugin_minstret[63:0]
    79/97: $0\CsrPlugin_mtval[31:0]
    80/97: $0\CsrPlugin_mcause_exceptionCode[3:0]
    81/97: $0\CsrPlugin_mcause_interrupt[0:0]
    82/97: $0\CsrPlugin_mepc[31:0]
    83/97: $0\memory_DivPlugin_div_result[31:0]
    84/97: $0\memory_DivPlugin_div_done[0:0]
    85/97: $0\memory_DivPlugin_div_needRevert[0:0]
    86/97: $0\memory_DivPlugin_rs1[32:0] [31:0]
    87/97: $0\memory_DivPlugin_rs2[31:0]
    88/97: $0\CsrPlugin_mip_MSIP[0:0]
    89/97: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    90/97: $0\IBusCachedPlugin_injector_formal_rawInDecode[31:0]
    91/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc[0:0]
    92/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]
    93/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error[0:0]
    94/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]
    95/97: $0\IBusCachedPlugin_decompressor_throw2BytesLatch[0:0]
    96/97: $0\IBusCachedPlugin_decompressor_bufferValidLatch[0:0]
    97/97: $0\IBusCachedPlugin_decompressor_bufferData[15:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
     1/38: $0\execute_CsrPlugin_wfiWake[0:0]
     2/38: $0\CsrPlugin_hadException[0:0]
     3/38: $0\CsrPlugin_interrupt_valid[0:0]
     4/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     5/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     6/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
     7/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
     8/38: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
     9/38: $0\memory_DivPlugin_div_counter_value[5:0]
    10/38: $0\_zz_2[0:0]
    11/38: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    12/38: $0\switch_Fetcher_l362[2:0]
    13/38: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    14/38: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    15/38: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    16/38: $0\CsrPlugin_mie_MSIE[0:0]
    17/38: $0\CsrPlugin_mie_MTIE[0:0]
    18/38: $0\CsrPlugin_mie_MEIE[0:0]
    19/38: $0\CsrPlugin_mstatus_MPP[1:0]
    20/38: $0\CsrPlugin_mstatus_MPIE[0:0]
    21/38: $0\CsrPlugin_mstatus_MIE[0:0]
    22/38: $0\DBusCachedPlugin_rspCounter[31:0]
    23/38: $0\IBusCachedPlugin_rspCounter[31:0]
    24/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    25/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    26/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    27/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    28/38: $0\_zz_IBusCachedPlugin_injector_decodeInput_valid[0:0]
    29/38: $0\IBusCachedPlugin_decompressor_throw2BytesReg[0:0]
    30/38: $0\IBusCachedPlugin_decompressor_bufferValid[0:0]
    31/38: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    32/38: $0\IBusCachedPlugin_decodePc_pcReg[31:0]
    33/38: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    34/38: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    35/38: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    36/38: $0\writeBack_arbitration_isValid[0:0]
    37/38: $0\memory_arbitration_isValid[0:0]
    38/38: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11743$1808'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11735$1807'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[31:31]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11728$1806'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11719$1805'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11710$1804'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_1[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11701$1803'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit[12:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11681$1793'.
     1/1: $1\IBusCachedPlugin_injectionPort_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11534$1653'.
     1/3: $3\IBusCachedPlugin_injectionPort_valid[0:0]
     2/3: $2\IBusCachedPlugin_injectionPort_valid[0:0]
     3/3: $1\IBusCachedPlugin_injectionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11522$1651'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11507$1650'.
     1/3: $3\debug_bus_cmd_ready[0:0]
     2/3: $2\debug_bus_cmd_ready[0:0]
     3/3: $1\debug_bus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11490$1638'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11478$1630'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11471$1627'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1621'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11446$1620'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11437$1619'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11402$1618'.
     1/11: $11\execute_CsrPlugin_illegalAccess[0:0]
     2/11: $10\execute_CsrPlugin_illegalAccess[0:0]
     3/11: $9\execute_CsrPlugin_illegalAccess[0:0]
     4/11: $8\execute_CsrPlugin_illegalAccess[0:0]
     5/11: $7\execute_CsrPlugin_illegalAccess[0:0]
     6/11: $6\execute_CsrPlugin_illegalAccess[0:0]
     7/11: $5\execute_CsrPlugin_illegalAccess[0:0]
     8/11: $4\execute_CsrPlugin_illegalAccess[0:0]
     9/11: $3\execute_CsrPlugin_illegalAccess[0:0]
    10/11: $2\execute_CsrPlugin_illegalAccess[0:0]
    11/11: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11385$1605'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11374$1604'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11367$1603'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11360$1602'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11348$1598'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11318$1576'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11311$1575'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11301$1574'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11291$1573'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11273$1567'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11247$1563'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11232$1562'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1559'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11194$1558'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11182$1557'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11164$1556'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1553'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11093$1526'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11065$1525'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11060$1523'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11034$1503'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11025$1500'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11016$1499'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10992$1494'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10978$1493'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10940$1492'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10904$1489'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10895$1485'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10878$1484'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10855$1483'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10831$1482'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10813$1481'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10799$1480'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10785$1476'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10778$1475'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10771$1474'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10764$1472'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10703$1445'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10683$1444'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10654$1441'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10644$1438'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10623$1434'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10604$1433'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10594$1432'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10584$1429'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10576$1426'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10551$1417'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10518$1399'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10508$1398'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10501$1395'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10491$1394'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10473$1385'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10449$1381'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10434$1380'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10409$1374'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10394$1373'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10359$1331'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10341$1330'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_24[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10324$1329'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_23[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10308$1327'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10293$1326'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10286$1325'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10267$1324'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10252$1323'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10240$1322'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10183$1306'.
     1/1: $1\IBusCachedPlugin_decompressor_decompressed[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10159$1294'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10146$1289'.
     1/1: $1\IBusCachedPlugin_fetchPc_redo_payload[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10131$1285'.
     1/2: $2\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
     2/2: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10120$1281'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10110$1280'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10101$1274'.
     1/1: $1\IBusCachedPlugin_decodePc_injectedDecode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10093$1272'.
     1/1: $1\IBusCachedPlugin_decodePc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10080$1266'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10066$1264'.
     1/3: $3\IBusCachedPlugin_fetchPc_pc[31:0]
     2/3: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     3/3: $1\IBusCachedPlugin_fetchPc_pc[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10056$1259'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10044$1256'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10029$1249'.
     1/1: $1\CsrPlugin_allowEbreakException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10022$1248'.
     1/1: $1\CsrPlugin_allowException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10015$1247'.
     1/1: $1\CsrPlugin_allowInterrupts[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10008$1246'.
     1/1: $1\CsrPlugin_forceMachineWire[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9992$1245'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9982$1244'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1243'.
     1/1: $1\CsrPlugin_thirdPartyWake[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9965$1242'.
     1/1: $1\_zz_when_DBusCachedPlugin_l390[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9955$1241'.
     1/2: $2\IBusCachedPlugin_incomingInstruction[0:0]
     2/2: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9931$1240'.
     1/7: $7\IBusCachedPlugin_fetcherHalt[0:0]
     2/7: $6\IBusCachedPlugin_fetcherHalt[0:0]
     3/7: $5\IBusCachedPlugin_fetcherHalt[0:0]
     4/7: $4\IBusCachedPlugin_fetcherHalt[0:0]
     5/7: $3\IBusCachedPlugin_fetcherHalt[0:0]
     6/7: $2\IBusCachedPlugin_fetcherHalt[0:0]
     7/7: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9911$1239'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9904$1238'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9894$1237'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9886$1236'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9879$1235'.
     1/1: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9871$1234'.
     1/1: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9861$1233'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9846$1232'.
     1/4: $4\execute_arbitration_flushNext[0:0]
     2/4: $3\execute_arbitration_flushNext[0:0]
     3/4: $2\execute_arbitration_flushNext[0:0]
     4/4: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9837$1231'.
     1/2: $2\execute_arbitration_flushIt[0:0]
     2/2: $1\execute_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9827$1230'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9817$1229'.
     1/2: $2\execute_arbitration_haltByOther[0:0]
     2/2: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9805$1228'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1227'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9784$1226'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9771$1225'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9757$1224'.
     1/2: $2\decode_arbitration_haltItself[0:0]
     2/2: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9745$1223'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9738$1222'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9730$1221'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9723$1220'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9716$1219'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9709$1218'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9677$1217'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9669$1206'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9662$1205'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9624$1204'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1203'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9551$1202'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9539$1201'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1177'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8774$1176'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8757$1175'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1168'.
     1/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1174
     2/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_DATA[31:0]$1173
     3/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_ADDR[4:0]$1172
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6950$974'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6949$973'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$965'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7066$958'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7051$955'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6624$953'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6887$952'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
     1/4: $0\_zz_jtag_tap_tdoDr_1[33:0]
     2/4: $0\_zz_jtag_tap_tdoDr[31:0]
     3/4: $0\jtag_tap_instructionShift[3:0]
     4/4: $0\jtag_tap_instruction[3:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$941'.
     1/3: $0\system_rsp_payload_data[31:0]
     2/3: $0\system_rsp_payload_error[0:0]
     3/3: $0\system_rsp_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6808$932'.
     1/3: $3\jtag_tap_tdoDr[0:0]
     2/3: $2\jtag_tap_tdoDr[0:0]
     3/3: $1\jtag_tap_tdoDr[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6790$931'.
     1/2: $2\jtag_tap_tdoUnbufferd[0:0]
     2/2: $1\jtag_tap_tdoUnbufferd[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6736$914'.
     1/1: $1\_zz_jtag_tap_fsm_stateNext[3:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6563$910'.
     1/2: $0\dispatcher_headerShifter[7:0]
     2/2: $0\dispatcher_dataShifter[66:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$908'.
     1/3: $0\dispatcher_counter[2:0]
     2/3: $0\dispatcher_headerLoaded[0:0]
     3/3: $0\dispatcher_dataLoaded[0:0]
Creating decoders for process `\BufferCC_9.$proc$./ICESugarProMinimal.v:6476$897'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BmbArbiter.$proc$./ICESugarProMinimal.v:6377$890'.
     1/1: $1\_zz_io_output_rsp_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
     1/7: $0\logic_rspNoHit_source[1:0]
     2/7: $0\logic_rspNoHit_counter[4:0]
     3/7: $0\logic_rspNoHit_context[10:0]
     4/7: $0\logic_rspNoHit_singleBeatRsp[0:0]
     5/7: $0\logic_rspHits_2[0:0]
     6/7: $0\logic_rspHits_1[0:0]
     7/7: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$885'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6188$873'.
     1/1: $1\io_input_rsp_payload_fragment_context[10:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6180$872'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6173$871'.
     1/1: $1\io_input_rsp_payload_fragment_source[1:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6160$870'.
     1/3: $3\io_input_rsp_payload_last[0:0]
     2/3: $2\io_input_rsp_payload_last[0:0]
     3/3: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6152$866'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6132$844'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6116$842'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6099$838'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6082$834'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$829'.
     1/5: $1\_zz_io_input_rsp_payload_fragment_context[10:0]
     2/5: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/5: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/5: $1\_zz_io_input_rsp_payload_fragment_source[1:0]
     5/5: $1\_zz_io_input_rsp_payload_last_1[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5897$819'.
     1/1: $0\io_bus_cmd_payload_fragment_context_regNextWhen[14:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5887$818'.
     1/1: $0\io_bus_cmd_valid_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
     1/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$811
     2/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_DATA[7:0]$810
     3/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_ADDR[13:0]$809
     4/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$806
     5/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_DATA[7:0]$805
     6/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_ADDR[13:0]$804
     7/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$801
     8/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_DATA[7:0]$800
     9/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_ADDR[13:0]$799
    10/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$796
    11/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_DATA[7:0]$795
    12/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_ADDR[13:0]$794
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$774'.
     1/4: $0\_zz_ramsymbol_read_3[7:0]
     2/4: $0\_zz_ramsymbol_read_2[7:0]
     3/4: $0\_zz_ramsymbol_read_1[7:0]
     4/4: $0\_zz_ramsymbol_read[7:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5849$773'.
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$766'.
     1/6: $0\buffer_address[31:0] [31:12]
     2/6: $0\buffer_address[31:0] [11:0]
     3/6: $0\buffer_context[10:0]
     4/6: $0\buffer_beat[4:0]
     5/6: $0\buffer_source[1:0]
     6/6: $0\buffer_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5774$763'.
     1/1: $0\buffer_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5756$762'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5749$761'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5734$755'.
     1/1: $1\cmdContext_drop[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5726$753'.
     1/1: $1\cmdContext_last[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5718$749'.
     1/1: $1\io_output_cmd_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5709$747'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5701$746'.
     1/1: $1\cmdContext_source[1:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5693$745'.
     1/1: $1\cmdContext_context[10:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5681$744'.
     1/2: $2\io_output_cmd_payload_fragment_length[1:0]
     2/2: $1\io_output_cmd_payload_fragment_length[1:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5673$743'.
     1/1: $1\io_output_cmd_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5662$742'.
     1/3: $2\io_output_cmd_payload_fragment_address[1:0]
     2/3: $1\io_output_cmd_payload_fragment_address[31:0] [31:2]
     3/3: $1\io_output_cmd_payload_fragment_address[31:0] [1:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
     1/25: $0\logic_rspNoHit_counter[0:0]
     2/25: $0\logic_rspNoHit_context[14:0]
     3/25: $0\logic_rspNoHit_singleBeatRsp[0:0]
     4/25: $0\logic_rspHits_6[0:0]
     5/25: $0\logic_rspHits_5[0:0]
     6/25: $0\logic_rspHits_4[0:0]
     7/25: $0\logic_rspHits_3[0:0]
     8/25: $0\logic_rspHits_2[0:0]
     9/25: $0\logic_rspHits_1[0:0]
    10/25: $0\logic_rspHits_0[0:0]
    11/25: $0\logic_noHitS1[0:0]
    12/25: $0\logic_hitsS1_6[0:0]
    13/25: $0\logic_hitsS1_5[0:0]
    14/25: $0\logic_hitsS1_4[0:0]
    15/25: $0\logic_hitsS1_3[0:0]
    16/25: $0\logic_hitsS1_2[0:0]
    17/25: $0\logic_hitsS1_1[0:0]
    18/25: $0\logic_hitsS1_0[0:0]
    19/25: $0\io_input_cmd_rData_fragment_context[14:0]
    20/25: $0\io_input_cmd_rData_fragment_mask[3:0]
    21/25: $0\io_input_cmd_rData_fragment_data[31:0]
    22/25: $0\io_input_cmd_rData_fragment_length[1:0]
    23/25: $0\io_input_cmd_rData_fragment_address[23:0]
    24/25: $0\io_input_cmd_rData_fragment_opcode[0:0]
    25/25: $0\io_input_cmd_rData_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$730'.
     1/3: $0\logic_rspPendingCounter[3:0]
     2/3: $0\logic_rspNoHit_doIt[0:0]
     3/3: $0\io_input_cmd_rValid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5481$710'.
     1/1: $1\io_input_rsp_payload_fragment_context[14:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5473$709'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5460$708'.
     1/3: $3\io_input_rsp_payload_last[0:0]
     2/3: $2\io_input_rsp_payload_last[0:0]
     3/3: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5449$698'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5429$674'.
     1/1: $1\io_input_cmd_input_ready[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5414$672'.
     1/1: $1\io_outputs_6_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5398$668'.
     1/1: $1\io_outputs_5_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5382$664'.
     1/1: $1\io_outputs_4_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5366$660'.
     1/1: $1\io_outputs_3_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5350$656'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5334$652'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5318$648'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$639'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[14:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_4[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
     1/6: $0\logic_harts_0_cmp[63:0] [63:32]
     2/6: $0\logic_harts_0_cmp[63:0] [31:0]
     3/6: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
     4/6: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     5/6: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     6/6: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4987$628'.
     1/3: $0\logic_time[63:0]
     2/3: $0\logic_harts_0_softwareInterrupt[0:0]
     3/3: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4961$619'.
     1/3: $3\factory_rsp_payload_fragment_data[31:0]
     2/3: $2\factory_rsp_payload_fragment_data[31:0]
     3/3: $1\factory_rsp_payload_fragment_data[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4937$607'.
     1/1: $1\_zz_factory_rsp_ready[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4579$603'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4578$602'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4577$601'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4576$600'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4575$599'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4574$598'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4573$597'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4572$596'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4571$595'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4570$594'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4569$593'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
     1/25: $0\_zz_io_soft_cmd_payload_BA[1:0]
     2/25: $0\_zz_io_soft_cmd_payload_ADDR[12:0]
     3/25: $0\_zz_io_soft_cmd_payload_WEn[0:0]
     4/25: $0\_zz_io_soft_cmd_payload_CASn[0:0]
     5/25: $0\_zz_io_soft_cmd_payload_RASn[0:0]
     6/25: $0\_zz_io_soft_cmd_payload_CSn[0:0]
     7/25: $0\_zz_io_config_WR[3:0]
     8/25: $0\_zz_io_config_WTR[3:0]
     9/25: $0\_zz_io_config_RTP[3:0]
    10/25: $0\_zz_io_config_RTW[3:0]
    11/25: $0\_zz_io_config_RCD[3:0]
    12/25: $0\_zz_io_config_RRD[3:0]
    13/25: $0\_zz_io_config_RFC[6:0]
    14/25: $0\_zz_io_config_RP[3:0]
    15/25: $0\_zz_io_config_RAS[3:0]
    16/25: $0\_zz_io_config_REF[15:0]
    17/25: $0\_zz_io_config_readLatency[1:0]
    18/25: $0\_zz_io_config_phase_precharge[0:0]
    19/25: $0\_zz_io_config_phase_active[0:0]
    20/25: $0\_zz_io_config_phase_read[0:0]
    21/25: $0\_zz_io_config_phase_write[0:0]
    22/25: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    23/25: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    24/25: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    25/25: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$590'.
     1/5: $0\_zz_io_soft_cmd_valid_1[0:0]
     2/5: $0\_zz_io_soft_CKE[0:0]
     3/5: $0\_zz_io_config_noActive[0:0]
     4/5: $0\_zz_io_config_autoRefresh[0:0]
     5/5: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4754$589'.
     1/2: $2\_zz_io_soft_cmd_valid[0:0]
     2/2: $1\_zz_io_soft_cmd_valid[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4728$577'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
     1/12: $0\_zz_io_gpio_write_7[0:0]
     2/12: $0\_zz_io_gpio_write_6[0:0]
     3/12: $0\_zz_io_gpio_write_5[0:0]
     4/12: $0\_zz_io_gpio_write_4[0:0]
     5/12: $0\_zz_io_gpio_write_3[0:0]
     6/12: $0\_zz_io_gpio_write_2[0:0]
     7/12: $0\_zz_io_gpio_write_1[0:0]
     8/12: $0\_zz_io_gpio_write[0:0]
     9/12: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
    10/12: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
    11/12: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
    12/12: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
     1/9: $0\_zz_io_gpio_writeEnable_7[0:0]
     2/9: $0\_zz_io_gpio_writeEnable_6[0:0]
     3/9: $0\_zz_io_gpio_writeEnable_5[0:0]
     4/9: $0\_zz_io_gpio_writeEnable_4[0:0]
     5/9: $0\_zz_io_gpio_writeEnable_3[0:0]
     6/9: $0\_zz_io_gpio_writeEnable_2[0:0]
     7/9: $0\_zz_io_gpio_writeEnable_1[0:0]
     8/9: $0\_zz_io_gpio_writeEnable[0:0]
     9/9: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4373$570'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4371$569'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4369$568'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4367$567'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4365$566'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4352$553'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4341$552'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4302$551'.
     1/8: $1\mapper_rsp_payload_fragment_data[7:0] [7]
     2/8: $1\mapper_rsp_payload_fragment_data[7:0] [5]
     3/8: $1\mapper_rsp_payload_fragment_data[7:0] [4]
     4/8: $1\mapper_rsp_payload_fragment_data[7:0] [3]
     5/8: $1\mapper_rsp_payload_fragment_data[7:0] [2]
     6/8: $1\mapper_rsp_payload_fragment_data[7:0] [1]
     7/8: $1\mapper_rsp_payload_fragment_data[7:0] [0]
     8/8: $1\mapper_rsp_payload_fragment_data[7:0] [6]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4278$539'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$530'.
     1/4: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
     2/4: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     3/4: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     4/4: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
     1/7: $0\bridge_misc_doBreak[0:0]
     2/7: $0\bridge_misc_breakDetected[0:0]
     3/7: $0\bridge_misc_readOverflowError[0:0]
     4/7: $0\bridge_misc_readError[0:0]
     5/7: $0\bridge_interruptCtrl_readIntEnable[0:0]
     6/7: $0\bridge_interruptCtrl_writeIntEnable[0:0]
     7/7: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4050$527'.
     1/2: $2\when_BusSlaveFactory_l335_3[0:0]
     2/2: $1\when_BusSlaveFactory_l335_3[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4036$526'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4022$525'.
     1/2: $2\when_BusSlaveFactory_l335_2[0:0]
     2/2: $1\when_BusSlaveFactory_l335_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4006$520'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3992$519'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3976$514'.
     1/2: $2\bridge_read_streamBreaked_ready[0:0]
     2/2: $1\bridge_read_streamBreaked_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3968$513'.
     1/1: $1\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3961$512'.
     1/1: $1\bridge_read_streamBreaked_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3945$511'.
     1/2: $2\_zz_bridge_write_streamUnbuffered_valid[0:0]
     2/2: $1\_zz_bridge_write_streamUnbuffered_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3941$510'.
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3912$508'.
     1/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [5:2]
     2/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [7:2]
     3/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [1]
     4/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [8]
     5/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [0]
     6/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [1]
     7/9: $3\busCtrl_rsp_payload_fragment_data[28:24]
     8/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [9]
     9/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3888$496'.
     1/1: $1\_zz_busCtrl_rsp_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$490'.
     1/1: $0\_zz_when_VgaCtrl_l230[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$489'.
     1/4: $0\_zz_vga_input_ready_2[0:0]
     2/4: $0\vga_adapted_payload_first[0:0]
     3/4: $0\_zz_vga_adapted_translated_thrown_ready[0:0]
     4/4: $0\when_Stream_l408[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
     1/12: $0\_zz_io_timings_v_colorEnd[11:0]
     2/12: $0\_zz_io_timings_v_colorStart[11:0]
     3/12: $0\_zz_io_timings_v_syncEnd[11:0]
     4/12: $0\_zz_io_timings_v_syncStart[11:0]
     5/12: $0\_zz_io_timings_h_colorEnd[11:0]
     6/12: $0\_zz_io_timings_h_colorStart[11:0]
     7/12: $0\_zz_io_timings_h_syncEnd[11:0]
     8/12: $0\_zz_io_timings_h_syncStart[11:0]
     9/12: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    10/12: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    11/12: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    12/12: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$486'.
     1/4: $0\_zz_io_timings_v_polarity[0:0]
     2/4: $0\_zz_io_timings_h_polarity[0:0]
     3/4: $0\run[0:0]
     4/4: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3545$468'.
     1/1: $1\vga_adapted_translated_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3538$467'.
     1/1: $1\vga_adapted_translated_thrown_valid[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3511$460'.
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3503$458'.
     1/1: $1\_zz_vga_input_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3493$456'.
     1/1: $1\io_input_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3480$455'.
     1/1: $1\ctrl_rsp_payload_fragment_data[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3456$443'.
     1/1: $1\_zz_ctrl_rsp_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3441$439'.
     1/1: $1\_zz_vga_resized_payload_fragment_1[15:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$437'.
     1/2: $0\popCC_popPtrGray[7:0]
     2/2: $0\popCC_popPtr[7:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$435'.
     1/2: $0\pushCC_pushPtrGray[7:0]
     2/2: $0\pushCC_pushPtr[7:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3153$403'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3135$401'.
     1/1: $0\_zz_ram_port1[36:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$394'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$400
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:3131$391_DATA[36:0]$399
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:3131$391_ADDR[6:0]$398
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:430$390'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:428$389'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
     1/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_context[14:0]
     2/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_data[31:0]
     3/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode[0:0]
     4/73: $0\_zz_system_plic_logic_bmb_rsp_payload_last[0:0]
     5/73: $0\_zz_io_read_rsp_payload_fragment_context[10:0]
     6/73: $0\_zz_io_read_rsp_payload_fragment_data[31:0]
     7/73: $0\_zz_io_read_rsp_payload_fragment_opcode[0:0]
     8/73: $0\_zz_io_read_rsp_payload_last[0:0]
     9/73: $0\system_dma_logic_io_read_cmd_rData_fragment_context[10:0]
    10/73: $0\system_dma_logic_io_read_cmd_rData_fragment_length[5:0]
    11/73: $0\system_dma_logic_io_read_cmd_rData_fragment_address[31:0]
    12/73: $0\system_dma_logic_io_read_cmd_rData_fragment_opcode[0:0]
    13/73: $0\system_dma_logic_io_read_cmd_rData_last[0:0]
    14/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_context[10:0]
    15/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[31:0]
    16/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_opcode[0:0]
    17/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_source[1:0]
    18/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last[0:0]
    19/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context[10:0]
    20/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask[3:0]
    21/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data[31:0]
    22/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length[5:0]
    23/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address[24:0]
    24/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode[0:0]
    25/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source[1:0]
    26/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last[0:0]
    27/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_context[10:0]
    28/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_mask[3:0]
    29/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_data[31:0]
    30/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_length[5:0]
    31/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[24:0]
    32/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_opcode[0:0]
    33/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_source[1:0]
    34/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_last[0:0]
    35/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context[14:0]
    36/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data[31:0]
    37/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode[0:0]
    38/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_last[0:0]
    39/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_context[14:0]
    40/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_mask[3:0]
    41/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_data[31:0]
    42/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_length[1:0]
    43/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_address[23:0]
    44/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode[0:0]
    45/73: $0\system_bmbPeripheral_bmb_cmd_rData_last[0:0]
    46/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_context[10:0]
    47/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_data[31:0]
    48/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_opcode[0:0]
    49/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_source[1:0]
    50/73: $0\_zz_system_dBus32_bmb_rsp_payload_last[0:0]
    51/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context[10:0]
    52/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask[3:0]
    53/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data[31:0]
    54/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length[5:0]
    55/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address[31:0]
    56/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode[0:0]
    57/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source[1:0]
    58/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_last[0:0]
    59/73: $0\system_dBus32_bmb_cmd_rData_fragment_context[10:0]
    60/73: $0\system_dBus32_bmb_cmd_rData_fragment_mask[3:0]
    61/73: $0\system_dBus32_bmb_cmd_rData_fragment_data[31:0]
    62/73: $0\system_dBus32_bmb_cmd_rData_fragment_length[5:0]
    63/73: $0\system_dBus32_bmb_cmd_rData_fragment_address[31:0]
    64/73: $0\system_dBus32_bmb_cmd_rData_fragment_opcode[0:0]
    65/73: $0\system_dBus32_bmb_cmd_rData_fragment_source[1:0]
    66/73: $0\system_dBus32_bmb_cmd_rData_last[0:0]
    67/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context[0:0]
    68/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[3:0]
    69/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[31:0]
    70/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[4:0]
    71/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[31:0]
    72/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode[0:0]
    73/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
     1/18: $0\system_plic_logic_bridge_coherencyStall_value[0:0]
     2/18: $0\_zz_system_cpu_externalInterrupt_plic_target_ie_0[0:0]
     3/18: $0\_zz_system_cpu_externalInterrupt_plic_target_threshold[1:0]
     4/18: $0\_zz_system_dma_vga_channel_interrupt_plic_gateway_priority[1:0]
     5/18: $0\_zz_system_plic_logic_bmb_rsp_valid_2[0:0]
     6/18: $0\system_dma_vga_channel_interrupt_plic_gateway_waitCompletion[0:0]
     7/18: $0\system_dma_vga_channel_interrupt_plic_gateway_ip[0:0]
     8/18: $0\_zz_when_Stream_l342_1[0:0]
     9/18: $0\system_dma_logic_io_read_cmd_rValid[0:0]
    10/18: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1[0:0]
    11/18: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid[0:0]
    12/18: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid[0:0]
    13/18: $0\_zz_system_bmbPeripheral_bmb_rsp_valid_1[0:0]
    14/18: $0\system_bmbPeripheral_bmb_cmd_rValid[0:0]
    15/18: $0\_zz_system_dBus32_bmb_rsp_valid_1[0:0]
    16/18: $0\system_dBus32_bmb_cmd_s2mPipe_rValid[0:0]
    17/18: $0\system_dBus32_bmb_cmd_rValid[0:0]
    18/18: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2826$381'.
     1/1: $0\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2822$380'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$378'.
     1/1: $0\systemCdCtrl_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$376'.
     1/1: $0\vgaCd_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$374'.
     1/1: $0\hdmiCd_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$372'.
     1/1: $0\debugCdCtrl_logic_holdingLogic_resetCounter[11:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2704$371'.
     1/2: $2\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
     2/2: $1\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2695$368'.
     1/1: $1\system_plic_logic_bridge_coherencyStall_valueNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2677$365'.
     1/4: $4\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     2/4: $3\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     3/4: $2\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     4/4: $1\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2670$364'.
     1/1: $1\system_plic_logic_bridge_completion_payload[3:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2663$363'.
     1/1: $1\system_plic_logic_bridge_completion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2650$362'.
     1/2: $2\system_plic_logic_bridge_claim_payload[3:0]
     2/2: $1\system_plic_logic_bridge_claim_payload[3:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2637$361'.
     1/2: $2\system_plic_logic_bridge_claim_valid[0:0]
     2/2: $1\system_plic_logic_bridge_claim_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2603$353'.
     1/3: $1\system_plic_logic_bus_rsp_payload_fragment_data[3:0] [3:2]
     2/3: $2\system_plic_logic_bus_rsp_payload_fragment_data[12:12]
     3/3: $1\system_plic_logic_bus_rsp_payload_fragment_data[3:0] [1:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$341'.
     1/1: $1\_zz_system_plic_logic_bus_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2569$337'.
     1/1: $1\system_plic_logic_bus_readHaltTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2399$331'.
     1/1: $1\_zz_io_input_rsp_ready_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2357$327'.
     1/1: $1\_zz_io_bmb_0_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2339$325'.
     1/1: $1\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2226$309'.
     1/1: $1\_zz_io_input_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2208$307'.
     1/1: $1\system_dBus32_bmb_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2146$295'.
     1/1: $1\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2123$292'.
     1/1: $1\system_cpu_logic_cpu_dBus_rsp_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2093$291'.
     1/1: $1\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[4:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$287'.
     1/1: $1\systemCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2063$286'.
     1/2: $2\systemCdCtrl_logic_inputResetTrigger[0:0]
     2/2: $1\systemCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2054$284'.
     1/1: $1\vgaCd_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2047$283'.
     1/1: $1\vgaCd_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2039$281'.
     1/1: $1\hdmiCd_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2032$280'.
     1/1: $1\hdmiCd_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2024$278'.
     1/1: $1\debugCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2017$277'.
     1/1: $1\debugCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2008$276'.
     1/1: $1\_zz_system_phyA_sdram_DQ_15[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2001$275'.
     1/1: $1\_zz_system_phyA_sdram_DQ_14[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1994$274'.
     1/1: $1\_zz_system_phyA_sdram_DQ_13[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1987$273'.
     1/1: $1\_zz_system_phyA_sdram_DQ_12[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1980$272'.
     1/1: $1\_zz_system_phyA_sdram_DQ_11[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1973$271'.
     1/1: $1\_zz_system_phyA_sdram_DQ_10[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$270'.
     1/1: $1\_zz_system_phyA_sdram_DQ_9[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$269'.
     1/1: $1\_zz_system_phyA_sdram_DQ_8[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1952$268'.
     1/1: $1\_zz_system_phyA_sdram_DQ_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1945$267'.
     1/1: $1\_zz_system_phyA_sdram_DQ_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1938$266'.
     1/1: $1\_zz_system_phyA_sdram_DQ_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1931$265'.
     1/1: $1\_zz_system_phyA_sdram_DQ_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1924$264'.
     1/1: $1\_zz_system_phyA_sdram_DQ_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1917$263'.
     1/1: $1\_zz_system_phyA_sdram_DQ_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1910$262'.
     1/1: $1\_zz_system_phyA_sdram_DQ_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1903$261'.
     1/1: $1\_zz_system_phyA_sdram_DQ[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1896$260'.
     1/1: $1\_zz_system_gpioA_gpio_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1889$259'.
     1/1: $1\_zz_system_gpioA_gpio_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1882$258'.
     1/1: $1\_zz_system_gpioA_gpio_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1875$257'.
     1/1: $1\_zz_system_gpioA_gpio_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$256'.
     1/1: $1\_zz_system_gpioA_gpio_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$255'.
     1/1: $1\_zz_system_gpioA_gpio_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1854$254'.
     1/1: $1\_zz_system_gpioA_gpio_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1847$253'.
     1/1: $1\_zz_system_gpioA_gpio[0:0]
Creating decoders for process `\top.$proc$./top.v:54$224'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[19:0]

5.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21197$3377'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willClear' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21188$3374'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21181$3373'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21174$3371'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willClear' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21165$3368'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21158$3367'.
No latch inferred for signal `\StreamFifoLowLatency.\_zz_1' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21151$3366'.
No latch inferred for signal `\Tasker.\io_output_refresh' from process `\Tasker.$proc$./ICESugarProMinimal.v:19595$3253'.
No latch inferred for signal `\Tasker.\io_output_prechargeAll' from process `\Tasker.$proc$./ICESugarProMinimal.v:19576$3252'.
No latch inferred for signal `\Tasker.\io_refresh_ready' from process `\Tasker.$proc$./ICESugarProMinimal.v:19557$3251'.
No latch inferred for signal `\Tasker.\arbiter_selOH' from process `\Tasker.$proc$./ICESugarProMinimal.v:19543$3237'.
No latch inferred for signal `\Tasker.\stations_1_frustration_increment' from process `\Tasker.$proc$./ICESugarProMinimal.v:19518$3211'.
No latch inferred for signal `\Tasker.\stations_1_fire' from process `\Tasker.$proc$./ICESugarProMinimal.v:19497$3203'.
No latch inferred for signal `\Tasker.\stations_1_inibated' from process `\Tasker.$proc$./ICESugarProMinimal.v:19481$3188'.
No latch inferred for signal `\Tasker.\stations_0_frustration_increment' from process `\Tasker.$proc$./ICESugarProMinimal.v:19456$3165'.
No latch inferred for signal `\Tasker.\stations_0_fire' from process `\Tasker.$proc$./ICESugarProMinimal.v:19435$3157'.
No latch inferred for signal `\Tasker.\stations_0_inibated' from process `\Tasker.$proc$./ICESugarProMinimal.v:19419$3142'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_bankActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:19377$3113'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_bankHit' from process `\Tasker.$proc$./ICESugarProMinimal.v:19363$3109'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowRead' from process `\Tasker.$proc$./ICESugarProMinimal.v:19346$3106'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowWrite' from process `\Tasker.$proc$./ICESugarProMinimal.v:19329$3103'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:19312$3100'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowPrecharge' from process `\Tasker.$proc$./ICESugarProMinimal.v:19289$3099'.
No latch inferred for signal `\Tasker.\inputsArbiter_output_ready' from process `\Tasker.$proc$./ICESugarProMinimal.v:19270$3097'.
No latch inferred for signal `\Tasker.\banks_3_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:19208$3041'.
No latch inferred for signal `\Tasker.\banks_2_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:19176$3010'.
No latch inferred for signal `\Tasker.\banks_1_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:19144$2979'.
No latch inferred for signal `\Tasker.\banks_0_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:19112$2948'.
No latch inferred for signal `\Tasker.\readyForRefresh' from process `\Tasker.$proc$./ICESugarProMinimal.v:19082$2937'.
No latch inferred for signal `\Tasker.\_zz_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19075$2936'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2935'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2935'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2935'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2935'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2934'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2934'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2934'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2934'.
No latch inferred for signal `\Tasker.\_zz_taskConstructor_s1_status_bankActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2933'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2933'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2933'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2933'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2933'.
No latch inferred for signal `\Backend.\rspPipeline_input_payload_write' from process `\Backend.$proc$./ICESugarProMinimal.v:18354$2908'.
No latch inferred for signal `\Backend.\rspPipeline_input_valid' from process `\Backend.$proc$./ICESugarProMinimal.v:18342$2907'.
No latch inferred for signal `\Backend.\rspPipeline_output_payload_fragment_data' from process `\Backend.$proc$./ICESugarProMinimal.v:18321$2891'.
No latch inferred for signal `\Backend.\rspPipeline_beatCounter_willIncrement' from process `\Backend.$proc$./ICESugarProMinimal.v:18307$2883'.
No latch inferred for signal `\Backend.\io_phy_readEnable' from process `\Backend.$proc$./ICESugarProMinimal.v:18290$2879'.
No latch inferred for signal `\Backend.\io_phy_phases_1_DM_0' from process `\Backend.$proc$./ICESugarProMinimal.v:18273$2876'.
No latch inferred for signal `\Backend.\io_phy_phases_0_DM_0' from process `\Backend.$proc$./ICESugarProMinimal.v:18264$2875'.
No latch inferred for signal `\Backend.\io_writeDatas_0_ready' from process `\Backend.$proc$./ICESugarProMinimal.v:18254$2874'.
No latch inferred for signal `\Backend.\writePipeline_history_valid' from process `\Backend.$proc$./ICESugarProMinimal.v:18248$2873'.
No latch inferred for signal `\Backend.\io_phy_phases_1_WEn' from process `\Backend.$proc$./ICESugarProMinimal.v:18224$2872'.
No latch inferred for signal `\Backend.\io_phy_phases_1_CASn' from process `\Backend.$proc$./ICESugarProMinimal.v:18205$2871'.
No latch inferred for signal `\Backend.\io_phy_phases_1_RASn' from process `\Backend.$proc$./ICESugarProMinimal.v:18181$2870'.
No latch inferred for signal `\Backend.\io_phy_phases_1_CSn' from process `\Backend.$proc$./ICESugarProMinimal.v:18147$2869'.
No latch inferred for signal `\Backend.\io_phy_phases_0_WEn' from process `\Backend.$proc$./ICESugarProMinimal.v:18124$2868'.
No latch inferred for signal `\Backend.\io_phy_phases_0_CASn' from process `\Backend.$proc$./ICESugarProMinimal.v:18102$2867'.
No latch inferred for signal `\Backend.\io_phy_phases_0_RASn' from process `\Backend.$proc$./ICESugarProMinimal.v:18075$2866'.
No latch inferred for signal `\Backend.\io_phy_phases_0_CSn' from process `\Backend.$proc$./ICESugarProMinimal.v:18038$2865'.
No latch inferred for signal `\Backend.\io_phy_BA' from process `\Backend.$proc$./ICESugarProMinimal.v:18019$2864'.
No latch inferred for signal `\Backend.\io_phy_ADDR' from process `\Backend.$proc$./ICESugarProMinimal.v:17994$2863'.
No latch inferred for signal `\BmbAligner.\io_input_rsp_payload_last' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20997$2847'.
No latch inferred for signal `\BmbAligner.\io_output_rsp_ready' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20984$2846'.
No latch inferred for signal `\BmbAligner.\io_output_rsp_thrown_valid' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20977$2845'.
No latch inferred for signal `\BmbAligner.\logic_rspLogic_drop' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20970$2844'.
No latch inferred for signal `\BmbAligner.\logic_cmdLogic_inputReadyOk' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20942$2823'.
No latch inferred for signal `\BmbAligner.\io_output_cmd_payload_last' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20928$2821'.
No latch inferred for signal `\BmbAlignedSpliter.\io_output_rsp_ready' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20792$2812'.
No latch inferred for signal `\BmbAlignedSpliter.\io_output_rsp_thrown_valid' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20785$2811'.
No latch inferred for signal `\BmbAlignedSpliter.\_zz_io_output_cmd_payload_fragment_length' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20755$2800'.
No latch inferred for signal `\BmbAlignedSpliter.\cmdLogic_addressBase' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20737$2794'.
No latch inferred for signal `\BmbToCorePort.\io_input_cmd_ready' from process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20588$2769'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20469$2746'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20460$2743'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20453$2742'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20446$2740'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20437$2737'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20430$2736'.
No latch inferred for signal `\StreamFifoLowLatency_1.\_zz_1' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20423$2735'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_valueNext' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20318$2712'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_willClear' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20309$2709'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_willIncrement' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20302$2708'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_valueNext' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20295$2706'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_willClear' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20286$2703'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20279$2702'.
No latch inferred for signal `\StreamFifoLowLatency_2.\_zz_1' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20272$2701'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_valueNext' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20172$2678'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_willClear' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20163$2675'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_willIncrement' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20156$2674'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_valueNext' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20149$2672'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_willClear' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20140$2669'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20133$2668'.
No latch inferred for signal `\StreamFifoLowLatency_3.\_zz_1' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20126$2667'.
No latch inferred for signal `\UartCtrlTx.\io_write_ready' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17698$2643'.
No latch inferred for signal `\UartCtrlTx.\stateMachine_txd' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17679$2641'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_valueNext' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17668$2639'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_willIncrement' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17658$2636'.
No latch inferred for signal `\UartCtrlRx.\bitTimer_tick' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17428$2586'.
No latch inferred for signal `\UartCtrlRx.\io_error' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17399$2584'.
No latch inferred for signal `\UartCtrl.\io_write_ready' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:14734$2557'.
No latch inferred for signal `\UartCtrl.\io_write_thrown_valid' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:14727$2556'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14594$2534'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14585$2531'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14578$2530'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14571$2528'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14562$2525'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14555$2524'.
No latch inferred for signal `\StreamFifo.\_zz_1' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14548$2523'.
No latch inferred for signal `\BmbAdapter.\cmdAddress_ready' from process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15515$2503'.
No latch inferred for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_ready' from process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15486$2500'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_last_1' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_source' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_opcode' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_address' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_length' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_data' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_mask' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_context' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16962$2367'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16941$2356'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16932$2355'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16925$2354'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16918$2353'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$./ICESugarProMinimal.v:16662$2303'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$./ICESugarProMinimal.v:16652$2300'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:16642$2293'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$./ICESugarProMinimal.v:16621$2272'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$./ICESugarProMinimal.v:16605$2268'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16591$2264'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16567$2261'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$./ICESugarProMinimal.v:16555$2249'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$./ICESugarProMinimal.v:16534$2246'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$./ICESugarProMinimal.v:16518$2233'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:16487$2228'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16468$2224'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$./ICESugarProMinimal.v:16449$2210'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:16417$2188'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:16406$2185'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:16392$2182'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:16382$2181'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16372$2180'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:16362$2179'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16347$2178'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16340$2177'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$./ICESugarProMinimal.v:16333$2174'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16323$2171'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16313$2170'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:16303$2169'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16290$2168'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:16283$2167'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16276$2166'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:16269$2165'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16262$2164'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$./ICESugarProMinimal.v:16244$2157'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$./ICESugarProMinimal.v:16237$2156'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$./ICESugarProMinimal.v:16210$2121'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_readOr_value_valid_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17243$2100'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_readOr_value_valid' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17235$2099'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_3' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17201$2086'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_2' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17193$2085'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17185$2083'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17177$2082'.
No latch inferred for signal `\DmaMemoryCore.\_zz_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17159$2079'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQr_oBits_1' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14227$2065'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQr_oBits_0' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14208$2064'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQw_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14156$2063'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DM_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14144$2062'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\BA_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14102$2061'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\ADDR_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14058$2060'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l335_1' from process `\Core_1.$proc$./ICESugarProMinimal.v:13164$2042'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l335' from process `\Core_1.$proc$./ICESugarProMinimal.v:13150$2041'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l366_1' from process `\Core_1.$proc$./ICESugarProMinimal.v:13136$2040'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l366' from process `\Core_1.$proc$./ICESugarProMinimal.v:13122$2039'.
No latch inferred for signal `\Core_1.\io_interrupts' from process `\Core_1.$proc$./ICESugarProMinimal.v:13112$2038'.
No latch inferred for signal `\Core_1.\memory_core_io_writes_0_cmd_payload_mask' from process `\Core_1.$proc$./ICESugarProMinimal.v:13092$2003'.
No latch inferred for signal `\Core_1.\io_read_cmd_valid' from process `\Core_1.$proc$./ICESugarProMinimal.v:13066$1995'.
No latch inferred for signal `\Core_1.\_zz_when_DmaSg_l555' from process `\Core_1.$proc$./ICESugarProMinimal.v:13004$1957'.
No latch inferred for signal `\Core_1.\channels_0_readyForChannelCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12995$1952'.
No latch inferred for signal `\Core_1.\channels_0_pop_b2s_veryLastTrigger' from process `\Core_1.$proc$./ICESugarProMinimal.v:12983$1940'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_loadRequest' from process `\Core_1.$proc$./ICESugarProMinimal.v:12976$1930'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_memPendingDecr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12969$1929'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_memPendingIncr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12960$1928'.
No latch inferred for signal `\Core_1.\channels_0_fifo_push_availableDecr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12943$1917'.
No latch inferred for signal `\Core_1.\channels_0_readyToStop' from process `\Core_1.$proc$./ICESugarProMinimal.v:12934$1916'.
No latch inferred for signal `\Core_1.\channels_0_descriptorCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12920$1915'.
No latch inferred for signal `\Core_1.\channels_0_descriptorStart' from process `\Core_1.$proc$./ICESugarProMinimal.v:12904$1913'.
No latch inferred for signal `\Core_1.\channels_0_channelCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12893$1912'.
No latch inferred for signal `\Core_1.\channels_0_channelStart' from process `\Core_1.$proc$./ICESugarProMinimal.v:12884$1911'.
No latch inferred for signal `\Core_1.\ctrl_rsp_payload_fragment_data' from process `\Core_1.$proc$./ICESugarProMinimal.v:12868$1910'.
No latch inferred for signal `\Core_1.\_zz_ctrl_rsp_ready' from process `\Core_1.$proc$./ICESugarProMinimal.v:12844$1898'.
No latch inferred for signal `\Core_1.\_zz__zz_m2b_cmd_s0_priority_chosenOh_2_3' from process `\Core_1.$proc$./ICESugarProMinimal.v:12823$1894'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11743$1808'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11735$1807'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11728$1806'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11719$1805'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11710$1804'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11701$1803'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11681$1793'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11534$1653'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11522$1651'.
No latch inferred for signal `\VexRiscv.\debug_bus_cmd_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11507$1650'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11490$1638'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11478$1630'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11471$1627'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1621'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11446$1620'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11437$1619'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11402$1618'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11385$1605'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11374$1604'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11367$1603'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11360$1602'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11348$1598'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11318$1576'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11311$1575'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11301$1574'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11291$1573'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11273$1567'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11247$1563'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11232$1562'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1559'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11194$1558'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11182$1557'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11164$1556'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1553'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11093$1526'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11065$1525'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11060$1523'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11034$1503'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11025$1500'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11016$1499'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10992$1494'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10978$1493'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10940$1492'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10904$1489'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10895$1485'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10878$1484'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10855$1483'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10831$1482'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10813$1481'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10799$1480'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10785$1476'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10778$1475'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10771$1474'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10764$1472'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10703$1445'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10683$1444'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10654$1441'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10644$1438'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10623$1434'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10604$1433'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10594$1432'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10584$1429'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10576$1426'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10551$1417'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10518$1399'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10508$1398'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10501$1395'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10491$1394'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10473$1385'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10449$1381'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10434$1380'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10409$1374'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10394$1373'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_26' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10359$1331'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_24' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10341$1330'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_23' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10324$1329'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_17' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10308$1327'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_14' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10293$1326'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_12' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10286$1325'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_10' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10267$1324'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_7' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10252$1323'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10240$1322'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decompressor_decompressed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10183$1306'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10159$1294'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_redo_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10146$1289'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10131$1285'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10120$1281'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10110$1280'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_injectedDecode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10101$1274'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10093$1272'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10080$1266'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10066$1264'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10056$1259'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10044$1256'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowEbreakException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10029$1249'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10022$1248'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowInterrupts' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10015$1247'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_forceMachineWire' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10008$1246'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9992$1245'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9982$1244'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_thirdPartyWake' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1243'.
No latch inferred for signal `\VexRiscv.\_zz_when_DBusCachedPlugin_l390' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9965$1242'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9955$1241'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9931$1240'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9911$1239'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9904$1238'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9894$1237'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9886$1236'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9879$1235'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9871$1234'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9861$1233'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9846$1232'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9837$1231'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9827$1230'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9817$1229'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9805$1228'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1227'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9784$1226'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9771$1225'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9757$1224'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9745$1223'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9738$1222'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9730$1221'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9723$1220'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9716$1219'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9709$1218'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9677$1217'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9669$1206'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9662$1205'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9624$1204'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1203'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9551$1202'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9539$1201'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1177'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8774$1176'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8757$1175'.
No latch inferred for signal `\VgaToHdmiEcp5.\io_gpdi_dn' from process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7066$958'.
No latch inferred for signal `\VgaToHdmiEcp5.\io_gpdi_dp' from process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7051$955'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoDr' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6808$932'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoUnbufferd' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6790$931'.
No latch inferred for signal `\JtagBridge.\_zz_jtag_tap_fsm_stateNext' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6736$914'.
No latch inferred for signal `\BmbArbiter.\_zz_io_output_rsp_ready' from process `\BmbArbiter.$proc$./ICESugarProMinimal.v:6377$890'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6188$873'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6180$872'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_source' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6173$871'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_last' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6160$870'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6152$866'.
No latch inferred for signal `\BmbDecoder_1.\logic_input_ready' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6132$844'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_2_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6116$842'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_1_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6099$838'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_0_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6082$834'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$829'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$829'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$829'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_last_1' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$829'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_source' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$829'.
No latch inferred for signal `\BmbOnChipRam.\_zz_ram_port0' from process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5849$773'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5756$762'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_thrown_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5749$761'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_drop' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5734$755'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_last' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5726$753'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5718$749'.
No latch inferred for signal `\BmbUnburstify.\io_input_cmd_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5709$747'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_source' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5701$746'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_context' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5693$745'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_length' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5681$744'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_opcode' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5673$743'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_address' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5662$742'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5481$710'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5473$709'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_last' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5460$708'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5449$698'.
No latch inferred for signal `\BmbDecoder_2.\io_input_cmd_input_ready' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5429$674'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_6_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5414$672'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_5_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5398$668'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_4_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5382$664'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_3_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5366$660'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_2_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5350$656'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_1_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5334$652'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_0_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5318$648'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_last_4' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$639'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$639'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$639'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$639'.
No latch inferred for signal `\BmbClint.\factory_rsp_payload_fragment_data' from process `\BmbClint.$proc$./ICESugarProMinimal.v:4961$619'.
No latch inferred for signal `\BmbClint.\_zz_factory_rsp_ready' from process `\BmbClint.$proc$./ICESugarProMinimal.v:4937$607'.
No latch inferred for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_valid' from process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4754$589'.
No latch inferred for signal `\CtrlWithoutPhyBmb.\_zz_mapper_rsp_ready' from process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4728$577'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_low' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4373$570'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_high' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4371$569'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_fall' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4369$568'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_rise' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4367$567'.
No latch inferred for signal `\BmbGpio2.\io_interrupt' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4365$566'.
No latch inferred for signal `\BmbGpio2.\io_gpio_writeEnable' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4352$553'.
No latch inferred for signal `\BmbGpio2.\io_gpio_write' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4341$552'.
No latch inferred for signal `\BmbGpio2.\mapper_rsp_payload_fragment_data' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4302$551'.
No latch inferred for signal `\BmbGpio2.\_zz_mapper_rsp_ready' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4278$539'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_3' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4050$527'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l366' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4036$526'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_2' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4022$525'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_1' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4006$520'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3992$519'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3976$514'.
No latch inferred for signal `\BmbUartCtrl.\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3968$513'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3961$512'.
No latch inferred for signal `\BmbUartCtrl.\_zz_bridge_write_streamUnbuffered_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3945$511'.
No latch inferred for signal `\BmbUartCtrl.\bridge_uartConfigReg_clockDivider' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3941$510'.
No latch inferred for signal `\BmbUartCtrl.\busCtrl_rsp_payload_fragment_data' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3912$508'.
No latch inferred for signal `\BmbUartCtrl.\_zz_busCtrl_rsp_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3888$496'.
No latch inferred for signal `\BmbVgaCtrl.\vga_adapted_translated_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3545$468'.
No latch inferred for signal `\BmbVgaCtrl.\vga_adapted_translated_thrown_valid' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3538$467'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_input_ready_1' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3511$460'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_input_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3503$458'.
No latch inferred for signal `\BmbVgaCtrl.\io_input_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3493$456'.
No latch inferred for signal `\BmbVgaCtrl.\ctrl_rsp_payload_fragment_data' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3480$455'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_ctrl_rsp_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3456$443'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_resized_payload_fragment_1' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3441$439'.
No latch inferred for signal `\StreamFifoCC.\_zz_1' from process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3153$403'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2704$371'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_valueNext' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2695$368'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_willIncrement' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2677$365'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_completion_payload' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2670$364'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_completion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2663$363'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_claim_payload' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2650$362'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_claim_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2637$361'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_rsp_payload_fragment_data' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2603$353'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bus_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$341'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_readHaltTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2569$337'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_input_rsp_ready_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2399$331'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_bmb_0_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2357$327'.
No latch inferred for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2339$325'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_input_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2226$309'.
No latch inferred for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2208$307'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2146$295'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_rsp_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2123$292'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2093$291'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$287'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2063$286'.
No latch inferred for signal `\ICESugarProMinimal.\vgaCd_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2054$284'.
No latch inferred for signal `\ICESugarProMinimal.\vgaCd_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2047$283'.
No latch inferred for signal `\ICESugarProMinimal.\hdmiCd_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2039$281'.
No latch inferred for signal `\ICESugarProMinimal.\hdmiCd_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2032$280'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2024$278'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2017$277'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_15' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2008$276'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_14' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2001$275'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_13' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1994$274'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_12' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1987$273'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_11' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1980$272'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_10' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1973$271'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_9' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$270'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_8' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$269'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1952$268'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1945$267'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1938$266'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1931$265'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1924$264'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1917$263'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1910$262'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1903$261'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1896$260'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1889$259'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1882$258'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1875$257'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$256'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$255'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1854$254'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1847$253'.

5.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\BufferCC.\buffers_0' using process `\BufferCC.$proc$./ICESugarProMinimal.v:21079$3391'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\BufferCC.\buffers_1' using process `\BufferCC.$proc$./ICESugarProMinimal.v:21079$3391'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\pushPtr_value' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3390'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\popPtr_value' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3390'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\risingOccupancy' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3390'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:21147$3357_ADDR' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3359'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:21147$3357_DATA' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3359'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3359'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_0' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:21060$3356'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_1' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:21060$3356'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\Refresher.\value' using process `\Refresher.$proc$./ICESugarProMinimal.v:20045$3354'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\Refresher.\pending' using process `\Refresher.$proc$./ICESugarProMinimal.v:20045$3354'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\Tasker.\allowPrechargeAll_regNext' using process `\Tasker.$proc$./ICESugarProMinimal.v:20004$3324'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\Tasker.\writeTockens_0_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\Tasker.\writeTockens_0_ready' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$9999' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_state' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10000' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_tocken' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10001' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rValid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10002' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_valid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10003' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_stronger' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10004' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_afterBank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10005' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_afterAccess' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10006' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_valid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10007' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_stronger' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10008' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_afterBank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10009' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_afterAccess' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10010' with positive edge clock.
Creating register for signal `\Tasker.\arbiter_refreshState' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
  created $dff cell `$procdff$10011' with positive edge clock.
Creating register for signal `\Tasker.\RFC_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10012' with positive edge clock.
Creating register for signal `\Tasker.\RRD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10013' with positive edge clock.
Creating register for signal `\Tasker.\WTR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10014' with positive edge clock.
Creating register for signal `\Tasker.\RTW_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10015' with positive edge clock.
Creating register for signal `\Tasker.\RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10016' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10017' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10018' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10019' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10020' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10021' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10022' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10023' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10024' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10025' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10026' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10027' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10028' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10029' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10030' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10031' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10032' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10033' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10034' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10035' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10036' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10037' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_address' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10038' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10039' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_burstLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10040' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_length' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10041' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_bankActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10042' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_bankHit' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10043' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowPrecharge' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10044' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10045' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowWrite' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10046' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowRead' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10047' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_byte' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10048' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_column' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10049' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_bank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10050' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_row' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10051' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10052' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_offset' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_offsetLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_frustration_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_bankActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_bankHit' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowPrecharge' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowWrite' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowRead' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_byte' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_column' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_bank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_row' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_offset' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_offsetLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_frustration_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_ADDR' using process `\Tasker.$proc$./ICESugarProMinimal.v:18978$2926'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_DATA' using process `\Tasker.$proc$./ICESugarProMinimal.v:18978$2926'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN' using process `\Tasker.$proc$./ICESugarProMinimal.v:18978$2926'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\Backend.\rspPipeline_debugData' using process `\Backend.$proc$./ICESugarProMinimal.v:18413$2918'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_last' using process `\Backend.$proc$./ICESugarProMinimal.v:18413$2918'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_fragment_data' using process `\Backend.$proc$./ICESugarProMinimal.v:18413$2918'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_fragment_context' using process `\Backend.$proc$./ICESugarProMinimal.v:18413$2918'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\Backend.\_zz_writePipeline_writeHistory_1_valid' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_1' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_2' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_3' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_4' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_5' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_6' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_7' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `\Backend.\rspPop_valid' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `\BmbAligner.\io_input_cmd_payload_first' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2859'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `\BmbAligner.\logic_cmdLogic_forWrite_postPadding' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2859'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `\BmbAligner.\logic_rspLogic_forRead_transferCounter' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2859'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `\BmbAligner.\io_input_rsp_payload_first' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2859'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_beatCounter' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2814'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_splitCounter' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2814'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_firstSplit' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2814'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `\BmbToCorePort.\rspPendingCounter' using process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2781'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `\BmbToCorePort.\io_input_cmd_payload_first' using process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2781'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\pushPtr_value' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2759'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\popPtr_value' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2759'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\risingOccupancy' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2759'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20419$2726_ADDR' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2728'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20419$2726_DATA' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2728'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2728'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\pushPtr_value' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2725'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\popPtr_value' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2725'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\risingOccupancy' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2725'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:20268$2692_ADDR' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2694'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:20268$2692_DATA' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2694'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2694'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\pushPtr_value' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2691'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\popPtr_value' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2691'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\risingOccupancy' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2691'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:20122$2658_ADDR' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2660'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:20122$2658_DATA' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2660'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2660'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_parity' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2654'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `\UartCtrlTx.\tickCounter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2654'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_state' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2650'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `\UartCtrlTx.\clockDivider_counter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2650'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `\UartCtrlTx.\_zz_io_txd' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2650'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitTimer_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitCounter_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_parity' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_shifter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$mask$./ICESugarProMinimal.v:17556$2580' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$data$./ICESugarProMinimal.v:17556$2581' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `\UartCtrlRx.$lookahead\stateMachine_shifter$2613' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `\UartCtrlRx.\_zz_io_rts' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_1' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_2' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_tick' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `\UartCtrlRx.\break_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_state' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_validReg' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `\BufferCC_3.\buffers_0' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2579'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `\BufferCC_3.\buffers_1' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2579'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `\BufferCC_4.\buffers_0' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2578'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `\BufferCC_4.\buffers_1' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2578'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_0' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14474$2577'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_1' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14474$2577'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_counter' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_sync' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_colorEn' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_counter' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_sync' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_colorEn' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_counter' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:14748$2558'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_tickReg' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:14748$2558'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_pushPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2553'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_popPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2553'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_risingOccupancy' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2553'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_io_pop_valid' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2553'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_ADDR' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2516'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_DATA' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2516'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2516'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_logic_ram_port0' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14536$2514'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_last' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_opcode' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_address' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_length' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_data' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_mask' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_context' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_write' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_address' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_context' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_burstLast' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_length' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `\BmbAdapter.\io_refresh_regNext' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rValid' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2510'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `\BmbAdapter.\_zz_io_output_writeDataTocken' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2510'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rValid' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2510'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_read' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_write' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_active' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_read' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_write' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_active' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_prechargeAll' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_refresh' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `\Core.\config_readLatency' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `\Core.\config_RAS' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `\Core.\config_RP' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `\Core.\config_WR' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `\Core.\config_RCD' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `\Core.\config_WTR' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `\Core.\config_RTP' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `\Core.\config_RRD' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `\Core.\config_RTW' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `\Core.\config_RFC' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `\Core.\config_REF' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `\Core.\config_autoRefresh' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `\Core.\config_noActive' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `\Core.\config_phase_active' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `\Core.\config_phase_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `\Core.\config_phase_read' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `\Core.\config_phase_write' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_last' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_byte' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_column' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_bank' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10203' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_row' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10204' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_context' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_last' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_byte' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_column' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_bank' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_row' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_context' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2481'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_0' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2480'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_1' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2480'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_2' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2480'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `\StreamArbiter.\locked' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15724$2479'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_valid' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15803$2460'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_hit' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2459'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2459'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2459'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_target' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2457'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2457'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2457'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `\TmdsEncoder.\io_TMDS' using process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15967$2452'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `\TmdsEncoder.\dc_bias' using process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15967$2452'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2393'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2393'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2393'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2391'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2391'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2391'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2391'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2391'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2345'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2345'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2345'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16905$2343'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2336'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2336'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2336'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\DataCache.\tagsReadCmd_payload_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2122'.
  created $dff cell `$procdff$10296' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2122'.
  created $dff cell `$procdff$10297' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2122'.
  created $dff cell `$procdff$10298' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2122'.
  created $dff cell `$procdff$10299' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16204$2114'.
  created $dff cell `$procdff$10300' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16204$2114'.
  created $dff cell `$procdff$10301' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16204$2114'.
  created $dff cell `$procdff$10302' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\io_writes_0_cmd_payload_context_regNext' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
  created $dff cell `$procdff$10303' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_payload_context' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
  created $dff cell `$procdff$10304' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_payload_address' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
  created $dff cell `$procdff$10305' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_data' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
  created $dff cell `$procdff$10306' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_mask' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
  created $dff cell `$procdff$10307' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_context' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
  created $dff cell `$procdff$10308' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_priority_value' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
  created $dff cell `$procdff$10309' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\write_arbiter_0_doIt_regNext' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2102'.
  created $dff cell `$procdff$10310' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_valid' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2102'.
  created $dff cell `$procdff$10311' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rValid' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2102'.
  created $dff cell `$procdff$10312' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\_zz_banks_0_ram_port1' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17153$2077'.
  created $dff cell `$procdff$10313' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_ADDR' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2070'.
  created $dff cell `$procdff$10314' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_DATA' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2070'.
  created $dff cell `$procdff$10315' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2070'.
  created $dff cell `$procdff$10316' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\io_ctrl_writeEnable_delay_1' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14274$2068'.
  created $dff cell `$procdff$10317' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\DQrBuffer' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2067'.
  created $dff cell `$procdff$10318' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\dqWriteEnable' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2067'.
  created $dff cell `$procdff$10319' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\dqWriteEnableReg' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2067'.
  created $dff cell `$procdff$10320' with positive edge clock.
Creating register for signal `\BufferCC_5.\buffers_0' using process `\BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2058'.
  created $adff cell `$procdff$10321' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_5.\buffers_1' using process `\BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2058'.
  created $adff cell `$procdff$10322' with positive edge clock and negative level reset.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_last' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10323' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10324' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10325' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10326' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_channelStop' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10327' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_bytes' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10328' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_selfRestart' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10329' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_push_available' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10330' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_push_ptr' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10331' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_ptr' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10332' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_withoutOverride_exposed' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10333' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_memory' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10334' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_address' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10335' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_bytesLeft' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10336' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_memory' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10337' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_last' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10338' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10339' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastPtr' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10340' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastEndPacket' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10341' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_ptrIncr_value_regNext' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10342' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_address' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10343' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_length' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10344' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_lastBurst' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10345' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_bytesLeft' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
  created $dff cell `$procdff$10346' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_valid_2' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10347' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_channelValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10348' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_descriptorValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10349' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_priority' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10350' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_weight' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10351' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_ctrl_kick' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10352' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_loadDone' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10353' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_memPending' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10354' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_completion_enable' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10355' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_completion_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10356' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_onChannelCompletion_enable' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10357' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_onChannelCompletion_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10358' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10359' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_0' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10360' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_1' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10361' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_2' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10362' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_3' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10363' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_counter' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10364' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10365' with positive edge clock.
Creating register for signal `\Core_1.\m2b_rsp_first' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
  created $dff cell `$procdff$10366' with positive edge clock.
Creating register for signal `\BufferCC_6.\buffers_0' using process `\BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1873'.
  created $adff cell `$procdff$10367' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_6.\buffers_1' using process `\BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1873'.
  created $adff cell `$procdff$10368' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_7.\buffers_0' using process `\BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1872'.
  created $adff cell `$procdff$10369' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_7.\buffers_1' using process `\BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1872'.
  created $adff cell `$procdff$10370' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_8.\buffers_0' using process `\BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1871'.
  created $adff cell `$procdff$10371' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_8.\buffers_1' using process `\BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1871'.
  created $adff cell `$procdff$10372' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
  created $dff cell `$procdff$10373' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
  created $dff cell `$procdff$10374' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
  created $dff cell `$procdff$10375' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
  created $dff cell `$procdff$10376' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_godmode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
  created $dff cell `$procdff$10377' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
  created $dff cell `$procdff$10378' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_debugUsed' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
  created $dff cell `$procdff$10379' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_disableEbreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
  created $dff cell `$procdff$10380' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
  created $dff cell `$procdff$10381' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
  created $dff cell `$procdff$10382' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipBusy' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
  created $dff cell `$procdff$10383' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
  created $dff cell `$procdff$10384' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_when_DebugPlugin_l244' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
  created $dff cell `$procdff$10385' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt_regNext' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
  created $dff cell `$procdff$10386' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferData' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10387' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValidLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10388' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10389' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10390' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10391' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10392' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10393' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10394' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10395' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10396' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10397' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10398' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10399' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10400' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10401' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10402' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10403' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10404' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10405' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10406' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10407' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10408' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10409' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10410' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10411' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10412' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10413' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10414' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10415' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10416' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10417' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10418' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10419' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10420' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10421' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10422' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RVC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10423' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10424' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10425' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10426' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10427' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10428' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10429' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10430' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10431' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10432' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10433' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10434' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10435' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10436' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10437' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10438' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10439' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10440' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10441' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10442' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10443' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10444' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10445' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10446' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10447' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10448' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10449' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10450' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10451' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10452' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10453' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10454' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10455' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10456' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10457' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10458' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10459' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10460' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10461' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10462' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10463' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10464' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10465' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10466' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_DO_EBREAK' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10467' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10468' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10469' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10470' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10471' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10472' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10473' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10474' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10475' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10476' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10477' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10478' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10479' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10480' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10481' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10482' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10483' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10484' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10485' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
  created $dff cell `$procdff$10486' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10487' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10488' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10489' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10490' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10491' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10492' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10493' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10494' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decodePc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10495' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10496' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10497' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10498' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10499' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10500' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10501' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10502' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10503' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10504' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10505' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10506' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10507' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10508' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10509' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10510' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10511' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10512' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10513' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10514' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10515' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10516' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10517' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10518' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10519' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10520' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10521' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10522' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10523' with positive edge clock.
Creating register for signal `\VexRiscv.\switch_Fetcher_l362' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
  created $dff cell `$procdff$10524' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_ADDR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1168'.
  created $dff cell `$procdff$10525' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1168'.
  created $dff cell `$procdff$10526' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1168'.
  created $dff cell `$procdff$10527' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\ctr_mod5' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$965'.
  created $dff cell `$procdff$10528' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_ld' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$965'.
  created $dff cell `$procdff$10529' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_R' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$965'.
  created $dff cell `$procdff$10530' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_G' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$965'.
  created $dff cell `$procdff$10531' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_B' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$965'.
  created $dff cell `$procdff$10532' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_C' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$965'.
  created $dff cell `$procdff$10533' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_tdoUnbufferd_regNext' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6887$952'.
  created $dff cell `$procdff$10534' with negative edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_fsm_state' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
  created $dff cell `$procdff$10535' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instruction' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
  created $dff cell `$procdff$10536' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instructionShift' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
  created $dff cell `$procdff$10537' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_bypass' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
  created $dff cell `$procdff$10538' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
  created $dff cell `$procdff$10539' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_valid_2' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
  created $dff cell `$procdff$10540' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_payload_fragment_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
  created $dff cell `$procdff$10541' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
  created $dff cell `$procdff$10542' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_valid' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$941'.
  created $dff cell `$procdff$10543' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_error' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$941'.
  created $dff cell `$procdff$10544' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_data' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$941'.
  created $dff cell `$procdff$10545' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6563$910'.
  created $dff cell `$procdff$10546' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6563$910'.
  created $dff cell `$procdff$10547' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$908'.
  created $dff cell `$procdff$10548' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$908'.
  created $dff cell `$procdff$10549' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_counter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$908'.
  created $dff cell `$procdff$10550' with positive edge clock.
Creating register for signal `\BufferCC_9.\buffers_0' using process `\BufferCC_9.$proc$./ICESugarProMinimal.v:6476$897'.
  created $adff cell `$procdff$10551' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_9.\buffers_1' using process `\BufferCC_9.$proc$./ICESugarProMinimal.v:6476$897'.
  created $adff cell `$procdff$10552' with positive edge clock and positive level reset.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_0' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
  created $dff cell `$procdff$10553' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_1' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
  created $dff cell `$procdff$10554' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_2' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
  created $dff cell `$procdff$10555' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
  created $dff cell `$procdff$10556' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_context' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
  created $dff cell `$procdff$10557' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_counter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
  created $dff cell `$procdff$10558' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_source' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
  created $dff cell `$procdff$10559' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspPendingCounter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$885'.
  created $dff cell `$procdff$10560' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_doIt' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$885'.
  created $dff cell `$procdff$10561' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_context_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5897$819'.
  created $dff cell `$procdff$10562' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_valid_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5887$818'.
  created $dff cell `$procdff$10563' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10564' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10565' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10566' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10567' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10568' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10569' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10570' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10571' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10572' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10573' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10574' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
  created $dff cell `$procdff$10575' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$774'.
  created $dff cell `$procdff$10576' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_1' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$774'.
  created $dff cell `$procdff$10577' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_2' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$774'.
  created $dff cell `$procdff$10578' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_3' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$774'.
  created $dff cell `$procdff$10579' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_opcode' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$766'.
  created $dff cell `$procdff$10580' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_source' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$766'.
  created $dff cell `$procdff$10581' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_address' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$766'.
  created $dff cell `$procdff$10582' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_context' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$766'.
  created $dff cell `$procdff$10583' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_beat' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$766'.
  created $dff cell `$procdff$10584' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_valid' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5774$763'.
  created $dff cell `$procdff$10585' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_last' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10586' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_opcode' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10587' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_address' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10588' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_length' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10589' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_data' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10590' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_mask' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10591' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10592' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10593' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10594' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10595' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10596' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_4' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10597' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_5' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10598' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_6' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10599' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_noHitS1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10600' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10601' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10602' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10603' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10604' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_4' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10605' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_5' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10606' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_6' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10607' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10608' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10609' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_counter' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
  created $dff cell `$procdff$10610' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rValid' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$730'.
  created $dff cell `$procdff$10611' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspPendingCounter' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$730'.
  created $dff cell `$procdff$10612' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_doIt' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$730'.
  created $dff cell `$procdff$10613' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_last' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
  created $dff cell `$procdff$10614' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
  created $dff cell `$procdff$10615' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
  created $dff cell `$procdff$10616' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
  created $dff cell `$procdff$10617' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_cmp' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
  created $dff cell `$procdff$10618' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_timerInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
  created $dff cell `$procdff$10619' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_valid_2' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4987$628'.
  created $dff cell `$procdff$10620' with positive edge clock.
Creating register for signal `\BmbClint.\logic_time' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4987$628'.
  created $dff cell `$procdff$10621' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_softwareInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4987$628'.
  created $dff cell `$procdff$10622' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_last' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10623' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10624' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10625' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10626' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_write' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10627' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_read' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10628' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_active' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10629' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_precharge' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10630' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_readLatency' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10631' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_REF' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10632' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RAS' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10633' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RP' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10634' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RFC' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10635' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RRD' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10636' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RCD' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10637' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RTW' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10638' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RTP' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10639' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_WTR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10640' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_WR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10641' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_CSn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10642' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_RASn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10643' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_CASn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10644' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_WEn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10645' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_ADDR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10646' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_BA' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
  created $dff cell `$procdff$10647' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_valid_2' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$590'.
  created $dff cell `$procdff$10648' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_autoRefresh' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$590'.
  created $dff cell `$procdff$10649' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_noActive' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$590'.
  created $dff cell `$procdff$10650' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_valid_1' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$590'.
  created $dff cell `$procdff$10651' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_CKE' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$590'.
  created $dff cell `$procdff$10652' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10653' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10654' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10655' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10656' with positive edge clock.
Creating register for signal `\BmbGpio2.\io_gpio_read_delay_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10657' with positive edge clock.
Creating register for signal `\BmbGpio2.\syncronized' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10658' with positive edge clock.
Creating register for signal `\BmbGpio2.\last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10659' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10660' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10661' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10662' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10663' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10664' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10665' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10666' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
  created $dff cell `$procdff$10667' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_valid_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10668' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10669' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10670' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10671' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10672' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10673' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10674' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10675' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
  created $dff cell `$procdff$10676' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_last' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$530'.
  created $dff cell `$procdff$10677' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$530'.
  created $dff cell `$procdff$10678' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$530'.
  created $dff cell `$procdff$10679' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$530'.
  created $dff cell `$procdff$10680' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\uartCtrl_1_io_readBreak_regNext' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$530'.
  created $dff cell `$procdff$10681' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_valid_2' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
  created $dff cell `$procdff$10682' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_writeIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
  created $dff cell `$procdff$10683' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_readIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
  created $dff cell `$procdff$10684' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
  created $dff cell `$procdff$10685' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readOverflowError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
  created $dff cell `$procdff$10686' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_breakDetected' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
  created $dff cell `$procdff$10687' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_doBreak' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
  created $dff cell `$procdff$10688' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\vga_run_regNext' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$490'.
  created $dff cell `$procdff$10689' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_when_VgaCtrl_l230' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$490'.
  created $dff cell `$procdff$10690' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_vga_input_ready_2' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$489'.
  created $dff cell `$procdff$10691' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\when_Stream_l408' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$489'.
  created $dff cell `$procdff$10692' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_vga_adapted_translated_thrown_ready' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$489'.
  created $dff cell `$procdff$10693' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\vga_adapted_payload_first' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$489'.
  created $dff cell `$procdff$10694' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_last' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10695' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10696' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10697' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10698' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_syncStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10699' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_syncEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10700' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_colorStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10701' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_colorEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10702' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_syncStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10703' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_syncEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10704' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_colorStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10705' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_colorEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
  created $dff cell `$procdff$10706' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_valid_2' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$486'.
  created $dff cell `$procdff$10707' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\run' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$486'.
  created $dff cell `$procdff$10708' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_polarity' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$486'.
  created $dff cell `$procdff$10709' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_polarity' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$486'.
  created $dff cell `$procdff$10710' with positive edge clock.
Creating register for signal `\StreamFifoCC.\popCC_popPtr' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$437'.
  created $dff cell `$procdff$10711' with positive edge clock.
Creating register for signal `\StreamFifoCC.\popCC_popPtrGray' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$437'.
  created $dff cell `$procdff$10712' with positive edge clock.
Creating register for signal `\StreamFifoCC.\pushCC_pushPtr' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$435'.
  created $dff cell `$procdff$10713' with positive edge clock.
Creating register for signal `\StreamFifoCC.\pushCC_pushPtrGray' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$435'.
  created $dff cell `$procdff$10714' with positive edge clock.
Creating register for signal `\StreamFifoCC.\_zz_ram_port1' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3135$401'.
  created $dff cell `$procdff$10715' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./ICESugarProMinimal.v:3131$391_ADDR' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$394'.
  created $dff cell `$procdff$10716' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./ICESugarProMinimal.v:3131$391_DATA' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$394'.
  created $dff cell `$procdff$10717' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$394'.
  created $dff cell `$procdff$10718' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10719' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10720' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10721' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10722' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10723' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10724' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10725' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10726' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10727' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10728' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10729' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10730' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10731' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10732' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10733' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10734' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10735' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10736' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10737' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10738' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10739' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10740' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10741' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10742' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10743' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10744' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10745' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10746' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10747' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10748' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10749' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10750' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10751' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10752' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10753' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10754' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10755' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10756' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10757' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10758' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10759' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10760' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10761' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10762' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10763' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10764' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10765' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10766' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10767' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10768' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10769' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10770' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10771' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10772' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10773' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10774' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10775' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10776' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10777' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10778' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10779' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10780' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10781' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10782' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10783' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10784' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10785' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10786' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10787' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10788' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10789' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10790' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10791' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_priority' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10792' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_id' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10793' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_valid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
  created $dff cell `$procdff$10794' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10795' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10796' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10797' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10798' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10799' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10800' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10801' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10802' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10803' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10804' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_when_Stream_l342_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10805' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_vga_channel_interrupt_plic_gateway_ip' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10806' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_vga_channel_interrupt_plic_gateway_waitCompletion' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10807' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_valid_2' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10808' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dma_vga_channel_interrupt_plic_gateway_priority' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10809' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_value' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10810' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_cpu_externalInterrupt_plic_target_threshold' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10811' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_cpu_externalInterrupt_plic_target_ie_0' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
  created $dff cell `$procdff$10812' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2826$381'.
  created $dff cell `$procdff$10813' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_debugReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2822$380'.
  created $dff cell `$procdff$10814' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$378'.
  created $dff cell `$procdff$10815' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$378'.
  created $dff cell `$procdff$10816' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\vgaCd_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$376'.
  created $dff cell `$procdff$10817' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\vgaCd_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$376'.
  created $dff cell `$procdff$10818' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\hdmiCd_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$374'.
  created $dff cell `$procdff$10819' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\hdmiCd_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$374'.
  created $dff cell `$procdff$10820' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$372'.
  created $dff cell `$procdff$10821' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$372'.
  created $dff cell `$procdff$10822' with positive edge clock.
Creating register for signal `\top.\lcdclk' using process `\top.$proc$./top.v:54$224'.
  created $dff cell `$procdff$10823' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$./top.v:54$224'.
  created $dff cell `$procdff$10824' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$./top.v:54$224'.
  created $dff cell `$procdff$10825' with positive edge clock.

5.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `\BufferCC.$proc$./ICESugarProMinimal.v:21079$3391'.
Removing empty process `BufferCC.$proc$./ICESugarProMinimal.v:21079$3391'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3390'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3390'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21197$3377'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21197$3377'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21188$3374'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21188$3374'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21181$3373'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21181$3373'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21174$3371'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21174$3371'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21165$3368'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21165$3368'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21158$3367'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21158$3367'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21151$3366'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21151$3366'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3359'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3359'.
Removing empty process `BufferCC_1.$proc$./ICESugarProMinimal.v:21060$3356'.
Found and cleaned up 5 empty switches in `\Refresher.$proc$./ICESugarProMinimal.v:20045$3354'.
Removing empty process `Refresher.$proc$./ICESugarProMinimal.v:20045$3354'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18686$3349'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18682$3348'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18678$3347'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18674$3346'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18670$3345'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18657$3344'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18653$3343'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18649$3342'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18645$3341'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18641$3340'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18628$3339'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18624$3338'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18620$3337'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18616$3336'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18612$3335'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18599$3334'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18595$3333'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18591$3332'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18587$3331'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18583$3330'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18574$3329'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18571$3328'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18567$3327'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18563$3326'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18559$3325'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:20004$3324'.
Found and cleaned up 19 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19905$3315'.
Found and cleaned up 66 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19627$3267'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19595$3253'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19595$3253'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19576$3252'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19576$3252'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19557$3251'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19557$3251'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19543$3237'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19518$3211'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19518$3211'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19497$3203'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19497$3203'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19481$3188'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19481$3188'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19456$3165'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19456$3165'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19435$3157'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19435$3157'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19419$3142'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19419$3142'.
Found and cleaned up 6 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19377$3113'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19377$3113'.
Found and cleaned up 4 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19363$3109'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19363$3109'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19346$3106'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19346$3106'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19329$3103'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19329$3103'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19312$3100'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19312$3100'.
Found and cleaned up 7 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19289$3099'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19289$3099'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:19270$3097'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19270$3097'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19208$3041'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19208$3041'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19176$3010'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19176$3010'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19144$2979'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19144$2979'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19112$2948'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19112$2948'.
Found and cleaned up 4 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19082$2937'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19082$2937'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:19075$2936'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19075$2936'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:19046$2935'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19046$2935'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:19017$2934'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19017$2934'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18984$2933'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18984$2933'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18978$2926'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18978$2926'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18413$2918'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18413$2918'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18380$2917'.
Found and cleaned up 2 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18354$2908'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18354$2908'.
Found and cleaned up 2 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18342$2907'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18342$2907'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18321$2891'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18307$2883'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18307$2883'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18290$2879'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18290$2879'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18273$2876'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18273$2876'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18264$2875'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18264$2875'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18254$2874'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18254$2874'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18248$2873'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18224$2872'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18224$2872'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18205$2871'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18205$2871'.
Found and cleaned up 8 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18181$2870'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18181$2870'.
Found and cleaned up 12 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18147$2869'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18147$2869'.
Found and cleaned up 7 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18124$2868'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18124$2868'.
Found and cleaned up 7 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18102$2867'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18102$2867'.
Found and cleaned up 9 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18075$2866'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18075$2866'.
Found and cleaned up 13 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18038$2865'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18038$2865'.
Found and cleaned up 5 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18019$2864'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18019$2864'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17994$2863'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17994$2863'.
Found and cleaned up 7 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2859'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:21018$2859'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20997$2847'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20997$2847'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20984$2846'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20984$2846'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20977$2845'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20977$2845'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20970$2844'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20970$2844'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20942$2823'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20942$2823'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20928$2821'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20928$2821'.
Found and cleaned up 5 empty switches in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2814'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2814'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20792$2812'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20792$2812'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20785$2811'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20785$2811'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20755$2800'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20755$2800'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20737$2794'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20737$2794'.
Found and cleaned up 2 empty switches in `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2781'.
Removing empty process `BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2781'.
Found and cleaned up 1 empty switch in `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20588$2769'.
Removing empty process `BmbToCorePort.$proc$./ICESugarProMinimal.v:20588$2769'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2759'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2759'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20469$2746'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20469$2746'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20460$2743'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20460$2743'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20453$2742'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20453$2742'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20446$2740'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20446$2740'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20437$2737'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20437$2737'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20430$2736'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20430$2736'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20423$2735'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20423$2735'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2728'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2728'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2725'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2725'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20318$2712'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20318$2712'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20309$2709'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20309$2709'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20302$2708'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20302$2708'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20295$2706'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20295$2706'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20286$2703'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20286$2703'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20279$2702'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20279$2702'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20272$2701'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20272$2701'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2694'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2694'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2691'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2691'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20172$2678'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20172$2678'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20163$2675'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20163$2675'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20156$2674'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20156$2674'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20149$2672'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20149$2672'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20140$2669'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20140$2669'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20133$2668'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20133$2668'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20126$2667'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20126$2667'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2660'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2660'.
Found and cleaned up 7 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2654'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2654'.
Found and cleaned up 10 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2650'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2650'.
Found and cleaned up 3 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17698$2643'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17698$2643'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17679$2641'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17679$2641'.
Found and cleaned up 2 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17668$2639'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17668$2639'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17658$2636'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17658$2636'.
Found and cleaned up 10 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2614'.
Found and cleaned up 17 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2601'.
Found and cleaned up 2 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17428$2586'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17428$2586'.
Found and cleaned up 5 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17399$2584'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17399$2584'.
Found and cleaned up 1 empty switch in `\BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2579'.
Removing empty process `BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2579'.
Found and cleaned up 1 empty switch in `\BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2578'.
Removing empty process `BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2578'.
Removing empty process `BufferCC_2.$proc$./ICESugarProMinimal.v:14474$2577'.
Found and cleaned up 15 empty switches in `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
Removing empty process `VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2574'.
Found and cleaned up 2 empty switches in `\UartCtrl.$proc$./ICESugarProMinimal.v:14748$2558'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14748$2558'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:14734$2557'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14734$2557'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:14727$2556'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14727$2556'.
Found and cleaned up 3 empty switches in `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2553'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14613$2553'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14594$2534'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14594$2534'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14585$2531'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14585$2531'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14578$2530'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14578$2530'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14571$2528'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14571$2528'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14562$2525'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14562$2525'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14555$2524'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14555$2524'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14548$2523'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14548$2523'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2516'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14542$2516'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14536$2514'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14536$2514'.
Found and cleaned up 2 empty switches in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2511'.
Found and cleaned up 3 empty switches in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2510'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2510'.
Found and cleaned up 1 empty switch in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15515$2503'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15515$2503'.
Found and cleaned up 1 empty switch in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15486$2500'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15486$2500'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14898$2499'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14897$2498'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14896$2497'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14895$2496'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14894$2495'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14893$2494'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14892$2493'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14891$2492'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14890$2491'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14889$2490'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14888$2489'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14887$2488'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14886$2487'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14885$2486'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14884$2485'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14883$2484'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14882$2483'.
Found and cleaned up 1 empty switch in `\Core.$proc$./ICESugarProMinimal.v:15135$2482'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:15135$2482'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:15103$2481'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2480'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2480'.
Found and cleaned up 3 empty switches in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15724$2479'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15724$2479'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2463'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15762$2461'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15803$2460'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15803$2460'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2459'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2459'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2457'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2457'.
Removing empty process `TmdsEncoder.$proc$./ICESugarProMinimal.v:15878$2455'.
Removing empty process `TmdsEncoder.$proc$./ICESugarProMinimal.v:15967$2452'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2393'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:17039$2393'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2391'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:17001$2391'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16962$2367'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16962$2367'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:16941$2356'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16941$2356'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:16932$2355'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16932$2355'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16925$2354'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16925$2354'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16918$2353'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16918$2353'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2345'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16911$2345'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16905$2343'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16905$2343'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2336'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16899$2336'.
Found and cleaned up 12 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16742$2319'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16676$2311'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16662$2303'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16662$2303'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16652$2300'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16652$2300'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16642$2293'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16642$2293'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16621$2272'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16621$2272'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16605$2268'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16605$2268'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16591$2264'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16591$2264'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16567$2261'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16567$2261'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16555$2249'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16555$2249'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16534$2246'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16534$2246'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16518$2233'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16518$2233'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16487$2228'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16487$2228'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16468$2224'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16468$2224'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16449$2210'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16449$2210'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16417$2188'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16417$2188'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16406$2185'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16406$2185'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16392$2182'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16392$2182'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16382$2181'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16382$2181'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16372$2180'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16372$2180'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16362$2179'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16362$2179'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16347$2178'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16347$2178'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16340$2177'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16340$2177'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16333$2174'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16333$2174'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16323$2171'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16323$2171'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16313$2170'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16313$2170'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16303$2169'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16303$2169'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16290$2168'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16290$2168'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16283$2167'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16283$2167'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16276$2166'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16276$2166'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16269$2165'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16269$2165'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16262$2164'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16262$2164'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16244$2157'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16244$2157'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16237$2156'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16237$2156'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16222$2127'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16213$2122'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16213$2122'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16210$2121'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16204$2114'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16204$2114'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17133$2105'.
Found and cleaned up 3 empty switches in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2103'.
Found and cleaned up 3 empty switches in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2102'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2102'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17243$2100'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17243$2100'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17235$2099'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17235$2099'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17201$2086'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17201$2086'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17193$2085'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17193$2085'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17185$2083'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17185$2083'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17177$2082'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17177$2082'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17159$2079'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17159$2079'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17153$2077'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17153$2077'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2070'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2070'.
Found and cleaned up 1 empty switch in `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14274$2068'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14274$2068'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2067'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14227$2065'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14208$2064'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14156$2063'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14144$2062'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14102$2061'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14058$2060'.
Removing empty process `BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2058'.
Found and cleaned up 25 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13313$2049'.
Found and cleaned up 34 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13183$2045'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13164$2042'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13164$2042'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13150$2041'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13150$2041'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13136$2040'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13136$2040'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13122$2039'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13122$2039'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13112$2038'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13112$2038'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13092$2003'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:13066$1995'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13066$1995'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13004$1957'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13004$1957'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12995$1952'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12995$1952'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12983$1940'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12983$1940'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12976$1930'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12976$1930'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12969$1929'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12969$1929'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12960$1928'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12960$1928'.
Found and cleaned up 3 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12943$1917'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12943$1917'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12934$1916'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12934$1916'.
Found and cleaned up 4 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12920$1915'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12920$1915'.
Found and cleaned up 5 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12904$1913'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12904$1913'.
Found and cleaned up 3 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12893$1912'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12893$1912'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12884$1911'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12884$1911'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12868$1910'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12868$1910'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12844$1898'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12844$1898'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12823$1894'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12823$1894'.
Removing empty process `BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1873'.
Removing empty process `BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1872'.
Removing empty process `BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1871'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8076$1870'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8075$1869'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:12348$1867'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:12331$1864'.
Found and cleaned up 98 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:12014$1837'.
Found and cleaned up 59 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11753$1818'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11743$1808'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11743$1808'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11735$1807'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11735$1807'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11728$1806'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11728$1806'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11719$1805'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11719$1805'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11710$1804'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11710$1804'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11701$1803'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11701$1803'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11681$1793'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11681$1793'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11534$1653'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11534$1653'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11522$1651'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11522$1651'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11507$1650'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11507$1650'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11490$1638'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11490$1638'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11478$1630'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11478$1630'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11471$1627'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11471$1627'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1621'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11453$1621'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11446$1620'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11446$1620'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11437$1619'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11437$1619'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11402$1618'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11402$1618'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11385$1605'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11385$1605'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11374$1604'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11374$1604'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11367$1603'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11367$1603'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11360$1602'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11360$1602'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11348$1598'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11348$1598'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11318$1576'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11318$1576'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11311$1575'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11311$1575'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11301$1574'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11301$1574'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11291$1573'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11291$1573'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11273$1567'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11273$1567'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11247$1563'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11232$1562'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1559'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11217$1559'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11194$1558'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11182$1557'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11182$1557'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11164$1556'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11164$1556'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1553'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11147$1553'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11093$1526'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11093$1526'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11065$1525'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11065$1525'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11060$1523'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11034$1503'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11034$1503'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11025$1500'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11025$1500'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11016$1499'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11016$1499'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10992$1494'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10992$1494'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10978$1493'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10978$1493'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10940$1492'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10904$1489'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10895$1485'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10895$1485'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10878$1484'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10878$1484'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10855$1483'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10831$1482'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10813$1481'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10813$1481'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10799$1480'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10799$1480'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10785$1476'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10785$1476'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10778$1475'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10778$1475'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10771$1474'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10771$1474'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10764$1472'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10764$1472'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10703$1445'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10703$1445'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10683$1444'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10654$1441'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10644$1438'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10623$1434'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10623$1434'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10604$1433'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10604$1433'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10594$1432'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10594$1432'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10584$1429'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10584$1429'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10576$1426'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10576$1426'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10551$1417'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10551$1417'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10518$1399'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10518$1399'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10508$1398'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10508$1398'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10501$1395'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10501$1395'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10491$1394'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10491$1394'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10473$1385'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10449$1381'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10434$1380'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10409$1374'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10394$1373'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10394$1373'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10359$1331'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10341$1330'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10341$1330'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10324$1329'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10324$1329'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10308$1327'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10293$1326'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10286$1325'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10267$1324'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10252$1323'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10240$1322'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10183$1306'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10183$1306'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10159$1294'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10159$1294'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10146$1289'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10146$1289'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10131$1285'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10131$1285'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10120$1281'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10120$1281'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10110$1280'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10110$1280'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10101$1274'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10101$1274'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10093$1272'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10093$1272'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10080$1266'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10080$1266'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10066$1264'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10066$1264'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10056$1259'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10056$1259'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10044$1256'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10044$1256'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10029$1249'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10029$1249'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10022$1248'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10022$1248'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10015$1247'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10015$1247'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10008$1246'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10008$1246'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9992$1245'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9992$1245'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9982$1244'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9982$1244'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1243'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9975$1243'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9965$1242'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9965$1242'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9955$1241'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9955$1241'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9931$1240'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9931$1240'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9911$1239'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9911$1239'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9904$1238'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9904$1238'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9894$1237'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9894$1237'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9886$1236'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9886$1236'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9879$1235'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9879$1235'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9871$1234'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9871$1234'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9861$1233'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9861$1233'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9846$1232'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9846$1232'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9837$1231'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9837$1231'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9827$1230'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9827$1230'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9817$1229'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9817$1229'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9805$1228'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9805$1228'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1227'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9795$1227'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9784$1226'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9784$1226'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9771$1225'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9771$1225'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9757$1224'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9757$1224'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9745$1223'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9745$1223'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9738$1222'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9738$1222'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9730$1221'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9730$1221'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9723$1220'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9723$1220'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9716$1219'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9716$1219'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9709$1218'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9709$1218'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9677$1217'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9677$1217'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9669$1206'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9669$1206'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9662$1205'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9662$1205'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9624$1204'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9624$1204'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1203'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9581$1203'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9551$1202'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9551$1202'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9539$1201'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9539$1201'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1177'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8791$1177'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8774$1176'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8774$1176'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8757$1175'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8757$1175'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1168'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8647$1168'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6950$974'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6949$973'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$965'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7066$958'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7051$955'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6624$953'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6887$952'.
Found and cleaned up 8 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6845$942'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$941'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6834$941'.
Found and cleaned up 3 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6808$932'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6808$932'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6790$931'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6790$931'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$./ICESugarProMinimal.v:6736$914'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6736$914'.
Found and cleaned up 2 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:6563$910'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:6563$910'.
Found and cleaned up 6 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$908'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:6537$908'.
Removing empty process `BufferCC_9.$proc$./ICESugarProMinimal.v:6476$897'.
Found and cleaned up 1 empty switch in `\BmbArbiter.$proc$./ICESugarProMinimal.v:6377$890'.
Removing empty process `BmbArbiter.$proc$./ICESugarProMinimal.v:6377$890'.
Found and cleaned up 7 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$887'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$885'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$885'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6188$873'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6188$873'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6180$872'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6180$872'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6173$871'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6173$871'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6160$870'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6160$870'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6152$866'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6152$866'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6132$844'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6132$844'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6116$842'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6116$842'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6099$838'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6099$838'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6082$834'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6082$834'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$829'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$829'.
Found and cleaned up 1 empty switch in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5897$819'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5897$819'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5887$818'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5887$818'.
Found and cleaned up 4 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$779'.
Found and cleaned up 1 empty switch in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$774'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$774'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5849$773'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$766'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$766'.
Found and cleaned up 4 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5774$763'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5774$763'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5756$762'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5756$762'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5749$761'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5749$761'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5734$755'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5734$755'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5726$753'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5726$753'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5718$749'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5718$749'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5709$747'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5709$747'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5701$746'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5701$746'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5693$745'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5693$745'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5681$744'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5681$744'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5673$743'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5673$743'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5662$742'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5662$742'.
Found and cleaned up 9 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$732'.
Found and cleaned up 5 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$730'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$730'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5481$710'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5481$710'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5473$709'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5473$709'.
Found and cleaned up 3 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5460$708'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5460$708'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5449$698'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5449$698'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5429$674'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5429$674'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5414$672'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5414$672'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5398$668'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5398$668'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5382$664'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5382$664'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5366$660'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5366$660'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5350$656'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5350$656'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5334$652'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5334$652'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5318$648'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5318$648'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$639'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$639'.
Found and cleaned up 5 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:5009$631'.
Found and cleaned up 4 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:4987$628'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4987$628'.
Found and cleaned up 3 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:4961$619'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4961$619'.
Found and cleaned up 1 empty switch in `\BmbClint.$proc$./ICESugarProMinimal.v:4937$607'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4937$607'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4579$603'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4578$602'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4577$601'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4576$600'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4575$599'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4574$598'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4573$597'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4572$596'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4571$595'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4570$594'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4569$593'.
Found and cleaned up 11 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$592'.
Found and cleaned up 5 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$590'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$590'.
Found and cleaned up 2 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4754$589'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4754$589'.
Found and cleaned up 1 empty switch in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4728$577'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4728$577'.
Found and cleaned up 3 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4408$573'.
Found and cleaned up 4 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4374$571'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4373$570'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4371$569'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4369$568'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4367$567'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4365$566'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4352$553'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4341$552'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4302$551'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4302$551'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4278$539'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4278$539'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$530'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$530'.
Found and cleaned up 17 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$528'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4050$527'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4050$527'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4036$526'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4036$526'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4022$525'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4022$525'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4006$520'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4006$520'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3992$519'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3992$519'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3976$514'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3976$514'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3968$513'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3968$513'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3961$512'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3961$512'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3945$511'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3945$511'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3941$510'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3912$508'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3912$508'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3888$496'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3888$496'.
Found and cleaned up 2 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$490'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$490'.
Found and cleaned up 6 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$489'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$489'.
Found and cleaned up 10 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$488'.
Found and cleaned up 5 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$486'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$486'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3545$468'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3545$468'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3538$467'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3538$467'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3511$460'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3503$458'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3503$458'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3493$456'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3493$456'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3480$455'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3480$455'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3456$443'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3456$443'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3441$439'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3441$439'.
Found and cleaned up 3 empty switches in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$437'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$437'.
Found and cleaned up 3 empty switches in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$435'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$435'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3153$403'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3153$403'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3135$401'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3135$401'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$394'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$394'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:430$390'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:428$389'.
Found and cleaned up 12 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$385'.
Found and cleaned up 27 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$382'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2826$381'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2826$381'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2822$380'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$378'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$378'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$376'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$376'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$374'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$374'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$372'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$372'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2704$371'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2704$371'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2695$368'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2695$368'.
Found and cleaned up 4 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2677$365'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2677$365'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2670$364'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2670$364'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2663$363'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2663$363'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2650$362'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2650$362'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2637$361'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2637$361'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2603$353'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2603$353'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$341'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$341'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2569$337'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2569$337'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2399$331'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2399$331'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2357$327'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2357$327'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2339$325'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2339$325'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2226$309'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2226$309'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2208$307'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2208$307'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2146$295'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2146$295'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2123$292'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2123$292'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2093$291'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2093$291'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$287'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$287'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2063$286'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2063$286'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2054$284'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2054$284'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2047$283'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2047$283'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2039$281'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2039$281'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2032$280'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2032$280'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2024$278'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2024$278'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2017$277'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2017$277'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2008$276'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2008$276'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2001$275'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2001$275'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1994$274'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1994$274'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1987$273'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1987$273'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1980$272'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1980$272'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1973$271'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1973$271'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$270'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$270'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$269'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$269'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1952$268'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1952$268'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1945$267'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1945$267'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1938$266'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1938$266'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1931$265'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1931$265'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1924$264'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1924$264'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1917$263'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1917$263'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1910$262'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1910$262'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1903$261'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1903$261'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1896$260'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1896$260'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1889$259'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1889$259'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1882$258'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1882$258'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1875$257'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1875$257'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$256'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$256'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$255'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$255'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1854$254'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1854$254'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1847$253'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1847$253'.
Found and cleaned up 2 empty switches in `\top.$proc$./top.v:54$224'.
Removing empty process `top.$proc$./top.v:54$224'.
Cleaned up 1415 empty switches.

5.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module BufferCC.
Optimizing module StreamFifoLowLatency.
Optimizing module BufferCC_1.
Optimizing module Refresher.
<suppressed ~2 debug messages>
Optimizing module Tasker.
<suppressed ~67 debug messages>
Optimizing module Backend.
<suppressed ~13 debug messages>
Optimizing module BmbAligner.
<suppressed ~21 debug messages>
Optimizing module BmbAlignedSpliter.
<suppressed ~9 debug messages>
Optimizing module BmbToCorePort.
<suppressed ~4 debug messages>
Optimizing module StreamFifoLowLatency_1.
Optimizing module StreamFifoLowLatency_2.
Optimizing module StreamFifoLowLatency_3.
Optimizing module UartCtrlTx.
<suppressed ~5 debug messages>
Optimizing module UartCtrlRx.
<suppressed ~18 debug messages>
Optimizing module BufferCC_3.
Optimizing module BufferCC_4.
Optimizing module BufferCC_2.
Optimizing module VgaCtrl.
<suppressed ~1 debug messages>
Optimizing module UartCtrl.
<suppressed ~1 debug messages>
Optimizing module StreamFifo.
<suppressed ~1 debug messages>
Optimizing module BmbAdapter.
<suppressed ~2 debug messages>
Optimizing module Core.
Optimizing module StreamArbiter.
<suppressed ~8 debug messages>
Optimizing module FlowCCByToggle.
Optimizing module TmdsEncoder.
<suppressed ~6 debug messages>
Optimizing module InstructionCache.
<suppressed ~9 debug messages>
Optimizing module DataCache.
<suppressed ~115 debug messages>
Optimizing module DmaMemoryCore.
<suppressed ~9 debug messages>
Optimizing module pll_50mhz.
Optimizing module Ecp5Sdrx2Phy.
Optimizing module BufferCC_5.
Optimizing module Core_1.
<suppressed ~54 debug messages>
Optimizing module BufferCC_6.
Optimizing module BufferCC_7.
Optimizing module BufferCC_8.
Optimizing module VexRiscv.
<suppressed ~261 debug messages>
Optimizing module VgaToHdmiEcp5.
Optimizing module JtagBridge.
<suppressed ~6 debug messages>
Optimizing module SystemDebugger.
<suppressed ~8 debug messages>
Optimizing module BufferCC_9.
Optimizing module BmbDecoder.
Optimizing module BmbArbiter.
<suppressed ~2 debug messages>
Optimizing module BmbDecoder_1.
<suppressed ~12 debug messages>
Optimizing module BmbOnChipRam.
<suppressed ~4 debug messages>
Optimizing module BmbUnburstify.
<suppressed ~12 debug messages>
Optimizing module BmbDecoder_2.
<suppressed ~20 debug messages>
Optimizing module BmbClint.
<suppressed ~11 debug messages>
Optimizing module CtrlWithoutPhyBmb.
<suppressed ~11 debug messages>
Optimizing module BmbGpio2.
<suppressed ~17 debug messages>
Optimizing module BmbUartCtrl.
<suppressed ~18 debug messages>
Optimizing module BmbVgaCtrl.
<suppressed ~15 debug messages>
Optimizing module BmbDecoder_3.
Optimizing module StreamFifoCC.
<suppressed ~3 debug messages>
Optimizing module ICESugarProMinimal.
<suppressed ~60 debug messages>
Optimizing module top.
<suppressed ~2 debug messages>

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module BufferCC.
Deleting now unused module StreamFifoLowLatency.
Deleting now unused module BufferCC_1.
Deleting now unused module Refresher.
Deleting now unused module Tasker.
Deleting now unused module Backend.
Deleting now unused module BmbAligner.
Deleting now unused module BmbAlignedSpliter.
Deleting now unused module BmbToCorePort.
Deleting now unused module StreamFifoLowLatency_1.
Deleting now unused module StreamFifoLowLatency_2.
Deleting now unused module StreamFifoLowLatency_3.
Deleting now unused module UartCtrlTx.
Deleting now unused module UartCtrlRx.
Deleting now unused module BufferCC_3.
Deleting now unused module BufferCC_4.
Deleting now unused module BufferCC_2.
Deleting now unused module VgaCtrl.
Deleting now unused module UartCtrl.
Deleting now unused module StreamFifo.
Deleting now unused module BmbAdapter.
Deleting now unused module Core.
Deleting now unused module StreamArbiter.
Deleting now unused module FlowCCByToggle.
Deleting now unused module TmdsEncoder.
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module DmaMemoryCore.
Deleting now unused module pll_50mhz.
Deleting now unused module Ecp5Sdrx2Phy.
Deleting now unused module BufferCC_5.
Deleting now unused module Core_1.
Deleting now unused module BufferCC_6.
Deleting now unused module BufferCC_7.
Deleting now unused module BufferCC_8.
Deleting now unused module VexRiscv.
Deleting now unused module VgaToHdmiEcp5.
Deleting now unused module JtagBridge.
Deleting now unused module SystemDebugger.
Deleting now unused module BufferCC_9.
Deleting now unused module BmbDecoder.
Deleting now unused module BmbArbiter.
Deleting now unused module BmbDecoder_1.
Deleting now unused module BmbOnChipRam.
Deleting now unused module BmbUnburstify.
Deleting now unused module BmbDecoder_2.
Deleting now unused module BmbClint.
Deleting now unused module CtrlWithoutPhyBmb.
Deleting now unused module BmbGpio2.
Deleting now unused module BmbUartCtrl.
Deleting now unused module BmbVgaCtrl.
Deleting now unused module BmbDecoder_3.
Deleting now unused module StreamFifoCC.
Deleting now unused module ICESugarProMinimal.
<suppressed ~58 debug messages>

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~136 debug messages>

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 641 unused cells and 7347 unused wires.
<suppressed ~1090 debug messages>

5.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1392 debug messages>
Removed a total of 464 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_saxon.\systemDebugger_1.$procmux$8327: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\systemDebugger_1.$procmux$8325: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5443: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5565: \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter -> { 1'1 \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0] }
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8507: \u_saxon.system_dBus32_bmb_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8505: \u_saxon.system_dBus32_bmb_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8507: \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8505: \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6294: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6292: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'0
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dma_logic.$procmux$6290: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6383: \u_saxon.system_dma_logic.m2b_cmd_s0_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dma_logic.$procmux$6381: \u_saxon.system_dma_logic.m2b_cmd_s0_valid -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.$procmux$9658: \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_waitCompletion -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.$procmux$9835: \u_saxon._zz_when_Stream_l342_1 -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8643.
    dead port 2/2 on $mux $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8649.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7342.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7344.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7350.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7375.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7377.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7383.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7401.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7502.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7528.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7530.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7536.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7546.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7548.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7554.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7572.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7585.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7587.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7593.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7603.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7605.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7611.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7629.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7647.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7698.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7704.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7710.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7719.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7725.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7731.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7737.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7746.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7877.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7913.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7961.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7973.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7985.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8006.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8063.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8085.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8095.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8097.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8103.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8113.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8115.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8121.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8133.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8139.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8148.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8158.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8160.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8166.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8176.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8178.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8184.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8196.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8202.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8211.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5500.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5657.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5661.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5670.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5676.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5687.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5691.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5700.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5706.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5717.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5721.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5730.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5736.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5750.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5753.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5757.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5765.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5768.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5772.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5780.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5784.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5793.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5799.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5820.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5822.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5826.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5834.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5838.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5847.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5853.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5864.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5868.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5877.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5883.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5897.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5900.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5904.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5912.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5916.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5924.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5928.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5937.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5943.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5958.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5960.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5964.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5972.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5976.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5985.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5991.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6014.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6047.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6092.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8392.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8398.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8542.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8554.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6220.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6480.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6489.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6498.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6507.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6534.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6549.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6559.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6561.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6567.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6580.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6582.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6588.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6602.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6604.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6606.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6613.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6615.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6621.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6634.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6636.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6642.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6651.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9764.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9800.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9809.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.$procmux$8973.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4321.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4330.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4339.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4348.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4357.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4366.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4375.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4384.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4393.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4402.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4411.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4420.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4429.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4438.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4447.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4455.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4467.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4476.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4485.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4497.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4506.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4515.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4527.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4536.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4545.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4554.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4566.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4575.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4584.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4593.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4602.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4610.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3896.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3898.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3904.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3915.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3917.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3924.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3934.
    dead port 2/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3934.
    dead port 3/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3934.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3938.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3946.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3964.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3988.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4003.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4009.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4018.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4024.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4033.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4042.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4051.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4060.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4072.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4081.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4093.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4102.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4114.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4120.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4129.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4135.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9194.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9203.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9212.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9221.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9230.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9239.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9254.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4988.
    dead port 2/2 on $mux $flatten\u_saxon.\jtagBridge_1.$procmux$8283.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5137.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5146.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5149.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5149.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5149.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5149.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5158.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5158.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5158.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5158.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5168.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5170.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5176.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4954.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4956.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4963.
Removed 229 multiplexer ports.
<suppressed ~1169 debug messages>

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7511: { $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7514_CMP $auto$opt_reduce.cc:134:opt_mux$10847 }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7575: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7632: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7657: $auto$opt_reduce.cc:134:opt_mux$10849
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7783: $auto$opt_reduce.cc:134:opt_mux$10851
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7787: { $auto$opt_reduce.cc:134:opt_mux$10853 $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10208$1313_Y }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8233:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$975_EN[31:0]$1171 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5512:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2335_EN[21:0]$2348 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5523:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2334_EN[31:0]$2339 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6104:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2110_EN[7:0]$2139 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6113:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2109_EN[7:0]$2136 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6122:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2108_EN[7:0]$2133 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6131:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2107_EN[7:0]$2130 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6148:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2106_EN[21:0]$2117 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.$procmux$8348: $auto$opt_reduce.cc:134:opt_mux$10855
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5403: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5401_CMP
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5407: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5401_CMP
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6203:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0]
      New connections: $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [35:1] = { $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2069_EN[35:0]$2073 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9472:
      Old ports: A=37'0000000000000000000000000000000000000, B=37'1111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0]
      New connections: $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [36:1] = { $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$391_EN[36:0]$397 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8446:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$772_EN[7:0]$791 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8455:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$771_EN[7:0]$788 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8464:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$770_EN[7:0]$785 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8473:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$769_EN[7:0]$782 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4800:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'1111111111111111111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [51:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2726_EN[51:0]$2731 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4843:
      Old ports: A=54'000000000000000000000000000000000000000000000000000000, B=54'111111111111111111111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [53:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2692_EN[53:0]$2697 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4886:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [35:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2658_EN[35:0]$2663 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4458: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4613: { }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3457:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [22:1] = { $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3357_EN[22:0]$3362 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9835: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3942: $auto$opt_reduce.cc:134:opt_mux$10857
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4251:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [12:1] = { $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2919_EN[12:0]$2929 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$8253: { $flatten\u_saxon.\jtagBridge_1.$procmux$8256_CMP $auto$opt_reduce.cc:134:opt_mux$10859 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5302:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5179: { $auto$opt_reduce.cc:134:opt_mux$10861 $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5031_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5302:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2512_EN[7:0]$2519 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.$procmux$8348: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4445: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4450: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4600: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4605: { }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9844: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8515: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8515: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4436: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4441: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4591: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4596: { }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9838: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4697: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4741: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4427: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4432: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4582: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4587: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4418: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4423: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4573: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4578: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4409: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4414: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4564: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4569: { }
  Optimizing cells in module \top.
Performed a total of 63 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $flatten\u_saxon.\system_dma_logic.$procdff$10342 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\u_saxon.\system_dma_logic.$procdff$10342 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\u_saxon.\system_dma_logic.$procdff$10342 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\u_saxon.\system_dma_logic.$procdff$10342 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\u_saxon.\system_dma_logic.$procdff$10342 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\u_saxon.\system_dma_logic.$procdff$10342 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\u_saxon.\system_dma_logic.$procdff$10342 ($dff) from module top.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 779 unused wires.
<suppressed ~84 debug messages>

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.$procmux$9705: \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1 -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1112 debug messages>

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$8290: { $flatten\u_saxon.\jtagBridge_1.$procmux$8304_CMP $auto$opt_reduce.cc:134:opt_mux$10867 $flatten\u_saxon.\jtagBridge_1.$procmux$8301_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8300_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8299_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8297_CMP $auto$opt_reduce.cc:134:opt_mux$10865 $flatten\u_saxon.\jtagBridge_1.$procmux$8294_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8293_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8292_CMP $auto$opt_reduce.cc:134:opt_mux$10863 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5030: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4989_CMP $auto$opt_reduce.cc:134:opt_mux$10869 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4898: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4904_CMP $auto$opt_reduce.cc:134:opt_mux$10871 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$10776 ($dff) from module top.

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1112 debug messages>

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8427: $auto$opt_reduce.cc:134:opt_mux$10873
  Optimizing cells in module \top.
Performed a total of 1 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.23. Rerunning OPT passes. (Maybe there is more to do..)

5.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1112 debug messages>

5.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.27. Executing OPT_DFF pass (perform DFF optimizations).

5.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.30. Finished OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.u_saxon.jtagBridge_1.jtag_tap_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10011
  root of input selection tree: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3540_CMP
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3543_CMP
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3544_CMP
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy
  found state code: 2'00
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy
  found state code: 2'11
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3540_CMP
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3543_CMP
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3544_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy }
  ctrl outputs: { $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3544_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3543_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3540_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] }
  transition:       2'00 5'0-0-- ->       2'00 5'10000
  transition:       2'00 5'0-1-- ->       2'01 5'10001
  transition:       2'00 5'1---- ->       2'00 5'10000
  transition:       2'10 5'0-0-- ->       2'10 5'00110
  transition:       2'10 5'0-10- ->       2'11 5'00111
  transition:       2'10 5'0-11- ->       2'10 5'00110
  transition:       2'10 5'1---- ->       2'00 5'00100
  transition:       2'01 5'0-0-- ->       2'01 5'01001
  transition:       2'01 5'001-- ->       2'01 5'01001
  transition:       2'01 5'011-- ->       2'10 5'01010
  transition:       2'01 5'1---- ->       2'00 5'01000
  transition:       2'11 5'0-0-- ->       2'11 5'00011
  transition:       2'11 5'0-1-0 ->       2'00 5'00000
  transition:       2'11 5'0-1-1 ->       2'11 5'00011
  transition:       2'11 5'1---- ->       2'00 5'00000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10133
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5031_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4989_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5024_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5052_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
  found state code: 3'000
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
  found state code: 3'001
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4989_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5024_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5031_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5052_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5052_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5031_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5024_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4989_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] }
  transition:      3'000 7'0---0-- ->      3'000 7'1000000
  transition:      3'000 7'0---1-- ->      3'001 7'1000001
  transition:      3'000 7'1------ ->      3'000 7'1000000
  transition:      3'100 7'0----0- ->      3'100 7'0000100
  transition:      3'100 7'0----10 ->      3'000 7'0000000
  transition:      3'100 7'00---11 ->      3'100 7'0000100
  transition:      3'100 7'01---11 ->      3'000 7'0000000
  transition:      3'100 7'1------ ->      3'000 7'0000000
  transition:      3'010 7'0----0- ->      3'010 7'0001010
  transition:      3'010 7'0--0-1- ->      3'010 7'0001010
  transition:      3'010 7'0--1-1- ->      3'100 7'0001100
  transition:      3'010 7'1------ ->      3'000 7'0001000
  transition:      3'001 7'0----0- ->      3'001 7'0010001
  transition:      3'001 7'0----10 ->      3'010 7'0010010
  transition:      3'001 7'0----11 ->      3'000 7'0010000
  transition:      3'001 7'1------ ->      3'000 7'0010000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10117
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4899_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4904_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4907_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4944_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
  found state code: 3'000
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4899_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4904_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4907_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4944_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58 \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4944_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4907_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4904_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4899_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] }
  transition:      3'000 6'0--0-- ->      3'000 7'1000000
  transition:      3'000 6'0--1-- ->      3'001 7'1000001
  transition:      3'000 6'1----- ->      3'000 7'1000000
  transition:      3'100 6'0---0- ->      3'100 7'0000100
  transition:      3'100 6'00--1- ->      3'100 7'0000100
  transition:      3'100 6'01--10 ->      3'000 7'0000000
  transition:      3'100 6'01--11 ->      3'001 7'0000001
  transition:      3'100 6'1----- ->      3'000 7'0000000
  transition:      3'010 6'0---0- ->      3'010 7'0010010
  transition:      3'010 6'0-0-1- ->      3'010 7'0010010
  transition:      3'010 6'0-1-1- ->      3'100 7'0010100
  transition:      3'010 6'1----- ->      3'000 7'0010000
  transition:      3'001 6'0---0- ->      3'001 7'0100001
  transition:      3'001 6'0---1- ->      3'010 7'0100010
  transition:      3'001 6'1----- ->      3'000 7'0100000

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10885' from module `\top'.
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10879' from module `\top'.
  Removing unused input signal \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125.
Optimizing FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10874' from module `\top'.

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 42 unused cells and 42 unused wires.
<suppressed ~43 debug messages>

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10874' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] [1].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10879' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [2].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10885' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [2].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4944_CMP.

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10874' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10879' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10885' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10874' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10874 (\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy
    1: \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy
    2: \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh
    3: \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext
    4: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3540_CMP
    1: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3543_CMP
    2: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3544_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'0-0--   ->     0 3'100
      1:     0 5'1----   ->     0 3'100
      2:     0 5'0-1--   ->     2 3'100
      3:     1 5'1----   ->     0 3'001
      4:     1 5'0-11-   ->     1 3'001
      5:     1 5'0-0--   ->     1 3'001
      6:     1 5'0-10-   ->     3 3'001
      7:     2 5'1----   ->     0 3'010
      8:     2 5'011--   ->     1 3'010
      9:     2 5'0-0--   ->     2 3'010
     10:     2 5'001--   ->     2 3'010
     11:     3 5'0-1-0   ->     0 3'000
     12:     3 5'1----   ->     0 3'000
     13:     3 5'0-1-1   ->     3 3'000
     14:     3 5'0-0--   ->     3 3'000

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10879' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10879 (\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
    1: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
    2: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
    3: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
    4: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4989_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5024_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5031_CMP
    3: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5052_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 4'1000
      1:     0 6'1-----   ->     0 4'1000
      2:     0 6'0--1--   ->     3 4'1000
      3:     1 6'0---10   ->     0 4'0000
      4:     1 6'01--11   ->     0 4'0000
      5:     1 6'1-----   ->     0 4'0000
      6:     1 6'00--11   ->     1 4'0000
      7:     1 6'0---0-   ->     1 4'0000
      8:     2 6'1-----   ->     0 4'0001
      9:     2 6'0-1-1-   ->     1 4'0001
     10:     2 6'0---0-   ->     2 4'0001
     11:     2 6'0-0-1-   ->     2 4'0001
     12:     3 6'0---11   ->     0 4'0010
     13:     3 6'1-----   ->     0 4'0010
     14:     3 6'0---10   ->     2 4'0010
     15:     3 6'0---0-   ->     3 4'0010

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10885' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10885 (\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
    1: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
    2: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
    3: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
    4: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4899_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4904_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4907_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 3'000
      1:     0 6'1-----   ->     0 3'000
      2:     0 6'0--1--   ->     3 3'000
      3:     1 6'01--10   ->     0 3'000
      4:     1 6'1-----   ->     0 3'000
      5:     1 6'0---0-   ->     1 3'000
      6:     1 6'00--1-   ->     1 3'000
      7:     1 6'01--11   ->     3 3'000
      8:     2 6'1-----   ->     0 3'010
      9:     2 6'0-1-1-   ->     1 3'010
     10:     2 6'0---0-   ->     2 3'010
     11:     2 6'0-0-1-   ->     2 3'010
     12:     3 6'1-----   ->     0 3'100
     13:     3 6'0---1-   ->     2 3'100
     14:     3 6'0---0-   ->     3 3'100

-------------------------------------

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10874' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10879' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10885' from module `\top'.

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~17 debug messages>

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5055.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5055.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5057.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5057.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5059.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5166.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5166.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5174.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5174.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5179.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4970.
Removed 11 multiplexer ports.
<suppressed ~1109 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$10825 ($dff) from module top (D = $procmux$9963_Y, Q = \reset, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11057 ($sdff) from module top (D = 1'1, Q = \reset).
Adding SRST signal on $procdff$10824 ($dff) from module top (D = $procmux$9969_Y, Q = \counter, rval = 20'00000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11059 ($sdff) from module top (D = $add$./top.v:60$227_Y, Q = \counter).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10146 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5196_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_colorEn, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11065 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.v_colorEn).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10145 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5205_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_sync, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11071 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.v_sync).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10144 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5216_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_counter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11077 ($sdff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5214_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_counter).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10143 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5223_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_colorEn, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11083 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.h_colorEn).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10142 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5232_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_sync, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11089 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.h_sync).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10141 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2575_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_counter, rval = 12'000000000000).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10710 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9400_Y, Q = \u_saxon.system_vga_logic._zz_io_timings_v_polarity, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11096 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_vga_logic._zz_io_timings_v_polarity).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10709 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9407_Y, Q = \u_saxon.system_vga_logic._zz_io_timings_h_polarity, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11100 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_polarity).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10708 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9415_Y, Q = \u_saxon.system_vga_logic.run, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11104 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_vga_logic.run).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10707 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9420_Y, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11108 ($sdff) from module top (D = \u_saxon.system_vga_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10706 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_colorEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10705 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_colorStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10704 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_syncEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10703 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_syncStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10702 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_colorEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10701 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_colorStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10700 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_syncEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10699 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_syncStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10698 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10697 ($dff) from module top (D = { 31'0000000000000000000000000000000 \u_saxon.system_vga_logic.ctrl_rsp_payload_fragment_data [0] }, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top (D = \u_saxon.system_vga_logic.run, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_data [0], rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10696 ($dff) from module top (D = 1'0, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11137 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10695 ($dff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11138 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10694 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9309_Y, Q = \u_saxon.system_vga_logic.vga_adapted_payload_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11139 ($sdff) from module top (D = \u_saxon.system_vga_logic.vga_adapted_payload_last, Q = \u_saxon.system_vga_logic.vga_adapted_payload_first).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10693 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9316_Y, Q = \u_saxon.system_vga_logic._zz_vga_adapted_translated_thrown_ready, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11141 ($sdff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9316_Y, Q = \u_saxon.system_vga_logic._zz_vga_adapted_translated_thrown_ready).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10692 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9325_Y, Q = \u_saxon.system_vga_logic.when_Stream_l408, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10691 ($dff) from module top (D = \u_saxon.system_vga_logic._zz_vga_input_ready_1, Q = \u_saxon.system_vga_logic._zz_vga_input_ready_2, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10690 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9302_Y, Q = \u_saxon.system_vga_logic._zz_when_VgaCtrl_l230, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11147 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic._zz_when_VgaCtrl_l230).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10152 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./ICESugarProMinimal.v:14622$2554_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10151 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5273_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11150 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10150 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10149 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10119 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$logic_and$./ICESugarProMinimal.v:17766$2653_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx._zz_io_txd, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10118 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2640_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$9982 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$9981 ($dff) from module top (D = \serial_rx, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10134 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5064_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_validReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10132 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5115_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11169 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2612_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10131 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_tick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10130 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$logic_or$./ICESugarProMinimal.v:17468$2611_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10129 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5123_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11173 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10128 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5128_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11175 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10123 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$or$./ICESugarProMinimal.v:0$2633_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_shifter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10148 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tick, Q = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10147 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2559_Y [11:7] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2559_Y [5] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2559_Y [3] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2559_Y [1] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [11:7] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [5] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [3] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [1] }, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10147 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5253_Y [6] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5253_Y [4] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5253_Y [2] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5253_Y [0] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [6] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [4] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [2] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [0] }, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10152 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$eq$./ICESugarProMinimal.v:14622$2554_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10151 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5273_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11186 ($sdff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10150 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10149 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10688 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9139_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_doBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10687 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9148_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_breakDetected, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10686 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9157_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11192 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9157_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10685 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9166_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11200 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9166_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10684 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9173_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11208 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10683 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9180_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11212 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10682 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9185_Y, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11216 ($sdff) from module top (D = \u_saxon.system_uartA_logic.io_bus_cmd_valid, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10680 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10679 ($dff) from module top (D = { 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [28:24] 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [20:15] 5'00000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [9:0] }, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top (D = { \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_full \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ptrDif \u_saxon.system_uartA_logic._zz_busCtrl_rsp_payload_fragment_data [4:1] \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_pop_valid }, Q = { \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [28:24] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [20:17] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [15] }, rval = 10'0000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$11219 ($dffe) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_logic_ram_port0 [7:2], Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [7:2], rval = 6'000000).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10678 ($dff) from module top (D = 1'0, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11222 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10677 ($dff) from module top (D = 1'1, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11223 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9999 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3616_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_ready, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11226 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_ready).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9998 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3316_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_counter, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9997 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11229 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9996 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11233 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9995 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11237 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9994 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11241 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_active).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10070 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.loader_offsetLast, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_offsetLast).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10069 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_offset[3:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_offset).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10068 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10067 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10066 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [24:12], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_row).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10065 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [11:10], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_bank).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10064 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19859$3313_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_column).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10062 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3633_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowRead, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10061 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3647_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowWrite, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10060 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3661_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowActive, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10058 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_status_bankHit[0:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_bankHit).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10057 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_status_bankActive[0:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_bankActive).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10055 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.loader_offsetLast, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_offsetLast).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10054 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_0_offset[3:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_offset).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10053 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10052 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10051 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [24:12], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_row).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10050 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [11:10], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_bank).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10049 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19859$3313_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_column).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10047 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3691_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowRead, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10046 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3705_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowWrite, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10045 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3719_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowActive, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10041 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_length, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10039 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10038 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_address, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10037 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10036 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3292_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10035 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3291_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10034 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3290_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10033 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3289_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10032 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3288_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10031 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3287_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10030 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3286_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10029 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3285_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10028 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3284_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10027 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3283_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10026 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3282_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10025 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3281_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10024 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3280_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10023 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3279_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10022 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3278_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10021 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3277_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10020 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3276_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10019 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3275_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10018 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3274_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10017 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3273_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10016 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3272_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10015 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3271_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RTW_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10014 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3270_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.WTR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10013 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3269_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RRD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10012 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3268_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_value, rval = 7'0000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10010 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3508_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10010 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3555_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11315 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19967$3323_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11314 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19967$3323_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10009 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3501_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10009 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3586_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11321 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19966$3322_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11320 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19966$3322_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10008 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3515_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10008 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3550_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11327 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19965$3321_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11326 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19965$3321_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10007 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3567_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11330 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3567_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_valid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10006 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3579_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10006 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3491_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11341 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19961$3320_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11340 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19961$3320_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10005 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3479_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10005 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3486_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11347 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19960$3319_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11346 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19960$3319_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10004 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3572_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10004 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3496_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11353 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19959$3318_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11352 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19959$3318_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10003 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3595_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11356 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3595_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_valid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10002 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3600_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11364 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_valid, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rValid).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10000 ($dff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_state).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11366 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procdff$9992 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3472_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11371 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3472_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.pending).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procdff$9991 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3465_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.value, rval = 16'0000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9985 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3428_Y, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11376 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushing, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9984 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9983 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushPtr_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10087 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.rspPipeline_output_valid, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.rspPop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10086 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_6, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_7, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10085 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_5, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_6, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10084 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_4, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_5, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10083 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_3, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_4, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10082 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_2, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10081 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_1, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_2, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10080 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_0, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10182 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_refresh, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_refresh, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10181 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_prechargeAll, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_prechargeAll, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10180 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_precharge, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_precharge, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10179 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_active, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_active, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10178 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_write, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10177 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_read, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_read, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10176 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_precharge, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_precharge, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10175 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_active, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_active, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10174 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_write, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10173 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_read, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_read, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$10111 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4857_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11398 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter_io_output_writeData_fire, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$10110 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$10109 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.pushPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$10105 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4814_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11402 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushing, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$10104 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$10103 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$10099 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4771_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11406 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushing, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$10098 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$10097 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$10094 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4717_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_firstSplit, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11412 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_firstSplit).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$10093 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4726_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_splitCounter, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$11416 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2816_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_splitCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$10092 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4735_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_beatCounter, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$11420 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4733_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_beatCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procdff$10096 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procmux$4757_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.io_input_cmd_payload_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11422 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_last, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.io_input_cmd_payload_first).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procdff$10095 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2782_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.rspPendingCounter, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procdff$10090 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4671_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_rspLogic_forRead_transferCounter, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$11427 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2860_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_rspLogic_forRead_transferCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procdff$10089 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4678_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_cmdLogic_forWrite_postPadding, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11431 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_cmdLogic_forWrite_postPadding).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10172 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procmux$5339_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11433 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_valid, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rValid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10171 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter_io_output_writeData_fire, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0._zz_io_output_writeDataTocken, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10170 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procmux$5344_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11436 ($sdff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10168 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [51:48], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10166 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [46:26], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10165 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [25:1], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10164 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [0], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10163 ($dff) from module top (D = { \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [6:2] \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_context_last }, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10162 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_mask, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_mask).
Adding SRST signal on $auto$opt_dff.cc:764:run$11443 ($dffe) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_mask, rval = 4'0000).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10161 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10160 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10159 ($dff) from module top (D = { \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [24:12] \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address }, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10158 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10157 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.io_output_cmd_payload_last, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10652 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8943_Y, Q = \u_saxon.system_sdramA_logic._zz_io_soft_CKE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11450 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_soft_CKE).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10651 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$2\_zz_io_soft_cmd_valid[0:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10650 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8951_Y, Q = \u_saxon.system_sdramA_logic._zz_io_config_noActive, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11459 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_config_noActive).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10649 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8959_Y, Q = \u_saxon.system_sdramA_logic._zz_io_config_autoRefresh, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11463 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_sdramA_logic._zz_io_config_autoRefresh).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10648 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8964_Y, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11467 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10647 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_BA).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10646 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_ADDR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10645 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_WEn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10644 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_CASn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10643 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_RASn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10642 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_CSn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10641 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [27:24], Q = \u_saxon.system_sdramA_logic._zz_io_config_WR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10640 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [19:16], Q = \u_saxon.system_sdramA_logic._zz_io_config_WTR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10639 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:8], Q = \u_saxon.system_sdramA_logic._zz_io_config_RTP).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10638 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RTW).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10637 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RCD).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10636 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [27:24], Q = \u_saxon.system_sdramA_logic._zz_io_config_RRD).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10635 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [22:16], Q = \u_saxon.system_sdramA_logic._zz_io_config_RFC).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10634 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:8], Q = \u_saxon.system_sdramA_logic._zz_io_config_RP).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10633 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RAS).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10632 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [15:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_REF).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10631 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_readLatency).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10630 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [24], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_precharge).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10629 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [16], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_active).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10628 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [8], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_read).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10627 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10626 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10625 ($dff) from module top (D = 0, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10624 ($dff) from module top (D = 1'0, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11534 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10623 ($dff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11535 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10579 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol3$./ICESugarProMinimal.v:5857$778_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10578 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol2$./ICESugarProMinimal.v:5856$777_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10577 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol1$./ICESugarProMinimal.v:5855$776_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10576 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol0$./ICESugarProMinimal.v:5854$775_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10563 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.io_output_cmd_fire, Q = \u_saxon.system_ramA_logic.io_bus_cmd_valid_regNextWhen, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_phyA_logic.$procdff$10317 ($dff) from module top (D = \u_saxon.system_phyA_logic.io_ctrl_writeEnable, Q = \u_saxon.system_phyA_logic.io_ctrl_writeEnable_delay_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$procdff$10224 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_R.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_R.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$procdff$10223 ($dff) from module top (D = { \u_saxon.system_hdmiPhy_bridge.encode_R.inv_dw \u_saxon.system_hdmiPhy_bridge.encode_R.dw_8 \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [7:0] }, Q = \u_saxon.system_hdmiPhy_bridge.encode_R.io_TMDS, rval = 10'1101010100).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$procdff$10224 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$procdff$10223 ($dff) from module top (D = { \u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw \u_saxon.system_hdmiPhy_bridge.encode_G.dw_8 \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [7:0] }, Q = \u_saxon.system_hdmiPhy_bridge.encode_G.io_TMDS, rval = 10'1101010100).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$procdff$10224 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10533 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.shift_C [9:2], Q = \u_saxon.system_hdmiPhy_bridge.shift_C [7:0], rval = 8'11100000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10532 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_B [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10531 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_G.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_G [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10530 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_R.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_R [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10528 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge._zz_ctr_mod5, Q = \u_saxon.system_hdmiPhy_bridge.ctr_mod5, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10676 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9023_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11552 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10675 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9030_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11556 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10674 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9037_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11560 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10673 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9044_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11564 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10672 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9051_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11568 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10671 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9058_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11572 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10670 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9065_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11576 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10669 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9072_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11580 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10668 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9077_Y, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11584 ($sdff) from module top (D = \u_saxon.system_gpioA_logic.io_bus_cmd_valid, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10667 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_7).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10666 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_6).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10665 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_5).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10664 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_4).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10663 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_3).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10662 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10661 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_1).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10660 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10656 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10655 ($dff) from module top (D = { 24'000000000000000000000000 \u_saxon.system_gpioA_logic.mapper_rsp_payload_fragment_data [7:0] }, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10654 ($dff) from module top (D = 1'0, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11612 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10653 ($dff) from module top (D = 1'1, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11613 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.\pushToPopGray_buffercc.$procdff$10138 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.pushToPopGray_buffercc.buffers_0, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushToPopGray_buffercc.buffers_1, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.\pushToPopGray_buffercc.$procdff$10137 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtrGray, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushToPopGray_buffercc.buffers_0, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.\popToPushGray_buffercc.$procdff$10136 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_0, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_1, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.\popToPushGray_buffercc.$procdff$10135 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_0, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procdff$10714 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9456_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtrGray, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11618 ($sdff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$xor$./ICESugarProMinimal.v:3202$436_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtrGray).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procdff$10713 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9461_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtr, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11620 ($sdff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtrPlus, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtr).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procdff$10712 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9446_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11622 ($sdff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$xor$./ICESugarProMinimal.v:3216$438_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procdff$10711 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue._zz_io_pop_payload_data, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtr, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11624 ($sdff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrPlus [7], Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtr [7]).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10313 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.\memory_core.$memrd$\banks_0_ram$./ICESugarProMinimal.v:17155$2078_DATA, Q = \u_saxon.system_dma_logic.memory_core._zz_banks_0_ram_port1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10312 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6172_Y, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_bufferIn_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11631 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_bufferIn_rValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10311 ($dff) from module top (D = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_s0_valid, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_s1_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10310 ($dff) from module top (D = \u_saxon._zz_when_Stream_l342_1, Q = \u_saxon.system_dma_logic.memory_core.write_arbiter_0_doIt_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10366 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6322_Y, Q = \u_saxon.system_dma_logic.m2b_rsp_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11635 ($sdff) from module top (D = \u_saxon._zz_io_read_rsp_payload_last, Q = \u_saxon.system_dma_logic.m2b_rsp_first).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10365 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6331_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s1_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10363 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6349_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_3, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11638 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_3).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10362 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6358_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11644 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_2).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10361 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6367_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11650 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10360 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6376_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_0, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11656 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10359 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6387_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10358 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6398_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10357 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6405_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_enable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11664 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_enable).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10356 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6416_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10355 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6423_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_enable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11669 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_enable).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10354 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2047_Y, Q = \u_saxon.system_dma_logic.channels_0_push_m2b_memPending, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10353 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6436_Y, Q = \u_saxon.system_dma_logic.channels_0_push_m2b_loadDone, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10352 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_channelStart, Q = \u_saxon.system_dma_logic.channels_0_ctrl_kick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10350 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6452_Y, Q = \u_saxon.system_dma_logic.channels_0_priority, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$11676 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_dma_logic.channels_0_priority).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10349 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6457_Y, Q = \u_saxon.system_dma_logic.channels_0_descriptorValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11682 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.channels_0_descriptorValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10348 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6464_Y, Q = \u_saxon.system_dma_logic.channels_0_channelValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11686 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.channels_0_channelValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10347 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6471_Y, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11688 ($sdff) from module top (D = \u_saxon.system_dma_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10341 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_pop_b2s_last, Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_veryLastEndPacket).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10340 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_fifo_push_ptrWithBase, Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_veryLastPtr).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10338 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [13], Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_last).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10337 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon.system_dma_logic.channels_0_pop_memory).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10334 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon.system_dma_logic.channels_0_push_memory).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10332 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2051_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_pop_ptr, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10331 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2050_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_push_ptr, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10330 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13355$2056_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_push_available, rval = 8'01000000).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10329 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_dma_logic.channels_0_selfRestart).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10328 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [25:0], Q = \u_saxon.system_dma_logic.channels_0_bytes).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10326 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10325 ($dff) from module top (D = { 29'00000000000000000000000000000 \u_saxon.system_dma_logic.ctrl_rsp_payload_fragment_data [2] 1'0 \u_saxon.system_dma_logic.ctrl_rsp_payload_fragment_data [0] }, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top (D = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_valid, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data [2], rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10324 ($dff) from module top (D = 1'0, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11713 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10323 ($dff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11714 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10585 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8509_Y, Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10584 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_beat[4:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10582 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [31:12], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10582 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10585 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8509_Y, Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10584 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_beat[4:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10582 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [31:12], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10582 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10561 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8374_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11731 ($sdff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8374_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10560 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$886_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10559 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_source).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10557 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10556 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_singleBeatRsp).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10555 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10554 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10553 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10215 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5391_Y, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.locked, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11744 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.locked).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10214 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_2, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_2).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10213 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_1, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_1).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10212 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_0, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10299 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol3$./ICESugarProMinimal.v:16218$2126_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10298 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol2$./ICESugarProMinimal.v:16217$2125_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10297 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol1$./ICESugarProMinimal.v:16216$2124_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10296 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol0$./ICESugarProMinimal.v:16215$2123_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10282 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10281 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayHits, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10280 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$ne$./ICESugarProMinimal.v:16731$2318_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10279 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10278 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10277 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read }, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10275 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_tagsReadRsp_valid [1], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10272 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11760 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10271 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11761 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10269 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11762 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10268 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11763 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10267 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11764 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10266 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_memory_mmuRsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding SRST signal on $auto$opt_dff.cc:764:run$11765 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_mmuBus_rsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess, rval = 1'1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10265 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10263 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10262 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10261 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10260 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11771 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10259 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10257 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [13:12], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10256 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10255 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_execute_address [11:5], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.tagsReadCmd_payload_regNextWhen).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10248 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5539_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11776 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11777 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10247 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5544_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11780 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_or$./ICESugarProMinimal.v:16790$2333_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10246 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11782 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10245 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_valueNext, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10244 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5556_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11786 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10243 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_and$./ICESugarProMinimal.v:16768$2332_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10242 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5565_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11791 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2320_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10241 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5574_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11793 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5574_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10240 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5579_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11801 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10236 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$memrd$\banks_0$./ICESugarProMinimal.v:16907$2344_DATA, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10232 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5449_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$11804 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2392_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10231 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5454_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11808 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10230 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5463_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11810 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5463_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10229 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5472_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10228 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5479_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11815 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5479_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10226 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5443_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11819 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2394_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10225 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10524 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7070_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$11822 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7070_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10522 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exception, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10521 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7085_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11835 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10520 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7094_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11843 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10519 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7103_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11851 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10518 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7025_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10517 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:11897$1834_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10516 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7041_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10515 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7047_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10514 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10513 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7112_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11872 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10512 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7119_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11876 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [7], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10511 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7126_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11880 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [11], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10510 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7141_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10509 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7156_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10508 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7171_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10507 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackWrites_valid, Q = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10506 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1504_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10499 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7216_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11893 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7216_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10498 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7221_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11899 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:11828$1824_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10497 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7232_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10496 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7241_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11904 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7241_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10495 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7248_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11908 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7248_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10494 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7255_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11914 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7255_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10491 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7269_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11918 ($sdff) from module top (D = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 1'0 }, Q = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [0] }).
Adding EN signal on $auto$opt_dff.cc:702:run$11918 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [31:12], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [31:12]).
Adding EN signal on $auto$opt_dff.cc:702:run$11918 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11919 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10490 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7276_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11930 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7276_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10489 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7283_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11934 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7283_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10488 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7290_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11938 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7290_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10486 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12317$1863_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10485 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12314$1862_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10484 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12311$1861_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10483 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12308$1860_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10482 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12305$1859_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10481 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12302$1858_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10480 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_MUL_LOW, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10479 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11949 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10478 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_BRANCH_DO, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10477 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10476 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10475 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10474 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10473 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10472 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10471 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2_1, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10470 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10469 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10468 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10467 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_DO_EBREAK, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_DO_EBREAK).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10465 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_CSR_WRITE_OPCODE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10464 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10463 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC2_FORCE_ZERO, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10462 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10461 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS1, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10460 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10459 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10458 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10457 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_CSR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10456 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_BRANCH_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_7 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10455 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10454 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10453 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10452 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10451 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10450 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10449 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10448 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10447 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_13 \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SHIFT_CTRL [0] }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10446 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_25 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_27 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10445 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_LESS_UNSIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10444 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_MANAGMENT, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10443 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10442 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10441 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10440 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10439 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10438 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_EXECUTE_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10437 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10436 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10435 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$11992 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_71, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10434 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC2_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_89 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10433 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_94 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_100 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10432 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10431 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10430 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10429 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_USE_SUB_LESS, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10428 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC1_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_125 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10423 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RVC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10422 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10421 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10420 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10419 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10418 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10417 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10416 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6923_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:764:run$12012 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$12015 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$12015 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10415 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6931_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:764:run$12020 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [1:0], rval = 2'11).
Adding SRST signal on $auto$opt_dff.cc:764:run$12020 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6927_Y [2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [2], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$12020 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6929_Y [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [3], rval = 1'1).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$12023 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$12023 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10414 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10413 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10410 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mtval).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10409 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_trapCause, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10408 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_not$./ICESugarProMinimal.v:12095$1857_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_interrupt).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10401 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_memory_DivPlugin_div_result_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10400 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6977_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12048 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10399 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:12055$1852_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10398 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6773_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10398 ($dff) from module top (D = 33'000000000000000000000000000000000, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:764:run$12052 ($dffe) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$12051 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_stage_0_outRemainder, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10397 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1843_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10396 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1840_Y [32], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10396 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10395 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12067 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10393 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_isRvc, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10392 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0], Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10387 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1 [31:16], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10384 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\DebugPlugin_busReadDataReg[31:0], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10380 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6682_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12076 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6676_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10379 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6687_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12082 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10378 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6702_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltedByBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10377 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6715_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_godmode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10376 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6724_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12086 ($sdff) from module top (D = \u_saxon.systemDebugger_1.dispatcher_dataShifter [36], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10375 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6745_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltIt, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10374 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6758_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12091 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6752_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10373 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:12411$1868_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10622 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$8734_Y, Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12098 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10621 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$630_Y, Q = \u_saxon.system_clint_logic.logic_time, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10620 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$8739_Y, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12103 ($sdff) from module top (D = \u_saxon.system_clint_logic.io_bus_cmd_valid, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10618 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [31:0]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10618 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [63:32]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10617 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10616 ($dff) from module top (D = \u_saxon.system_clint_logic.factory_rsp_payload_fragment_data, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10615 ($dff) from module top (D = 1'0, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12113 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10614 ($dff) from module top (D = 1'1, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12114 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10613 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8621_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12115 ($sdff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8621_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10612 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$731_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10611 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8626_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12122 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10609 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10608 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_singleBeatRsp).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10607 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_6, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_6).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10606 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_5, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_5).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10605 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_4, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_4).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10604 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10603 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10602 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10601 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10600 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10599 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_6, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_6).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10598 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_5, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_5).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10597 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_4, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_4).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10596 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10595 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10594 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10593 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10592 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10590 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10589 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10588 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10587 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10586 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10550 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8320_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12147 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8318_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10549 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8331_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12155 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8329_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10548 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8340_Y, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12159 ($sdff) from module top (D = 1'1, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10547 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_headerShifter [7:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_headerShifter).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10546 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_dataShifter [66:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_dataShifter).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10222 ($dff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_bypass, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10221 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.io_input_payload_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10220 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$logic_not$./ICESugarProMinimal.v:15789$2458_Y, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10219 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10218 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10216 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_valid, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10545 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg [31:5] \u_saxon.jtagBridge_1.io_remote_rsp_payload_data [4:0] }, Q = \u_saxon.jtagBridge_1.system_rsp_payload_data).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10544 ($dff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12178 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10543 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8266_Y, Q = \u_saxon.jtagBridge_1.system_rsp_valid, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$12179 ($sdff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_valid).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10542 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8243_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10539 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8249_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr, rval = 268443647).
Adding EN signal on $auto$opt_dff.cc:702:run$12186 ($sdff) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr [31:1] }, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10537 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$0\jtag_tap_instructionShift[3:0], Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10536 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8258_Y, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$12193 ($sdff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction).
Adding SRST signal on $flatten\u_saxon.$procdff$10821 ($dff) from module top (D = $flatten\u_saxon.$procmux$9756_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12195 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$373_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10819 ($dff) from module top (D = $flatten\u_saxon.$procmux$9752_Y, Q = \u_saxon.hdmiCd_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12197 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$375_Y, Q = \u_saxon.hdmiCd_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10817 ($dff) from module top (D = $flatten\u_saxon.$procmux$9748_Y, Q = \u_saxon.vgaCd_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12199 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$377_Y, Q = \u_saxon.vgaCd_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10815 ($dff) from module top (D = $flatten\u_saxon.$procmux$9744_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12201 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$379_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10813 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire, Q = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10812 ($dff) from module top (D = $flatten\u_saxon.$procmux$9631_Y, Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_ie_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12204 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_ie_0).
Adding SRST signal on $flatten\u_saxon.$procdff$10811 ($dff) from module top (D = $flatten\u_saxon.$procmux$9639_Y, Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12208 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold).
Adding SRST signal on $flatten\u_saxon.$procdff$10810 ($dff) from module top (D = \u_saxon.system_plic_logic_bridge_coherencyStall_valueNext, Q = \u_saxon.system_plic_logic_bridge_coherencyStall_value, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10809 ($dff) from module top (D = $flatten\u_saxon.$procmux$9648_Y, Q = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12213 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority).
Adding SRST signal on $flatten\u_saxon.$procdff$10808 ($dff) from module top (D = $flatten\u_saxon.$procmux$9653_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12217 ($sdff) from module top (D = $flatten\u_saxon.$logic_and$./ICESugarProMinimal.v:2908$384_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2).
Adding SRST signal on $flatten\u_saxon.$procdff$10807 ($dff) from module top (D = $flatten\u_saxon.$procmux$9662_Y, Q = \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_waitCompletion, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10806 ($dff) from module top (D = $flatten\u_saxon.$procmux$9671_Y, Q = \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_ip, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10805 ($dff) from module top (D = \u_saxon.system_dma_read_decoder_io_input_rsp_valid, Q = \u_saxon._zz_when_Stream_l342_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10804 ($dff) from module top (D = $flatten\u_saxon.$procmux$9681_Y, Q = \u_saxon.system_dma_logic_io_read_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12224 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic_io_read_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10803 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.io_input_rsp_valid, Q = \u_saxon._zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10802 ($dff) from module top (D = $flatten\u_saxon.$procmux$9693_Y, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12227 ($sdff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_valid, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10801 ($dff) from module top (D = $flatten\u_saxon.$procmux$9698_Y, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12231 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10800 ($dff) from module top (D = $flatten\u_saxon.$procmux$9705_Y, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10799 ($dff) from module top (D = $flatten\u_saxon.$procmux$9712_Y, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12238 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10798 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.io_input_rsp_fire, Q = \u_saxon._zz_system_dBus32_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10797 ($dff) from module top (D = $flatten\u_saxon.$procmux$9724_Y, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12241 ($sdff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_valid, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10796 ($dff) from module top (D = $flatten\u_saxon.$procmux$9729_Y, Q = \u_saxon.system_dBus32_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12245 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dBus32_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10795 ($dff) from module top (D = $flatten\u_saxon.$procmux$9736_Y, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12247 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_mem_cmd_valid, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10792 ($dff) from module top (D = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority, Q = \u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_priority, rval = 2'00).
Adding EN signal on $flatten\u_saxon.$procdff$10791 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10790 ($dff) from module top (D = { 19'0000000000000000000 \u_saxon.system_plic_logic_bus_rsp_payload_fragment_data [12] 8'00000000 \u_saxon.system_plic_logic_bus_rsp_payload_fragment_data [3:0] }, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data).
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top (D = \u_saxon.system_cpu_externalInterrupt_plic_target_claim [3:2], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [3:2], rval = 2'00).
Adding EN signal on $flatten\u_saxon.$procdff$10789 ($dff) from module top (D = 1'0, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12253 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10788 ($dff) from module top (D = 1'1, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12254 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10783 ($dff) from module top (D = { \u_saxon.system_dma_logic.m2b_cmd_s1_lastBurst \u_saxon.system_dma_logic.m2b_cmd_s1_length \u_saxon.system_dma_logic._zz_m2b_cmd_s1_addressNext [1:0] \u_saxon.system_dma_logic.m2b_cmd_s1_address [1:0] }, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10782 ($dff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s1_length, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10781 ($dff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s1_address, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10780 ($dff) from module top (D = 1'0, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12258 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10779 ($dff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12259 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.$procdff$10774 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$1\io_input_rsp_payload_last[0:0], Q = \u_saxon._zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10773 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_context, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10772 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_mask, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10771 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_data, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10770 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_length, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10769 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_address, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10768 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_opcode, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10767 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_source, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source).
Adding EN signal on $flatten\u_saxon.$procdff$10766 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_last, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last).
Adding EN signal on $flatten\u_saxon.$procdff$10757 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_context, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10756 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_data, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10755 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode).
Adding SRST signal on $auto$opt_dff.cc:764:run$12271 ($dffe) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder._zz_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10753 ($dff) from module top (D = { \u_saxon.system_dBus32_bmb_unburstify.cmdContext_context \u_saxon.system_dBus32_bmb_unburstify.cmdContext_source \u_saxon.system_dBus32_bmb_unburstify.cmdContext_last \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode }, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10751 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10750 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_length, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length).
Adding SRST signal on $auto$opt_dff.cc:764:run$12275 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length [1:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length, rval = 2'11).
Adding EN signal on $flatten\u_saxon.$procdff$10749 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10748 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10747 ($dff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12281 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.$procdff$10744 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder._zz_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_dBus32_bmb_rsp_payload_fragment_opcode, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10741 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_context, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10740 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_mask, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10739 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_data, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10738 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_length, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10737 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_address, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10736 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_opcode, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10735 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_source, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source).
Adding EN signal on $flatten\u_saxon.$procdff$10734 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_last, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_last).
Adding EN signal on $flatten\u_saxon.$procdff$10725 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_context, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10724 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10723 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10722 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10721 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress [31:5] \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_address [4:0] }, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10720 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10719 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12297 ($dffe) from module top.

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 894 unused cells and 927 unused wires.
<suppressed ~923 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~63 debug messages>

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10630$1435.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10630$1435.
Removed 2 multiplexer ports.
<suppressed ~630 debug messages>

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$12035: { \u_saxon.system_cpu_logic_cpu.when_CsrPlugin_l1019 \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8698: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8706: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5419: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5401_CMP
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5427: { }
  Optimizing cells in module \top.
Performed a total of 5 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12146 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$12039 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode [1:0], rval = 2'11).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11821 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11757 ($dffe) from module top.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 83 unused wires.
<suppressed ~1 debug messages>

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~628 debug messages>

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~628 debug messages>

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.14.30. Finished OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol0$./ICESugarProMinimal.v:0$820 (u_saxon.system_ramA_logic.ram_symbol0).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol1$./ICESugarProMinimal.v:0$821 (u_saxon.system_ramA_logic.ram_symbol1).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol2$./ICESugarProMinimal.v:0$822 (u_saxon.system_ramA_logic.ram_symbol2).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol3$./ICESugarProMinimal.v:0$823 (u_saxon.system_ramA_logic.ram_symbol3).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10915 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10924 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10928 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12149 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11027 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11023 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11036 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11040 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10907 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11045 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11258 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10999 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11204 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11196 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11265 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11334 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11360 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11725 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11926 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10896 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11053 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11008 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3160$404 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3174$420 ($add).
Removed top 1 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$xor$./ICESugarProMinimal.v:3202$436 ($xor).
Removed top 1 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$xor$./ICESugarProMinimal.v:3216$438 ($xor).
Removed top 1 bits (of 8) from mux cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9451 ($mux).
Removed cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9475 ($mux).
Removed cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9478 ($mux).
Removed cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9314 ($mux).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9333_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9338_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9344_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9351_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9359_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9368_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9378_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9389_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9401_CMP0 ($eq).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14435$2576 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2575 ($add).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9153 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9155 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9162 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9164 ($mux).
Removed top 3 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9174_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9195_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2612 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17531$2618 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17537$2619 ($add).
Removed top 7 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$shl$./ICESugarProMinimal.v:0$2630 ($shl).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10969 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10958 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2640 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17772$2655 ($add).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10954 ($eq).
Removed top 5 bits (of 12) from mux cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5253 ($mux).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2559 ($sub).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5308 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5305 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2535 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2529 ($add).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5308 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5305 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2535 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2529 ($add).
Removed top 5 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$8984_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$9024_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8759_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8764_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8770_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8795_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8824_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8833_CMP0 ($eq).
Removed top 7 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8870_CMP0 ($eq).
Removed top 8 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8881_CMP0 ($eq).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8893_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8944_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8974_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20150$2673 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20173$2679 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4889 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4892 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20296$2707 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20319$2713 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4846 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4849 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20447$2741 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20470$2747 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4803 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4806 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20577$2761 ($add).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2764 ($add).
Removed top 2 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2764 ($add).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20587$2768 ($lt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2782 ($sub).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20720$2784 ($sub).
Removed top 4 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20721$2785 ($add).
Removed top 2 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2789 ($add).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2789 ($add).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20745$2796 ($sub).
Removed top 1 bits (of 5) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$eq$./ICESugarProMinimal.v:20750$2798 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20819$2815 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2816 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4748_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$or$./ICESugarProMinimal.v:20927$2820 ($or).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2860 ($add).
Removed top 1 bits (of 5) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2760 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2760 ($add).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18364$2909 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18367$2910 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18373$2914 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18377$2916 ($sshl).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4292 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4306_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4628 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4655 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4658 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4664 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3463 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3460 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21198$3378 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21175$3372 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18964$2921 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18968$2922 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$eq$./ICESugarProMinimal.v:19143$2977 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$eq$./ICESugarProMinimal.v:19143$2978 ($eq).
Removed top 5 bits (of 6) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:19241$3076 ($le).
Removed top 4 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:19242$3077 ($lt).
Removed top 4 bits (of 9) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$or$./ICESugarProMinimal.v:19446$3159 ($or).
Removed top 4 bits (of 9) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$or$./ICESugarProMinimal.v:19508$3205 ($or).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19550$3249 ($and).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3268 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3269 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3270 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3271 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3272 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3273 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3274 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3275 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3276 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3277 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3278 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3279 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3280 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3281 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3282 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3283 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3284 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3285 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3286 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3287 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3288 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3289 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3290 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3291 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3292 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19788$3301 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19846$3311 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3316 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19965$3321 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19966$3322 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19967$3323 ($and).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10937 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10933 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3563 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3565 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3591 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3593 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3795 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3811 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3813 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3821 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3825 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3841 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4150 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4156 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4162 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4168 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4228_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4254 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4257 ($mux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:20050$3355 ($sub).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3470 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18921$2920 ($add).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:4985$625 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:4986$627 ($eq).
Removed top 63 bits (of 64) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$630 ($add).
Removed top 1 bits (of 3) from port A of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$636 ($add).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$636 ($add).
Removed top 3 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5349$655 ($eq).
Removed top 7 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5381$663 ($eq).
Removed top 4 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5397$667 ($eq).
Removed top 4 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5413$671 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$731 ($sub).
Removed cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8619 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8685_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8686_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8687_CMP0 ($eq).
Removed top 2 bits (of 24) from FF cell top.$auto$opt_dff.cc:764:run$12144 ($dffe).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$eq$./ICESugarProMinimal.v:5652$737 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5791$767 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8491 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8497 ($mux).
Removed top 16 bits (of 30) from mux cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8557 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$eq$./ICESugarProMinimal.v:5652$737 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5791$767 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8491 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8497 ($mux).
Removed top 8 bits (of 30) from mux cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8557 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10990 ($eq).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8449 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8452 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8458 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8461 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8467 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8470 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8476 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8479 ($mux).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$828 ($add).
Removed top 5 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$828 ($add).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$eq$./ICESugarProMinimal.v:6081$833 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$886 ($sub).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6236$889 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8372 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8420_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.$eq$./ICESugarProMinimal.v:6412$893 ($eq).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5407 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5403 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5400_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6545$909 ($add).
Removed cell top.$flatten\u_saxon.\systemDebugger_1.$procmux$8316 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6742$916 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6745$917 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6754$920 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6766$924 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6772$926 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6775$927 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6778$928 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6784$930 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6822$933 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6824$934 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6831$938 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6833$940 ($eq).
Removed cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8241 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8255_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8256_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8299_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8300_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8301_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8304_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8305_CMP0 ($eq).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:7082$969 ($mux).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:7083$970 ($mux).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:7084$971 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15962$2440 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$eq$./ICESugarProMinimal.v:15950$2419 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$lt$./ICESugarProMinimal.v:15950$2418 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15949$2417 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15920$2401 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15920$2401 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15962$2440 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$eq$./ICESugarProMinimal.v:15950$2419 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$lt$./ICESugarProMinimal.v:15950$2418 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2404 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2404 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2404 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15920$2401 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15920$2401 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2397 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2397 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2397 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15962$2440 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$eq$./ICESugarProMinimal.v:15950$2419 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$lt$./ICESugarProMinimal.v:15950$2418 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15949$2417 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2407 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2406 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2405 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2402 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15920$2401 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15920$2401 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2400 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2399 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2398 ($add).
Removed top 19 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$977 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$977 ($add).
Removed top 1 bits (of 52) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$977 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sshr$./ICESugarProMinimal.v:8426$981 ($sshr).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8431$985 ($sub).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8443$987 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8444$988 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8453$994 ($mux).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$999 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$999 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$999 ($add).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8478$1002 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8478$1002 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8478$1002 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1003 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8484$1004 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8486$1005 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8486$1006 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8487$1008 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8488$1009 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8488$1010 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8488$1011 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8488$1013 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8488$1014 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8488$1015 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8490$1016 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8492$1017 ($and).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8492$1018 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8493$1020 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8494$1021 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8494$1023 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8494$1025 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8494$1026 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8494$1027 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8498$1030 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8499$1032 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8500$1034 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8501$1035 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8513$1039 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8515$1040 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8515$1041 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8516$1042 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8516$1043 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8517$1044 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8517$1045 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8518$1046 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8518$1047 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8523$1052 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8523$1053 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8524$1054 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8524$1055 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8525$1057 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8525$1058 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8527$1063 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8529$1064 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8531$1065 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8531$1066 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8532$1068 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8533$1069 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8533$1070 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8534$1071 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8534$1072 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8535$1074 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8536$1075 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8542$1079 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8544$1080 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8544$1081 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8545$1082 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8545$1083 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8546$1084 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8546$1085 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8547$1086 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8547$1087 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8550$1092 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8557$1098 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8557$1099 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8558$1100 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8563$1104 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8565$1105 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8567$1106 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8575$1109 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8577$1110 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8577$1111 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8578$1112 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8578$1113 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8579$1114 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8581$1115 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8581$1116 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8582$1117 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8583$1118 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8584$1119 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8584$1120 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8585$1121 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8587$1122 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8587$1123 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8590$1125 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8597$1128 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8599$1129 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8604$1131 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8604$1132 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8605$1133 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8605$1134 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8606$1135 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8610$1138 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8612$1139 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8612$1140 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8619$1146 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8621$1147 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8621$1148 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8622$1149 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8622$1150 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8625$1153 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8626$1154 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8626$1155 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8627$1156 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8629$1158 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8633$1160 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8635$1161 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8637$1162 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8639$1164 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8640$1165 ($and).
Removed top 1 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1178 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1178 ($add).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9474$1181 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9474$1181 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9475$1182 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9475$1182 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9476$1183 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9476$1183 ($mul).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9484$1190 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1207 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9676$1208 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1209 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9676$1210 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1211 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9676$1212 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1213 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9676$1214 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1215 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1265 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10100$1273 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10205$1307 ($eq).
Removed top 3 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308 ($mux).
Removed top 1 bits (of 7) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1309 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1318 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1320 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1321 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10431$1376 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1383 ($mux).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10736$1449 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10736$1450 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10737$1451 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10738$1453 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10738$1454 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10739$1455 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10739$1456 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10740$1457 ($and).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10741$1461 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10741$1463 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10741$1464 ($eq).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10741$1466 ($and).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10741$1467 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10939$1490 ($eq).
Removed top 14 bits (of 66) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1497 ($add).
Removed top 2 bits (of 66) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1497 ($add).
Removed top 2 bits (of 66) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1497 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1504 ($add).
Removed top 1 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:11052$1513 ($sub).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11397$1607 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11400$1609 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11400$1611 ($eq).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1809 ($or).
Removed top 20 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1809 ($or).
Removed top 19 bits (of 32) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1809 ($or).
Removed top 20 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1810 ($or).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1811 ($or).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1840 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1840 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1840 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1843 ($add).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12302$1858 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12305$1859 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12308$1860 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12311$1861 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12314$1862 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12317$1863 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6674 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6750 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6765 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6927 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6929 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6935 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6941 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6983 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6985 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7001 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7072 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7074_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7075_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7076_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7077 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7214 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7239 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7246 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7253 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7274 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7281 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7288 ($mux).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7343_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7404 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7518_CMP0 ($eq).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$11951 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7655_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7666_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7670_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7675_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7679_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7692_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7708 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7713 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7762 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7794_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7802_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7803_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7804_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7805_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7806_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7807_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7808_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7809_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7810_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7811_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7817 ($mux).
Removed top 20 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7847 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7883 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8084_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8225_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8230_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8236 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8239 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12070 ($ne).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$12002 ($dffe).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5529 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5526 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5518 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5515 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5477 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5461 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2394 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2392 ($add).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6154 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6151 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6137 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6134 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6128 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6125 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6119 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6116 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6110 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6107 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6086 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6074 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6071 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6068 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6062 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6056 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6053 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6035 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6029 ($mux).
Removed top 7 bits (of 10) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6026 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6023 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6017 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5572 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2320 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$eq$./ICESugarProMinimal.v:16731$2312 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16663$2304 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12758$1875 ($add).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12766$1877 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12768$1878 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12769$1879 ($sub).
Removed top 20 bits (of 26) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12772$1880 ($lt).
Removed top 20 bits (of 26) from mux cell top.$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:12772$1881 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12776$1882 ($add).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12780$1884 ($sub).
Removed top 4 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$or$./ICESugarProMinimal.v:12782$1885 ($or).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1886 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1886 ($add).
Removed top 4 bits (of 6) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12783$1887 ($add).
Removed top 2 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$and$./ICESugarProMinimal.v:12954$1920 ($and).
Removed top 2 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$and$./ICESugarProMinimal.v:12955$1924 ($and).
Removed top 4 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12977$1936 ($lt).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12993$1949 ($le).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$eq$./ICESugarProMinimal.v:13052$1988 ($eq).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$eq$./ICESugarProMinimal.v:13061$1994 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13078$1996 ($add).
Removed top 25 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13079$1997 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:13093$2004 ($lt).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:13093$2007 ($lt).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:13094$2011 ($lt).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:13094$2014 ($lt).
Removed top 1 bits (of 3) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13101$2034 ($sub).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13101$2034 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2047 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2050 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2051 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13346$2054 ($sub).
Removed top 11 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6241_CMP0 ($eq).
Removed top 12 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6280_CMP0 ($eq).
Removed top 10 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6285_CMP0 ($eq).
Removed top 10 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6289_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6406_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6453_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6481_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6565 ($mux).
Removed top 3 bits (of 8) from mux cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6570 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6669_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11717 ($ne).
Removed top 3 bits (of 5) from FF cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10303 ($dff).
Removed cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6209 ($mux).
Removed cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6206 ($mux).
Removed top 15 bits (of 16) from FF cell top.$flatten\u_saxon.\system_phyA_logic.$procdff$10319 ($dff).
Removed top 15 bits (of 16) from FF cell top.$flatten\u_saxon.\system_phyA_logic.$procdff$10320 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9861_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9860_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9859_CMP0 ($eq).
Removed top 9 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9821_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.$procmux$9803 ($mux).
Removed cell top.$flatten\u_saxon.$procmux$9798 ($mux).
Removed cell top.$flatten\u_saxon.$procmux$9791 ($mux).
Removed top 16 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9649_CMP0 ($eq).
Removed top 8 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9632_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10977 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10982 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$379 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$377 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$375 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$373 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.$le$./ICESugarProMinimal.v:2633$356 ($le).
Removed top 5 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2817 ($add).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2817 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5247$633 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5646$735 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5646$735 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6036$825 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15661$2462 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6956$954 ($add).
Removed top 16 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$11719 ($dffe).
Removed top 8 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$11727 ($dffe).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8478$1001 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8478$1001 ($not).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1003 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1003 ($sub).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$11952 ($dffe).
Removed top 1 bits (of 33) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:12053$1839 ($mux).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$12003 ($dffe).
Removed top 2 bits (of 34) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9474$1181 ($mul).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:12053$1838 ($not).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:12053$1838 ($not).
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6742$916_Y.
Removed top 3 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6754$920_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6766$924_Y.
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6772$926_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6778$928_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1840_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:12053$1838_Y.
Removed top 1 bits (of 2) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8478$1001_Y.
Removed top 19 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1809_Y.
Removed top 1 bits (of 7) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1309_Y.
Removed top 4 bits (of 5) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1318_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1320_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1321_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:12053$1839_Y.
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_address[31:0].
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_address[31:0].
Removed top 3 bits (of 8) from wire top.$flatten\u_saxon.\system_dma_logic.$2\channels_0_fifo_push_availableDecr[7:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_B[9:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_G[9:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_R[9:0].
Removed top 5 bits (of 12) from wire top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5253_Y.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 133 unused wires.
<suppressed ~6 debug messages>

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$memrd$\banksRow$./ICESugarProMinimal.v:18977$2925 ($memrd):
    Found 8 activation_patterns using ctrl signal { \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l282_1 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l282 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l100_1 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l100 \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_active \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_active }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    Found 1 candidates: $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166
    Analyzing resource sharing with $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166 ($memrd):
      Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1167: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Size of SAT problem: 11 cells, 363 variables, 1590 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 14'10011011011110
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1166 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    No candidates found.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template $paramod$f46cda77c4447f9623352c255c11db883b9ce5c2\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$c5681be76fb150217c9e113d21f0f84f1731ac3f\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$292b3e174da7f1628d8ec53abb896e9687bb21ee\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$44af11515492fdddea2029ca03591ca9c00c0954\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$71ef10230114fd19c8ef8513fd6400892cb5bc38\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$9e28c010286155c78acd718dd7eea792d3c04850\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$95cc903f66ace9a14a4cfd768767dedcebc73225\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$bf5c01fec04228362742188aac2e9181401f6f79\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$ee54ddfad6548a55f732bd0987ab2641d09d033e\_90_lut_cmp_ for cells of type $le.
No more expansions possible.
<suppressed ~569 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~295 debug messages>

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2696$369 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$373 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$375 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$377 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$379 ($add).
  creating $macc model for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6545$909 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5247$633 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$636 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$731 ($sub).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5562$734 ($sub).
  creating $macc model for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$630 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1265 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10100$1273 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10471$1384 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1497 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1504 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11269$1564 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1840 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1843 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$977 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8449$990 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8450$991 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$999 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1178 ($add).
  creating $macc model for $add$./top.v:60$227 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:11052$1513 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8431$985 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1003 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2392 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2394 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16663$2304 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2320 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15661$2462 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6036$825 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$828 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$886 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6236$889 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5646$735 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5791$767 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5646$735 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5791$767 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12758$1875 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12768$1878 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12776$1882 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1886 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12783$1887 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13078$1996 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2050 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2051 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12766$1877 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12769$1879 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12780$1884 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13079$1997 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2047 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13346$2054 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13355$2056 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3160$404 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3174$420 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6956$954 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2398 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2399 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2400 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15920$2401 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2402 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2405 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2406 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2407 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15946$2416 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15949$2417 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2438 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15945$2415 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15962$2440 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2397 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2398 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2399 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2400 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15920$2401 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2402 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2404 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2405 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2406 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2407 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15946$2416 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15949$2417 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2438 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15945$2415 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15962$2440 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2398 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2399 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2400 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15920$2401 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2402 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2405 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2406 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2407 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15946$2416 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15949$2417 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2438 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15945$2415 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15962$2440 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2817 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2860 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2760 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20577$2761 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2764 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2782 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20721$2785 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2789 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20819$2815 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2816 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20720$2784 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20730$2788 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20745$2796 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20447$2741 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20470$2747 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20296$2707 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20319$2713 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20150$2673 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20173$2679 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21175$3372 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21198$3378 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:20050$3355 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18921$2920 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18964$2921 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19535$3222 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3268 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3269 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3270 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3271 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3272 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3273 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3274 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3275 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3276 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3277 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3278 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3279 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3280 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3281 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3282 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3283 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3284 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3285 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3286 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3287 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3288 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3289 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3290 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3291 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3292 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19788$3301 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19846$3311 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18968$2922 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3316 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3819$492 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2529 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2535 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2549 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2559 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2612 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17537$2619 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17531$2618 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2640 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17772$2655 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2529 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2535 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2549 ($sub).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3512$461 ($add).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2575 ($add).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14435$2576 ($add).
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18964$2921 into $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3316.
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20745$2796 into $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20720$2784.
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20577$2761 into $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2782.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15920$2401 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2402 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2405 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2406 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2407 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2399 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2398.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2400 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2398.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15920$2401 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2402 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2405 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2406 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2404 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2407 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2399 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2398.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2400 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2398.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15920$2401 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2402 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2405 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2406 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2407 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2438.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2399 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2398.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2400 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2398.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12768$1878 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13355$2056.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12766$1877 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13346$2054.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12758$1875 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2047.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12780$1884 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13079$1997.
  merging $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6036$825 into $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$886.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$977 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1178.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8450$991 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8449$990.
  merging $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5247$633 into $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$731.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3279.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3278.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3277.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3276.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3275.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3274.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3273.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3272.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3271.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3270.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3269.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3268.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19535$3222.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3280.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18921$2920.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:20050$3355.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21198$3378.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21175$3372.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20173$2679.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20150$2673.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20319$2713.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20296$2707.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20470$2747.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20447$2741.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3281.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20730$2788.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2816.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20819$2815.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2789.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20721$2785.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2764.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3282.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2760.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2860.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2817.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15962$2440.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15945$2415.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15949$2417.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15946$2416.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3287.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3286.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3285.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3284.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3283.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3289.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3288.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15962$2440.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15945$2415.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15949$2417.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15946$2416.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18968$2922.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19788$3301.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3292.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19846$3311.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3291.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3290.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3819$492.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2397.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15962$2440.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15945$2415.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15949$2417.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15946$2416.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2612.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2559.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2549.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2535.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2529.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17531$2618.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17537$2619.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6956$954.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3174$420.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3160$404.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2535.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12769$1879.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17772$2655.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2051.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2050.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13078$1996.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12783$1887.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1886.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12776$1882.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2640.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2529.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5791$767.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5646$735.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5791$767.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5646$735.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6236$889.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$828.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2549.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15661$2462.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2320.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16663$2304.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2394.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2392.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1003.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8431$985.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:11052$1513.
  creating $alu model for $macc $add$./top.v:60$227.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$999.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2575.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3512$461.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1843.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1840.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11269$1564.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1504.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1497.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10471$1384.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10100$1273.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1265.
  creating $alu model for $macc $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$630.
  creating $alu model for $macc $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5562$734.
  creating $alu model for $macc $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$636.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14435$2576.
  creating $alu model for $macc $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6545$909.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$379.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$377.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$375.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$373.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2696$369.
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13355$2056: $auto$alumacc.cc:365:replace_macc$12354
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13346$2054: $auto$alumacc.cc:365:replace_macc$12355
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2438: $auto$alumacc.cc:365:replace_macc$12356
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20720$2784: $auto$alumacc.cc:365:replace_macc$12357
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2047: $auto$alumacc.cc:365:replace_macc$12358
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13079$1997: $auto$alumacc.cc:365:replace_macc$12359
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2438: $auto$alumacc.cc:365:replace_macc$12360
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3316: $auto$alumacc.cc:365:replace_macc$12361
  creating $macc cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$731: $auto$alumacc.cc:365:replace_macc$12362
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2398: $auto$alumacc.cc:365:replace_macc$12363
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1178: $auto$alumacc.cc:365:replace_macc$12364
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2438: $auto$alumacc.cc:365:replace_macc$12365
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2398: $auto$alumacc.cc:365:replace_macc$12366
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8449$990: $auto$alumacc.cc:365:replace_macc$12367
  creating $macc cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$886: $auto$alumacc.cc:365:replace_macc$12368
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2782: $auto$alumacc.cc:365:replace_macc$12369
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2398: $auto$alumacc.cc:365:replace_macc$12370
  creating $alu model for $flatten\u_saxon.$lt$./ICESugarProMinimal.v:2634$359 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:5016$632 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12993$1949 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12772$1880 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12977$1936 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:21015$2855 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20587$2768 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:19241$3076 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:19242$3077 ($lt): new $alu
  creating $alu model for $lt$./top.v:59$226 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$eq$./ICESugarProMinimal.v:21016$2858 ($eq): merged with $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:21015$2855.
  creating $alu cell for $lt$./top.v:59$226: $auto$alumacc.cc:485:replace_alu$12381
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:19242$3077: $auto$alumacc.cc:485:replace_alu$12386
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:19241$3076: $auto$alumacc.cc:485:replace_alu$12397
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20587$2768: $auto$alumacc.cc:485:replace_alu$12406
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:21015$2855, $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$eq$./ICESugarProMinimal.v:21016$2858: $auto$alumacc.cc:485:replace_alu$12411
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12977$1936: $auto$alumacc.cc:485:replace_alu$12418
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12772$1880: $auto$alumacc.cc:485:replace_alu$12423
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12993$1949: $auto$alumacc.cc:485:replace_alu$12428
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:5016$632: $auto$alumacc.cc:485:replace_alu$12441
  creating $alu cell for $flatten\u_saxon.$lt$./ICESugarProMinimal.v:2634$359: $auto$alumacc.cc:485:replace_alu$12450
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2696$369: $auto$alumacc.cc:485:replace_alu$12461
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$373: $auto$alumacc.cc:485:replace_alu$12464
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$375: $auto$alumacc.cc:485:replace_alu$12467
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$377: $auto$alumacc.cc:485:replace_alu$12470
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$379: $auto$alumacc.cc:485:replace_alu$12473
  creating $alu cell for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6545$909: $auto$alumacc.cc:485:replace_alu$12476
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14435$2576: $auto$alumacc.cc:485:replace_alu$12479
  creating $alu cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$636: $auto$alumacc.cc:485:replace_alu$12482
  creating $alu cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5562$734: $auto$alumacc.cc:485:replace_alu$12485
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$630: $auto$alumacc.cc:485:replace_alu$12488
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1265: $auto$alumacc.cc:485:replace_alu$12491
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10100$1273: $auto$alumacc.cc:485:replace_alu$12494
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10471$1384: $auto$alumacc.cc:485:replace_alu$12497
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1497: $auto$alumacc.cc:485:replace_alu$12500
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1504: $auto$alumacc.cc:485:replace_alu$12503
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11269$1564: $auto$alumacc.cc:485:replace_alu$12506
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1840: $auto$alumacc.cc:485:replace_alu$12509
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1843: $auto$alumacc.cc:485:replace_alu$12512
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3512$461: $auto$alumacc.cc:485:replace_alu$12515
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2575: $auto$alumacc.cc:485:replace_alu$12518
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$999: $auto$alumacc.cc:485:replace_alu$12521
  creating $alu cell for $add$./top.v:60$227: $auto$alumacc.cc:485:replace_alu$12524
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:11052$1513: $auto$alumacc.cc:485:replace_alu$12527
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8431$985: $auto$alumacc.cc:485:replace_alu$12530
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1003: $auto$alumacc.cc:485:replace_alu$12533
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2392: $auto$alumacc.cc:485:replace_alu$12536
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2394: $auto$alumacc.cc:485:replace_alu$12539
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16663$2304: $auto$alumacc.cc:485:replace_alu$12542
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2320: $auto$alumacc.cc:485:replace_alu$12545
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15661$2462: $auto$alumacc.cc:485:replace_alu$12548
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2549: $auto$alumacc.cc:485:replace_alu$12551
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$828: $auto$alumacc.cc:485:replace_alu$12554
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6236$889: $auto$alumacc.cc:485:replace_alu$12557
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5646$735: $auto$alumacc.cc:485:replace_alu$12560
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5791$767: $auto$alumacc.cc:485:replace_alu$12563
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5646$735: $auto$alumacc.cc:485:replace_alu$12566
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5791$767: $auto$alumacc.cc:485:replace_alu$12569
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2529: $auto$alumacc.cc:485:replace_alu$12572
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2640: $auto$alumacc.cc:485:replace_alu$12575
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12776$1882: $auto$alumacc.cc:485:replace_alu$12578
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1886: $auto$alumacc.cc:485:replace_alu$12581
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12783$1887: $auto$alumacc.cc:485:replace_alu$12584
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13078$1996: $auto$alumacc.cc:485:replace_alu$12587
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2050: $auto$alumacc.cc:485:replace_alu$12590
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2051: $auto$alumacc.cc:485:replace_alu$12593
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17772$2655: $auto$alumacc.cc:485:replace_alu$12596
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12769$1879: $auto$alumacc.cc:485:replace_alu$12599
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2535: $auto$alumacc.cc:485:replace_alu$12602
  creating $alu cell for $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3160$404: $auto$alumacc.cc:485:replace_alu$12605
  creating $alu cell for $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3174$420: $auto$alumacc.cc:485:replace_alu$12608
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6956$954: $auto$alumacc.cc:485:replace_alu$12611
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17537$2619: $auto$alumacc.cc:485:replace_alu$12614
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17531$2618: $auto$alumacc.cc:485:replace_alu$12617
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2529: $auto$alumacc.cc:485:replace_alu$12620
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2535: $auto$alumacc.cc:485:replace_alu$12623
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2549: $auto$alumacc.cc:485:replace_alu$12626
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2559: $auto$alumacc.cc:485:replace_alu$12629
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2612: $auto$alumacc.cc:485:replace_alu$12632
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15946$2416: $auto$alumacc.cc:485:replace_alu$12635
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15949$2417: $auto$alumacc.cc:485:replace_alu$12638
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15945$2415: $auto$alumacc.cc:485:replace_alu$12641
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15962$2440: $auto$alumacc.cc:485:replace_alu$12644
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2397: $auto$alumacc.cc:485:replace_alu$12647
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3819$492: $auto$alumacc.cc:485:replace_alu$12650
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3290: $auto$alumacc.cc:485:replace_alu$12653
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3291: $auto$alumacc.cc:485:replace_alu$12656
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19846$3311: $auto$alumacc.cc:485:replace_alu$12659
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3292: $auto$alumacc.cc:485:replace_alu$12662
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19788$3301: $auto$alumacc.cc:485:replace_alu$12665
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18968$2922: $auto$alumacc.cc:485:replace_alu$12668
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15946$2416: $auto$alumacc.cc:485:replace_alu$12671
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15949$2417: $auto$alumacc.cc:485:replace_alu$12674
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15945$2415: $auto$alumacc.cc:485:replace_alu$12677
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15962$2440: $auto$alumacc.cc:485:replace_alu$12680
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3288: $auto$alumacc.cc:485:replace_alu$12683
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3289: $auto$alumacc.cc:485:replace_alu$12686
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3283: $auto$alumacc.cc:485:replace_alu$12689
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3284: $auto$alumacc.cc:485:replace_alu$12692
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3285: $auto$alumacc.cc:485:replace_alu$12695
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3286: $auto$alumacc.cc:485:replace_alu$12698
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3287: $auto$alumacc.cc:485:replace_alu$12701
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15949$2417: $auto$alumacc.cc:485:replace_alu$12704
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15946$2416: $auto$alumacc.cc:485:replace_alu$12707
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15945$2415: $auto$alumacc.cc:485:replace_alu$12710
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15962$2440: $auto$alumacc.cc:485:replace_alu$12713
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2817: $auto$alumacc.cc:485:replace_alu$12716
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2860: $auto$alumacc.cc:485:replace_alu$12719
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2760: $auto$alumacc.cc:485:replace_alu$12722
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3282: $auto$alumacc.cc:485:replace_alu$12725
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2764: $auto$alumacc.cc:485:replace_alu$12728
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20721$2785: $auto$alumacc.cc:485:replace_alu$12731
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2789: $auto$alumacc.cc:485:replace_alu$12734
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20819$2815: $auto$alumacc.cc:485:replace_alu$12737
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2816: $auto$alumacc.cc:485:replace_alu$12740
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20730$2788: $auto$alumacc.cc:485:replace_alu$12743
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3281: $auto$alumacc.cc:485:replace_alu$12746
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20447$2741: $auto$alumacc.cc:485:replace_alu$12749
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20470$2747: $auto$alumacc.cc:485:replace_alu$12752
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20296$2707: $auto$alumacc.cc:485:replace_alu$12755
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20319$2713: $auto$alumacc.cc:485:replace_alu$12758
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20150$2673: $auto$alumacc.cc:485:replace_alu$12761
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20173$2679: $auto$alumacc.cc:485:replace_alu$12764
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21175$3372: $auto$alumacc.cc:485:replace_alu$12767
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21198$3378: $auto$alumacc.cc:485:replace_alu$12770
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:20050$3355: $auto$alumacc.cc:485:replace_alu$12773
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18921$2920: $auto$alumacc.cc:485:replace_alu$12776
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3280: $auto$alumacc.cc:485:replace_alu$12779
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19535$3222: $auto$alumacc.cc:485:replace_alu$12782
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3268: $auto$alumacc.cc:485:replace_alu$12785
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3269: $auto$alumacc.cc:485:replace_alu$12788
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3270: $auto$alumacc.cc:485:replace_alu$12791
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3271: $auto$alumacc.cc:485:replace_alu$12794
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3272: $auto$alumacc.cc:485:replace_alu$12797
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3273: $auto$alumacc.cc:485:replace_alu$12800
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3274: $auto$alumacc.cc:485:replace_alu$12803
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3275: $auto$alumacc.cc:485:replace_alu$12806
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3276: $auto$alumacc.cc:485:replace_alu$12809
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3277: $auto$alumacc.cc:485:replace_alu$12812
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3278: $auto$alumacc.cc:485:replace_alu$12815
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3279: $auto$alumacc.cc:485:replace_alu$12818
  created 130 $alu and 17 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~587 debug messages>

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$12185 ($dffe) from module top (D = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [2], Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [1], rval = 1'0).

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 36 unused cells and 61 unused wires.
<suppressed ~51 debug messages>

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~572 debug messages>

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.24.16. Finished OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_dma_logic.memory_core.banks_0_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_dma_logic_io_outputs_0_queue.ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow'[0] in module `\top': merged address FF to cell.

5.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 261 unused wires.
<suppressed ~30 debug messages>

5.25.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.25.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile by address:

5.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.25.7. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.1.0.0
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_dma_logic.memory_core.banks_0_ram:
  Properties: ports=2 bits=4608 rports=1 wports=1 dbits=36 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13824 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17280 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=25, cells=1, acells=1
    Selected rule 1.1 with efficiency 25.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_dma_logic.memory_core.banks_0_ram.0.0.0
Processing top.u_saxon.system_dma_logic_io_outputs_0_queue.ram:
  Properties: ports=2 bits=4736 rports=1 wports=1 dbits=37 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=35 bwaste=18304 waste=18304 efficiency=12
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_13.clkout_vga.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=18304 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=35 bwaste=18304 waste=18304 efficiency=12
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=35 bwaste=18304 waste=18304 efficiency=12
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=17 bwaste=18304 waste=18304 efficiency=8
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_13.clkout_vga.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=18304 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=8 bwaste=18304 waste=18304 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_13.clkout_vga.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=18304 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=3 bwaste=16256 waste=16256 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=1 bwaste=16256 waste=16256 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=17 bwaste=18304 waste=18304 efficiency=8
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=8 bwaste=18304 waste=18304 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=3 bwaste=16256 waste=16256 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=1 bwaste=16256 waste=16256 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=17 bwaste=18304 waste=18304 efficiency=8
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=8 bwaste=18304 waste=18304 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=3 bwaste=16256 waste=16256 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=1 bwaste=16256 waste=16256 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=5, acells=1
    Efficiency for rule 4.1: efficiency=8, cells=3, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=2, acells=1
    Selected rule 1.1 with efficiency 12.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_13.clkout_vga.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_dma_logic_io_outputs_0_queue.ram.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <1 0 0>: u_saxon.system_dma_logic_io_outputs_0_queue.ram.1.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol0:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol0.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol0.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol0.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol0.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol0.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol0.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol0.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol1:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol1.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol1.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol1.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol1.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol1.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol2:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol2.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol2.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol2.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol2.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol2.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol2.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol2.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol3:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol3.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol3.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol3.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol3.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol3.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol3.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol3.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol3.7.0.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram:
  Properties: ports=2 bits=832 rports=1 wports=1 dbits=52 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram:
  Properties: ports=2 bits=1728 rports=1 wports=1 dbits=54 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=36 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow:
  Properties: ports=2 bits=52 rports=1 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

5.28.2. Continuing TECHMAP pass.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$eea8f45d6b6119d8a10849e1bd7ca7a898ab70a3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$fde4d22796b36b5ee2b3edc641431d8584a70fa4\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5fc6d104bf0e02a10799f4919086deb2fe682c67\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4fde4a362ab2a55cd50d4a1b2b8fa8396bfb09ea\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$01ad043e83ad8e7014cd78ce3bb148e86ec26d2f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d1b845f1e9606c092cea61e2eced65cc8e79dedf\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5975c4266d2b7437c9afc2d809e1099b848c6287\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$717b252dc93fbffff6d32573d52f3fd7d9d864e5\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f4e2353523e64cedf539e458ca8e4b71b33c644f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$eb088293d44fac307e5d8023f683ba560889451b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b6b344f0f114a156c9d5acd2ecb9bbd5ce529d58\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$40079c48f5d9cbe16816e012e2cd365c11547238\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$447fe93c9870f606640cd6b4e0dfe0d0da79b838\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$be826878d892f263719861003f9c5589506b14a6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$7d3d2137d1925d7a70fb005953eaf8529a114e5a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$8ffcafe85445e5e43329d8020f4ab9ad97d7b993\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$cae71190b2659785c063c8342217c1073e313d9d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bfb3bd6e053a4741d18465cfc53ecc88c5473008\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1a6a20b9bb8a1cc3332b3eb3652b43e3a1c2f573\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e26511b51a0b70605bc5b1a4b9926eaeba2f5548\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f60944e6a8df98bf1a9b6099936cf25656713712\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$eed52635a3d9cdb9e36f67ddfd97d3b22228e2d3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2923b4d9dc0dd17e8a310f30b03f3961a47358c2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4b034b05a2e42b44556efc99bfa5708b247e07ad\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e2722de41fc70cbf7a51e9a01e29294ffa915b1a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$39c82033ba403c751bae6a71fef6a9c8ff12082f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9d42af233e81950fed1eb88b895f971684197ddc\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ea579992a9c4a3c76d2b039a7d08a798390f5f9c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$adc52b42824f569b39f5420cbbb9e03167dcf42e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$10ea5f7481c811d5b5bd5a3ded2f03650b380c7e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c0e8305c04fa2c31de640c1493e76825ade496e3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6a23212387f5d72e63cfdd2356f02575e066941b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~838 debug messages>

5.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[0]
Extracted addr FF from read port 1 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.1
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram:
  Properties: ports=2 bits=832 rports=1 wports=1 dbits=52 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.11.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.12.0.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram:
  Properties: ports=2 bits=1728 rports=1 wports=1 dbits=54 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=96
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=96
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.10.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.11.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.11.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.12.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.12.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <13 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.13.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <13 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.13.1.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=36 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.8.1.0
Processing top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram: $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.5.0.0
Processing top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow:
  Properties: ports=2 bits=52 rports=1 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=12 dwaste=3 bwaste=60 waste=60 efficiency=20
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=20
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow: $\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.3.0.0
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.1.0.0
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.1.0.0

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~119 debug messages>

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1456 debug messages>

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~450 debug messages>
Removed a total of 150 cells.

5.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0]$q, rval = 3'000).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$13091 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$13084, Q = $auto$memory_bram.cc:995:replace_memory$13090, rval = 4'0000).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$13120 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$13113, Q = $auto$memory_bram.cc:995:replace_memory$13119, rval = 4'0000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $auto$opt_dff.cc:764:run$12279 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$12192 ($dffe) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1.jtag_tap_instructionShift [3:1] }, Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:764:run$11929 ($sdffe) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11342 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11316 ($sdffe) from module top.

5.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 43 unused cells and 1732 unused wires.
<suppressed ~44 debug messages>

5.31.5. Rerunning OPT passes. (Removed registers in this run.)

5.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

5.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$11730 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$11722 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [1:0], rval = 2'00).
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11691 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11691 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11447 ($dffe) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_address [5:2], rval = 4'0000).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11279 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11279 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11279 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11279 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11253 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11253 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11253 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11253 ($dffe) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$13112 ($dff) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$13083 ($dff) from module top.

5.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 15 unused wires.
<suppressed ~3 debug messages>

5.31.10. Rerunning OPT passes. (Removed registers in this run.)

5.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

5.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.31.13. Executing OPT_DFF pass (perform DFF optimizations).

5.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
<suppressed ~2 debug messages>

5.31.15. Finished fast OPT passes.

5.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7774: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~546 debug messages>

5.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$14354: { $auto$opt_dff.cc:217:make_patterns_logic$11925 \u_saxon.system_cpu_logic_cpu.when_Fetcher_l158 $auto$opt_dff.cc:217:make_patterns_logic$14351 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.$ternary$./ICESugarProMinimal.v:3050$387:
      Old ports: A=4'1100, B=4'0000, Y=$flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [2]
      New connections: { $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [3] $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [1:0] } = { $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6739$915:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6739$915_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6739$915_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6739$915_Y [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6742$916:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$12299 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12299 [0]
      New connections: $auto$wreduce.cc:454:run$12299 [1] = $auto$wreduce.cc:454:run$12299 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$919:
      Old ports: A=4'0110, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$919_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$919_Y [3] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$919_Y [1] }
      New connections: { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$919_Y [2] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$919_Y [0] } = { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$919_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6757$921:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6757$921_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6757$921_Y [3:2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6757$921_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6763$923:
      Old ports: A=4'1010, B=4'0010, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6763$923_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6763$923_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6763$923_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6766$924:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$12301 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$12301 [2] $auto$wreduce.cc:454:run$12301 [0] }
      New connections: $auto$wreduce.cc:454:run$12301 [1] = $auto$wreduce.cc:454:run$12301 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6772$926:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$12302 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12302 [1]
      New connections: $auto$wreduce.cc:454:run$12302 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6778$928:
      Old ports: A=3'011, B=3'111, Y=$auto$wreduce.cc:454:run$12303 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12303 [2]
      New connections: $auto$wreduce.cc:454:run$12303 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7499:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [19:0] }, B={ 29'00000000000000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7691:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [7:0] = \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7696:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7758:
      Old ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF
      New ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [31:8], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:8] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [7:0] = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7847:
      Old ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1265_Y [11:2] 2'00 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'10 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:0]
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1265_Y [11:2] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 1'1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110111 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [28:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 1'0 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20:12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [2] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [23:21] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [11:3] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [1:0] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1309:
      Old ports: A=6'110011, B=6'010011, Y=$auto$wreduce.cc:454:run$12310 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12310 [5]
      New connections: $auto$wreduce.cc:454:run$12310 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1312:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] }, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1312_Y
      New ports: A=2'01, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1312_Y [4:3]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1312_Y [2:0] = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315:
      Old ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:10208$1314_Y 5'00000 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:10208$1314_Y 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [6] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [4:1] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1320:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1319_Y 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100111 }, Y=$auto$wreduce.cc:454:run$12312 [24:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1319_Y \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 2'10 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 }, Y={ $auto$wreduce.cc:454:run$12312 [24:15] $auto$wreduce.cc:454:run$12312 [11:7] $auto$wreduce.cc:454:run$12312 [4] $auto$wreduce.cc:454:run$12312 [2] }
      New connections: { $auto$wreduce.cc:454:run$12312 [14:12] $auto$wreduce.cc:454:run$12312 [6:5] $auto$wreduce.cc:454:run$12312 [3] $auto$wreduce.cc:454:run$12312 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$12312 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1383:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1383_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1383_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1383_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1383_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1383_Y [0] } = { \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [0] } = { \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:12067$1855:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6941_Y
      New ports: A=2'10, B=2'01, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6941_Y [1:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6941_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8434$986:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8443$987:
      Old ports: A=2'01, B=2'11, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8444$988:
      Old ports: A=2'00, B=2'10, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8446$989:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6000:
      Old ports: A=4'0001, B=8'00111111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [3] \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [0] } = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2055:
      Old ports: A={ 7'0000000 \u_saxon._zz_when_Stream_l342_1 }, B={ 3'000 \u_saxon.system_dma_logic.channels_0_fifo_push_availableDecr [4:0] }, Y=$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2055_Y
      New ports: A={ 4'0000 \u_saxon._zz_when_Stream_l342_1 }, B=\u_saxon.system_dma_logic.channels_0_fifo_push_availableDecr [4:0], Y=$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2055_Y [4:0]
      New connections: $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2055_Y [7:5] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6180:
      Old ports: A=7'0000000, B={ 1'0 \u_saxon.system_dma_logic.channels_0_fifo_pop_ptr [5:0] }, Y=\u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload
      New ports: A=6'000000, B=\u_saxon.system_dma_logic.channels_0_fifo_pop_ptr [5:0], Y=\u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload [5:0]
      New connections: \u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6192:
      Old ports: A=7'0000000, B={ 1'0 \u_saxon.system_dma_logic.channels_0_fifo_push_ptr [5:0] }, Y=\u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address
      New ports: A=6'000000, B=\u_saxon.system_dma_logic.channels_0_fifo_push_ptr [5:0], Y=\u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address [5:0]
      New connections: \u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:7085$972:
      Old ports: A={ 2'00 \u_saxon.system_hdmiPhy_bridge.shift_C [9:2] }, B=10'1111100000, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0]
      New ports: A={ 1'0 \u_saxon.system_hdmiPhy_bridge.shift_C [9:2] }, B=9'111100000, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [8:0]
      New connections: $flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [9] = $flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [8]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2447:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2447_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2447_Y [1] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0]
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2447_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2447_Y [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449:
      Old ports: A=10'0101010100, B=10'1010101011, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] }
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [9:3] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [1] } = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450:
      Old ports: A=10'1101010100, B=10'0010101011, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [0] }
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [9:3] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [1] } = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15965$2447:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15965$2447_Y [7:1] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0]
      New connections: $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15965$2447_Y [7:1] = { \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2447:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2447_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2447_Y [1] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0]
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2447_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2447_Y [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4747:
      Old ports: A={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [5:2] 2'11 }, B={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_headLenghtMax [5:2] 8'11111111 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_lastAddress [5:2] 2'11 }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length
      New ports: A=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [5:2], B={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_headLenghtMax [5:2] 4'1111 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_lastAddress [5:2] }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length [5:2]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4752:
      Old ports: A=6'000000, B={ \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2] 2'00 }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [5:0]
      New ports: A=4'0000, B=\u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2], Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [5:2]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4652:
      Old ports: A={ \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [12:11] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$2\io_phy_ADDR[12:0] [10] \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [9:0] }, B=\u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0]
      New ports: A=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$2\io_phy_ADDR[12:0] [10], B=\u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [10], Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [10]
      New connections: { $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [12:11] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [9:0] } = { \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [12:11] \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [9:0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6943:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6941_Y, B=4'1011, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6943_Y
      New ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6941_Y [1:0] }, B=3'111, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6943_Y [3] $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6943_Y [1:0] }
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6943_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7499:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [19:11] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1561_Y [4:1] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7505:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [31:21] = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1321:
      Old ports: A=$auto$wreduce.cc:454:run$12312 [24:0], B=25'0000100000000000001110011, Y=$auto$wreduce.cc:454:run$12313 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$12312 [24:15] $auto$wreduce.cc:454:run$12312 [11:7] $auto$wreduce.cc:454:run$12312 [2] $auto$wreduce.cc:454:run$12312 [4] $auto$wreduce.cc:454:run$12312 [2] }, B=18'000010000000000110, Y={ $auto$wreduce.cc:454:run$12313 [24:15] $auto$wreduce.cc:454:run$12313 [11:6] $auto$wreduce.cc:454:run$12313 [4] $auto$wreduce.cc:454:run$12313 [2] }
      New connections: { $auto$wreduce.cc:454:run$12313 [14:12] $auto$wreduce.cc:454:run$12313 [5] $auto$wreduce.cc:454:run$12313 [3] $auto$wreduce.cc:454:run$12313 [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2451:
      Old ports: A=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y, B=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code
      New ports: A={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450_Y [0] }, B={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] }, Y={ \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] }
      New connections: { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [8:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7797:
      Old ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 7'0010011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 12'000001100000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 9'000100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000011101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [2] 2'11 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1312_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$12310 [5] 5'10011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000001101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 14'11000110000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 11'00100110000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 14'00000110000000 $auto$wreduce.cc:454:run$12313 [24:0] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 9'000100011 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed
      New ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 5'00100 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 10'0000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 7'0001000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000111011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1308_Y [2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1315_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1312_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$12310 [5] 3'100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000011011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 5'11000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'110000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 9'001000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 12'000000000000 $auto$wreduce.cc:454:run$12313 [24:15] 3'000 $auto$wreduce.cc:454:run$12313 [11:6] 1'1 $auto$wreduce.cc:454:run$12313 [4] 1'0 $auto$wreduce.cc:454:run$12313 [2] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 7'0001000 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [31:2]
      New connections: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [1:0] = 2'11
  Optimizing cells in module \top.
Performed a total of 46 changes.

5.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

5.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$12033 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6943_Y [3:2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:2], rval = 2'01).

5.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

5.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

5.33.9. Rerunning OPT passes. (Maybe there is more to do..)

5.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~546 debug messages>

5.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7696:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1] = \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2451:
      Old ports: A={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [9] }, B={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [9:8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [9] }, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9:7]
      New ports: A=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [8], B=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [9], Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9]
      New connections: \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [8:7] = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [9] }
  Optimizing cells in module \top.
Performed a total of 2 changes.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$10793 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_saxon.$procdff$10793 ($dff) from module top.
Adding EN signal on $auto$opt_dff.cc:764:run$11911 ($sdffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7248_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11447 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11447 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11446 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$11446 ($dffe) from module top.

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

5.33.16. Rerunning OPT passes. (Maybe there is more to do..)

5.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~547 debug messages>

5.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.$ternary$./ICESugarProMinimal.v:2635$360:
      Old ports: A={ \u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id [3:2] 2'00 }, B=4'0000, Y=\u_saxon.system_cpu_externalInterrupt_plic_target_claim
      New ports: A=\u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id [3:2], B=2'00, Y=\u_saxon.system_cpu_externalInterrupt_plic_target_claim [3:2]
      New connections: \u_saxon.system_cpu_externalInterrupt_plic_target_claim [1:0] = 2'00
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.$procmux$9824: { $flatten\u_saxon.$procmux$9649_CMP $flatten\u_saxon.$procmux$9640_CMP }
  Optimizing cells in module \top.
Performed a total of 2 changes.

5.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.20. Executing OPT_DFF pass (perform DFF optimizations).

5.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.23. Rerunning OPT passes. (Maybe there is more to do..)

5.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~547 debug messages>

5.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.27. Executing OPT_DFF pass (perform DFF optimizations).

5.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.30. Finished OPT passes. (There is nothing left to do.)

5.34. Executing TECHMAP pass (map to technology primitives).

5.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.34.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.34.3. Continuing TECHMAP pass.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \u_saxon.system_dma_logic.channels_0_fifo_push_available (8 bits, unsigned)
  sub { 3'000 $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2055_Y [4:0] } (8 bits, unsigned)
  add bits \u_saxon.system_dma_logic.channels_0_fifo_pop_ptrIncr_value_regNext [0] (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $xor.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr'.

5.34.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1173 debug messages>

5.34.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~35 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$ae0147484b1ff1c0caf19799670ecd3c54c1601d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$11f257a9ab79be4bf863300c162e99962e84550a\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [10] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [8] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [9] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [7] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_dma_logic.channels_0_push_m2b_memPending (4 bits, unsigned)
  sub \u_saxon.system_dma_logic._zz_channels_0_push_m2b_memPending_4 (1 bits, unsigned)
  add bits \u_saxon.system_dma_logic._zz_channels_0_push_m2b_memPending_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$653d0dc5a667330298513325d0bd1def0e6c1128\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$6b90a16b6f3b57b9c9d958838204f952a01dc262\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:a4d8bd4c83ae7aadb9a39a6a6c198c7f62a08526$paramod$fa9ab3dca0ac473ae0e24327e78834a0d64c1ba0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$85346e2bb785dcf893ec7ec8ecc1994519d951c8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter (4 bits, unsigned)
  sub \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [4] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [2] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [3] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [1] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$449d9706990b7b58439b70d60de11a927e2d1234\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.rspPendingCounter (6 bits, unsigned)
  sub \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_4 (1 bits, unsigned)
  add \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_2 (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
  sub \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_cmdLogic_beatsInSplit_1 (4 bits, unsigned)
  add 5'01111 (5 bits, unsigned)
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_2 (32 bits, signed)
  add { 1'0 \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_counter (6 bits, unsigned)
  sub \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l38_1 (1 bits, unsigned)
  add bits \u_saxon.system_sdramA_logic.bmbAdapter_0._zz_io_output_writeDataTocken (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [15] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [13] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [14] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [12] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add { 1'0 \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
  add \u_saxon.system_dBus32_bmb_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_dBus32_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_dBus32_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_80_ecp5_alu for cells of type $alu.
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_B.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_B.XNOR_1 } (6 bits)
  packed 2 (2) bits / 2 words into adder tree
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$2c9cf2c64cd7429cee64d0ba551f5c100f3d4e25\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$c4ef20b21801b37ea2d65c32a05dfe56e84a870d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$783e5d8814c840c89788956ff1a22e04e8335854\_80_ecp5_alu for cells of type $alu.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_80_ecp5_alu for cells of type $alu.
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_G.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_2 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_G.XNOR_1 } (7 bits)
  packed 3 (3) bits / 3 words into adder tree
  add \u_saxon.system_dma_logic.m2b_cmd_s1_bytesLeft (26 bits, unsigned)
  sub \u_saxon.system_dma_logic.m2b_cmd_s1_length (6 bits, unsigned)
  add 26'11111111111111111111111111 (26 bits, unsigned)
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_R.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_R.XNOR_1 } (6 bits)
  packed 2 (2) bits / 2 words into adder tree
  add \u_saxon.system_dma_logic.channels_0_push_m2b_address (32 bits, unsigned)
  sub \u_saxon.system_dma_logic.channels_0_bytes (26 bits, unsigned)
  add 32'11111111111111111111111111111111 (32 bits, unsigned)
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod$7af98a8d3d01ff58dee4212ab52569c379e064a1\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000110 for cells of type $fa.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~9690 debug messages>

5.35. Executing OPT pass (performing simple optimizations).

5.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8080 debug messages>

5.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~5574 debug messages>
Removed a total of 1858 cells.

5.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22438 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context [10], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_context [10]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22621 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_source [0], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [2]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22622 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_source [1], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [3]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22623 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [0], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [4]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22624 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [1], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [5]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22625 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [2], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [6]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22626 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [3], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [7]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22627 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [4], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [8]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22628 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [5], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [9]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22629 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [6], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [10]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22630 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [7], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [11]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22631 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [8], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [12]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22632 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [9], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [13]).

5.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2705 unused cells and 10071 unused wires.
<suppressed ~2725 debug messages>

5.35.5. Rerunning OPT passes. (Removed registers in this run.)

5.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~17 debug messages>

5.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$15724 ($_SDFFE_PP0P_) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7248_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34266 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9856.B_AND_S [4], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34265 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9856.Y_B [3], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34264 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9856.Y_B [2], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34263 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9856.Y_B [1], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34262 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9856.Y_B [0], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33928 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [159], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33927 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [158], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33926 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [157], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33925 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [28], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33924 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [27], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33923 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [26], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33922 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [25], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33921 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [24], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33920 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [151], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33919 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [150], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33918 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [149], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33917 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [20], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33916 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [19], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33915 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [18], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33914 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [17], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33913 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [16], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33912 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [15], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33911 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [142], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33910 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [141], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33909 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [12], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33908 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [139], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33907 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.B_AND_S [138], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33906 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [9], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33905 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [8], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33904 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [7], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33903 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [6], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33902 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [5], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33901 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [4], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33900 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [3], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33899 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [2], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33898 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8690.Y_B [1], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33583 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9819.Y_B, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33582 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9824.Y_B [1], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33581 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9824.Y_B [0], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33283 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6657.Y_B, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18532 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9083.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18531 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9118.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18530 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9088.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18529 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9093.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18528 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9098.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18527 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9103.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18526 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9108.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18525 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9113.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17723 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9270.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17722 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9291.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17721 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9274.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17720 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9282.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17719 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9295.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23443 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8290.Y_B [3], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23442 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8290.Y_B [2], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23441 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8290.Y_B [1], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [1], rval = 1'0).

5.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 57 unused cells and 18 unused wires.
<suppressed ~60 debug messages>

5.35.10. Rerunning OPT passes. (Removed registers in this run.)

5.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

5.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.35.13. Executing OPT_DFF pass (perform DFF optimizations).

5.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.35.15. Finished fast OPT passes.

5.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.38. Executing TECHMAP pass (map to technology primitives).

5.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.38.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~4410 debug messages>

5.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~253 debug messages>

5.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

5.42. Executing ATTRMVCP pass (move or copy attributes).

5.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 20862 unused wires.
<suppressed ~1 debug messages>

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.45. Executing ABC pass (technology mapping using ABC).

5.45.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 11596 gates and 15752 wires to a netlist network with 4154 inputs and 2726 outputs.

5.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    3546.
ABC: Participating nodes from both networks       =    8012.
ABC: Participating nodes from the first network   =    3751. (  76.29 % of nodes)
ABC: Participating nodes from the second network  =    4261. (  86.66 % of nodes)
ABC: Node pairs (any polarity)                    =    3751. (  76.29 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3158. (  64.23 % of names can be moved)
ABC: Total runtime =     0.32 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

5.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4916
ABC RESULTS:        internal signals:     8872
ABC RESULTS:           input signals:     4154
ABC RESULTS:          output signals:     2726
Removing temp directory.
Removed 0 unused cells and 10026 unused wires.

5.46. Executing TECHMAP pass (map to technology primitives).

5.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.46.2. Continuing TECHMAP pass.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$1058857da8b3cdf15e5a8cd0e3b163b89a3986a5\$lut for cells of type $lut.
Using template $paramod$317b987b6af329326761f54eae3e803db98b1ee8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$d54325d28e19bbe6b2070d340cb74d748945f149\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$3403eb16bbc57d075bcc04d2a783f6255a3c6a21\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$cd90509c22e1a603f409cb42f9e09a11dea067ca\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$58610a51b37b294ddfd8894f574666e8fc086879\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$a50785023e400cdf977301e40d4cb4a37fa608cc\$lut for cells of type $lut.
Using template $paramod$c0adb615a4cfd2dd9982ee50f9644df558b602c8\$lut for cells of type $lut.
Using template $paramod$bfd26c7c544c239a923f7a87eef25162fb12a5b3\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$19d04df0b2d3066d4f784a888a13b425337bbf86\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$4a44634809a6dc13f3856a77f55ec1d1ba36a66d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$376b64e1b363367ba758e2d4a9f90bb42b7b6248\$lut for cells of type $lut.
Using template $paramod$9ee585166c67bc1505b9d20f02a653cce534a188\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$83a094b6fe9fb738dfff353a8cb39fb4b34c4f40\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod$5685833deb7a1113d516d214d6ae4bd4024ab19f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$228785ff12cf8dc5fe50418928a485d3b7c70aa9\$lut for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$424d3be8c5c0a5c35fef17055784704d34cad078\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$1a73a09a6e092620145558f2f06f2243b658a28f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$27efd3c7631aed49fccb48e90dba4501e118df86\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$f1fa79be6816572361f5c70f0ef5162beaa2b748\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$33c1b38a495cb5b629be9643a1b749c5a8d8a8da\$lut for cells of type $lut.
Using template $paramod$d7bb8625dc6a74d1c6ba2766e65c6788b30aa6ea\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$d67618f84cf1d9555a49b1398156ae85f59f8897\$lut for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$1f1c2285d3199e0f5231afa4adf5ed82133f9995\$lut for cells of type $lut.
Using template $paramod$a8ae9cbb552a6bd980d164ce8da0c1a604aacf67\$lut for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$57cf7fbf84518d9e7604ec42b59ba9511e1f3caf\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$3cfd92b89e3831be1fbb9082fa6aa4e8b232cc0a\$lut for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod$bb66bd4ba92ff553cad1c17f1a2617dec1385872\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$cffcdcfefee28cb7804202d59fcab831562282d3\$lut for cells of type $lut.
Using template $paramod$b2de3da73df2fd28ff6f42e92fc7e17578e84fc4\$lut for cells of type $lut.
Using template $paramod$9c52d2f0ba0274bd119cc05af7fe5988deff39d1\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$2e474cb5fe1401020bc2d109556f5c7476e38307\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$9d618feaa0e9023a675fc6fbc6214ca60f87c011\$lut for cells of type $lut.
Using template $paramod$86eac6f54c78ca7f86a43ccde201233f9f7abd0a\$lut for cells of type $lut.
Using template $paramod$21467c203c389a4feadb8ce2044a20839fad01b3\$lut for cells of type $lut.
Using template $paramod$ad66ff31645a1d4356de5b37218dbb8f3a4598ee\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$9aa7751d7e54864227371e1d1c41b38bd70cff17\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$7374e5c1ee27386fe7c5919a0c1cf5d2357a135d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$ed9408d4bda02f896d4134eaaf7daf588af5dc11\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$5fac9bb226d8b6f4ffedc3d61dbf63652f1063c7\$lut for cells of type $lut.
Using template $paramod$b00f453fcf70c4c06b1a678153367d3ddd6cb7fd\$lut for cells of type $lut.
Using template $paramod$9d506e8c6e909d93866afead4c9cee454210d7f8\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$351b80b8ee9406dfbf5b7000448f15fec9c8b6b2\$lut for cells of type $lut.
Using template $paramod$c93083768903e88c37e0c9b82fead370b0886961\$lut for cells of type $lut.
Using template $paramod$b0c7df3c502004db68ab223d871fcf41552e2cd7\$lut for cells of type $lut.
Using template $paramod$7a2da7f01b045719f5c6be760421d17056bb536a\$lut for cells of type $lut.
Using template $paramod$42e61f05c7ce6604266cb3d3e4cd8ccff913aa5d\$lut for cells of type $lut.
Using template $paramod$99e73874d93c0d510715af5d634e7403969a584f\$lut for cells of type $lut.
Using template $paramod$77c88cc182696cd7ccff2e579bee53ee6d44c678\$lut for cells of type $lut.
Using template $paramod$196364bdb860721d8a610af521418f606871b972\$lut for cells of type $lut.
Using template $paramod$1b372cbc15b79410cf4fdcc168c8c694e66f0db0\$lut for cells of type $lut.
Using template $paramod$a312455622e66e3236e7a2fbc7412dbd867a2aba\$lut for cells of type $lut.
Using template $paramod$0ef5e22cf323b7aee5ad685ceefa903fb0beceec\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$857ec6b7998ae73b6345ace03eab83581c5a67c1\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$904f1dc9798e81709aad21bfe77160d17b1ac9e4\$lut for cells of type $lut.
Using template $paramod$e17d82cdc2d9cf251fcb5d47576318090a06bf34\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$82e85b3e9fa521ad53e31af264b14cef4827b924\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$3bd94d7f3b9897473a5e3c7e4426a78fc95829f2\$lut for cells of type $lut.
Using template $paramod$403a6912a4dc0e6a01c1b3a299f2d45a1d7fc01f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$84e836cd1dbe5acfaca2cd5b316abc0209254fcf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$8bc63e23a42460a9d67f0c22182dd99c1337fe7d\$lut for cells of type $lut.
Using template $paramod$fde34d7b7d817d093917fab37479be42cf9a4427\$lut for cells of type $lut.
Using template $paramod$237545042422ac0c15186ab73294dcf25b24a1ce\$lut for cells of type $lut.
Using template $paramod$12d081d1325a46a568b218efa6d20e2458f61479\$lut for cells of type $lut.
Using template $paramod$66faa1127cdb6f8eac4058a7db4b26b278096a49\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$a33ca7e002852d09de854c16bf9c2092138ab61f\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$921fd8dc9e34276e2ec81d0583efe4a812984f3a\$lut for cells of type $lut.
Using template $paramod$45148fe3c5c32e7d26cae85664448c6e8eed2acb\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$c5797a50d431f1e584bf1fe9648011de16235753\$lut for cells of type $lut.
Using template $paramod$a51b3933116ad6b811f8cdf5fd5e89685b708d14\$lut for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$2541afd2152c17d89f3f4508dcc919eef2b4eda1\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$4e06d8105d9614aecf2f96ffeb03cd3e74a721ca\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$55668dfd6e901cbdb37e2cafeb410b9fc2f26615\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$51b3f81f30982f17e4b63099502bfecb18f039a6\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$2d07b55acd6c8b0377ed0524bca7bf0f1681bbf8\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$d21451c0c63373d47bf2a126868ebce85cca6bc2\$lut for cells of type $lut.
Using template $paramod$4d21b9654c324d97d5456a8b881976f0effc5997\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$8d8377a6d99b6b007d373664ba9d1b2589f38a89\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$b3bc1cce57ec5bea89adb99c5c0207953b7d9166\$lut for cells of type $lut.
Using template $paramod$3ecf9ddef4604dcf386e9244fca9c73d93eaac60\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$eedd6056681c452da4286e23df3c789f954bac1f\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$150c528fe508ee28b3d848314e5ee1946cbc2e77\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$fdf3791c38fe6cbcbe81f04d95195250c5bddc63\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$42baecf0f28cf85e5325a3baac033c75cac6c793\$lut for cells of type $lut.
Using template $paramod$a15b2c1d0167342cc9421af288da7eab8f3f11c7\$lut for cells of type $lut.
Using template $paramod$395ecdb4502a3bd832331c73924a47c851e8aefe\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$31fa623f8be180808b4af9c496cf816ee93e2071\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$8722d7b6fcc1b120cb8ba9bf94b1b3aaa116eac4\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$2a30eaa975f9d8b1f47b3fa7c452cdd11adf152b\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$f280d0a27d85dd188d231cccc35ffc9509d601a3\$lut for cells of type $lut.
Using template $paramod$82c7da21ee1f515fddfc942d288ef4b9d4cde5c4\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$23da78d05a5dff9f19e40029a2a3584506ee5fb2\$lut for cells of type $lut.
Using template $paramod$bce7a2967dbee27a571be27bd222865849844a64\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$61bd22ed39633bcefc17b2f3d6b6b1529797c785\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$e1b653e01ec25ce49b1fabbb17098e96e040c219\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$522f5119df1aa6bd000ed70359644f05f49e05fc\$lut for cells of type $lut.
Using template $paramod$88ce9346979e3d6a7f710b2c59abd0bda0ba7d2f\$lut for cells of type $lut.
Using template $paramod$516e0c30d66d0cb1c81ba299a22eaf236a4b303a\$lut for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod$ad7246a24b6e56b3b67deb6ce92da7632476b727\$lut for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod$ad5fa4c993dc43c3e00419e69284cb50b42316d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$ef6f9494c41321ef63579b1462fd44bdf781fd1c\$lut for cells of type $lut.
Using template $paramod$a38bd13c25ca329aa99a3acb394b4ba4ac1dd1c2\$lut for cells of type $lut.
Using template $paramod$82acbc31fb96d049b296279a211fd4b4ff0d6451\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$21258e4f137fd0b5b0eaf41c5b0d170364c0ec37\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$70b43c7b418942eb8bff82ba1f898deaa4b7a977\$lut for cells of type $lut.
Using template $paramod$aa950017a635da32ecc37f2615f26aec5f2180ec\$lut for cells of type $lut.
Using template $paramod$a792011fb4d8a2102b04f0ef1a0db37ed1d6df1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$0be43689290c682067b650d3d08f772aad2f50db\$lut for cells of type $lut.
Using template $paramod$cf86757b49a46702cdc45f47a15ed814f3a7fd53\$lut for cells of type $lut.
Using template $paramod$966b22e286e8fa76ab8bea9275c1756f3e9f54fc\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$8aad28e421bf47cf7b83e4bcf629793bb875a5fc\$lut for cells of type $lut.
Using template $paramod$642f06228dc15edb0a83881610c99770e671845f\$lut for cells of type $lut.
Using template $paramod$a93a291c6b8ec5305ba6d4c97c43a6eb8217ce16\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$dda0bc315550d3097cebbb4dc6df8a36eaaf87bd\$lut for cells of type $lut.
Using template $paramod$0ecf1b75d19dde0a662b51d54e8d052e52f8cb25\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$107906fddf7d89ab854e4846eb6fd13bd75a6fed\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$db77217a9bb34a2d023a1bc026399211b9de04e2\$lut for cells of type $lut.
Using template $paramod$48ac675ec3f5ae95c9111b6fab770149399bc0f5\$lut for cells of type $lut.
Using template $paramod$834032d3be6b033259d697b329901106d998ee3c\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$43e8ecedda0f19f8dff962bdbf3d017ead2e831e\$lut for cells of type $lut.
Using template $paramod$846a1156c89d219ba624123e8b6fa07d69ada3ef\$lut for cells of type $lut.
Using template $paramod$2360145ca0f4a20f7baff5de3dc89024b71999c7\$lut for cells of type $lut.
Using template $paramod$56d36648044d0bf0f892c2050a60c21ad090a3b1\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$77a4f8010fa7e4b5b120bd28fa6ed339212dff9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$e4682df760389b3af061951554c8b57279a46e98\$lut for cells of type $lut.
Using template $paramod$a23bbb9b85b8f974097bf2b429094455a1dd1449\$lut for cells of type $lut.
Using template $paramod$d3a244292978e27b98eeb2905039db54c7260532\$lut for cells of type $lut.
Using template $paramod$4d1a055984de6eeb68dcd05fb2e3ec22912a2372\$lut for cells of type $lut.
Using template $paramod$73bbff9804d791be5cfd09c0116d6c083b3293af\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$d3289324551962da337c07669de9c25518418f8f\$lut for cells of type $lut.
Using template $paramod$78e291482b0ed033216239a9f1ceeb13da894dfe\$lut for cells of type $lut.
Using template $paramod$0bd22e449b06b75738a62dc37949c7c010c89d6b\$lut for cells of type $lut.
Using template $paramod$30e1ac1183d91190b531bad571bf822d64fb1abf\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$8bb130805bdc6693bee1a55c66f5eb884b1589c8\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$f342f5953909cc7d7383298ccf11c6481a06a20e\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$7e474ff0b6af87fb69cd19c3d2353152d26514f3\$lut for cells of type $lut.
Using template $paramod$509f826fefbb2418c274dd3c4ab58f3af958249a\$lut for cells of type $lut.
Using template $paramod$969977eaa2ba4a7612182f9e5bd1c5f580030436\$lut for cells of type $lut.
Using template $paramod$295edd38367941c078943e07fc1ad3045263eabf\$lut for cells of type $lut.
Using template $paramod$7e505267f5883d472bb086e8208dd40c410dbea5\$lut for cells of type $lut.
Using template $paramod$2194777e106db42d897fa0fdbed238921a0cf70e\$lut for cells of type $lut.
Using template $paramod$72db9006e9ff418ccfbe7330578e0bc934cd8d43\$lut for cells of type $lut.
Using template $paramod$0507ae3d730849fdcbd2729fcf791e5eb57fc9a1\$lut for cells of type $lut.
Using template $paramod$b16aab49df43f196fb1b47c85ec20193c007c66f\$lut for cells of type $lut.
Using template $paramod$9982a995908da8c9326bab3f4301aac45b3f8390\$lut for cells of type $lut.
Using template $paramod$fe222353d2d28baebce62bfe31e0ba12d8d7ed4b\$lut for cells of type $lut.
Using template $paramod$2a827dcb1b9db22669e42dd24fb1c655576ed9b4\$lut for cells of type $lut.
Using template $paramod$ea7d19acdbb23885dd7f6397a2092050f76b8aea\$lut for cells of type $lut.
Using template $paramod$24293883710523513e5f5c1b5d434551657c637a\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$f9138effd5f0d2e3613ca65cf38b42608ca25610\$lut for cells of type $lut.
Using template $paramod$96b74a57479af4e741f289c373d6c48809402ca6\$lut for cells of type $lut.
Using template $paramod$c007f82afa6aff3770af434a60f140a5e8474cef\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$eba727a1ddd73399ca4fdf58c3e34a9f6c825c8f\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$2e18fba14431ef1a3f5237f7e7a63d3f986f9ec2\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$be5ba58b601c1ef2b97b807a681e73a359c9c383\$lut for cells of type $lut.
Using template $paramod$fabf1f27adead66f603436aa091302122e430ef0\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$d7f4570f04f68175b1fa25c1bac92938027a2c96\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$94bf9c2ab682034a5b70d57298190f80dc34b314\$lut for cells of type $lut.
Using template $paramod$a36e6d94b2a000c12563290c6c560bb987f3a953\$lut for cells of type $lut.
Using template $paramod$6d9853f6ccf0c5b559d17fcb6d54681ece906d2d\$lut for cells of type $lut.
Using template $paramod$bdaec6f610f91f44f2ad079dfd09748d4192e9f4\$lut for cells of type $lut.
Using template $paramod$627b496c32d2b28e5b90ccba5255f0897d159293\$lut for cells of type $lut.
Using template $paramod$7dc00b07c2bc9caa6b794f6931887dc9d90eb067\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$d819d728c8cf565d71ed6e09af8b617df05a3b20\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$91e5af078a856cd0062fc24a9fb1938204dfcce8\$lut for cells of type $lut.
Using template $paramod$e471a5c901cfa8f30293129b10208e24bb4ffb68\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$8e09ae0f3894a54b87ecb53de820abd774dfdf0d\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$b641ceb4420778284733e843caa57e60391a9c5b\$lut for cells of type $lut.
Using template $paramod$27e41760f88370124e700135273eea0896c998e8\$lut for cells of type $lut.
Using template $paramod$dba07f312012fa7fd7154ebb73c28f79f08648ee\$lut for cells of type $lut.
Using template $paramod$0a117c15145cbf8701a4aec6ccd24bce7e06f6c0\$lut for cells of type $lut.
Using template $paramod$52c75eb8022bf289c1f4bae5083101ab5cc29e9f\$lut for cells of type $lut.
Using template $paramod$17ae18fda95c3da7f3196595a368101558607f35\$lut for cells of type $lut.
Using template $paramod$c014533a230f53f27c0f158d47ae8faa072f24fb\$lut for cells of type $lut.
Using template $paramod$b46135cf4f0de36af9a1d6d812d968463618978e\$lut for cells of type $lut.
Using template $paramod$8914cab60a11b447364654d739aea591139599b7\$lut for cells of type $lut.
Using template $paramod$42e822d06f70581a8f9e8b0977606cc945b58d64\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$dbe700c159e973016afb4c227ed7292dc8875f1d\$lut for cells of type $lut.
Using template $paramod$bddf985dd415ad475dc561cdf437038248dc569a\$lut for cells of type $lut.
Using template $paramod$56ce1ef903808c82a0bebbabeffe2102d5fb6669\$lut for cells of type $lut.
Using template $paramod$565d47446cd23dadf7883972f80562abb2d037b3\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$b4c00fdc85f93e51193ab72d18fd3e2249caf47b\$lut for cells of type $lut.
Using template $paramod$f91974ed76679978bb5ed737ed2baef1784b50ab\$lut for cells of type $lut.
Using template $paramod$481d3969eebb0e3ec50a7b4008f1de582ae91051\$lut for cells of type $lut.
Using template $paramod$8d261c994c78b6383b6e94ac200a2f4b8653a775\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod$f8ec834a67fb88a48593f0878e9359a61f4c451b\$lut for cells of type $lut.
Using template $paramod$5ef3e2a003d9029352faafd477743177813cd767\$lut for cells of type $lut.
Using template $paramod$95d981ca2e71b7ebeac19597c2be48343a20a1e6\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$940356992b65f0c88e008ad913e2104efc88438b\$lut for cells of type $lut.
Using template $paramod$b1e34a99d4f696fd4b79416f119a00297737277b\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$f1d3205a5fdac9155200412a1a4679c2e2d225f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$0bdd0ea3a368de5cc9b8e715a13529d6c4c63bad\$lut for cells of type $lut.
Using template $paramod$cab873f1d75bc7fdf909d2486febe9104528cdce\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$48315a5b835bb706b0df6086b2e839d68c0f023d\$lut for cells of type $lut.
Using template $paramod$7e70efcdc2f47075f3bd744bbe8602b9e51dc95c\$lut for cells of type $lut.
Using template $paramod$176597d757da06a70b0d0b596c4c514517aa9ee9\$lut for cells of type $lut.
Using template $paramod$a63d84c9dd26caf4e75c7cc2f6f70f64a5b14aa1\$lut for cells of type $lut.
Using template $paramod$79260803b49589ed9cda00827f4fc59c793f704b\$lut for cells of type $lut.
Using template $paramod$9e923d4aa734cab4532eb938bf7fc31770daf54d\$lut for cells of type $lut.
Using template $paramod$c5ee66eb2a490feb211407baec4a64d121f5aead\$lut for cells of type $lut.
Using template $paramod$2d0cabb794408db0c9dfe00381d1fb6763ec0095\$lut for cells of type $lut.
Using template $paramod$a9a0d3da8e2570975000fd954dff796c3807df01\$lut for cells of type $lut.
Using template $paramod$633ae299df262467973f925d88826d85d4a12fb4\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$67667c69aafa3de2d6df992d645593f2bbff653c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~10690 debug messages>

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58652.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55649.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55649.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58170.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54826.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$54764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55649.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56042.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56052.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56685.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57401.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57384.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57401.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57498.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57997.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58661.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$55736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$56288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$58659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$59218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54627$auto$blifparse.cc:515:parse_blif$57865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
Removed 0 unused cells and 10532 unused wires.

5.48. Executing AUTONAME pass.
Renamed 223381 objects in module top (132 iterations).
<suppressed ~17651 debug messages>

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \top

5.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

5.50. Printing statistics.

=== top ===

   Number of wires:              10247
   Number of wire bits:          50489
   Number of public wires:       10247
   Number of public wire bits:   50489
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12527
     $_TBUF_                        19
     CCU2C                         509
     DP16KD                         38
     EHXPLLL                         1
     IDDRX1F                        16
     L6MUX21                       258
     LUT4                         6126
     MULT18X18D                      4
     ODDRX1F                        47
     PDPW16KD                        5
     PFUMX                        1133
     TRELLIS_DPR16X4               103
     TRELLIS_FF                   4268

5.51. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5.52. Executing JSON backend.

Warnings: 29 unique messages, 29 total
End of script. Logfile hash: 7cbef8c688, CPU: user 32.36s system 2.18s, MEM: 2391.11 MB peak
Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 28% 8x techmap (10 sec), 18% 33x opt_clean (6 sec), ...
