<stg><name>Load_Weight</name>


<trans_list>

<trans id="1423" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="146" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_63, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W2, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_64, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W3, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_65, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W4, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_0, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln61 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %load-store-loop.split, i1 1, void %for.end

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:0 %CHin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %CHin

]]></Node>
<StgValue><ssdm name="CHin_read"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
rewind_init:2 %Out_LP_now_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %Out_LP_now

]]></Node>
<StgValue><ssdm name="Out_LP_now_read"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
rewind_init:9 %Out_offset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %Out_LP_now_read, i5 0

]]></Node>
<StgValue><ssdm name="Out_offset"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="63" op_0_bw="32">
<![CDATA[
rewind_init:10 %sext_ln61 = sext i32 %Out_offset

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="63" op_0_bw="32">
<![CDATA[
rewind_init:11 %sext_ln61_1 = sext i32 %CHin_read

]]></Node>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
rewind_init:13 %mul_ln61 = mul i63 %sext_ln61_1, i63 %sext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="159" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
rewind_init:13 %mul_ln61 = mul i63 %sext_ln61_1, i63 %sext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0" op_4_bw="63" op_5_bw="0">
<![CDATA[
rewind_header:1 %add_ln61_rewind = phi i63 0, void %entry, i63 %add_ln61_phi, void %load-store-loop.split, i63 0, void %for.end

]]></Node>
<StgValue><ssdm name="add_ln61_rewind"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0" op_4_bw="63" op_5_bw="0">
<![CDATA[
rewind_header:2 %mul_ln61_rewind = phi i63 0, void %entry, i63 %mul_ln61_phi, void %load-store-loop.split, i63 0, void %for.end

]]></Node>
<StgValue><ssdm name="mul_ln61_rewind"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0" op_4_bw="33" op_5_bw="0">
<![CDATA[
rewind_header:3 %sext_ln61_3_rewind = phi i33 0, void %entry, i33 %sext_ln61_3_phi, void %load-store-loop.split, i33 0, void %for.end

]]></Node>
<StgValue><ssdm name="sext_ln61_3_rewind"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0" op_4_bw="63" op_5_bw="0">
<![CDATA[
rewind_header:4 %sext_ln61_1_rewind = phi i63 0, void %entry, i63 %sext_ln61_1_phi, void %load-store-loop.split, i63 0, void %for.end

]]></Node>
<StgValue><ssdm name="sext_ln61_1_rewind"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:5 %In_offset_rewind = phi i32 0, void %entry, i32 %In_offset_phi, void %load-store-loop.split, i32 0, void %for.end

]]></Node>
<StgValue><ssdm name="In_offset_rewind"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
rewind_header:6 %Weight1922_rewind = phi i64 0, void %entry, i64 %Weight1922_phi, void %load-store-loop.split, i64 0, void %for.end

]]></Node>
<StgValue><ssdm name="Weight1922_rewind"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
rewind_header:7 %Weight2923_rewind = phi i64 0, void %entry, i64 %Weight2923_phi, void %load-store-loop.split, i64 0, void %for.end

]]></Node>
<StgValue><ssdm name="Weight2923_rewind"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
rewind_header:8 %Weight3924_rewind = phi i64 0, void %entry, i64 %Weight3924_phi, void %load-store-loop.split, i64 0, void %for.end

]]></Node>
<StgValue><ssdm name="Weight3924_rewind"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
rewind_header:9 %Weight4925_rewind = phi i64 0, void %entry, i64 %Weight4925_phi, void %load-store-loop.split, i64 0, void %for.end

]]></Node>
<StgValue><ssdm name="Weight4925_rewind"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:10 %CHin928_rewind = phi i32 0, void %entry, i32 %CHin928_phi, void %load-store-loop.split, i32 0, void %for.end

]]></Node>
<StgValue><ssdm name="CHin928_rewind"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:12 %br_ln0 = br i1 %do_init, void %load-store-loop.split, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
rewind_init:1 %In_LP_now_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %In_LP_now

]]></Node>
<StgValue><ssdm name="In_LP_now_read"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:3 %Weight4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight4

]]></Node>
<StgValue><ssdm name="Weight4_read"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:4 %Weight3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight3

]]></Node>
<StgValue><ssdm name="Weight3_read"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:5 %Weight2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight2

]]></Node>
<StgValue><ssdm name="Weight2_read"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:6 %Weight1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight1

]]></Node>
<StgValue><ssdm name="Weight1_read"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %weight_buffer, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
rewind_init:8 %In_offset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %In_LP_now_read, i7 0

]]></Node>
<StgValue><ssdm name="In_offset"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="33" op_0_bw="32">
<![CDATA[
rewind_init:12 %sext_ln61_2 = sext i32 %CHin_read

]]></Node>
<StgValue><ssdm name="sext_ln61_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
rewind_init:14 %add_ln61 = add i63 %mul_ln61, i63 %sext_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:15 %br_ln61 = br void %load-store-loop.split

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
rewind_header:11 %i777 = phi i3 0, void %entry, i3 %i, void %load-store-loop.split, i3 0, void %for.end

]]></Node>
<StgValue><ssdm name="i777"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
load-store-loop.split:0 %add_ln61_phi = phi i63 %add_ln61, void %rewind_init, i63 %add_ln61_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="add_ln61_phi"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
load-store-loop.split:1 %mul_ln61_phi = phi i63 %mul_ln61, void %rewind_init, i63 %mul_ln61_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="mul_ln61_phi"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
load-store-loop.split:2 %sext_ln61_3_phi = phi i33 %sext_ln61_2, void %rewind_init, i33 %sext_ln61_3_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="sext_ln61_3_phi"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
load-store-loop.split:3 %sext_ln61_1_phi = phi i63 %sext_ln61_1, void %rewind_init, i63 %sext_ln61_1_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="sext_ln61_1_phi"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
load-store-loop.split:4 %In_offset_phi = phi i32 %In_offset, void %rewind_init, i32 %In_offset_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="In_offset_phi"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
load-store-loop.split:5 %Weight1922_phi = phi i64 %Weight1_read, void %rewind_init, i64 %Weight1922_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="Weight1922_phi"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
load-store-loop.split:6 %Weight2923_phi = phi i64 %Weight2_read, void %rewind_init, i64 %Weight2923_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="Weight2923_phi"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
load-store-loop.split:7 %Weight3924_phi = phi i64 %Weight3_read, void %rewind_init, i64 %Weight3924_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="Weight3924_phi"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
load-store-loop.split:8 %Weight4925_phi = phi i64 %Weight4_read, void %rewind_init, i64 %Weight4925_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="Weight4925_phi"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
load-store-loop.split:9 %CHin928_phi = phi i32 %CHin_read, void %rewind_init, i32 %CHin928_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="CHin928_phi"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="35" op_0_bw="32">
<![CDATA[
load-store-loop.split:13 %sext_ln63 = sext i32 %CHin928_phi

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="35" op_0_bw="3">
<![CDATA[
load-store-loop.split:14 %zext_ln63 = zext i3 %i777

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
load-store-loop.split:15 %mul_ln63 = mul i35 %zext_ln63, i35 %sext_ln63

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="195" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
load-store-loop.split:15 %mul_ln63 = mul i35 %zext_ln63, i35 %sext_ln63

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
load-store-loop.split:21 %add_ln61_1 = add i63 %add_ln61_phi, i63 %sext_ln61_1_phi

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="37" op_0_bw="37" op_1_bw="35" op_2_bw="2">
<![CDATA[
load-store-loop.split:16 %tmp_127 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i35.i2, i35 %mul_ln63, i2 0

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="63" op_0_bw="37">
<![CDATA[
load-store-loop.split:17 %sext_ln63_1 = sext i37 %tmp_127

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="38" op_0_bw="37">
<![CDATA[
load-store-loop.split:18 %sext_ln61_3 = sext i37 %tmp_127

]]></Node>
<StgValue><ssdm name="sext_ln61_3"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="38" op_0_bw="32">
<![CDATA[
load-store-loop.split:19 %sext_ln61_5 = sext i32 %In_offset_phi

]]></Node>
<StgValue><ssdm name="sext_ln61_5"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="32">
<![CDATA[
load-store-loop.split:20 %sext_ln61_4 = sext i32 %In_offset_phi

]]></Node>
<StgValue><ssdm name="sext_ln61_4"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
load-store-loop.split:22 %add_ln63 = add i63 %add_ln61_1, i63 %sext_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
load-store-loop.split:23 %add_ln63_4 = add i33 %sext_ln61_3_phi, i33 %sext_ln61_4

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="63" op_0_bw="33">
<![CDATA[
load-store-loop.split:24 %sext_ln63_2 = sext i33 %add_ln63_4

]]></Node>
<StgValue><ssdm name="sext_ln63_2"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
load-store-loop.split:25 %add_ln63_2 = add i63 %sext_ln63_2, i63 %add_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
load-store-loop.split:26 %shl_ln63_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln63_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln63_2"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:27 %add_ln63_1 = add i64 %shl_ln63_2, i64 %Weight4925_phi

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
load-store-loop.split:28 %add_ln63_8 = add i38 %sext_ln61_3, i38 %sext_ln61_5

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="63" op_0_bw="38">
<![CDATA[
load-store-loop.split:29 %sext_ln63_3 = sext i38 %add_ln63_8

]]></Node>
<StgValue><ssdm name="sext_ln63_3"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
load-store-loop.split:30 %add_ln63_6 = add i63 %sext_ln63_3, i63 %add_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
load-store-loop.split:33 %add_ln63_9 = add i63 %sext_ln63_3, i63 %add_ln61_phi

]]></Node>
<StgValue><ssdm name="add_ln63_9"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
load-store-loop.split:36 %add_ln63_10 = add i63 %sext_ln63_3, i63 %mul_ln61_phi

]]></Node>
<StgValue><ssdm name="add_ln63_10"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:1015 %p_cast4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln63_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:1016 %p_cast4_cast = sext i63 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast4_cast"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:1017 %W4_addr = getelementptr i16 %W4, i64 %p_cast4_cast

]]></Node>
<StgValue><ssdm name="W4_addr"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
load-store-loop.split:31 %shl_ln63_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln63_6, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln63_3"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:32 %add_ln63_3 = add i64 %shl_ln63_3, i64 %Weight3924_phi

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
load-store-loop.split:34 %shl_ln63_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln63_9, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln63_4"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:35 %add_ln63_5 = add i64 %shl_ln63_4, i64 %Weight2923_phi

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
load-store-loop.split:37 %shl_ln63_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln63_10, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln63_5"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:38 %add_ln63_7 = add i64 %shl_ln63_5, i64 %Weight1922_phi

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:136 %p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln63_7, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:137 %p_cast_cast = sext i63 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:138 %W1_addr = getelementptr i16 %W1, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="W1_addr"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:429 %p_cast2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln63_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:430 %p_cast2_cast = sext i63 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast2_cast"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:431 %W2_addr = getelementptr i16 %W2, i64 %p_cast2_cast

]]></Node>
<StgValue><ssdm name="W2_addr"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:722 %p_cast3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln63_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:723 %p_cast3_cast = sext i63 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:724 %W3_addr = getelementptr i16 %W3, i64 %p_cast3_cast

]]></Node>
<StgValue><ssdm name="W3_addr"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:1018 %empty_221 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="232" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:139 %empty_218 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:432 %empty_219 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:725 %empty_220 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:1018 %empty_221 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="236" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:139 %empty_218 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:432 %empty_219 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:725 %empty_220 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:1018 %empty_221 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="240" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:139 %empty_218 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:432 %empty_219 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:725 %empty_220 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:1018 %empty_221 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="244" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:139 %empty_218 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:432 %empty_219 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:725 %empty_220 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:1018 %empty_221 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="248" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:139 %empty_218 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:432 %empty_219 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:725 %empty_220 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:1018 %empty_221 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="252" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:139 %empty_218 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:432 %empty_219 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:725 %empty_220 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:1018 %empty_221 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="256" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:139 %empty_218 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:432 %empty_219 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:725 %empty_220 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1019 %W4_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="260" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:140 %W1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:433 %W2_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:726 %W3_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1020 %W4_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="264" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:141 %W1_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_1"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:434 %W2_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_1"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:727 %W3_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_1"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1021 %W4_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="268" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:142 %W1_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_2"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:435 %W2_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_2"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:728 %W3_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_2"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1022 %W4_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
load-store-loop.split:39 %shl_ln63_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i777, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln63_1"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:143 %W1_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_3"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:436 %W2_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_3"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:729 %W3_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_3"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop.split:918 %or_ln70 = or i5 %shl_ln63_1, i5 3

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
load-store-loop.split:919 %tmp_193 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln70, i5 0

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:920 %tmp_225_cast = zext i10 %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:921 %weight_buffer_addr_96 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_96"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1023 %W4_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_4"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1147 %tmp_95 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_3, i16 %W4_addr_read_2, i16 %W4_addr_read_1, i16 %W4_addr_read

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1148 %store_ln63 = store i64 %tmp_95, i10 %weight_buffer_addr_96

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
load-store-loop.split:40 %tmp_128 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i777, i7 0

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:41 %tmp_129_cast = zext i10 %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:42 %weight_buffer_addr = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:144 %W1_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_4"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:268 %tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_3, i16 %W1_addr_read_2, i16 %W1_addr_read_1, i16 %W1_addr_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:269 %store_ln63 = store i64 %tmp, i10 %weight_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:437 %W2_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_4"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:730 %W3_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_4"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1024 %W4_addr_read_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_5"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.split:1211 %i = add i3 %i777, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.split:1212 %icmp_ln61 = icmp_eq  i3 %i777, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.split:1213 %br_ln61 = br i1 %icmp_ln61, void %rewind_header, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="295" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:145 %W1_addr_read_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_5"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop.split:332 %or_ln68 = or i5 %shl_ln63_1, i5 1

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
load-store-loop.split:333 %tmp_129 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln68, i5 0

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:334 %tmp_161_cast = zext i10 %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_161_cast"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:335 %weight_buffer_addr_32 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_161_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_32"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:438 %W2_addr_read_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_5"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:561 %tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_3, i16 %W2_addr_read_2, i16 %W2_addr_read_1, i16 %W2_addr_read

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:562 %store_ln63 = store i64 %tmp_31, i10 %weight_buffer_addr_32

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:731 %W3_addr_read_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_5"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1025 %W4_addr_read_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="305" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:146 %W1_addr_read_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_6"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:439 %W2_addr_read_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_6"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop.split:625 %or_ln69 = or i5 %shl_ln63_1, i5 2

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
load-store-loop.split:626 %tmp_161 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln69, i5 0

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:627 %tmp_193_cast = zext i10 %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:628 %weight_buffer_addr_64 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_64"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:732 %W3_addr_read_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_6"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:854 %tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_3, i16 %W3_addr_read_2, i16 %W3_addr_read_1, i16 %W3_addr_read

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:855 %store_ln63 = store i64 %tmp_63, i10 %weight_buffer_addr_64

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1026 %W4_addr_read_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="315" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:147 %W1_addr_read_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_7"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:440 %W2_addr_read_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_7"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:733 %W3_addr_read_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_7"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:922 %tmp_226 = or i10 %tmp_193, i10 1

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:923 %tmp_226_cast = zext i10 %tmp_226

]]></Node>
<StgValue><ssdm name="tmp_226_cast"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:924 %weight_buffer_addr_97 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_97"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1027 %W4_addr_read_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_8"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1149 %tmp_96 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_7, i16 %W4_addr_read_6, i16 %W4_addr_read_5, i16 %W4_addr_read_4

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1150 %store_ln63 = store i64 %tmp_96, i10 %weight_buffer_addr_97

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:43 %tmp_130 = or i10 %tmp_128, i10 1

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:44 %tmp_130_cast = zext i10 %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:45 %weight_buffer_addr_1 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:148 %W1_addr_read_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_8"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:270 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_7, i16 %W1_addr_read_6, i16 %W1_addr_read_5, i16 %W1_addr_read_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:271 %store_ln63 = store i64 %tmp_2, i10 %weight_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:441 %W2_addr_read_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_8"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:734 %W3_addr_read_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_8"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1028 %W4_addr_read_9 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="333" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:149 %W1_addr_read_9 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_9"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:336 %tmp_162 = or i10 %tmp_129, i10 1

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:337 %tmp_162_cast = zext i10 %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:338 %weight_buffer_addr_33 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_162_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_33"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:442 %W2_addr_read_9 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_9"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:563 %tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_7, i16 %W2_addr_read_6, i16 %W2_addr_read_5, i16 %W2_addr_read_4

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:564 %store_ln63 = store i64 %tmp_32, i10 %weight_buffer_addr_33

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:735 %W3_addr_read_9 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_9"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1029 %W4_addr_read_10 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="342" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:150 %W1_addr_read_10 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_10"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:443 %W2_addr_read_10 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_10"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:629 %tmp_194 = or i10 %tmp_161, i10 1

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:630 %tmp_194_cast = zext i10 %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:631 %weight_buffer_addr_65 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_65"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:736 %W3_addr_read_10 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_10"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:856 %tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_7, i16 %W3_addr_read_6, i16 %W3_addr_read_5, i16 %W3_addr_read_4

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:857 %store_ln63 = store i64 %tmp_64, i10 %weight_buffer_addr_65

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1030 %W4_addr_read_11 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="351" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:151 %W1_addr_read_11 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_11"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:444 %W2_addr_read_11 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_11"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:737 %W3_addr_read_11 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_11"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:925 %tmp_227 = or i10 %tmp_193, i10 2

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:926 %tmp_227_cast = zext i10 %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:927 %weight_buffer_addr_98 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_98"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1031 %W4_addr_read_12 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_12"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1151 %tmp_97 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_11, i16 %W4_addr_read_10, i16 %W4_addr_read_9, i16 %W4_addr_read_8

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1152 %store_ln63 = store i64 %tmp_97, i10 %weight_buffer_addr_98

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:46 %tmp_131 = or i10 %tmp_128, i10 2

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:47 %tmp_131_cast = zext i10 %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:48 %weight_buffer_addr_2 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_131_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_2"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:152 %W1_addr_read_12 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_12"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:272 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_11, i16 %W1_addr_read_10, i16 %W1_addr_read_9, i16 %W1_addr_read_8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:273 %store_ln63 = store i64 %tmp_3, i10 %weight_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:445 %W2_addr_read_12 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_12"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:738 %W3_addr_read_12 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_12"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1032 %W4_addr_read_13 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="369" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:153 %W1_addr_read_13 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_13"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:339 %tmp_163 = or i10 %tmp_129, i10 2

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:340 %tmp_163_cast = zext i10 %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:341 %weight_buffer_addr_34 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_163_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_34"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:446 %W2_addr_read_13 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_13"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:565 %tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_11, i16 %W2_addr_read_10, i16 %W2_addr_read_9, i16 %W2_addr_read_8

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:566 %store_ln63 = store i64 %tmp_33, i10 %weight_buffer_addr_34

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:739 %W3_addr_read_13 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_13"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1033 %W4_addr_read_14 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="378" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:154 %W1_addr_read_14 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_14"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:447 %W2_addr_read_14 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_14"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:632 %tmp_195 = or i10 %tmp_161, i10 2

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:633 %tmp_195_cast = zext i10 %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:634 %weight_buffer_addr_66 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_195_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_66"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:740 %W3_addr_read_14 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_14"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:858 %tmp_65 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_11, i16 %W3_addr_read_10, i16 %W3_addr_read_9, i16 %W3_addr_read_8

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:859 %store_ln63 = store i64 %tmp_65, i10 %weight_buffer_addr_66

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1034 %W4_addr_read_15 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="387" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:155 %W1_addr_read_15 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_15"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:448 %W2_addr_read_15 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_15"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:741 %W3_addr_read_15 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_15"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:928 %tmp_228 = or i10 %tmp_193, i10 3

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:929 %tmp_228_cast = zext i10 %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:930 %weight_buffer_addr_99 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_99"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1035 %W4_addr_read_16 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_16"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1153 %tmp_98 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_15, i16 %W4_addr_read_14, i16 %W4_addr_read_13, i16 %W4_addr_read_12

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1154 %store_ln63 = store i64 %tmp_98, i10 %weight_buffer_addr_99

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="396" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:49 %tmp_132 = or i10 %tmp_128, i10 3

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:50 %tmp_132_cast = zext i10 %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:51 %weight_buffer_addr_3 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_3"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:156 %W1_addr_read_16 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_16"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:274 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_15, i16 %W1_addr_read_14, i16 %W1_addr_read_13, i16 %W1_addr_read_12

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:275 %store_ln63 = store i64 %tmp_4, i10 %weight_buffer_addr_3

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="402" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:449 %W2_addr_read_16 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_16"/></StgValue>
</operation>

<operation id="403" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:742 %W3_addr_read_16 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_16"/></StgValue>
</operation>

<operation id="404" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1036 %W4_addr_read_17 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="405" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:157 %W1_addr_read_17 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_17"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:342 %tmp_164 = or i10 %tmp_129, i10 3

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:343 %tmp_164_cast = zext i10 %tmp_164

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:344 %weight_buffer_addr_35 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_164_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_35"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:450 %W2_addr_read_17 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_17"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:567 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_15, i16 %W2_addr_read_14, i16 %W2_addr_read_13, i16 %W2_addr_read_12

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:568 %store_ln63 = store i64 %tmp_34, i10 %weight_buffer_addr_35

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:743 %W3_addr_read_17 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_17"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1037 %W4_addr_read_18 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_18"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="414" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:158 %W1_addr_read_18 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_18"/></StgValue>
</operation>

<operation id="415" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:451 %W2_addr_read_18 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_18"/></StgValue>
</operation>

<operation id="416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:635 %tmp_196 = or i10 %tmp_161, i10 3

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:636 %tmp_196_cast = zext i10 %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:637 %weight_buffer_addr_67 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_67"/></StgValue>
</operation>

<operation id="419" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:744 %W3_addr_read_18 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_18"/></StgValue>
</operation>

<operation id="420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:860 %tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_15, i16 %W3_addr_read_14, i16 %W3_addr_read_13, i16 %W3_addr_read_12

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="421" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:861 %store_ln63 = store i64 %tmp_66, i10 %weight_buffer_addr_67

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="422" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1038 %W4_addr_read_19 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_19"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="423" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:159 %W1_addr_read_19 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_19"/></StgValue>
</operation>

<operation id="424" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:452 %W2_addr_read_19 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_19"/></StgValue>
</operation>

<operation id="425" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:745 %W3_addr_read_19 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_19"/></StgValue>
</operation>

<operation id="426" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:931 %tmp_229 = or i10 %tmp_193, i10 4

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="427" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:932 %tmp_229_cast = zext i10 %tmp_229

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="428" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:933 %weight_buffer_addr_100 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_100"/></StgValue>
</operation>

<operation id="429" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1039 %W4_addr_read_20 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_20"/></StgValue>
</operation>

<operation id="430" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1155 %tmp_99 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_19, i16 %W4_addr_read_18, i16 %W4_addr_read_17, i16 %W4_addr_read_16

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="431" st_id="35" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1156 %store_ln63 = store i64 %tmp_99, i10 %weight_buffer_addr_100

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="432" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:52 %tmp_133 = or i10 %tmp_128, i10 4

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:53 %tmp_133_cast = zext i10 %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_133_cast"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:54 %weight_buffer_addr_4 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_133_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_4"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:160 %W1_addr_read_20 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_20"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:276 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_19, i16 %W1_addr_read_18, i16 %W1_addr_read_17, i16 %W1_addr_read_16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:277 %store_ln63 = store i64 %tmp_5, i10 %weight_buffer_addr_4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="438" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:453 %W2_addr_read_20 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_20"/></StgValue>
</operation>

<operation id="439" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:746 %W3_addr_read_20 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_20"/></StgValue>
</operation>

<operation id="440" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1040 %W4_addr_read_21 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_21"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="441" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:161 %W1_addr_read_21 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_21"/></StgValue>
</operation>

<operation id="442" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:345 %tmp_165 = or i10 %tmp_129, i10 4

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:346 %tmp_165_cast = zext i10 %tmp_165

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="444" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:347 %weight_buffer_addr_36 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_165_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_36"/></StgValue>
</operation>

<operation id="445" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:454 %W2_addr_read_21 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_21"/></StgValue>
</operation>

<operation id="446" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:569 %tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_19, i16 %W2_addr_read_18, i16 %W2_addr_read_17, i16 %W2_addr_read_16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="447" st_id="37" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:570 %store_ln63 = store i64 %tmp_35, i10 %weight_buffer_addr_36

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="448" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:747 %W3_addr_read_21 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_21"/></StgValue>
</operation>

<operation id="449" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1041 %W4_addr_read_22 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_22"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="450" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:162 %W1_addr_read_22 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_22"/></StgValue>
</operation>

<operation id="451" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:455 %W2_addr_read_22 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_22"/></StgValue>
</operation>

<operation id="452" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:638 %tmp_197 = or i10 %tmp_161, i10 4

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="453" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:639 %tmp_197_cast = zext i10 %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="454" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:640 %weight_buffer_addr_68 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_68"/></StgValue>
</operation>

<operation id="455" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:748 %W3_addr_read_22 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_22"/></StgValue>
</operation>

<operation id="456" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:862 %tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_19, i16 %W3_addr_read_18, i16 %W3_addr_read_17, i16 %W3_addr_read_16

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="457" st_id="38" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:863 %store_ln63 = store i64 %tmp_67, i10 %weight_buffer_addr_68

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="458" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1042 %W4_addr_read_23 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_23"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="459" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:163 %W1_addr_read_23 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_23"/></StgValue>
</operation>

<operation id="460" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:456 %W2_addr_read_23 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_23"/></StgValue>
</operation>

<operation id="461" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:749 %W3_addr_read_23 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_23"/></StgValue>
</operation>

<operation id="462" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:934 %tmp_230 = or i10 %tmp_193, i10 5

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="463" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:935 %tmp_230_cast = zext i10 %tmp_230

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="464" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:936 %weight_buffer_addr_101 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_101"/></StgValue>
</operation>

<operation id="465" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1043 %W4_addr_read_24 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_24"/></StgValue>
</operation>

<operation id="466" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1157 %tmp_100 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_23, i16 %W4_addr_read_22, i16 %W4_addr_read_21, i16 %W4_addr_read_20

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="467" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1158 %store_ln63 = store i64 %tmp_100, i10 %weight_buffer_addr_101

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="468" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:55 %tmp_134 = or i10 %tmp_128, i10 5

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="469" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:56 %tmp_134_cast = zext i10 %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="470" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:57 %weight_buffer_addr_5 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_5"/></StgValue>
</operation>

<operation id="471" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:164 %W1_addr_read_24 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_24"/></StgValue>
</operation>

<operation id="472" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:278 %tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_23, i16 %W1_addr_read_22, i16 %W1_addr_read_21, i16 %W1_addr_read_20

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="473" st_id="40" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:279 %store_ln63 = store i64 %tmp_6, i10 %weight_buffer_addr_5

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="474" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:457 %W2_addr_read_24 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_24"/></StgValue>
</operation>

<operation id="475" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:750 %W3_addr_read_24 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_24"/></StgValue>
</operation>

<operation id="476" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1044 %W4_addr_read_25 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_25"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="477" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:165 %W1_addr_read_25 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_25"/></StgValue>
</operation>

<operation id="478" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:348 %tmp_166 = or i10 %tmp_129, i10 5

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="479" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:349 %tmp_166_cast = zext i10 %tmp_166

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="480" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:350 %weight_buffer_addr_37 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_166_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_37"/></StgValue>
</operation>

<operation id="481" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:458 %W2_addr_read_25 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_25"/></StgValue>
</operation>

<operation id="482" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:571 %tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_23, i16 %W2_addr_read_22, i16 %W2_addr_read_21, i16 %W2_addr_read_20

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="483" st_id="41" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:572 %store_ln63 = store i64 %tmp_36, i10 %weight_buffer_addr_37

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="484" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:751 %W3_addr_read_25 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_25"/></StgValue>
</operation>

<operation id="485" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1045 %W4_addr_read_26 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_26"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="486" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:166 %W1_addr_read_26 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_26"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:459 %W2_addr_read_26 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_26"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:641 %tmp_198 = or i10 %tmp_161, i10 5

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="489" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:642 %tmp_198_cast = zext i10 %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="490" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:643 %weight_buffer_addr_69 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_69"/></StgValue>
</operation>

<operation id="491" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:752 %W3_addr_read_26 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_26"/></StgValue>
</operation>

<operation id="492" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:864 %tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_23, i16 %W3_addr_read_22, i16 %W3_addr_read_21, i16 %W3_addr_read_20

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="493" st_id="42" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:865 %store_ln63 = store i64 %tmp_68, i10 %weight_buffer_addr_69

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="494" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1046 %W4_addr_read_27 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_27"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="495" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:167 %W1_addr_read_27 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_27"/></StgValue>
</operation>

<operation id="496" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:460 %W2_addr_read_27 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_27"/></StgValue>
</operation>

<operation id="497" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:753 %W3_addr_read_27 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_27"/></StgValue>
</operation>

<operation id="498" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:937 %tmp_231 = or i10 %tmp_193, i10 6

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="499" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:938 %tmp_231_cast = zext i10 %tmp_231

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="500" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:939 %weight_buffer_addr_102 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_102"/></StgValue>
</operation>

<operation id="501" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1047 %W4_addr_read_28 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_28"/></StgValue>
</operation>

<operation id="502" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1159 %tmp_101 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_27, i16 %W4_addr_read_26, i16 %W4_addr_read_25, i16 %W4_addr_read_24

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="503" st_id="43" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1160 %store_ln63 = store i64 %tmp_101, i10 %weight_buffer_addr_102

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="504" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:58 %tmp_135 = or i10 %tmp_128, i10 6

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="505" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:59 %tmp_135_cast = zext i10 %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="506" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:60 %weight_buffer_addr_6 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_135_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_6"/></StgValue>
</operation>

<operation id="507" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:168 %W1_addr_read_28 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_28"/></StgValue>
</operation>

<operation id="508" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:280 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_27, i16 %W1_addr_read_26, i16 %W1_addr_read_25, i16 %W1_addr_read_24

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="509" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:281 %store_ln63 = store i64 %tmp_7, i10 %weight_buffer_addr_6

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="510" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:461 %W2_addr_read_28 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_28"/></StgValue>
</operation>

<operation id="511" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:754 %W3_addr_read_28 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_28"/></StgValue>
</operation>

<operation id="512" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1048 %W4_addr_read_29 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_29"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="513" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:169 %W1_addr_read_29 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_29"/></StgValue>
</operation>

<operation id="514" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:351 %tmp_167 = or i10 %tmp_129, i10 6

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="515" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:352 %tmp_167_cast = zext i10 %tmp_167

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="516" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:353 %weight_buffer_addr_38 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_167_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_38"/></StgValue>
</operation>

<operation id="517" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:462 %W2_addr_read_29 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_29"/></StgValue>
</operation>

<operation id="518" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:573 %tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_27, i16 %W2_addr_read_26, i16 %W2_addr_read_25, i16 %W2_addr_read_24

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="519" st_id="45" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:574 %store_ln63 = store i64 %tmp_37, i10 %weight_buffer_addr_38

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="520" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:755 %W3_addr_read_29 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_29"/></StgValue>
</operation>

<operation id="521" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1049 %W4_addr_read_30 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_30"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="522" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:170 %W1_addr_read_30 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_30"/></StgValue>
</operation>

<operation id="523" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:463 %W2_addr_read_30 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_30"/></StgValue>
</operation>

<operation id="524" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:644 %tmp_199 = or i10 %tmp_161, i10 6

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="525" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:645 %tmp_199_cast = zext i10 %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="526" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:646 %weight_buffer_addr_70 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_199_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_70"/></StgValue>
</operation>

<operation id="527" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:756 %W3_addr_read_30 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_30"/></StgValue>
</operation>

<operation id="528" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:866 %tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_27, i16 %W3_addr_read_26, i16 %W3_addr_read_25, i16 %W3_addr_read_24

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="529" st_id="46" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:867 %store_ln63 = store i64 %tmp_69, i10 %weight_buffer_addr_70

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="530" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1050 %W4_addr_read_31 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_31"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="531" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:171 %W1_addr_read_31 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_31"/></StgValue>
</operation>

<operation id="532" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:464 %W2_addr_read_31 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_31"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:757 %W3_addr_read_31 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_31"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:940 %tmp_232 = or i10 %tmp_193, i10 7

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:941 %tmp_232_cast = zext i10 %tmp_232

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:942 %weight_buffer_addr_103 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_103"/></StgValue>
</operation>

<operation id="537" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1051 %W4_addr_read_32 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_32"/></StgValue>
</operation>

<operation id="538" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1161 %tmp_102 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_31, i16 %W4_addr_read_30, i16 %W4_addr_read_29, i16 %W4_addr_read_28

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="539" st_id="47" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1162 %store_ln63 = store i64 %tmp_102, i10 %weight_buffer_addr_103

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="540" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:61 %tmp_136 = or i10 %tmp_128, i10 7

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:62 %tmp_136_cast = zext i10 %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:63 %weight_buffer_addr_7 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_7"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:172 %W1_addr_read_32 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_32"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:282 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_31, i16 %W1_addr_read_30, i16 %W1_addr_read_29, i16 %W1_addr_read_28

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:283 %store_ln63 = store i64 %tmp_8, i10 %weight_buffer_addr_7

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:465 %W2_addr_read_32 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_32"/></StgValue>
</operation>

<operation id="547" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:758 %W3_addr_read_32 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_32"/></StgValue>
</operation>

<operation id="548" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1052 %W4_addr_read_33 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_33"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="549" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:173 %W1_addr_read_33 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_33"/></StgValue>
</operation>

<operation id="550" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:354 %tmp_168 = or i10 %tmp_129, i10 7

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="551" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:355 %tmp_168_cast = zext i10 %tmp_168

]]></Node>
<StgValue><ssdm name="tmp_168_cast"/></StgValue>
</operation>

<operation id="552" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:356 %weight_buffer_addr_39 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_168_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_39"/></StgValue>
</operation>

<operation id="553" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:466 %W2_addr_read_33 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_33"/></StgValue>
</operation>

<operation id="554" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:575 %tmp_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_31, i16 %W2_addr_read_30, i16 %W2_addr_read_29, i16 %W2_addr_read_28

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="555" st_id="49" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:576 %store_ln63 = store i64 %tmp_38, i10 %weight_buffer_addr_39

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="556" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:759 %W3_addr_read_33 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_33"/></StgValue>
</operation>

<operation id="557" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1053 %W4_addr_read_34 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_34"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="558" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:174 %W1_addr_read_34 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_34"/></StgValue>
</operation>

<operation id="559" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:467 %W2_addr_read_34 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_34"/></StgValue>
</operation>

<operation id="560" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:647 %tmp_200 = or i10 %tmp_161, i10 7

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="561" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:648 %tmp_200_cast = zext i10 %tmp_200

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="562" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:649 %weight_buffer_addr_71 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_200_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_71"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:760 %W3_addr_read_34 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_34"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:868 %tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_31, i16 %W3_addr_read_30, i16 %W3_addr_read_29, i16 %W3_addr_read_28

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:869 %store_ln63 = store i64 %tmp_70, i10 %weight_buffer_addr_71

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="566" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1054 %W4_addr_read_35 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_35"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="567" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:175 %W1_addr_read_35 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_35"/></StgValue>
</operation>

<operation id="568" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:468 %W2_addr_read_35 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_35"/></StgValue>
</operation>

<operation id="569" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:761 %W3_addr_read_35 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_35"/></StgValue>
</operation>

<operation id="570" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:943 %tmp_233 = or i10 %tmp_193, i10 8

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="571" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:944 %tmp_233_cast = zext i10 %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="572" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:945 %weight_buffer_addr_104 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_104"/></StgValue>
</operation>

<operation id="573" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1055 %W4_addr_read_36 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_36"/></StgValue>
</operation>

<operation id="574" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1163 %tmp_103 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_35, i16 %W4_addr_read_34, i16 %W4_addr_read_33, i16 %W4_addr_read_32

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="575" st_id="51" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1164 %store_ln63 = store i64 %tmp_103, i10 %weight_buffer_addr_104

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="576" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:64 %tmp_137 = or i10 %tmp_128, i10 8

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="577" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:65 %tmp_137_cast = zext i10 %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="578" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:66 %weight_buffer_addr_8 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_8"/></StgValue>
</operation>

<operation id="579" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:176 %W1_addr_read_36 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_36"/></StgValue>
</operation>

<operation id="580" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:284 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_35, i16 %W1_addr_read_34, i16 %W1_addr_read_33, i16 %W1_addr_read_32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="581" st_id="52" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:285 %store_ln63 = store i64 %tmp_9, i10 %weight_buffer_addr_8

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="582" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:469 %W2_addr_read_36 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_36"/></StgValue>
</operation>

<operation id="583" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:762 %W3_addr_read_36 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_36"/></StgValue>
</operation>

<operation id="584" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1056 %W4_addr_read_37 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_37"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="585" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:177 %W1_addr_read_37 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_37"/></StgValue>
</operation>

<operation id="586" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:357 %tmp_169 = or i10 %tmp_129, i10 8

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="587" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:358 %tmp_169_cast = zext i10 %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="588" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:359 %weight_buffer_addr_40 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_169_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_40"/></StgValue>
</operation>

<operation id="589" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:470 %W2_addr_read_37 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_37"/></StgValue>
</operation>

<operation id="590" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:577 %tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_35, i16 %W2_addr_read_34, i16 %W2_addr_read_33, i16 %W2_addr_read_32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="591" st_id="53" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:578 %store_ln63 = store i64 %tmp_39, i10 %weight_buffer_addr_40

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="592" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:763 %W3_addr_read_37 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_37"/></StgValue>
</operation>

<operation id="593" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1057 %W4_addr_read_38 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_38"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="594" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:178 %W1_addr_read_38 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_38"/></StgValue>
</operation>

<operation id="595" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:471 %W2_addr_read_38 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_38"/></StgValue>
</operation>

<operation id="596" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:650 %tmp_201 = or i10 %tmp_161, i10 8

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="597" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:651 %tmp_201_cast = zext i10 %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="598" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:652 %weight_buffer_addr_72 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_72"/></StgValue>
</operation>

<operation id="599" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:764 %W3_addr_read_38 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_38"/></StgValue>
</operation>

<operation id="600" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:870 %tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_35, i16 %W3_addr_read_34, i16 %W3_addr_read_33, i16 %W3_addr_read_32

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="601" st_id="54" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:871 %store_ln63 = store i64 %tmp_71, i10 %weight_buffer_addr_72

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="602" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1058 %W4_addr_read_39 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_39"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="603" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:179 %W1_addr_read_39 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_39"/></StgValue>
</operation>

<operation id="604" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:472 %W2_addr_read_39 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_39"/></StgValue>
</operation>

<operation id="605" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:765 %W3_addr_read_39 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_39"/></StgValue>
</operation>

<operation id="606" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:946 %tmp_234 = or i10 %tmp_193, i10 9

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="607" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:947 %tmp_234_cast = zext i10 %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="608" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:948 %weight_buffer_addr_105 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_105"/></StgValue>
</operation>

<operation id="609" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1059 %W4_addr_read_40 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_40"/></StgValue>
</operation>

<operation id="610" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1165 %tmp_104 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_39, i16 %W4_addr_read_38, i16 %W4_addr_read_37, i16 %W4_addr_read_36

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="611" st_id="55" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1166 %store_ln63 = store i64 %tmp_104, i10 %weight_buffer_addr_105

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="612" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:67 %tmp_138 = or i10 %tmp_128, i10 9

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="613" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:68 %tmp_138_cast = zext i10 %tmp_138

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="614" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:69 %weight_buffer_addr_9 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_9"/></StgValue>
</operation>

<operation id="615" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:180 %W1_addr_read_40 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_40"/></StgValue>
</operation>

<operation id="616" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:286 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_39, i16 %W1_addr_read_38, i16 %W1_addr_read_37, i16 %W1_addr_read_36

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="617" st_id="56" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:287 %store_ln63 = store i64 %tmp_s, i10 %weight_buffer_addr_9

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="618" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:473 %W2_addr_read_40 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_40"/></StgValue>
</operation>

<operation id="619" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:766 %W3_addr_read_40 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_40"/></StgValue>
</operation>

<operation id="620" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1060 %W4_addr_read_41 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_41"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="621" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:181 %W1_addr_read_41 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_41"/></StgValue>
</operation>

<operation id="622" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:360 %tmp_170 = or i10 %tmp_129, i10 9

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="623" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:361 %tmp_170_cast = zext i10 %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="624" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:362 %weight_buffer_addr_41 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_170_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_41"/></StgValue>
</operation>

<operation id="625" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:474 %W2_addr_read_41 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_41"/></StgValue>
</operation>

<operation id="626" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:579 %tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_39, i16 %W2_addr_read_38, i16 %W2_addr_read_37, i16 %W2_addr_read_36

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="627" st_id="57" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:580 %store_ln63 = store i64 %tmp_40, i10 %weight_buffer_addr_41

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="628" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:767 %W3_addr_read_41 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_41"/></StgValue>
</operation>

<operation id="629" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1061 %W4_addr_read_42 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_42"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="630" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:182 %W1_addr_read_42 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_42"/></StgValue>
</operation>

<operation id="631" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:475 %W2_addr_read_42 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_42"/></StgValue>
</operation>

<operation id="632" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:653 %tmp_202 = or i10 %tmp_161, i10 9

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="633" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:654 %tmp_202_cast = zext i10 %tmp_202

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="634" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:655 %weight_buffer_addr_73 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_73"/></StgValue>
</operation>

<operation id="635" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:768 %W3_addr_read_42 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_42"/></StgValue>
</operation>

<operation id="636" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:872 %tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_39, i16 %W3_addr_read_38, i16 %W3_addr_read_37, i16 %W3_addr_read_36

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="637" st_id="58" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:873 %store_ln63 = store i64 %tmp_72, i10 %weight_buffer_addr_73

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="638" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1062 %W4_addr_read_43 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_43"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="639" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:183 %W1_addr_read_43 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_43"/></StgValue>
</operation>

<operation id="640" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:476 %W2_addr_read_43 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_43"/></StgValue>
</operation>

<operation id="641" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:769 %W3_addr_read_43 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_43"/></StgValue>
</operation>

<operation id="642" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:949 %tmp_235 = or i10 %tmp_193, i10 10

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="643" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:950 %tmp_235_cast = zext i10 %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="644" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:951 %weight_buffer_addr_106 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_235_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_106"/></StgValue>
</operation>

<operation id="645" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1063 %W4_addr_read_44 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_44"/></StgValue>
</operation>

<operation id="646" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1167 %tmp_105 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_43, i16 %W4_addr_read_42, i16 %W4_addr_read_41, i16 %W4_addr_read_40

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="647" st_id="59" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1168 %store_ln63 = store i64 %tmp_105, i10 %weight_buffer_addr_106

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="648" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:70 %tmp_139 = or i10 %tmp_128, i10 10

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="649" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:71 %tmp_139_cast = zext i10 %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="650" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:72 %weight_buffer_addr_10 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_10"/></StgValue>
</operation>

<operation id="651" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:184 %W1_addr_read_44 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_44"/></StgValue>
</operation>

<operation id="652" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:288 %tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_43, i16 %W1_addr_read_42, i16 %W1_addr_read_41, i16 %W1_addr_read_40

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="653" st_id="60" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:289 %store_ln63 = store i64 %tmp_1, i10 %weight_buffer_addr_10

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="654" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:477 %W2_addr_read_44 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_44"/></StgValue>
</operation>

<operation id="655" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:770 %W3_addr_read_44 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_44"/></StgValue>
</operation>

<operation id="656" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1064 %W4_addr_read_45 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_45"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="657" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:185 %W1_addr_read_45 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_45"/></StgValue>
</operation>

<operation id="658" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:363 %tmp_171 = or i10 %tmp_129, i10 10

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="659" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:364 %tmp_171_cast = zext i10 %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="660" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:365 %weight_buffer_addr_42 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_171_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_42"/></StgValue>
</operation>

<operation id="661" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:478 %W2_addr_read_45 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_45"/></StgValue>
</operation>

<operation id="662" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:581 %tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_43, i16 %W2_addr_read_42, i16 %W2_addr_read_41, i16 %W2_addr_read_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="663" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:582 %store_ln63 = store i64 %tmp_41, i10 %weight_buffer_addr_42

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="664" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:771 %W3_addr_read_45 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_45"/></StgValue>
</operation>

<operation id="665" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1065 %W4_addr_read_46 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_46"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="666" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:186 %W1_addr_read_46 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_46"/></StgValue>
</operation>

<operation id="667" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:479 %W2_addr_read_46 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_46"/></StgValue>
</operation>

<operation id="668" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:656 %tmp_203 = or i10 %tmp_161, i10 10

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="669" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:657 %tmp_203_cast = zext i10 %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="670" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:658 %weight_buffer_addr_74 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_203_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_74"/></StgValue>
</operation>

<operation id="671" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:772 %W3_addr_read_46 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_46"/></StgValue>
</operation>

<operation id="672" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:874 %tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_43, i16 %W3_addr_read_42, i16 %W3_addr_read_41, i16 %W3_addr_read_40

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="673" st_id="62" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:875 %store_ln63 = store i64 %tmp_73, i10 %weight_buffer_addr_74

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="674" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1066 %W4_addr_read_47 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_47"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="675" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:187 %W1_addr_read_47 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_47"/></StgValue>
</operation>

<operation id="676" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:480 %W2_addr_read_47 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_47"/></StgValue>
</operation>

<operation id="677" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:773 %W3_addr_read_47 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_47"/></StgValue>
</operation>

<operation id="678" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:952 %tmp_236 = or i10 %tmp_193, i10 11

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="679" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:953 %tmp_236_cast = zext i10 %tmp_236

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="680" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:954 %weight_buffer_addr_107 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_236_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_107"/></StgValue>
</operation>

<operation id="681" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1067 %W4_addr_read_48 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_48"/></StgValue>
</operation>

<operation id="682" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1169 %tmp_106 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_47, i16 %W4_addr_read_46, i16 %W4_addr_read_45, i16 %W4_addr_read_44

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="683" st_id="63" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1170 %store_ln63 = store i64 %tmp_106, i10 %weight_buffer_addr_107

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="684" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:73 %tmp_140 = or i10 %tmp_128, i10 11

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="685" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:74 %tmp_140_cast = zext i10 %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="686" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:75 %weight_buffer_addr_11 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_11"/></StgValue>
</operation>

<operation id="687" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:188 %W1_addr_read_48 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_48"/></StgValue>
</operation>

<operation id="688" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:290 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_47, i16 %W1_addr_read_46, i16 %W1_addr_read_45, i16 %W1_addr_read_44

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="689" st_id="64" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:291 %store_ln63 = store i64 %tmp_10, i10 %weight_buffer_addr_11

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="690" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:481 %W2_addr_read_48 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_48"/></StgValue>
</operation>

<operation id="691" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:774 %W3_addr_read_48 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_48"/></StgValue>
</operation>

<operation id="692" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1068 %W4_addr_read_49 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_49"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="693" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:189 %W1_addr_read_49 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_49"/></StgValue>
</operation>

<operation id="694" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:366 %tmp_172 = or i10 %tmp_129, i10 11

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="695" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:367 %tmp_172_cast = zext i10 %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="696" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:368 %weight_buffer_addr_43 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_172_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_43"/></StgValue>
</operation>

<operation id="697" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:482 %W2_addr_read_49 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_49"/></StgValue>
</operation>

<operation id="698" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:583 %tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_47, i16 %W2_addr_read_46, i16 %W2_addr_read_45, i16 %W2_addr_read_44

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="699" st_id="65" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:584 %store_ln63 = store i64 %tmp_42, i10 %weight_buffer_addr_43

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="700" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:775 %W3_addr_read_49 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_49"/></StgValue>
</operation>

<operation id="701" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1069 %W4_addr_read_50 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_50"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="702" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:190 %W1_addr_read_50 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_50"/></StgValue>
</operation>

<operation id="703" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:483 %W2_addr_read_50 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_50"/></StgValue>
</operation>

<operation id="704" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:659 %tmp_204 = or i10 %tmp_161, i10 11

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="705" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:660 %tmp_204_cast = zext i10 %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="706" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:661 %weight_buffer_addr_75 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_75"/></StgValue>
</operation>

<operation id="707" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:776 %W3_addr_read_50 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_50"/></StgValue>
</operation>

<operation id="708" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:876 %tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_47, i16 %W3_addr_read_46, i16 %W3_addr_read_45, i16 %W3_addr_read_44

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="709" st_id="66" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:877 %store_ln63 = store i64 %tmp_74, i10 %weight_buffer_addr_75

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="710" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1070 %W4_addr_read_51 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_51"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="711" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:191 %W1_addr_read_51 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_51"/></StgValue>
</operation>

<operation id="712" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:484 %W2_addr_read_51 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_51"/></StgValue>
</operation>

<operation id="713" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:777 %W3_addr_read_51 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_51"/></StgValue>
</operation>

<operation id="714" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:955 %tmp_237 = or i10 %tmp_193, i10 12

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="715" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:956 %tmp_237_cast = zext i10 %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_237_cast"/></StgValue>
</operation>

<operation id="716" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:957 %weight_buffer_addr_108 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_108"/></StgValue>
</operation>

<operation id="717" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1071 %W4_addr_read_52 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_52"/></StgValue>
</operation>

<operation id="718" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1171 %tmp_107 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_51, i16 %W4_addr_read_50, i16 %W4_addr_read_49, i16 %W4_addr_read_48

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="719" st_id="67" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1172 %store_ln63 = store i64 %tmp_107, i10 %weight_buffer_addr_108

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="720" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:76 %tmp_141 = or i10 %tmp_128, i10 12

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="721" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:77 %tmp_141_cast = zext i10 %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="722" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:78 %weight_buffer_addr_12 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_12"/></StgValue>
</operation>

<operation id="723" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:192 %W1_addr_read_52 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_52"/></StgValue>
</operation>

<operation id="724" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:292 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_51, i16 %W1_addr_read_50, i16 %W1_addr_read_49, i16 %W1_addr_read_48

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="725" st_id="68" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:293 %store_ln63 = store i64 %tmp_11, i10 %weight_buffer_addr_12

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="726" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:485 %W2_addr_read_52 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_52"/></StgValue>
</operation>

<operation id="727" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:778 %W3_addr_read_52 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_52"/></StgValue>
</operation>

<operation id="728" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1072 %W4_addr_read_53 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_53"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="729" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:193 %W1_addr_read_53 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_53"/></StgValue>
</operation>

<operation id="730" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:369 %tmp_173 = or i10 %tmp_129, i10 12

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="731" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:370 %tmp_173_cast = zext i10 %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="732" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:371 %weight_buffer_addr_44 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_173_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_44"/></StgValue>
</operation>

<operation id="733" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:486 %W2_addr_read_53 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_53"/></StgValue>
</operation>

<operation id="734" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:585 %tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_51, i16 %W2_addr_read_50, i16 %W2_addr_read_49, i16 %W2_addr_read_48

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="735" st_id="69" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:586 %store_ln63 = store i64 %tmp_43, i10 %weight_buffer_addr_44

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="736" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:779 %W3_addr_read_53 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_53"/></StgValue>
</operation>

<operation id="737" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1073 %W4_addr_read_54 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_54"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="738" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:194 %W1_addr_read_54 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_54"/></StgValue>
</operation>

<operation id="739" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:487 %W2_addr_read_54 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_54"/></StgValue>
</operation>

<operation id="740" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:662 %tmp_205 = or i10 %tmp_161, i10 12

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="741" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:663 %tmp_205_cast = zext i10 %tmp_205

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="742" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:664 %weight_buffer_addr_76 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_76"/></StgValue>
</operation>

<operation id="743" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:780 %W3_addr_read_54 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_54"/></StgValue>
</operation>

<operation id="744" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:878 %tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_51, i16 %W3_addr_read_50, i16 %W3_addr_read_49, i16 %W3_addr_read_48

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="745" st_id="70" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:879 %store_ln63 = store i64 %tmp_75, i10 %weight_buffer_addr_76

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="746" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1074 %W4_addr_read_55 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_55"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="747" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:195 %W1_addr_read_55 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_55"/></StgValue>
</operation>

<operation id="748" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:488 %W2_addr_read_55 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_55"/></StgValue>
</operation>

<operation id="749" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:781 %W3_addr_read_55 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_55"/></StgValue>
</operation>

<operation id="750" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:958 %tmp_238 = or i10 %tmp_193, i10 13

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="751" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:959 %tmp_238_cast = zext i10 %tmp_238

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="752" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:960 %weight_buffer_addr_109 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_109"/></StgValue>
</operation>

<operation id="753" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1075 %W4_addr_read_56 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_56"/></StgValue>
</operation>

<operation id="754" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1173 %tmp_108 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_55, i16 %W4_addr_read_54, i16 %W4_addr_read_53, i16 %W4_addr_read_52

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="755" st_id="71" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1174 %store_ln63 = store i64 %tmp_108, i10 %weight_buffer_addr_109

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="756" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:79 %tmp_142 = or i10 %tmp_128, i10 13

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="757" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:80 %tmp_142_cast = zext i10 %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="758" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:81 %weight_buffer_addr_13 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_13"/></StgValue>
</operation>

<operation id="759" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:196 %W1_addr_read_56 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_56"/></StgValue>
</operation>

<operation id="760" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:294 %tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_55, i16 %W1_addr_read_54, i16 %W1_addr_read_53, i16 %W1_addr_read_52

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="761" st_id="72" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:295 %store_ln63 = store i64 %tmp_12, i10 %weight_buffer_addr_13

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="762" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:489 %W2_addr_read_56 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_56"/></StgValue>
</operation>

<operation id="763" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:782 %W3_addr_read_56 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_56"/></StgValue>
</operation>

<operation id="764" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1076 %W4_addr_read_57 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_57"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="765" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:197 %W1_addr_read_57 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_57"/></StgValue>
</operation>

<operation id="766" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:372 %tmp_174 = or i10 %tmp_129, i10 13

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="767" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:373 %tmp_174_cast = zext i10 %tmp_174

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="768" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:374 %weight_buffer_addr_45 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_174_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_45"/></StgValue>
</operation>

<operation id="769" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:490 %W2_addr_read_57 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_57"/></StgValue>
</operation>

<operation id="770" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:587 %tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_55, i16 %W2_addr_read_54, i16 %W2_addr_read_53, i16 %W2_addr_read_52

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="771" st_id="73" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:588 %store_ln63 = store i64 %tmp_44, i10 %weight_buffer_addr_45

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="772" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:783 %W3_addr_read_57 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_57"/></StgValue>
</operation>

<operation id="773" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1077 %W4_addr_read_58 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_58"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="774" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:198 %W1_addr_read_58 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_58"/></StgValue>
</operation>

<operation id="775" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:491 %W2_addr_read_58 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_58"/></StgValue>
</operation>

<operation id="776" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:665 %tmp_206 = or i10 %tmp_161, i10 13

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="777" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:666 %tmp_206_cast = zext i10 %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="778" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:667 %weight_buffer_addr_77 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_77"/></StgValue>
</operation>

<operation id="779" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:784 %W3_addr_read_58 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_58"/></StgValue>
</operation>

<operation id="780" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:880 %tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_55, i16 %W3_addr_read_54, i16 %W3_addr_read_53, i16 %W3_addr_read_52

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="781" st_id="74" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:881 %store_ln63 = store i64 %tmp_76, i10 %weight_buffer_addr_77

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="782" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1078 %W4_addr_read_59 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_59"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="783" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:199 %W1_addr_read_59 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_59"/></StgValue>
</operation>

<operation id="784" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:492 %W2_addr_read_59 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_59"/></StgValue>
</operation>

<operation id="785" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:785 %W3_addr_read_59 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_59"/></StgValue>
</operation>

<operation id="786" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:961 %tmp_239 = or i10 %tmp_193, i10 14

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="787" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:962 %tmp_239_cast = zext i10 %tmp_239

]]></Node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="788" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:963 %weight_buffer_addr_110 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_110"/></StgValue>
</operation>

<operation id="789" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1079 %W4_addr_read_60 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_60"/></StgValue>
</operation>

<operation id="790" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1175 %tmp_109 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_59, i16 %W4_addr_read_58, i16 %W4_addr_read_57, i16 %W4_addr_read_56

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="791" st_id="75" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1176 %store_ln63 = store i64 %tmp_109, i10 %weight_buffer_addr_110

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="792" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:82 %tmp_143 = or i10 %tmp_128, i10 14

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="793" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:83 %tmp_143_cast = zext i10 %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="794" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:84 %weight_buffer_addr_14 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_14"/></StgValue>
</operation>

<operation id="795" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:200 %W1_addr_read_60 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_60"/></StgValue>
</operation>

<operation id="796" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:296 %tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_59, i16 %W1_addr_read_58, i16 %W1_addr_read_57, i16 %W1_addr_read_56

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="797" st_id="76" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:297 %store_ln63 = store i64 %tmp_13, i10 %weight_buffer_addr_14

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="798" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:493 %W2_addr_read_60 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_60"/></StgValue>
</operation>

<operation id="799" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:786 %W3_addr_read_60 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_60"/></StgValue>
</operation>

<operation id="800" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1080 %W4_addr_read_61 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_61"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="801" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:201 %W1_addr_read_61 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_61"/></StgValue>
</operation>

<operation id="802" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:375 %tmp_175 = or i10 %tmp_129, i10 14

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="803" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:376 %tmp_175_cast = zext i10 %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="804" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:377 %weight_buffer_addr_46 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_175_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_46"/></StgValue>
</operation>

<operation id="805" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:494 %W2_addr_read_61 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_61"/></StgValue>
</operation>

<operation id="806" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:589 %tmp_45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_59, i16 %W2_addr_read_58, i16 %W2_addr_read_57, i16 %W2_addr_read_56

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="807" st_id="77" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:590 %store_ln63 = store i64 %tmp_45, i10 %weight_buffer_addr_46

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="808" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:787 %W3_addr_read_61 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_61"/></StgValue>
</operation>

<operation id="809" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1081 %W4_addr_read_62 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_62"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="810" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:202 %W1_addr_read_62 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_62"/></StgValue>
</operation>

<operation id="811" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:495 %W2_addr_read_62 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_62"/></StgValue>
</operation>

<operation id="812" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:668 %tmp_207 = or i10 %tmp_161, i10 14

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="813" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:669 %tmp_207_cast = zext i10 %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="814" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:670 %weight_buffer_addr_78 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_78"/></StgValue>
</operation>

<operation id="815" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:788 %W3_addr_read_62 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_62"/></StgValue>
</operation>

<operation id="816" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:882 %tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_59, i16 %W3_addr_read_58, i16 %W3_addr_read_57, i16 %W3_addr_read_56

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="817" st_id="78" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:883 %store_ln63 = store i64 %tmp_77, i10 %weight_buffer_addr_78

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="818" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1082 %W4_addr_read_63 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_63"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="819" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:203 %W1_addr_read_63 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_63"/></StgValue>
</operation>

<operation id="820" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:496 %W2_addr_read_63 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_63"/></StgValue>
</operation>

<operation id="821" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:789 %W3_addr_read_63 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_63"/></StgValue>
</operation>

<operation id="822" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:964 %tmp_240 = or i10 %tmp_193, i10 15

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="823" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:965 %tmp_240_cast = zext i10 %tmp_240

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="824" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:966 %weight_buffer_addr_111 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_111"/></StgValue>
</operation>

<operation id="825" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1083 %W4_addr_read_64 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_64"/></StgValue>
</operation>

<operation id="826" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1177 %tmp_110 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_63, i16 %W4_addr_read_62, i16 %W4_addr_read_61, i16 %W4_addr_read_60

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="827" st_id="79" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1178 %store_ln63 = store i64 %tmp_110, i10 %weight_buffer_addr_111

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="828" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:85 %tmp_144 = or i10 %tmp_128, i10 15

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="829" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:86 %tmp_144_cast = zext i10 %tmp_144

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="830" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:87 %weight_buffer_addr_15 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_15"/></StgValue>
</operation>

<operation id="831" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:204 %W1_addr_read_64 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_64"/></StgValue>
</operation>

<operation id="832" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:298 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_63, i16 %W1_addr_read_62, i16 %W1_addr_read_61, i16 %W1_addr_read_60

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="833" st_id="80" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:299 %store_ln63 = store i64 %tmp_14, i10 %weight_buffer_addr_15

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="834" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:497 %W2_addr_read_64 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_64"/></StgValue>
</operation>

<operation id="835" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:790 %W3_addr_read_64 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_64"/></StgValue>
</operation>

<operation id="836" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1084 %W4_addr_read_65 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_65"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="837" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:205 %W1_addr_read_65 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_65"/></StgValue>
</operation>

<operation id="838" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:378 %tmp_176 = or i10 %tmp_129, i10 15

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="839" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:379 %tmp_176_cast = zext i10 %tmp_176

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="840" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:380 %weight_buffer_addr_47 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_176_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_47"/></StgValue>
</operation>

<operation id="841" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:498 %W2_addr_read_65 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_65"/></StgValue>
</operation>

<operation id="842" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:591 %tmp_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_63, i16 %W2_addr_read_62, i16 %W2_addr_read_61, i16 %W2_addr_read_60

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="843" st_id="81" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:592 %store_ln63 = store i64 %tmp_46, i10 %weight_buffer_addr_47

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="844" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:791 %W3_addr_read_65 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_65"/></StgValue>
</operation>

<operation id="845" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1085 %W4_addr_read_66 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_66"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="846" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:206 %W1_addr_read_66 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_66"/></StgValue>
</operation>

<operation id="847" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:499 %W2_addr_read_66 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_66"/></StgValue>
</operation>

<operation id="848" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:671 %tmp_208 = or i10 %tmp_161, i10 15

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="849" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:672 %tmp_208_cast = zext i10 %tmp_208

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="850" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:673 %weight_buffer_addr_79 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_79"/></StgValue>
</operation>

<operation id="851" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:792 %W3_addr_read_66 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_66"/></StgValue>
</operation>

<operation id="852" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:884 %tmp_78 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_63, i16 %W3_addr_read_62, i16 %W3_addr_read_61, i16 %W3_addr_read_60

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="853" st_id="82" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:885 %store_ln63 = store i64 %tmp_78, i10 %weight_buffer_addr_79

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="854" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1086 %W4_addr_read_67 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_67"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="855" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:207 %W1_addr_read_67 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_67"/></StgValue>
</operation>

<operation id="856" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:500 %W2_addr_read_67 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_67"/></StgValue>
</operation>

<operation id="857" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:793 %W3_addr_read_67 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_67"/></StgValue>
</operation>

<operation id="858" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:967 %tmp_241 = or i10 %tmp_193, i10 16

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="859" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:968 %tmp_241_cast = zext i10 %tmp_241

]]></Node>
<StgValue><ssdm name="tmp_241_cast"/></StgValue>
</operation>

<operation id="860" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:969 %weight_buffer_addr_112 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_112"/></StgValue>
</operation>

<operation id="861" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1087 %W4_addr_read_68 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_68"/></StgValue>
</operation>

<operation id="862" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1179 %tmp_111 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_67, i16 %W4_addr_read_66, i16 %W4_addr_read_65, i16 %W4_addr_read_64

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="863" st_id="83" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1180 %store_ln63 = store i64 %tmp_111, i10 %weight_buffer_addr_112

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="864" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:88 %tmp_145 = or i10 %tmp_128, i10 16

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="865" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:89 %tmp_145_cast = zext i10 %tmp_145

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="866" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:90 %weight_buffer_addr_16 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_16"/></StgValue>
</operation>

<operation id="867" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:208 %W1_addr_read_68 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_68"/></StgValue>
</operation>

<operation id="868" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:300 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_67, i16 %W1_addr_read_66, i16 %W1_addr_read_65, i16 %W1_addr_read_64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="869" st_id="84" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:301 %store_ln63 = store i64 %tmp_15, i10 %weight_buffer_addr_16

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="870" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:501 %W2_addr_read_68 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_68"/></StgValue>
</operation>

<operation id="871" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:794 %W3_addr_read_68 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_68"/></StgValue>
</operation>

<operation id="872" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1088 %W4_addr_read_69 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_69"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="873" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:209 %W1_addr_read_69 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_69"/></StgValue>
</operation>

<operation id="874" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:381 %tmp_177 = or i10 %tmp_129, i10 16

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="875" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:382 %tmp_177_cast = zext i10 %tmp_177

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="876" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:383 %weight_buffer_addr_48 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_177_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_48"/></StgValue>
</operation>

<operation id="877" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:502 %W2_addr_read_69 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_69"/></StgValue>
</operation>

<operation id="878" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:593 %tmp_47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_67, i16 %W2_addr_read_66, i16 %W2_addr_read_65, i16 %W2_addr_read_64

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="879" st_id="85" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:594 %store_ln63 = store i64 %tmp_47, i10 %weight_buffer_addr_48

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="880" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:795 %W3_addr_read_69 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_69"/></StgValue>
</operation>

<operation id="881" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1089 %W4_addr_read_70 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_70"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="882" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:210 %W1_addr_read_70 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_70"/></StgValue>
</operation>

<operation id="883" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:503 %W2_addr_read_70 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_70"/></StgValue>
</operation>

<operation id="884" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:674 %tmp_209 = or i10 %tmp_161, i10 16

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="885" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:675 %tmp_209_cast = zext i10 %tmp_209

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="886" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:676 %weight_buffer_addr_80 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_80"/></StgValue>
</operation>

<operation id="887" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:796 %W3_addr_read_70 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_70"/></StgValue>
</operation>

<operation id="888" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:886 %tmp_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_67, i16 %W3_addr_read_66, i16 %W3_addr_read_65, i16 %W3_addr_read_64

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="889" st_id="86" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:887 %store_ln63 = store i64 %tmp_79, i10 %weight_buffer_addr_80

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="890" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1090 %W4_addr_read_71 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_71"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="891" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:211 %W1_addr_read_71 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_71"/></StgValue>
</operation>

<operation id="892" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:504 %W2_addr_read_71 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_71"/></StgValue>
</operation>

<operation id="893" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:797 %W3_addr_read_71 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_71"/></StgValue>
</operation>

<operation id="894" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:970 %tmp_242 = or i10 %tmp_193, i10 17

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="895" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:971 %tmp_242_cast = zext i10 %tmp_242

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="896" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:972 %weight_buffer_addr_113 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_242_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_113"/></StgValue>
</operation>

<operation id="897" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1091 %W4_addr_read_72 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_72"/></StgValue>
</operation>

<operation id="898" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1181 %tmp_112 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_71, i16 %W4_addr_read_70, i16 %W4_addr_read_69, i16 %W4_addr_read_68

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="899" st_id="87" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1182 %store_ln63 = store i64 %tmp_112, i10 %weight_buffer_addr_113

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="900" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:91 %tmp_146 = or i10 %tmp_128, i10 17

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="901" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:92 %tmp_146_cast = zext i10 %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="902" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:93 %weight_buffer_addr_17 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_17"/></StgValue>
</operation>

<operation id="903" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:212 %W1_addr_read_72 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_72"/></StgValue>
</operation>

<operation id="904" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:302 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_71, i16 %W1_addr_read_70, i16 %W1_addr_read_69, i16 %W1_addr_read_68

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="905" st_id="88" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:303 %store_ln63 = store i64 %tmp_16, i10 %weight_buffer_addr_17

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="906" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:505 %W2_addr_read_72 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_72"/></StgValue>
</operation>

<operation id="907" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:798 %W3_addr_read_72 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_72"/></StgValue>
</operation>

<operation id="908" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1092 %W4_addr_read_73 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_73"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="909" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:213 %W1_addr_read_73 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_73"/></StgValue>
</operation>

<operation id="910" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:384 %tmp_178 = or i10 %tmp_129, i10 17

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="911" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:385 %tmp_178_cast = zext i10 %tmp_178

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="912" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:386 %weight_buffer_addr_49 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_49"/></StgValue>
</operation>

<operation id="913" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:506 %W2_addr_read_73 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_73"/></StgValue>
</operation>

<operation id="914" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:595 %tmp_48 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_71, i16 %W2_addr_read_70, i16 %W2_addr_read_69, i16 %W2_addr_read_68

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="915" st_id="89" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:596 %store_ln63 = store i64 %tmp_48, i10 %weight_buffer_addr_49

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="916" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:799 %W3_addr_read_73 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_73"/></StgValue>
</operation>

<operation id="917" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1093 %W4_addr_read_74 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_74"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="918" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:214 %W1_addr_read_74 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_74"/></StgValue>
</operation>

<operation id="919" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:507 %W2_addr_read_74 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_74"/></StgValue>
</operation>

<operation id="920" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:677 %tmp_210 = or i10 %tmp_161, i10 17

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="921" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:678 %tmp_210_cast = zext i10 %tmp_210

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="922" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:679 %weight_buffer_addr_81 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_81"/></StgValue>
</operation>

<operation id="923" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:800 %W3_addr_read_74 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_74"/></StgValue>
</operation>

<operation id="924" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:888 %tmp_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_71, i16 %W3_addr_read_70, i16 %W3_addr_read_69, i16 %W3_addr_read_68

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="925" st_id="90" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:889 %store_ln63 = store i64 %tmp_80, i10 %weight_buffer_addr_81

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="926" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1094 %W4_addr_read_75 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_75"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="927" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:215 %W1_addr_read_75 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_75"/></StgValue>
</operation>

<operation id="928" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:508 %W2_addr_read_75 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_75"/></StgValue>
</operation>

<operation id="929" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:801 %W3_addr_read_75 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_75"/></StgValue>
</operation>

<operation id="930" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:973 %tmp_243 = or i10 %tmp_193, i10 18

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="931" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:974 %tmp_243_cast = zext i10 %tmp_243

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="932" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:975 %weight_buffer_addr_114 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_114"/></StgValue>
</operation>

<operation id="933" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1095 %W4_addr_read_76 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_76"/></StgValue>
</operation>

<operation id="934" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1183 %tmp_113 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_75, i16 %W4_addr_read_74, i16 %W4_addr_read_73, i16 %W4_addr_read_72

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="935" st_id="91" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1184 %store_ln63 = store i64 %tmp_113, i10 %weight_buffer_addr_114

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="936" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:94 %tmp_147 = or i10 %tmp_128, i10 18

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="937" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:95 %tmp_147_cast = zext i10 %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="938" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:96 %weight_buffer_addr_18 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_18"/></StgValue>
</operation>

<operation id="939" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:216 %W1_addr_read_76 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_76"/></StgValue>
</operation>

<operation id="940" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:304 %tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_75, i16 %W1_addr_read_74, i16 %W1_addr_read_73, i16 %W1_addr_read_72

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="941" st_id="92" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:305 %store_ln63 = store i64 %tmp_17, i10 %weight_buffer_addr_18

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="942" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:509 %W2_addr_read_76 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_76"/></StgValue>
</operation>

<operation id="943" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:802 %W3_addr_read_76 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_76"/></StgValue>
</operation>

<operation id="944" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1096 %W4_addr_read_77 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_77"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="945" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:217 %W1_addr_read_77 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_77"/></StgValue>
</operation>

<operation id="946" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:387 %tmp_179 = or i10 %tmp_129, i10 18

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="947" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:388 %tmp_179_cast = zext i10 %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="948" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:389 %weight_buffer_addr_50 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_50"/></StgValue>
</operation>

<operation id="949" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:510 %W2_addr_read_77 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_77"/></StgValue>
</operation>

<operation id="950" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:597 %tmp_49 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_75, i16 %W2_addr_read_74, i16 %W2_addr_read_73, i16 %W2_addr_read_72

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="951" st_id="93" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:598 %store_ln63 = store i64 %tmp_49, i10 %weight_buffer_addr_50

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="952" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:803 %W3_addr_read_77 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_77"/></StgValue>
</operation>

<operation id="953" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1097 %W4_addr_read_78 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_78"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="954" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:218 %W1_addr_read_78 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_78"/></StgValue>
</operation>

<operation id="955" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:511 %W2_addr_read_78 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_78"/></StgValue>
</operation>

<operation id="956" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:680 %tmp_211 = or i10 %tmp_161, i10 18

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="957" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:681 %tmp_211_cast = zext i10 %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="958" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:682 %weight_buffer_addr_82 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_82"/></StgValue>
</operation>

<operation id="959" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:804 %W3_addr_read_78 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_78"/></StgValue>
</operation>

<operation id="960" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:890 %tmp_81 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_75, i16 %W3_addr_read_74, i16 %W3_addr_read_73, i16 %W3_addr_read_72

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="961" st_id="94" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:891 %store_ln63 = store i64 %tmp_81, i10 %weight_buffer_addr_82

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="962" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1098 %W4_addr_read_79 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_79"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="963" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:219 %W1_addr_read_79 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_79"/></StgValue>
</operation>

<operation id="964" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:512 %W2_addr_read_79 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_79"/></StgValue>
</operation>

<operation id="965" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:805 %W3_addr_read_79 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_79"/></StgValue>
</operation>

<operation id="966" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:976 %tmp_244 = or i10 %tmp_193, i10 19

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="967" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:977 %tmp_244_cast = zext i10 %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="968" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:978 %weight_buffer_addr_115 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_115"/></StgValue>
</operation>

<operation id="969" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1099 %W4_addr_read_80 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_80"/></StgValue>
</operation>

<operation id="970" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1185 %tmp_114 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_79, i16 %W4_addr_read_78, i16 %W4_addr_read_77, i16 %W4_addr_read_76

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="971" st_id="95" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1186 %store_ln63 = store i64 %tmp_114, i10 %weight_buffer_addr_115

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="972" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:97 %tmp_148 = or i10 %tmp_128, i10 19

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="973" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:98 %tmp_148_cast = zext i10 %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="974" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:99 %weight_buffer_addr_19 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_19"/></StgValue>
</operation>

<operation id="975" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:220 %W1_addr_read_80 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_80"/></StgValue>
</operation>

<operation id="976" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:306 %tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_79, i16 %W1_addr_read_78, i16 %W1_addr_read_77, i16 %W1_addr_read_76

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="977" st_id="96" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:307 %store_ln63 = store i64 %tmp_18, i10 %weight_buffer_addr_19

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="978" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:513 %W2_addr_read_80 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_80"/></StgValue>
</operation>

<operation id="979" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:806 %W3_addr_read_80 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_80"/></StgValue>
</operation>

<operation id="980" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1100 %W4_addr_read_81 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_81"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="981" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:221 %W1_addr_read_81 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_81"/></StgValue>
</operation>

<operation id="982" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:390 %tmp_180 = or i10 %tmp_129, i10 19

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="983" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:391 %tmp_180_cast = zext i10 %tmp_180

]]></Node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="984" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:392 %weight_buffer_addr_51 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_180_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_51"/></StgValue>
</operation>

<operation id="985" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:514 %W2_addr_read_81 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_81"/></StgValue>
</operation>

<operation id="986" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:599 %tmp_50 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_79, i16 %W2_addr_read_78, i16 %W2_addr_read_77, i16 %W2_addr_read_76

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="987" st_id="97" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:600 %store_ln63 = store i64 %tmp_50, i10 %weight_buffer_addr_51

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="988" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:807 %W3_addr_read_81 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_81"/></StgValue>
</operation>

<operation id="989" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1101 %W4_addr_read_82 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_82"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="990" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:222 %W1_addr_read_82 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_82"/></StgValue>
</operation>

<operation id="991" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:515 %W2_addr_read_82 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_82"/></StgValue>
</operation>

<operation id="992" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:683 %tmp_212 = or i10 %tmp_161, i10 19

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="993" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:684 %tmp_212_cast = zext i10 %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="994" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:685 %weight_buffer_addr_83 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_83"/></StgValue>
</operation>

<operation id="995" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:808 %W3_addr_read_82 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_82"/></StgValue>
</operation>

<operation id="996" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:892 %tmp_82 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_79, i16 %W3_addr_read_78, i16 %W3_addr_read_77, i16 %W3_addr_read_76

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="997" st_id="98" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:893 %store_ln63 = store i64 %tmp_82, i10 %weight_buffer_addr_83

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="998" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1102 %W4_addr_read_83 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_83"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="999" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:223 %W1_addr_read_83 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_83"/></StgValue>
</operation>

<operation id="1000" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:516 %W2_addr_read_83 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_83"/></StgValue>
</operation>

<operation id="1001" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:809 %W3_addr_read_83 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_83"/></StgValue>
</operation>

<operation id="1002" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:979 %tmp_245 = or i10 %tmp_193, i10 20

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1003" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:980 %tmp_245_cast = zext i10 %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="1004" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:981 %weight_buffer_addr_116 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_116"/></StgValue>
</operation>

<operation id="1005" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1103 %W4_addr_read_84 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_84"/></StgValue>
</operation>

<operation id="1006" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1187 %tmp_115 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_83, i16 %W4_addr_read_82, i16 %W4_addr_read_81, i16 %W4_addr_read_80

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1007" st_id="99" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1188 %store_ln63 = store i64 %tmp_115, i10 %weight_buffer_addr_116

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1008" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:100 %tmp_149 = or i10 %tmp_128, i10 20

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1009" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:101 %tmp_149_cast = zext i10 %tmp_149

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="1010" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:102 %weight_buffer_addr_20 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_20"/></StgValue>
</operation>

<operation id="1011" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:224 %W1_addr_read_84 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_84"/></StgValue>
</operation>

<operation id="1012" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:308 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_83, i16 %W1_addr_read_82, i16 %W1_addr_read_81, i16 %W1_addr_read_80

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1013" st_id="100" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:309 %store_ln63 = store i64 %tmp_19, i10 %weight_buffer_addr_20

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1014" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:517 %W2_addr_read_84 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_84"/></StgValue>
</operation>

<operation id="1015" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:810 %W3_addr_read_84 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_84"/></StgValue>
</operation>

<operation id="1016" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1104 %W4_addr_read_85 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_85"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1017" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:225 %W1_addr_read_85 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_85"/></StgValue>
</operation>

<operation id="1018" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:393 %tmp_181 = or i10 %tmp_129, i10 20

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1019" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:394 %tmp_181_cast = zext i10 %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="1020" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:395 %weight_buffer_addr_52 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_52"/></StgValue>
</operation>

<operation id="1021" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:518 %W2_addr_read_85 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_85"/></StgValue>
</operation>

<operation id="1022" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:601 %tmp_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_83, i16 %W2_addr_read_82, i16 %W2_addr_read_81, i16 %W2_addr_read_80

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1023" st_id="101" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:602 %store_ln63 = store i64 %tmp_51, i10 %weight_buffer_addr_52

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1024" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:811 %W3_addr_read_85 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_85"/></StgValue>
</operation>

<operation id="1025" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1105 %W4_addr_read_86 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_86"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1026" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:226 %W1_addr_read_86 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_86"/></StgValue>
</operation>

<operation id="1027" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:519 %W2_addr_read_86 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_86"/></StgValue>
</operation>

<operation id="1028" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:686 %tmp_213 = or i10 %tmp_161, i10 20

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1029" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:687 %tmp_213_cast = zext i10 %tmp_213

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="1030" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:688 %weight_buffer_addr_84 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_84"/></StgValue>
</operation>

<operation id="1031" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:812 %W3_addr_read_86 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_86"/></StgValue>
</operation>

<operation id="1032" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:894 %tmp_83 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_83, i16 %W3_addr_read_82, i16 %W3_addr_read_81, i16 %W3_addr_read_80

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1033" st_id="102" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:895 %store_ln63 = store i64 %tmp_83, i10 %weight_buffer_addr_84

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1034" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1106 %W4_addr_read_87 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_87"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1035" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:227 %W1_addr_read_87 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_87"/></StgValue>
</operation>

<operation id="1036" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:520 %W2_addr_read_87 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_87"/></StgValue>
</operation>

<operation id="1037" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:813 %W3_addr_read_87 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_87"/></StgValue>
</operation>

<operation id="1038" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:982 %tmp_246 = or i10 %tmp_193, i10 21

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1039" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:983 %tmp_246_cast = zext i10 %tmp_246

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="1040" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:984 %weight_buffer_addr_117 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_117"/></StgValue>
</operation>

<operation id="1041" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1107 %W4_addr_read_88 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_88"/></StgValue>
</operation>

<operation id="1042" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1189 %tmp_116 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_87, i16 %W4_addr_read_86, i16 %W4_addr_read_85, i16 %W4_addr_read_84

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1043" st_id="103" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1190 %store_ln63 = store i64 %tmp_116, i10 %weight_buffer_addr_117

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1044" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:103 %tmp_150 = or i10 %tmp_128, i10 21

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1045" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:104 %tmp_150_cast = zext i10 %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="1046" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:105 %weight_buffer_addr_21 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_21"/></StgValue>
</operation>

<operation id="1047" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:228 %W1_addr_read_88 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_88"/></StgValue>
</operation>

<operation id="1048" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:310 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_87, i16 %W1_addr_read_86, i16 %W1_addr_read_85, i16 %W1_addr_read_84

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1049" st_id="104" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:311 %store_ln63 = store i64 %tmp_20, i10 %weight_buffer_addr_21

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1050" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:521 %W2_addr_read_88 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_88"/></StgValue>
</operation>

<operation id="1051" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:814 %W3_addr_read_88 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_88"/></StgValue>
</operation>

<operation id="1052" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1108 %W4_addr_read_89 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_89"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1053" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:229 %W1_addr_read_89 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_89"/></StgValue>
</operation>

<operation id="1054" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:396 %tmp_182 = or i10 %tmp_129, i10 21

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1055" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:397 %tmp_182_cast = zext i10 %tmp_182

]]></Node>
<StgValue><ssdm name="tmp_182_cast"/></StgValue>
</operation>

<operation id="1056" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:398 %weight_buffer_addr_53 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_182_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_53"/></StgValue>
</operation>

<operation id="1057" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:522 %W2_addr_read_89 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_89"/></StgValue>
</operation>

<operation id="1058" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:603 %tmp_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_87, i16 %W2_addr_read_86, i16 %W2_addr_read_85, i16 %W2_addr_read_84

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1059" st_id="105" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:604 %store_ln63 = store i64 %tmp_52, i10 %weight_buffer_addr_53

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1060" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:815 %W3_addr_read_89 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_89"/></StgValue>
</operation>

<operation id="1061" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1109 %W4_addr_read_90 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_90"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1062" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:230 %W1_addr_read_90 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_90"/></StgValue>
</operation>

<operation id="1063" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:523 %W2_addr_read_90 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_90"/></StgValue>
</operation>

<operation id="1064" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:689 %tmp_214 = or i10 %tmp_161, i10 21

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1065" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:690 %tmp_214_cast = zext i10 %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="1066" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:691 %weight_buffer_addr_85 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_85"/></StgValue>
</operation>

<operation id="1067" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:816 %W3_addr_read_90 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_90"/></StgValue>
</operation>

<operation id="1068" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:896 %tmp_84 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_87, i16 %W3_addr_read_86, i16 %W3_addr_read_85, i16 %W3_addr_read_84

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1069" st_id="106" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:897 %store_ln63 = store i64 %tmp_84, i10 %weight_buffer_addr_85

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1070" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1110 %W4_addr_read_91 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_91"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1071" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:231 %W1_addr_read_91 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_91"/></StgValue>
</operation>

<operation id="1072" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:524 %W2_addr_read_91 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_91"/></StgValue>
</operation>

<operation id="1073" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:817 %W3_addr_read_91 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_91"/></StgValue>
</operation>

<operation id="1074" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:985 %tmp_247 = or i10 %tmp_193, i10 22

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1075" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:986 %tmp_247_cast = zext i10 %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="1076" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:987 %weight_buffer_addr_118 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_247_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_118"/></StgValue>
</operation>

<operation id="1077" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1111 %W4_addr_read_92 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_92"/></StgValue>
</operation>

<operation id="1078" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1191 %tmp_117 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_91, i16 %W4_addr_read_90, i16 %W4_addr_read_89, i16 %W4_addr_read_88

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1079" st_id="107" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1192 %store_ln63 = store i64 %tmp_117, i10 %weight_buffer_addr_118

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1080" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:106 %tmp_151 = or i10 %tmp_128, i10 22

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1081" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:107 %tmp_151_cast = zext i10 %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="1082" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:108 %weight_buffer_addr_22 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_22"/></StgValue>
</operation>

<operation id="1083" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:232 %W1_addr_read_92 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_92"/></StgValue>
</operation>

<operation id="1084" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:312 %tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_91, i16 %W1_addr_read_90, i16 %W1_addr_read_89, i16 %W1_addr_read_88

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1085" st_id="108" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:313 %store_ln63 = store i64 %tmp_21, i10 %weight_buffer_addr_22

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1086" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:525 %W2_addr_read_92 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_92"/></StgValue>
</operation>

<operation id="1087" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:818 %W3_addr_read_92 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_92"/></StgValue>
</operation>

<operation id="1088" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1112 %W4_addr_read_93 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_93"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1089" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:233 %W1_addr_read_93 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_93"/></StgValue>
</operation>

<operation id="1090" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:399 %tmp_183 = or i10 %tmp_129, i10 22

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1091" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:400 %tmp_183_cast = zext i10 %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="1092" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:401 %weight_buffer_addr_54 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_54"/></StgValue>
</operation>

<operation id="1093" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:526 %W2_addr_read_93 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_93"/></StgValue>
</operation>

<operation id="1094" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:605 %tmp_53 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_91, i16 %W2_addr_read_90, i16 %W2_addr_read_89, i16 %W2_addr_read_88

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1095" st_id="109" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:606 %store_ln63 = store i64 %tmp_53, i10 %weight_buffer_addr_54

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1096" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:819 %W3_addr_read_93 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_93"/></StgValue>
</operation>

<operation id="1097" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1113 %W4_addr_read_94 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_94"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1098" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:234 %W1_addr_read_94 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_94"/></StgValue>
</operation>

<operation id="1099" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:527 %W2_addr_read_94 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_94"/></StgValue>
</operation>

<operation id="1100" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:692 %tmp_215 = or i10 %tmp_161, i10 22

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1101" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:693 %tmp_215_cast = zext i10 %tmp_215

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="1102" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:694 %weight_buffer_addr_86 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_215_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_86"/></StgValue>
</operation>

<operation id="1103" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:820 %W3_addr_read_94 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_94"/></StgValue>
</operation>

<operation id="1104" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:898 %tmp_85 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_91, i16 %W3_addr_read_90, i16 %W3_addr_read_89, i16 %W3_addr_read_88

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1105" st_id="110" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:899 %store_ln63 = store i64 %tmp_85, i10 %weight_buffer_addr_86

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1106" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1114 %W4_addr_read_95 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_95"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1107" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:235 %W1_addr_read_95 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_95"/></StgValue>
</operation>

<operation id="1108" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:528 %W2_addr_read_95 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_95"/></StgValue>
</operation>

<operation id="1109" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:821 %W3_addr_read_95 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_95"/></StgValue>
</operation>

<operation id="1110" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:988 %tmp_248 = or i10 %tmp_193, i10 23

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1111" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:989 %tmp_248_cast = zext i10 %tmp_248

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="1112" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:990 %weight_buffer_addr_119 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_248_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_119"/></StgValue>
</operation>

<operation id="1113" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1115 %W4_addr_read_96 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_96"/></StgValue>
</operation>

<operation id="1114" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1193 %tmp_118 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_95, i16 %W4_addr_read_94, i16 %W4_addr_read_93, i16 %W4_addr_read_92

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1115" st_id="111" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1194 %store_ln63 = store i64 %tmp_118, i10 %weight_buffer_addr_119

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1116" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:109 %tmp_152 = or i10 %tmp_128, i10 23

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1117" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:110 %tmp_152_cast = zext i10 %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_152_cast"/></StgValue>
</operation>

<operation id="1118" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:111 %weight_buffer_addr_23 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_23"/></StgValue>
</operation>

<operation id="1119" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:236 %W1_addr_read_96 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_96"/></StgValue>
</operation>

<operation id="1120" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:314 %tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_95, i16 %W1_addr_read_94, i16 %W1_addr_read_93, i16 %W1_addr_read_92

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1121" st_id="112" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:315 %store_ln63 = store i64 %tmp_22, i10 %weight_buffer_addr_23

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1122" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:529 %W2_addr_read_96 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_96"/></StgValue>
</operation>

<operation id="1123" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:822 %W3_addr_read_96 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_96"/></StgValue>
</operation>

<operation id="1124" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1116 %W4_addr_read_97 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_97"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1125" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:237 %W1_addr_read_97 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_97"/></StgValue>
</operation>

<operation id="1126" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:402 %tmp_184 = or i10 %tmp_129, i10 23

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1127" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:403 %tmp_184_cast = zext i10 %tmp_184

]]></Node>
<StgValue><ssdm name="tmp_184_cast"/></StgValue>
</operation>

<operation id="1128" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:404 %weight_buffer_addr_55 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_184_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_55"/></StgValue>
</operation>

<operation id="1129" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:530 %W2_addr_read_97 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_97"/></StgValue>
</operation>

<operation id="1130" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:607 %tmp_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_95, i16 %W2_addr_read_94, i16 %W2_addr_read_93, i16 %W2_addr_read_92

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1131" st_id="113" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:608 %store_ln63 = store i64 %tmp_54, i10 %weight_buffer_addr_55

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1132" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:823 %W3_addr_read_97 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_97"/></StgValue>
</operation>

<operation id="1133" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1117 %W4_addr_read_98 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_98"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1134" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:238 %W1_addr_read_98 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_98"/></StgValue>
</operation>

<operation id="1135" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:531 %W2_addr_read_98 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_98"/></StgValue>
</operation>

<operation id="1136" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:695 %tmp_216 = or i10 %tmp_161, i10 23

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1137" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:696 %tmp_216_cast = zext i10 %tmp_216

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="1138" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:697 %weight_buffer_addr_87 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_87"/></StgValue>
</operation>

<operation id="1139" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:824 %W3_addr_read_98 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_98"/></StgValue>
</operation>

<operation id="1140" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:900 %tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_95, i16 %W3_addr_read_94, i16 %W3_addr_read_93, i16 %W3_addr_read_92

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1141" st_id="114" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:901 %store_ln63 = store i64 %tmp_86, i10 %weight_buffer_addr_87

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1142" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1118 %W4_addr_read_99 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_99"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1143" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:239 %W1_addr_read_99 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_99"/></StgValue>
</operation>

<operation id="1144" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:532 %W2_addr_read_99 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_99"/></StgValue>
</operation>

<operation id="1145" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:825 %W3_addr_read_99 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_99"/></StgValue>
</operation>

<operation id="1146" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:991 %tmp_249 = or i10 %tmp_193, i10 24

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1147" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:992 %tmp_249_cast = zext i10 %tmp_249

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="1148" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:993 %weight_buffer_addr_120 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_120"/></StgValue>
</operation>

<operation id="1149" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1119 %W4_addr_read_100 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_100"/></StgValue>
</operation>

<operation id="1150" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1195 %tmp_119 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_99, i16 %W4_addr_read_98, i16 %W4_addr_read_97, i16 %W4_addr_read_96

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1151" st_id="115" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1196 %store_ln63 = store i64 %tmp_119, i10 %weight_buffer_addr_120

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1152" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:112 %tmp_153 = or i10 %tmp_128, i10 24

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1153" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:113 %tmp_153_cast = zext i10 %tmp_153

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="1154" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:114 %weight_buffer_addr_24 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_24"/></StgValue>
</operation>

<operation id="1155" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:240 %W1_addr_read_100 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_100"/></StgValue>
</operation>

<operation id="1156" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:316 %tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_99, i16 %W1_addr_read_98, i16 %W1_addr_read_97, i16 %W1_addr_read_96

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1157" st_id="116" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:317 %store_ln63 = store i64 %tmp_23, i10 %weight_buffer_addr_24

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1158" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:533 %W2_addr_read_100 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_100"/></StgValue>
</operation>

<operation id="1159" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:826 %W3_addr_read_100 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_100"/></StgValue>
</operation>

<operation id="1160" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1120 %W4_addr_read_101 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_101"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1161" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:241 %W1_addr_read_101 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_101"/></StgValue>
</operation>

<operation id="1162" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:405 %tmp_185 = or i10 %tmp_129, i10 24

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1163" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:406 %tmp_185_cast = zext i10 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="1164" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:407 %weight_buffer_addr_56 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_185_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_56"/></StgValue>
</operation>

<operation id="1165" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:534 %W2_addr_read_101 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_101"/></StgValue>
</operation>

<operation id="1166" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:609 %tmp_55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_99, i16 %W2_addr_read_98, i16 %W2_addr_read_97, i16 %W2_addr_read_96

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1167" st_id="117" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:610 %store_ln63 = store i64 %tmp_55, i10 %weight_buffer_addr_56

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1168" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:827 %W3_addr_read_101 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_101"/></StgValue>
</operation>

<operation id="1169" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1121 %W4_addr_read_102 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_102"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1170" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:242 %W1_addr_read_102 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_102"/></StgValue>
</operation>

<operation id="1171" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:535 %W2_addr_read_102 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_102"/></StgValue>
</operation>

<operation id="1172" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:698 %tmp_217 = or i10 %tmp_161, i10 24

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1173" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:699 %tmp_217_cast = zext i10 %tmp_217

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="1174" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:700 %weight_buffer_addr_88 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_88"/></StgValue>
</operation>

<operation id="1175" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:828 %W3_addr_read_102 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_102"/></StgValue>
</operation>

<operation id="1176" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:902 %tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_99, i16 %W3_addr_read_98, i16 %W3_addr_read_97, i16 %W3_addr_read_96

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1177" st_id="118" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:903 %store_ln63 = store i64 %tmp_87, i10 %weight_buffer_addr_88

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1178" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1122 %W4_addr_read_103 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_103"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1179" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:243 %W1_addr_read_103 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_103"/></StgValue>
</operation>

<operation id="1180" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:536 %W2_addr_read_103 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_103"/></StgValue>
</operation>

<operation id="1181" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:829 %W3_addr_read_103 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_103"/></StgValue>
</operation>

<operation id="1182" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:994 %tmp_250 = or i10 %tmp_193, i10 25

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1183" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:995 %tmp_250_cast = zext i10 %tmp_250

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="1184" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:996 %weight_buffer_addr_121 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_121"/></StgValue>
</operation>

<operation id="1185" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1123 %W4_addr_read_104 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_104"/></StgValue>
</operation>

<operation id="1186" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1197 %tmp_120 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_103, i16 %W4_addr_read_102, i16 %W4_addr_read_101, i16 %W4_addr_read_100

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1187" st_id="119" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1198 %store_ln63 = store i64 %tmp_120, i10 %weight_buffer_addr_121

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1188" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:115 %tmp_154 = or i10 %tmp_128, i10 25

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1189" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:116 %tmp_154_cast = zext i10 %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="1190" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:117 %weight_buffer_addr_25 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_25"/></StgValue>
</operation>

<operation id="1191" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:244 %W1_addr_read_104 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_104"/></StgValue>
</operation>

<operation id="1192" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:318 %tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_103, i16 %W1_addr_read_102, i16 %W1_addr_read_101, i16 %W1_addr_read_100

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1193" st_id="120" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:319 %store_ln63 = store i64 %tmp_24, i10 %weight_buffer_addr_25

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1194" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:537 %W2_addr_read_104 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_104"/></StgValue>
</operation>

<operation id="1195" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:830 %W3_addr_read_104 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_104"/></StgValue>
</operation>

<operation id="1196" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1124 %W4_addr_read_105 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_105"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1197" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:245 %W1_addr_read_105 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_105"/></StgValue>
</operation>

<operation id="1198" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:408 %tmp_186 = or i10 %tmp_129, i10 25

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1199" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:409 %tmp_186_cast = zext i10 %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="1200" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:410 %weight_buffer_addr_57 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_186_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_57"/></StgValue>
</operation>

<operation id="1201" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:538 %W2_addr_read_105 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_105"/></StgValue>
</operation>

<operation id="1202" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:611 %tmp_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_103, i16 %W2_addr_read_102, i16 %W2_addr_read_101, i16 %W2_addr_read_100

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1203" st_id="121" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:612 %store_ln63 = store i64 %tmp_56, i10 %weight_buffer_addr_57

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1204" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:831 %W3_addr_read_105 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_105"/></StgValue>
</operation>

<operation id="1205" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1125 %W4_addr_read_106 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_106"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1206" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:246 %W1_addr_read_106 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_106"/></StgValue>
</operation>

<operation id="1207" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:539 %W2_addr_read_106 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_106"/></StgValue>
</operation>

<operation id="1208" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:701 %tmp_218 = or i10 %tmp_161, i10 25

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1209" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:702 %tmp_218_cast = zext i10 %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="1210" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:703 %weight_buffer_addr_89 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_89"/></StgValue>
</operation>

<operation id="1211" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:832 %W3_addr_read_106 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_106"/></StgValue>
</operation>

<operation id="1212" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:904 %tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_103, i16 %W3_addr_read_102, i16 %W3_addr_read_101, i16 %W3_addr_read_100

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1213" st_id="122" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:905 %store_ln63 = store i64 %tmp_88, i10 %weight_buffer_addr_89

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1214" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1126 %W4_addr_read_107 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_107"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1215" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:247 %W1_addr_read_107 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_107"/></StgValue>
</operation>

<operation id="1216" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:540 %W2_addr_read_107 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_107"/></StgValue>
</operation>

<operation id="1217" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:833 %W3_addr_read_107 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_107"/></StgValue>
</operation>

<operation id="1218" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:997 %tmp_251 = or i10 %tmp_193, i10 26

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1219" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:998 %tmp_251_cast = zext i10 %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="1220" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:999 %weight_buffer_addr_122 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_122"/></StgValue>
</operation>

<operation id="1221" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1127 %W4_addr_read_108 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_108"/></StgValue>
</operation>

<operation id="1222" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1199 %tmp_121 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_107, i16 %W4_addr_read_106, i16 %W4_addr_read_105, i16 %W4_addr_read_104

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1223" st_id="123" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1200 %store_ln63 = store i64 %tmp_121, i10 %weight_buffer_addr_122

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1224" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:118 %tmp_155 = or i10 %tmp_128, i10 26

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1225" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:119 %tmp_155_cast = zext i10 %tmp_155

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="1226" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:120 %weight_buffer_addr_26 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_26"/></StgValue>
</operation>

<operation id="1227" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:248 %W1_addr_read_108 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_108"/></StgValue>
</operation>

<operation id="1228" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:320 %tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_107, i16 %W1_addr_read_106, i16 %W1_addr_read_105, i16 %W1_addr_read_104

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1229" st_id="124" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:321 %store_ln63 = store i64 %tmp_25, i10 %weight_buffer_addr_26

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1230" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:541 %W2_addr_read_108 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_108"/></StgValue>
</operation>

<operation id="1231" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:834 %W3_addr_read_108 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_108"/></StgValue>
</operation>

<operation id="1232" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1128 %W4_addr_read_109 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_109"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1233" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:249 %W1_addr_read_109 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_109"/></StgValue>
</operation>

<operation id="1234" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:411 %tmp_187 = or i10 %tmp_129, i10 26

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1235" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:412 %tmp_187_cast = zext i10 %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="1236" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:413 %weight_buffer_addr_58 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_187_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_58"/></StgValue>
</operation>

<operation id="1237" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:542 %W2_addr_read_109 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_109"/></StgValue>
</operation>

<operation id="1238" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:613 %tmp_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_107, i16 %W2_addr_read_106, i16 %W2_addr_read_105, i16 %W2_addr_read_104

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1239" st_id="125" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:614 %store_ln63 = store i64 %tmp_57, i10 %weight_buffer_addr_58

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1240" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:835 %W3_addr_read_109 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_109"/></StgValue>
</operation>

<operation id="1241" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1129 %W4_addr_read_110 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_110"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1242" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:250 %W1_addr_read_110 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_110"/></StgValue>
</operation>

<operation id="1243" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:543 %W2_addr_read_110 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_110"/></StgValue>
</operation>

<operation id="1244" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:704 %tmp_219 = or i10 %tmp_161, i10 26

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1245" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:705 %tmp_219_cast = zext i10 %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="1246" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:706 %weight_buffer_addr_90 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_90"/></StgValue>
</operation>

<operation id="1247" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:836 %W3_addr_read_110 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_110"/></StgValue>
</operation>

<operation id="1248" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:906 %tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_107, i16 %W3_addr_read_106, i16 %W3_addr_read_105, i16 %W3_addr_read_104

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1249" st_id="126" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:907 %store_ln63 = store i64 %tmp_89, i10 %weight_buffer_addr_90

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1250" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1130 %W4_addr_read_111 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_111"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1251" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:251 %W1_addr_read_111 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_111"/></StgValue>
</operation>

<operation id="1252" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:544 %W2_addr_read_111 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_111"/></StgValue>
</operation>

<operation id="1253" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:837 %W3_addr_read_111 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_111"/></StgValue>
</operation>

<operation id="1254" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:1000 %tmp_252 = or i10 %tmp_193, i10 27

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1255" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:1001 %tmp_252_cast = zext i10 %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="1256" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1002 %weight_buffer_addr_123 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_123"/></StgValue>
</operation>

<operation id="1257" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1131 %W4_addr_read_112 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_112"/></StgValue>
</operation>

<operation id="1258" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1201 %tmp_122 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_111, i16 %W4_addr_read_110, i16 %W4_addr_read_109, i16 %W4_addr_read_108

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1259" st_id="127" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1202 %store_ln63 = store i64 %tmp_122, i10 %weight_buffer_addr_123

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1260" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:121 %tmp_156 = or i10 %tmp_128, i10 27

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1261" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:122 %tmp_156_cast = zext i10 %tmp_156

]]></Node>
<StgValue><ssdm name="tmp_156_cast"/></StgValue>
</operation>

<operation id="1262" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:123 %weight_buffer_addr_27 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_156_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_27"/></StgValue>
</operation>

<operation id="1263" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:252 %W1_addr_read_112 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_112"/></StgValue>
</operation>

<operation id="1264" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:322 %tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_111, i16 %W1_addr_read_110, i16 %W1_addr_read_109, i16 %W1_addr_read_108

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1265" st_id="128" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:323 %store_ln63 = store i64 %tmp_26, i10 %weight_buffer_addr_27

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1266" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:545 %W2_addr_read_112 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_112"/></StgValue>
</operation>

<operation id="1267" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:838 %W3_addr_read_112 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_112"/></StgValue>
</operation>

<operation id="1268" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1132 %W4_addr_read_113 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_113"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1269" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:253 %W1_addr_read_113 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_113"/></StgValue>
</operation>

<operation id="1270" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:414 %tmp_188 = or i10 %tmp_129, i10 27

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1271" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:415 %tmp_188_cast = zext i10 %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="1272" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:416 %weight_buffer_addr_59 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_188_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_59"/></StgValue>
</operation>

<operation id="1273" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:546 %W2_addr_read_113 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_113"/></StgValue>
</operation>

<operation id="1274" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:615 %tmp_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_111, i16 %W2_addr_read_110, i16 %W2_addr_read_109, i16 %W2_addr_read_108

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1275" st_id="129" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:616 %store_ln63 = store i64 %tmp_58, i10 %weight_buffer_addr_59

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1276" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:839 %W3_addr_read_113 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_113"/></StgValue>
</operation>

<operation id="1277" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1133 %W4_addr_read_114 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_114"/></StgValue>
</operation>

<operation id="1278" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
for.end:1 %br_ln94 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1279" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:254 %W1_addr_read_114 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_114"/></StgValue>
</operation>

<operation id="1280" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:547 %W2_addr_read_114 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_114"/></StgValue>
</operation>

<operation id="1281" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:707 %tmp_220 = or i10 %tmp_161, i10 27

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1282" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:708 %tmp_220_cast = zext i10 %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="1283" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:709 %weight_buffer_addr_91 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_91"/></StgValue>
</operation>

<operation id="1284" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:840 %W3_addr_read_114 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_114"/></StgValue>
</operation>

<operation id="1285" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:908 %tmp_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_111, i16 %W3_addr_read_110, i16 %W3_addr_read_109, i16 %W3_addr_read_108

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1286" st_id="130" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:909 %store_ln63 = store i64 %tmp_90, i10 %weight_buffer_addr_91

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1287" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1134 %W4_addr_read_115 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_115"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1288" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:255 %W1_addr_read_115 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_115"/></StgValue>
</operation>

<operation id="1289" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:548 %W2_addr_read_115 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_115"/></StgValue>
</operation>

<operation id="1290" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:841 %W3_addr_read_115 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_115"/></StgValue>
</operation>

<operation id="1291" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:1003 %tmp_253 = or i10 %tmp_193, i10 28

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1292" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:1004 %tmp_253_cast = zext i10 %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="1293" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1005 %weight_buffer_addr_124 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_124"/></StgValue>
</operation>

<operation id="1294" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1135 %W4_addr_read_116 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_116"/></StgValue>
</operation>

<operation id="1295" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1203 %tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_115, i16 %W4_addr_read_114, i16 %W4_addr_read_113, i16 %W4_addr_read_112

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1296" st_id="131" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1204 %store_ln63 = store i64 %tmp_123, i10 %weight_buffer_addr_124

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1297" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:124 %tmp_157 = or i10 %tmp_128, i10 28

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1298" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:125 %tmp_157_cast = zext i10 %tmp_157

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="1299" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:126 %weight_buffer_addr_28 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_157_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_28"/></StgValue>
</operation>

<operation id="1300" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:256 %W1_addr_read_116 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_116"/></StgValue>
</operation>

<operation id="1301" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:324 %tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_115, i16 %W1_addr_read_114, i16 %W1_addr_read_113, i16 %W1_addr_read_112

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1302" st_id="132" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:325 %store_ln63 = store i64 %tmp_27, i10 %weight_buffer_addr_28

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1303" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:549 %W2_addr_read_116 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_116"/></StgValue>
</operation>

<operation id="1304" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:842 %W3_addr_read_116 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_116"/></StgValue>
</operation>

<operation id="1305" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1136 %W4_addr_read_117 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_117"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1306" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:257 %W1_addr_read_117 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_117"/></StgValue>
</operation>

<operation id="1307" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:417 %tmp_189 = or i10 %tmp_129, i10 28

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1308" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:418 %tmp_189_cast = zext i10 %tmp_189

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="1309" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:419 %weight_buffer_addr_60 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_189_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_60"/></StgValue>
</operation>

<operation id="1310" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:550 %W2_addr_read_117 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_117"/></StgValue>
</operation>

<operation id="1311" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:617 %tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_115, i16 %W2_addr_read_114, i16 %W2_addr_read_113, i16 %W2_addr_read_112

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1312" st_id="133" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:618 %store_ln63 = store i64 %tmp_59, i10 %weight_buffer_addr_60

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1313" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:843 %W3_addr_read_117 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_117"/></StgValue>
</operation>

<operation id="1314" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1137 %W4_addr_read_118 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_118"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1315" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:258 %W1_addr_read_118 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_118"/></StgValue>
</operation>

<operation id="1316" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:551 %W2_addr_read_118 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_118"/></StgValue>
</operation>

<operation id="1317" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:710 %tmp_221 = or i10 %tmp_161, i10 28

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1318" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:711 %tmp_221_cast = zext i10 %tmp_221

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="1319" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:712 %weight_buffer_addr_92 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_92"/></StgValue>
</operation>

<operation id="1320" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:844 %W3_addr_read_118 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_118"/></StgValue>
</operation>

<operation id="1321" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:910 %tmp_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_115, i16 %W3_addr_read_114, i16 %W3_addr_read_113, i16 %W3_addr_read_112

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1322" st_id="134" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:911 %store_ln63 = store i64 %tmp_91, i10 %weight_buffer_addr_92

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1323" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1138 %W4_addr_read_119 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_119"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1324" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:259 %W1_addr_read_119 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_119"/></StgValue>
</operation>

<operation id="1325" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:552 %W2_addr_read_119 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_119"/></StgValue>
</operation>

<operation id="1326" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:845 %W3_addr_read_119 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_119"/></StgValue>
</operation>

<operation id="1327" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:1006 %tmp_254 = or i10 %tmp_193, i10 29

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1328" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:1007 %tmp_254_cast = zext i10 %tmp_254

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="1329" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1008 %weight_buffer_addr_125 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_125"/></StgValue>
</operation>

<operation id="1330" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1139 %W4_addr_read_120 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_120"/></StgValue>
</operation>

<operation id="1331" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1205 %tmp_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_119, i16 %W4_addr_read_118, i16 %W4_addr_read_117, i16 %W4_addr_read_116

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1332" st_id="135" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1206 %store_ln63 = store i64 %tmp_124, i10 %weight_buffer_addr_125

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1333" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:127 %tmp_158 = or i10 %tmp_128, i10 29

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1334" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:128 %tmp_158_cast = zext i10 %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_158_cast"/></StgValue>
</operation>

<operation id="1335" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:129 %weight_buffer_addr_29 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_158_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_29"/></StgValue>
</operation>

<operation id="1336" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:260 %W1_addr_read_120 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_120"/></StgValue>
</operation>

<operation id="1337" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:326 %tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_119, i16 %W1_addr_read_118, i16 %W1_addr_read_117, i16 %W1_addr_read_116

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1338" st_id="136" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:327 %store_ln63 = store i64 %tmp_28, i10 %weight_buffer_addr_29

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1339" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:553 %W2_addr_read_120 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_120"/></StgValue>
</operation>

<operation id="1340" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:846 %W3_addr_read_120 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_120"/></StgValue>
</operation>

<operation id="1341" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1140 %W4_addr_read_121 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_121"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1342" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:261 %W1_addr_read_121 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_121"/></StgValue>
</operation>

<operation id="1343" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:420 %tmp_190 = or i10 %tmp_129, i10 29

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1344" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:421 %tmp_190_cast = zext i10 %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="1345" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:422 %weight_buffer_addr_61 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_61"/></StgValue>
</operation>

<operation id="1346" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:554 %W2_addr_read_121 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_121"/></StgValue>
</operation>

<operation id="1347" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:619 %tmp_60 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_119, i16 %W2_addr_read_118, i16 %W2_addr_read_117, i16 %W2_addr_read_116

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1348" st_id="137" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:620 %store_ln63 = store i64 %tmp_60, i10 %weight_buffer_addr_61

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1349" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:847 %W3_addr_read_121 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_121"/></StgValue>
</operation>

<operation id="1350" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1141 %W4_addr_read_122 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_122"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1351" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:262 %W1_addr_read_122 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_122"/></StgValue>
</operation>

<operation id="1352" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:555 %W2_addr_read_122 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_122"/></StgValue>
</operation>

<operation id="1353" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:713 %tmp_222 = or i10 %tmp_161, i10 29

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1354" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:714 %tmp_222_cast = zext i10 %tmp_222

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="1355" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:715 %weight_buffer_addr_93 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_93"/></StgValue>
</operation>

<operation id="1356" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:848 %W3_addr_read_122 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_122"/></StgValue>
</operation>

<operation id="1357" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:912 %tmp_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_119, i16 %W3_addr_read_118, i16 %W3_addr_read_117, i16 %W3_addr_read_116

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1358" st_id="138" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:913 %store_ln63 = store i64 %tmp_92, i10 %weight_buffer_addr_93

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1359" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1142 %W4_addr_read_123 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_123"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1360" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:263 %W1_addr_read_123 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_123"/></StgValue>
</operation>

<operation id="1361" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:556 %W2_addr_read_123 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_123"/></StgValue>
</operation>

<operation id="1362" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:849 %W3_addr_read_123 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_123"/></StgValue>
</operation>

<operation id="1363" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:1009 %tmp_255 = or i10 %tmp_193, i10 30

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1364" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:1010 %tmp_255_cast = zext i10 %tmp_255

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="1365" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1011 %weight_buffer_addr_126 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_126"/></StgValue>
</operation>

<operation id="1366" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1143 %W4_addr_read_124 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_124"/></StgValue>
</operation>

<operation id="1367" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1207 %tmp_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_123, i16 %W4_addr_read_122, i16 %W4_addr_read_121, i16 %W4_addr_read_120

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1368" st_id="139" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1208 %store_ln63 = store i64 %tmp_125, i10 %weight_buffer_addr_126

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1369" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:130 %tmp_159 = or i10 %tmp_128, i10 30

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1370" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:131 %tmp_159_cast = zext i10 %tmp_159

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="1371" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:132 %weight_buffer_addr_30 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_159_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_30"/></StgValue>
</operation>

<operation id="1372" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:264 %W1_addr_read_124 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_124"/></StgValue>
</operation>

<operation id="1373" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:328 %tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_123, i16 %W1_addr_read_122, i16 %W1_addr_read_121, i16 %W1_addr_read_120

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1374" st_id="140" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:329 %store_ln63 = store i64 %tmp_29, i10 %weight_buffer_addr_30

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1375" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:557 %W2_addr_read_124 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_124"/></StgValue>
</operation>

<operation id="1376" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:850 %W3_addr_read_124 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_124"/></StgValue>
</operation>

<operation id="1377" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1144 %W4_addr_read_125 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_125"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1378" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:265 %W1_addr_read_125 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_125"/></StgValue>
</operation>

<operation id="1379" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:423 %tmp_191 = or i10 %tmp_129, i10 30

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1380" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:424 %tmp_191_cast = zext i10 %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="1381" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:425 %weight_buffer_addr_62 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_62"/></StgValue>
</operation>

<operation id="1382" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:558 %W2_addr_read_125 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_125"/></StgValue>
</operation>

<operation id="1383" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:621 %tmp_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_123, i16 %W2_addr_read_122, i16 %W2_addr_read_121, i16 %W2_addr_read_120

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1384" st_id="141" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:622 %store_ln63 = store i64 %tmp_61, i10 %weight_buffer_addr_62

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1385" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:851 %W3_addr_read_125 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_125"/></StgValue>
</operation>

<operation id="1386" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1145 %W4_addr_read_126 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_126"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1387" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:266 %W1_addr_read_126 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_126"/></StgValue>
</operation>

<operation id="1388" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:559 %W2_addr_read_126 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_126"/></StgValue>
</operation>

<operation id="1389" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:716 %tmp_223 = or i10 %tmp_161, i10 30

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1390" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:717 %tmp_223_cast = zext i10 %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_223_cast"/></StgValue>
</operation>

<operation id="1391" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:718 %weight_buffer_addr_94 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_223_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_94"/></StgValue>
</operation>

<operation id="1392" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:852 %W3_addr_read_126 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_126"/></StgValue>
</operation>

<operation id="1393" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:914 %tmp_93 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_123, i16 %W3_addr_read_122, i16 %W3_addr_read_121, i16 %W3_addr_read_120

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1394" st_id="142" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:915 %store_ln63 = store i64 %tmp_93, i10 %weight_buffer_addr_94

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1395" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:1146 %W4_addr_read_127 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="W4_addr_read_127"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1396" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:267 %W1_addr_read_127 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_addr_read_127"/></StgValue>
</operation>

<operation id="1397" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:560 %W2_addr_read_127 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_addr_read_127"/></StgValue>
</operation>

<operation id="1398" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:853 %W3_addr_read_127 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_addr_read_127"/></StgValue>
</operation>

<operation id="1399" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:1012 %tmp_256 = or i10 %tmp_193, i10 31

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1400" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:1013 %tmp_256_cast = zext i10 %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="1401" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1014 %weight_buffer_addr_127 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_127"/></StgValue>
</operation>

<operation id="1402" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:1209 %tmp_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W4_addr_read_127, i16 %W4_addr_read_126, i16 %W4_addr_read_125, i16 %W4_addr_read_124

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1403" st_id="143" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:1210 %store_ln63 = store i64 %tmp_126, i10 %weight_buffer_addr_127

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1404" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:133 %tmp_160 = or i10 %tmp_128, i10 31

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1405" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:134 %tmp_160_cast = zext i10 %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_160_cast"/></StgValue>
</operation>

<operation id="1406" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:135 %weight_buffer_addr_31 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_31"/></StgValue>
</operation>

<operation id="1407" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:330 %tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W1_addr_read_127, i16 %W1_addr_read_126, i16 %W1_addr_read_125, i16 %W1_addr_read_124

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1408" st_id="144" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:331 %store_ln63 = store i64 %tmp_30, i10 %weight_buffer_addr_31

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1409" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:426 %tmp_192 = or i10 %tmp_129, i10 31

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1410" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:427 %tmp_192_cast = zext i10 %tmp_192

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="1411" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:428 %weight_buffer_addr_63 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_63"/></StgValue>
</operation>

<operation id="1412" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:623 %tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W2_addr_read_127, i16 %W2_addr_read_126, i16 %W2_addr_read_125, i16 %W2_addr_read_124

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1413" st_id="145" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:624 %store_ln63 = store i64 %tmp_62, i10 %weight_buffer_addr_63

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1414" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.split:10 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1415" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop.split:11 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 128, i32 0, i32 0, i32 0, void @empty_60

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="1416" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
load-store-loop.split:12 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="1417" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.split:719 %tmp_224 = or i10 %tmp_161, i10 31

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1418" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.split:720 %tmp_224_cast = zext i10 %tmp_224

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="1419" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:721 %weight_buffer_addr_95 = getelementptr i64 %weight_buffer, i64 0, i64 %tmp_224_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_95"/></StgValue>
</operation>

<operation id="1420" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
load-store-loop.split:916 %tmp_94 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %W3_addr_read_127, i16 %W3_addr_read_126, i16 %W3_addr_read_125, i16 %W3_addr_read_124

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1421" st_id="146" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
load-store-loop.split:917 %store_ln63 = store i64 %tmp_94, i10 %weight_buffer_addr_95

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1422" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0">
<![CDATA[
for.end:0 %return_ln94 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln94"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
