-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom is 
    generic(
             DWIDTH     : integer := 767; 
             AWIDTH     : integer := 3; 
             MEM_SIZE    : integer := 8
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00000000000000000000000000000000000111100000000000000111010000000111011000001111110000000000000000000000000000000000000000000000000000000001011000000000000000000111111000000000000000000000000000000000000000000100111000000000010111110000000000000000000000000000000000000000000000001000000111001110101000000000000000000000000000000000000000000000000000000111111000000000000000000000001000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000111100000000000000000000000010111000000000000000000000110100000000000001000000000000000000000000000000000000000000000000000000111110000110111101000000000000111010000001000000000000000000000000111111001111001100000000000000000000000000000010000000000011111110111110000000000000001001000000", 
    1 => "00010000000110111000000000000000000000000000000000000000000000000000010000011000000000000000000001100000000000000111111000000000000110101000000110000000000000000000000000000000000000010000000001000000000000000110001000000000000000000111110000000000011000000000000000000000000001100111110000000000000000000000000111100000000000000000000111101111100000000000000000001000000000000000000000000000000111110000000000000000000000000000000000000000000111100000000000000000000000000111110000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000101011000000000010000000000000000000110010000010000000000000000000001100000100000000000000001010000010000000000010000000000010000000000000000010000010000000000000", 
    2 => "00000000000111111011011000000000000000000000000000011000000000010000000000000000000000000000000000000000000000000110011000000111111000000000000000000000110000000000000000000000100000000000000000000000000111010000000000000000000000000000000110100000000000000000000000000000000000000111101000000000000000000000000000000000000000000000000111011000000000000111110000000110101000000000010000000000000000000000000000000000000000000101110111100000000000000000000000000000000000000000000000000000000000000111001101111000000000100000000000000000000000001000000000000000000000000000000000000000000000000010100000000000000000010000000000000000000000000111110000000000000000000000000000000110001000100000000000000000000000000000000000000011001000111000000111111000000000000000000", 
    3 => "01110111100000010011111000000000000000000000000000000000000000000000000110011011010111100000000000000000000000000000000000000000000000001000010000000000000000000010001000000011111000000000000000000000000000000111110000000000000000000101011111110000000000000000000000000000000000000000000000000000000111011000000111000000110000000000000010011101100000000000000000000111000000000011111000000000000000000000000000000011111000000000000000000000000110010000010000011000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000111110000000000000000000000000000000000000000000000000000000110001000000000000111011000000000010000000000000000000000000110001000000000000000000000000000000000000000000000000000000111011000000000000", 
    4 => "10011001000000000010000000000111111000000001011000000000000000000000000111000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000110110000000000000110101000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000111101000000111000000000000010000000000000000000000000000000000001000000101110000000111110000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000001110000000000111110000000000000000000000000000000111111000000000000000000000000000000001001000000111101000000001100000000000000000000111110111101111001000000000000000000000000000000001010000000111110000000000000000000000000", 
    5 => "00100000000000000000000000000111100000000000000000000000000000000000000000111000000000000000000000000000011000000000000000000000000000000000000000000001111000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000001001000110000000000001000010000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000111101000000000000110110000000000000000000111101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000110111000000000000000000110110000000000000000000000000111101000000000000000011000000000000000000000000000000111101000000111110000000000000000000000000", 
    6 => "00010000000111001000000100000000000000000000000000000000000111110000000110000000001000000000000110000111011000000000000100000000000000000000000000000000000000000000000011111000000001110000000000000000000111111000000000000000000000001111110000000000000000000000000000000000000111010000001000000000000000000000000001100000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000011111000000000000000000111110000000000000000000110100000000000000000111010110001010011000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000111111100000110111000000000000000000000111100000000000000000000000011100000000000000001001", 
    7 => "00000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000001001111000000000000000000000011000000001010000000101011000000000000000000000000000000000011000000111110000000001101000000000000000000000000000010000000000000000000000000000000000000111110000000000000000000000110000000000000000000000000000000101110000000000010000000000000000000000000000000110100000000000000000000000010000000000000000000001100000000000000101110001001000000000000000000001010001110000000000000000000000011000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000111101110111000000110110000000000000000000110100000000000100000000000000000000000011111011111111000000000000000000111001000000000000000000000000000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V is
    generic (
        DataWidth : INTEGER := 767;
        AddressRange : INTEGER := 8;
        AddressWidth : INTEGER := 3);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V is
    component dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U :  component dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


