sub r0, r0, r1 
add r2, r3, r0, lsl #11 
mov r0, r2 
bic r1, r0, r2 
mvn r3, r1 
