<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="SoC/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_1_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="SoC/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="SoC/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="SoC/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="SoC/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="SoC/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_1_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_1_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="SoC/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="SoC/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="SoC/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="SoC/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="SoC/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_003" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_002" />
 <file
   path="SoC/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_003" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_003" />
 <file
   path="SoC/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_002" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_002" />
 <file
   path="SoC/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_id_router_003.sv"
   type="SYSTEM_VERILOG"
   library="id_router_003" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="SoC/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="SoC/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="SoC/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="SoC/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="SoC/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_jtag_debug_module_translator" />
 <file
   path="SoC/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_instruction_master_translator" />
 <file
   path="SoC/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="SoC/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="SoC/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="SoC/simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="SoC/simulation/submodules/SoC_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="SoC/simulation/submodules/SoC_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="SoC/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge" />
 <file
   path="SoC/simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge" />
 <file
   path="SoC/simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge" />
 <file
   path="SoC/simulation/submodules/SoC_led_out.v"
   type="VERILOG"
   library="led_out" />
 <file
   path="SoC/simulation/submodules/SoC_sysid.vo"
   type="VERILOG"
   library="sysid" />
 <file
   path="SoC/simulation/submodules/SoC_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="SoC/simulation/submodules/SoC_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file path="SoC/simulation/submodules/SoC_cpu.sdc" type="SDC" library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_jtag_debug_module_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_oci_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="SoC/simulation/submodules/SoC_pll.vo"
   type="VERILOG"
   library="pll" />
 <file
   path="SoC/simulation/submodules/SoC_sdram_controller.v"
   type="VERILOG"
   library="sdram_controller" />
 <file path="SoC/simulation/SoC.v" type="VERILOG" />
 <topLevel name="SoC" />
 <deviceFamily name="cycloneive" />
</simPackage>
