/*
* Ocelot Version : 2.1.0
*/

.version 3.1
.target sm_10, map_f64_to_f32
.address_size 64
/* Module /home/vishwesh/Desktop/Register_Sharing_Pbm/Results/PTX_FILES/srad_v2/ptx_org */

/* Function prototypes */
.entry _Z11srad_cuda_2PfS_S_S_S_S_iiff (.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_E_C, .param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_W_C, .param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_N_C, .param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_S_C, .param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_J_cuda, .param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda, .param  .s32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_cols, .param  .s32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_rows, .param  .f32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_lambda, .param  .f32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_q0sqr);
.entry _Z11srad_cuda_1PfS_S_S_S_S_iif (.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C, .param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C, .param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C, .param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C, .param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda, .param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda, .param  .s32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols, .param  .s32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows, .param  .f32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr);

/* Globals */

/* Textures */

/* Kernels */
.entry _Z11srad_cuda_2PfS_S_S_S_S_iiff(.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_E_C,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_W_C,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_N_C,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_S_C,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_J_cuda,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda,
		.param  .s32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_cols,
		.param  .s32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_rows,
		.param  .f32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_lambda,
		.param  .f32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_q0sqr)
{
	.shared .align 4 .b8 _Zcontext_4___cuda___cuda_local_var_37506_35_non_const_temp13952[2304];
	.shared .align 4 .b8 _Zcontext_4___cuda___cuda_local_var_37501_32_non_const_south_c16256[2304];
	.shared .align 4 .b8 _Zcontext_4___cuda___cuda_local_var_37502_35_non_const_east_c18560[2304];
	.shared .align 4 .b8 _Zcontext_4___cuda___cuda_local_var_37504_35_non_const_c_cuda_temp20864[2304];
	.shared .align 4 .b8 _Zcontext_4___cuda___cuda_local_var_37505_35_non_const_c_cuda_result23168[2304];

	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .u32 %r4;
	.reg .u32 %r5;
	.reg .u32 %r6;
	.reg .u32 %r7;
	.reg .u32 %r8;
	.reg .u32 %r9;
	.reg .u64 %r10;
	.reg .u64 %r11;
	.reg .u64 %r12;
	.reg .u64 %r13;
	.reg .u64 %r14;
	.reg .u64 %r15;
	.reg .u64 %r16;
	.reg .u32 %r17;
	.reg .u64 %r18;
	.reg .u64 %r19;
	.reg .u64 %r20;
	.reg .u64 %r21;
	.reg .f32 %r22;
	.reg .u64 %r23;
	.reg .u64 %r24;
	.reg .u64 %r25;
	.reg .u32 %r26;
	.reg .u32 %r27;
	.reg .u32 %r28;
	.reg .u64 %r29;
	.reg .u64 %r30;
	.reg .u64 %r31;
	.reg .f32 %r32;
	.reg .u32 %r33;
	.reg .u32 %r34;
	.reg .pred %p35;
	.reg .u32 %r36;
	.reg .u32 %r37;
	.reg .u32 %r38;
	.reg .u32 %r39;
	.reg .u32 %r40;
	.reg .u32 %r41;
	.reg .u32 %r42;
	.reg .u64 %r43;
	.reg .u64 %r44;
	.reg .u64 %r45;
	.reg .f32 %r46;
	.reg .u64 %r47;
	.reg .u64 %r48;
	.reg .u64 %r49;
	.reg .u64 %r50;
	.reg .u64 %r51;
	.reg .f32 %r52;
	.reg .u32 %r53;
	.reg .u32 %r54;
	.reg .pred %p55;
	.reg .u32 %r56;
	.reg .u32 %r57;
	.reg .u32 %r58;
	.reg .u32 %r59;
	.reg .u64 %r60;
	.reg .u64 %r61;
	.reg .u64 %r62;
	.reg .f32 %r63;
	.reg .u64 %r64;
	.reg .u64 %r65;
	.reg .u64 %r66;
	.reg .f32 %r67;
	.reg .f32 %r68;
	.reg .u32 %r69;
	.reg .pred %p70;
	.reg .u32 %r71;
	.reg .pred %p72;
	.reg .u32 %r73;
	.reg .u32 %r74;
	.reg .u32 %r75;
	.reg .u32 %r76;
	.reg .pred %p77;
	.reg .f32 %r78;
	.reg .f32 %r79;
	.reg .u64 %r80;
	.reg .u64 %r81;
	.reg .f32 %r82;
	.reg .f32 %r83;
	.reg .u64 %r84;
	.reg .u64 %r85;
	.reg .f32 %r86;
	.reg .f32 %r87;
	.reg .u64 %r88;
	.reg .u64 %r89;
	.reg .f32 %r90;
	.reg .f32 %r91;
	.reg .u64 %r92;
	.reg .u64 %r93;
	.reg .f32 %r94;
	.reg .f32 %r95;
	.reg .u64 %r96;
	.reg .u64 %r97;
	.reg .f32 %r98;
	.reg .f64 %r99;
	.reg .f64 %r100;
	.reg .f32 %r101;
	.reg .f64 %r102;
	.reg .f64 %r103;
	.reg .f64 %r104;
	.reg .f64 %r105;
	.reg .f32 %r106;
	.reg .f32 %r107;
	BB_2_0:
	BB_2_2:
		cvt.s32.u16 %r0, %tid.y; 
		ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_cols]; 
		mul.lo.s32 %r2, %r0, %r1; 
		cvt.s32.u16 %r3, %ctaid.y; 
		mul.lo.s32 %r4, %r3, %r1; 
		cvt.s32.u16 %r5, %tid.x; 
		cvt.s32.u16 %r6, %ctaid.x; 
		add.s32 %r7, %r4, %r6; 
		mul.lo.s32 %r8, %r7, 24; 
		add.s32 %r9, %r2, %r8; 
		cvt.s64.s32 %r10, %r5; 
		cvt.s64.s32 %r11, %r0; 
		mul.wide.s32 %r12, %r0, 24; 
		add.u64 %r13, %r10, %r12; 
		mul.lo.u64 %r14, %r13, 4; 
		mov.u64 %r15, _Zcontext_4___cuda___cuda_local_var_37506_35_non_const_temp13952; 
		add.u64 %r16, %r14, %r15; 
		add.s32 %r17, %r9, %r5; 
		cvt.s64.s32 %r18, %r17; 
		mul.wide.s32 %r19, %r17, 4; 
		ld.param.u64 %r20, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_J_cuda]; 
		add.u64 %r21, %r20, %r19; 
		ld.global.f32 %r22, [%r21]; 
		st.shared.f32 [%r16], %r22; 
		bar.sync 0; 
		mov.u64 %r23, _Zcontext_4___cuda___cuda_local_var_37501_32_non_const_south_c16256; 
		add.u64 %r24, %r14, %r23; 
		ld.param.u64 %r25, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda]; 
		add.s32 %r26, %r7, %r1; 
		mul.lo.s32 %r27, %r26, 24; 
		add.s32 %r28, %r5, %r27; 
		cvt.s64.s32 %r29, %r28; 
		mul.wide.s32 %r30, %r28, 4; 
		add.u64 %r31, %r25, %r30; 
		ld.global.f32 %r32, [%r31]; 
		st.shared.f32 [%r24], %r32; 
		cvt.u32.u16 %r33, %nctaid.y; 
		sub.u32 %r34, %r33, 1; 
		setp.ne.u32 %p35, %r3, %r34; 
		@%p35 bra BB_2_4; 
	BB_2_3:
		mul.lo.s32 %r36, %r1, 23; 
		add.u32 %r37, %r5, %r36; 
		mul24.lo.s32 %r38, %r6, 24; 
		mul.lo.u32 %r39, %r1, %r34; 
		mul.lo.u32 %r40, %r39, 24; 
		add.u32 %r41, %r38, %r40; 
		add.u32 %r42, %r37, %r41; 
		cvt.u64.u32 %r43, %r42; 
		mul.wide.u32 %r44, %r42, 4; 
		ld.param.u64 %r25, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda]; 
		add.u64 %r45, %r25, %r44; 
		ld.global.f32 %r46, [%r45]; 
		st.shared.f32 [%r24], %r46; 
	BB_2_4:
		bar.sync 0; 
		mov.u64 %r47, _Zcontext_4___cuda___cuda_local_var_37502_35_non_const_east_c18560; 
		add.u64 %r48, %r14, %r47; 
		cvt.s64.s32 %r49, %r9; 
		mul.wide.s32 %r50, %r9, 4; 
		add.u64 %r51, %r25, %r50; 
		ld.global.f32 %r52, [%r51 + 96]; 
		st.shared.f32 [%r48], %r52; 
		cvt.u32.u16 %r53, %nctaid.x; 
		sub.u32 %r54, %r53, 1; 
		setp.ne.u32 %p55, %r6, %r54; 
		@%p55 bra BB_2_6; 
	BB_2_5:
		mul.lo.s32 %r56, %r4, 24; 
		mul24.lo.u32 %r57, %r53, 24; 
		add.u32 %r58, %r56, %r57; 
		add.u32 %r59, %r2, %r58; 
		cvt.u64.u32 %r60, %r59; 
		mul.wide.u32 %r61, %r59, 4; 
		add.u64 %r62, %r25, %r61; 
		ld.global.f32 %r63, [%r62 + -4]; 
		st.shared.f32 [%r48], %r63; 
	BB_2_6:
		bar.sync 0; 
		mov.u64 %r64, _Zcontext_4___cuda___cuda_local_var_37504_35_non_const_c_cuda_temp20864; 
		add.u64 %r65, %r14, %r64; 
		add.u64 %r66, %r19, %r25; 
		ld.global.f32 %r67, [%r66]; 
		st.shared.f32 [%r65], %r67; 
		bar.sync 0; 
		ld.shared.f32 %r68, [%r65]; 
		mov.s32 %r69, 23; 
		setp.eq.s32 %p70, %r5, %r69; 
		mov.s32 %r71, 23; 
		setp.eq.s32 %p72, %r0, %r71; 
		selp.s32 %r73, 1, 0, %p70; 
		selp.s32 %r74, 1, 0, %p72; 
		and.b32 %r75, %r73, %r74; 
		mov.u32 %r76, 0; 
		setp.eq.s32 %p77, %r75, %r76; 
		ld.shared.f32 %r78, [%r48]; 
		@%p77 bra BB_2_8; 
	BB_2_7:
		ld.shared.f32 %r79, [%r24]; 
		bra.uni BB_2_14; 
	BB_2_8:
		@!%p70 bra BB_2_10; 
	BB_2_9:
		ld.shared.f32 %r79, [%r65 + 96]; 
		bra.uni BB_2_14; 
	BB_2_10:
		@!%p72 bra BB_2_12; 
	BB_2_11:
		ld.shared.f32 %r79, [%r24]; 
		bra.uni BB_2_13; 
	BB_2_12:
		ld.shared.f32 %r79, [%r65 + 96]; 
	BB_2_13:
		ld.shared.f32 %r78, [%r65 + 4]; 
	BB_2_14:
		ld.param.u64 %r80, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_S_C]; 
		add.u64 %r81, %r80, %r19; 
		ld.global.f32 %r82, [%r81]; 
		mul.f32 %r83, %r82, %r79; 
		ld.param.u64 %r84, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_N_C]; 
		add.u64 %r85, %r84, %r19; 
		ld.global.f32 %r86, [%r85]; 
		ld.shared.f32 %r68, [%r65]; 
		mad.f32 %r87, %r86, %r68, %r83; 
		ld.param.u64 %r88, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_W_C]; 
		add.u64 %r89, %r88, %r19; 
		ld.global.f32 %r90, [%r89]; 
		mad.f32 %r91, %r90, %r68, %r87; 
		ld.param.u64 %r92, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_E_C]; 
		add.u64 %r93, %r92, %r19; 
		ld.global.f32 %r94, [%r93]; 
		mad.f32 %r95, %r94, %r78, %r91; 
		mov.u64 %r96, _Zcontext_4___cuda___cuda_local_var_37505_35_non_const_c_cuda_result23168; 
		add.u64 %r97, %r14, %r96; 
		ld.shared.f32 %r98, [%r16]; 
		cvt.f64.f32 %r99, %r98; 
		cvt.f64.f32 %r100, %r95; 
		ld.param.f32 %r101, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_lambda]; 
		cvt.f64.f32 %r102, %r101; 
		mov.f64 %r103, 0d3fd0000000000000; 
		mul.f64 %r104, %r102, %r103; 
		mad.rn.f64 %r105, %r100, %r104, %r99; 
		cvt.rn.f32.f64 %r106, %r105; 
		st.shared.f32 [%r97], %r106; 
		bar.sync 0; 
		ld.shared.f32 %r107, [%r97]; 
		st.global.f32 [%r21], %r107; 
		exit; 
	BB_2_1:
}
.entry _Z11srad_cuda_1PfS_S_S_S_S_iif(.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda,
		.param  .s32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols,
		.param  .s32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows,
		.param  .f32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr)
{
	.shared .align 4 .b8 __cuda___cuda_local_var_37352_33_non_const_north60[2304];
	.shared .align 4 .b8 __cuda___cuda_local_var_37353_33_non_const_south2364[2304];
	.shared .align 4 .b8 __cuda___cuda_local_var_37355_33_non_const_west4668[2304];
	.shared .align 4 .b8 __cuda___cuda_local_var_37354_33_non_const_east6972[2304];
	.shared .align 4 .b8 __cuda___cuda_local_var_37349_33_non_const_temp9276[2304];
	.shared .align 4 .b8 __cuda___cuda_local_var_37350_33_non_const_temp_result11580[2304];

	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .u32 %r4;
	.reg .u32 %r5;
	.reg .u32 %r6;
	.reg .u32 %r7;
	.reg .u64 %r8;
	.reg .u64 %r9;
	.reg .u64 %r10;
	.reg .u64 %r11;
	.reg .u64 %r12;
	.reg .u64 %r13;
	.reg .u64 %r14;
	.reg .u64 %r15;
	.reg .u32 %r16;
	.reg .u32 %r17;
	.reg .u64 %r18;
	.reg .u64 %r19;
	.reg .u64 %r20;
	.reg .f32 %r21;
	.reg .u64 %r22;
	.reg .u64 %r23;
	.reg .u32 %r24;
	.reg .u32 %r25;
	.reg .u32 %r26;
	.reg .u64 %r27;
	.reg .u64 %r28;
	.reg .u64 %r29;
	.reg .f32 %r30;
	.reg .u32 %r31;
	.reg .pred %p32;
	.reg .u32 %r33;
	.reg .u32 %r34;
	.reg .u64 %r35;
	.reg .u64 %r36;
	.reg .u64 %r37;
	.reg .f32 %r38;
	.reg .u32 %r39;
	.reg .u32 %r40;
	.reg .pred %p41;
	.reg .u32 %r42;
	.reg .u32 %r43;
	.reg .u32 %r44;
	.reg .u32 %r45;
	.reg .u32 %r46;
	.reg .u32 %r47;
	.reg .u32 %r48;
	.reg .u64 %r49;
	.reg .u64 %r50;
	.reg .u64 %r51;
	.reg .f32 %r52;
	.reg .u32 %r53;
	.reg .u32 %r54;
	.reg .u64 %r55;
	.reg .u64 %r56;
	.reg .u64 %r57;
	.reg .u64 %r58;
	.reg .u64 %r59;
	.reg .f32 %r60;
	.reg .u64 %r61;
	.reg .u64 %r62;
	.reg .f32 %r63;
	.reg .u32 %r64;
	.reg .pred %p65;
	.reg .u32 %r66;
	.reg .u32 %r67;
	.reg .u64 %r68;
	.reg .u64 %r69;
	.reg .u64 %r70;
	.reg .f32 %r71;
	.reg .u32 %r72;
	.reg .u32 %r73;
	.reg .pred %p74;
	.reg .u32 %r75;
	.reg .u32 %r76;
	.reg .u32 %r77;
	.reg .u32 %r78;
	.reg .u64 %r79;
	.reg .u64 %r80;
	.reg .u64 %r81;
	.reg .f32 %r82;
	.reg .u64 %r83;
	.reg .u64 %r84;
	.reg .u32 %r85;
	.reg .u64 %r86;
	.reg .u64 %r87;
	.reg .u64 %r88;
	.reg .f32 %r89;
	.reg .f32 %r90;
	.reg .u32 %r91;
	.reg .pred %p92;
	.reg .u32 %r93;
	.reg .pred %p94;
	.reg .u32 %r95;
	.reg .u32 %r96;
	.reg .u32 %r97;
	.reg .u32 %r98;
	.reg .pred %p99;
	.reg .f32 %r100;
	.reg .f32 %r101;
	.reg .f32 %r102;
	.reg .f32 %r103;
	.reg .f32 %r104;
	.reg .f32 %r105;
	.reg .f32 %r106;
	.reg .f32 %r107;
	.reg .u32 %r108;
	.reg .pred %p109;
	.reg .u32 %r110;
	.reg .u32 %r111;
	.reg .u32 %r112;
	.reg .pred %p113;
	.reg .f32 %r114;
	.reg .f32 %r115;
	.reg .f32 %r116;
	.reg .f32 %r117;
	.reg .u32 %r118;
	.reg .pred %p119;
	.reg .u32 %r120;
	.reg .u32 %r121;
	.reg .u32 %r122;
	.reg .pred %p123;
	.reg .f32 %r124;
	.reg .f32 %r125;
	.reg .f32 %r126;
	.reg .f32 %r127;
	.reg .u32 %r128;
	.reg .u32 %r129;
	.reg .pred %p130;
	.reg .f32 %r131;
	.reg .f32 %r132;
	.reg .f32 %r133;
	.reg .f32 %r134;
	.reg .f32 %r135;
	.reg .f32 %r136;
	.reg .f32 %r137;
	.reg .f32 %r138;
	.reg .f32 %r139;
	.reg .f32 %r140;
	.reg .f32 %r141;
	.reg .f32 %r142;
	.reg .f32 %r143;
	.reg .f32 %r144;
	.reg .f32 %r145;
	.reg .f32 %r146;
	.reg .f32 %r147;
	.reg .f32 %r148;
	.reg .f32 %r149;
	.reg .f32 %r150;
	.reg .f32 %r151;
	.reg .f32 %r152;
	.reg .f64 %r153;
	.reg .f64 %r154;
	.reg .f64 %r155;
	.reg .f64 %r156;
	.reg .f32 %r157;
	.reg .f32 %r158;
	.reg .f32 %r159;
	.reg .f64 %r160;
	.reg .f64 %r161;
	.reg .f64 %r162;
	.reg .f32 %r163;
	.reg .f32 %r164;
	.reg .f32 %r165;
	.reg .f32 %r166;
	.reg .f32 %r167;
	.reg .f32 %r168;
	.reg .f64 %r169;
	.reg .f64 %r170;
	.reg .f64 %r171;
	.reg .f64 %r172;
	.reg .f32 %r173;
	.reg .f32 %r174;
	.reg .f32 %r175;
	.reg .f32 %r176;
	.reg .f32 %r177;
	.reg .f32 %r178;
	.reg .f32 %r179;
	.reg .f32 %r180;
	.reg .f64 %r181;
	.reg .f64 %r182;
	.reg .f64 %r183;
	.reg .f64 %r184;
	.reg .f32 %r185;
	.reg .u64 %r186;
	.reg .u64 %r187;
	.reg .f32 %r188;
	.reg .pred %p189;
	.reg .f32 %r190;
	.reg .f32 %r191;
	.reg .f32 %r192;
	.reg .pred %p193;
	.reg .f32 %r194;
	.reg .f32 %r195;
	.reg .u64 %r196;
	.reg .u64 %r197;
	.reg .u64 %r198;
	.reg .u64 %r199;
	.reg .u64 %r200;
	.reg .u64 %r201;
	.reg .u64 %r202;
	.reg .u64 %r203;
	.reg .u64 %r204;
	.reg .u64 %r205;
	BB_1_0:
	BB_1_2:
		cvt.s32.u16 %r0, %ctaid.y; 
		ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols]; 
		mul.lo.s32 %r2, %r0, %r1; 
		cvt.s32.u16 %r3, %tid.x; 
		cvt.s32.u16 %r4, %tid.y; 
		cvt.s32.u16 %r5, %ctaid.x; 
		add.s32 %r6, %r2, %r5; 
		mul.lo.s32 %r7, %r6, 24; 
		cvt.s64.s32 %r8, %r3; 
		cvt.s64.s32 %r9, %r4; 
		mul.wide.s32 %r10, %r4, 24; 
		add.u64 %r11, %r8, %r10; 
		mul.lo.u64 %r12, %r11, 4; 
		mov.u64 %r13, __cuda___cuda_local_var_37352_33_non_const_north60; 
		add.u64 %r14, %r12, %r13; 
		ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda]; 
		add.s32 %r16, %r7, %r3; 
		sub.s32 %r17, %r16, %r1; 
		cvt.s64.s32 %r18, %r17; 
		mul.wide.s32 %r19, %r17, 4; 
		add.u64 %r20, %r15, %r19; 
		ld.global.f32 %r21, [%r20]; 
		st.shared.f32 [%r14], %r21; 
		mov.u64 %r22, __cuda___cuda_local_var_37353_33_non_const_south2364; 
		add.u64 %r23, %r12, %r22; 
		add.s32 %r24, %r6, %r1; 
		mul.lo.s32 %r25, %r24, 24; 
		add.s32 %r26, %r3, %r25; 
		cvt.s64.s32 %r27, %r26; 
		mul.wide.s32 %r28, %r26, 4; 
		add.u64 %r29, %r15, %r28; 
		ld.global.f32 %r30, [%r29]; 
		st.shared.f32 [%r23], %r30; 
		mov.u32 %r31, 0; 
		setp.ne.s32 %p32, %r0, %r31; 
		@%p32 bra BB_1_4; 
	BB_1_3:
		mul24.lo.s32 %r33, %r5, 24; 
		add.s32 %r34, %r3, %r33; 
		cvt.s64.s32 %r35, %r34; 
		mul.wide.s32 %r36, %r34, 4; 
		ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda]; 
		add.u64 %r37, %r15, %r36; 
		ld.global.f32 %r38, [%r37]; 
		st.shared.f32 [%r14], %r38; 
		bra.uni BB_1_6; 
	BB_1_4:
		cvt.u32.u16 %r39, %nctaid.y; 
		sub.u32 %r40, %r39, 1; 
		setp.ne.u32 %p41, %r0, %r40; 
		@%p41 bra BB_1_6; 
	BB_1_5:
		ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols]; 
		mul.lo.s32 %r42, %r1, 23; 
		add.u32 %r43, %r3, %r42; 
		mul24.lo.s32 %r44, %r5, 24; 
		mul.lo.u32 %r45, %r1, %r40; 
		mul.lo.u32 %r46, %r45, 24; 
		add.u32 %r47, %r44, %r46; 
		add.u32 %r48, %r43, %r47; 
		cvt.u64.u32 %r49, %r48; 
		mul.wide.u32 %r50, %r48, 4; 
		ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda]; 
		add.u64 %r51, %r15, %r50; 
		ld.global.f32 %r52, [%r51]; 
		st.shared.f32 [%r23], %r52; 
	BB_1_6:
		bar.sync 0; 
		mul.lo.s32 %r53, %r4, %r1; 
		add.s32 %r54, %r53, %r7; 
		mov.u64 %r55, __cuda___cuda_local_var_37355_33_non_const_west4668; 
		add.u64 %r56, %r12, %r55; 
		cvt.s64.s32 %r57, %r54; 
		mul.wide.s32 %r58, %r54, 4; 
		add.u64 %r59, %r15, %r58; 
		ld.global.f32 %r60, [%r59 + -4]; 
		st.shared.f32 [%r56], %r60; 
		mov.u64 %r61, __cuda___cuda_local_var_37354_33_non_const_east6972; 
		add.u64 %r62, %r12, %r61; 
		ld.global.f32 %r63, [%r59 + 96]; 
		st.shared.f32 [%r62], %r63; 
		mov.u32 %r64, 0; 
		setp.ne.s32 %p65, %r5, %r64; 
		@%p65 bra BB_1_8; 
	BB_1_7:
		mul.lo.s32 %r66, %r2, 24; 
		add.s32 %r67, %r53, %r66; 
		cvt.s64.s32 %r68, %r67; 
		mul.wide.s32 %r69, %r67, 4; 
		add.u64 %r70, %r15, %r69; 
		ld.global.f32 %r71, [%r70]; 
		st.shared.f32 [%r56], %r71; 
		bra.uni BB_1_10; 
	BB_1_8:
		cvt.u32.u16 %r72, %nctaid.x; 
		sub.u32 %r73, %r72, 1; 
		setp.ne.u32 %p74, %r5, %r73; 
		@%p74 bra BB_1_10; 
	BB_1_9:
		mul.lo.s32 %r75, %r2, 24; 
		mul24.lo.u32 %r76, %r72, 24; 
		add.u32 %r77, %r75, %r76; 
		add.u32 %r78, %r53, %r77; 
		cvt.u64.u32 %r79, %r78; 
		mul.wide.u32 %r80, %r78, 4; 
		add.u64 %r81, %r15, %r80; 
		ld.global.f32 %r82, [%r81 + -4]; 
		st.shared.f32 [%r62], %r82; 
	BB_1_10:
		bar.sync 0; 
		mov.u64 %r83, __cuda___cuda_local_var_37349_33_non_const_temp9276; 
		add.u64 %r84, %r12, %r83; 
		add.s32 %r85, %r54, %r3; 
		cvt.s64.s32 %r86, %r85; 
		mul.wide.s32 %r87, %r85, 4; 
		add.u64 %r88, %r87, %r15; 
		ld.global.f32 %r89, [%r88]; 
		st.shared.f32 [%r84], %r89; 
		bar.sync 0; 
		ld.shared.f32 %r90, [%r84]; 
		mov.s32 %r91, 0; 
		setp.eq.s32 %p92, %r3, %r91; 
		mov.s32 %r93, 0; 
		setp.eq.s32 %p94, %r4, %r93; 
		selp.s32 %r95, 1, 0, %p92; 
		selp.s32 %r96, 1, 0, %p94; 
		and.b32 %r97, %r95, %r96; 
		mov.u32 %r98, 0; 
		setp.eq.s32 %p99, %r97, %r98; 
		@%p99 bra BB_1_12; 
	BB_1_11:
		ld.shared.f32 %r100, [%r14]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r101, %r100, %r90; 
		ld.shared.f32 %r102, [%r84 + 96]; 
		sub.f32 %r103, %r102, %r90; 
		ld.shared.f32 %r104, [%r56]; 
		sub.f32 %r105, %r104, %r90; 
		ld.shared.f32 %r106, [%r84 + 4]; 
		sub.f32 %r107, %r106, %r90; 
		bra.uni BB_1_30; 
	BB_1_12:
		mov.s32 %r108, 23; 
		setp.eq.s32 %p109, %r3, %r108; 
		selp.s32 %r110, 1, 0, %p109; 
		and.b32 %r111, %r96, %r110; 
		mov.u32 %r112, 0; 
		setp.eq.s32 %p113, %r111, %r112; 
		@%p113 bra BB_1_14; 
	BB_1_13:
		ld.shared.f32 %r114, [%r14]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r101, %r114, %r90; 
		ld.shared.f32 %r115, [%r84 + 96]; 
		sub.f32 %r103, %r115, %r90; 
		ld.shared.f32 %r116, [%r84 + -4]; 
		sub.f32 %r105, %r116, %r90; 
		ld.shared.f32 %r117, [%r62]; 
		sub.f32 %r107, %r117, %r90; 
		bra.uni BB_1_30; 
	BB_1_14:
		mov.s32 %r118, 23; 
		setp.eq.s32 %p119, %r4, %r118; 
		selp.s32 %r120, 1, 0, %p119; 
		and.b32 %r121, %r110, %r120; 
		mov.u32 %r122, 0; 
		setp.eq.s32 %p123, %r121, %r122; 
		@%p123 bra BB_1_16; 
	BB_1_15:
		ld.shared.f32 %r124, [%r84 + -96]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r101, %r124, %r90; 
		ld.shared.f32 %r125, [%r23]; 
		sub.f32 %r103, %r125, %r90; 
		ld.shared.f32 %r126, [%r84 + -4]; 
		sub.f32 %r105, %r126, %r90; 
		ld.shared.f32 %r127, [%r62]; 
		sub.f32 %r107, %r127, %r90; 
		bra.uni BB_1_30; 
	BB_1_16:
		and.b32 %r128, %r95, %r120; 
		mov.u32 %r129, 0; 
		setp.eq.s32 %p130, %r128, %r129; 
		@%p130 bra BB_1_18; 
	BB_1_17:
		ld.shared.f32 %r131, [%r84 + -96]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r101, %r131, %r90; 
		ld.shared.f32 %r132, [%r23]; 
		sub.f32 %r103, %r132, %r90; 
		ld.shared.f32 %r133, [%r56]; 
		sub.f32 %r105, %r133, %r90; 
		ld.shared.f32 %r134, [%r84 + 4]; 
		sub.f32 %r107, %r134, %r90; 
		bra.uni BB_1_30; 
	BB_1_18:
		@!%p94 bra BB_1_20; 
	BB_1_19:
		ld.shared.f32 %r135, [%r14]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r101, %r135, %r90; 
		ld.shared.f32 %r136, [%r84 + 96]; 
		sub.f32 %r103, %r136, %r90; 
		ld.shared.f32 %r137, [%r84 + -4]; 
		sub.f32 %r105, %r137, %r90; 
		ld.shared.f32 %r138, [%r84 + 4]; 
		sub.f32 %r107, %r138, %r90; 
		bra.uni BB_1_30; 
	BB_1_20:
		@!%p109 bra BB_1_22; 
	BB_1_21:
		ld.shared.f32 %r139, [%r84 + 96]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r103, %r139, %r90; 
		ld.shared.f32 %r140, [%r84 + -4]; 
		sub.f32 %r105, %r140, %r90; 
		ld.shared.f32 %r141, [%r62]; 
		sub.f32 %r107, %r141, %r90; 
		bra.uni BB_1_29; 
	BB_1_22:
		@!%p119 bra BB_1_24; 
	BB_1_23:
		ld.shared.f32 %r142, [%r23]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r103, %r142, %r90; 
		ld.shared.f32 %r143, [%r84 + -4]; 
		sub.f32 %r105, %r143, %r90; 
		bra.uni BB_1_28; 
	BB_1_24:
		@!%p92 bra BB_1_26; 
	BB_1_25:
		ld.shared.f32 %r144, [%r56]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r105, %r144, %r90; 
		bra.uni BB_1_27; 
	BB_1_26:
		ld.shared.f32 %r145, [%r84 + -4]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r105, %r145, %r90; 
	BB_1_27:
		ld.shared.f32 %r146, [%r84 + 96]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r103, %r146, %r90; 
	BB_1_28:
		ld.shared.f32 %r147, [%r84 + 4]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r107, %r147, %r90; 
	BB_1_29:
		ld.shared.f32 %r148, [%r84 + -96]; 
		ld.shared.f32 %r90, [%r84]; 
		sub.f32 %r101, %r148, %r90; 
	BB_1_30:
		add.f32 %r149, %r101, %r103; 
		add.f32 %r150, %r149, %r105; 
		add.f32 %r151, %r150, %r107; 
		ld.shared.f32 %r90, [%r84]; 
		div.full.f32 %r152, %r151, %r90; 
		mov.f64 %r153, 0d3ff0000000000000; 
		cvt.f64.f32 %r154, %r152; 
		mov.f64 %r155, 0d3fd0000000000000; 
		mad.rn.f64 %r156, %r154, %r155, %r153; 
		cvt.rn.f32.f64 %r157, %r156; 
		ld.param.f32 %r158, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr]; 
		mul.f32 %r159, %r152, %r152; 
		cvt.f64.f32 %r160, %r159; 
		mov.f64 %r161, 0d3fb0000000000000; 
		mul.f64 %r162, %r160, %r161; 
		mul.f32 %r163, %r103, %r103; 
		mad.f32 %r164, %r101, %r101, %r163; 
		mad.f32 %r165, %r105, %r105, %r164; 
		mad.f32 %r166, %r107, %r107, %r165; 
		mul.f32 %r167, %r90, %r90; 
		div.full.f32 %r168, %r166, %r167; 
		cvt.f64.f32 %r169, %r168; 
		mov.f64 %r170, 0d3fe0000000000000; 
		mul.f64 %r171, %r169, %r170; 
		sub.f64 %r172, %r171, %r162; 
		cvt.rn.f32.f64 %r173, %r172; 
		mul.f32 %r174, %r157, %r157; 
		div.full.f32 %r175, %r173, %r174; 
		sub.f32 %r176, %r175, %r158; 
		mov.f32 %r177, 0f3f800000; 
		add.f32 %r178, %r158, %r177; 
		mul.f32 %r179, %r158, %r178; 
		div.full.f32 %r180, %r176, %r179; 
		cvt.f64.f32 %r181, %r180; 
		mov.f64 %r182, 0d3ff0000000000000; 
		add.f64 %r183, %r181, %r182; 
		rcp.rn.f64 %r184, %r183; 
		cvt.rn.f32.f64 %r185, %r184; 
		mov.u64 %r186, __cuda___cuda_local_var_37350_33_non_const_temp_result11580; 
		add.u64 %r187, %r12, %r186; 
		mov.f32 %r188, 0f00000000; 
		setp.lt.f32 %p189, %r185, %r188; 
		@!%p189 bra BB_1_32; 
	BB_1_31:
		mov.f32 %r190, 0f00000000; 
		st.shared.f32 [%r187], %r190; 
		bra.uni BB_1_33; 
	BB_1_32:
		mov.f32 %r191, 0f3f800000; 
		mov.f32 %r192, 0f3f800000; 
		setp.gt.f32 %p193, %r185, %r192; 
		selp.f32 %r194, %r191, %r185, %p193; 
		st.shared.f32 [%r187], %r194; 
	BB_1_33:
		bar.sync 0; 
		ld.shared.f32 %r195, [%r187]; 
		ld.param.u64 %r196, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda]; 
		add.u64 %r197, %r196, %r87; 
		st.global.f32 [%r197], %r195; 
		ld.param.u64 %r198, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]; 
		add.u64 %r199, %r198, %r87; 
		st.global.f32 [%r199], %r107; 
		ld.param.u64 %r200, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C]; 
		add.u64 %r201, %r200, %r87; 
		st.global.f32 [%r201], %r105; 
		ld.param.u64 %r202, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C]; 
		add.u64 %r203, %r202, %r87; 
		st.global.f32 [%r203], %r103; 
		ld.param.u64 %r204, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C]; 
		add.u64 %r205, %r204, %r87; 
		st.global.f32 [%r205], %r101; 
		exit; 
	BB_1_1:
}


