

================================================================
== Vivado HLS Report for 'load_4'
================================================================
* Date:           Thu Jun  1 23:27:14 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      45|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      69|    -|
|Register         |        -|      -|      67|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      67|     114|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |sum2_fu_85_p2  |     +    |      0|  0|  15|           2|           6|
    |sum4_fu_95_p2  |     +    |      0|  0|  15|           2|           6|
    |sum_fu_75_p2   |     +    |      0|  0|  15|           1|           6|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|  45|           5|          18|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  33|          6|    1|          6|
    |ap_return      |   9|          2|   32|         64|
    |in_r_address0  |  27|          5|    6|         30|
    +---------------+----+-----------+-----+-----------+
    |Total          |  69|         13|   39|        100|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |ap_return_preg     |  32|   0|   32|          0|
    |in_load_1_reg_136  |   8|   0|    8|          0|
    |in_load_2_reg_146  |   8|   0|    8|          0|
    |in_load_reg_126    |   8|   0|    8|          0|
    |tmp_1374_reg_119   |   6|   0|    6|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  67|   0|   67|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    load_4    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    load_4    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    load_4    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    load_4    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    load_4    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    load_4    | return value |
|ap_return      | out |   32| ap_ctrl_hs |    load_4    | return value |
|in_r_address0  | out |    6|  ap_memory |     in_r     |     array    |
|in_r_ce0       | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0        |  in |    8|  ap_memory |     in_r     |     array    |
|in_offset      |  in |    7|   ap_none  |   in_offset  |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

