<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='378' ll='380' type='bool llvm::GCNSubtarget::hasUsableDSOffset() const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='376'>/// True if the offset field of DS instructions works as expected. On SI, the
  /// offset uses a 16-bit adder and does not always wrap properly.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1186' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel15isDSOffsetLegalEN4llvm7SDValueEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1275' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel16isDSOffset2LegalEN4llvm7SDValueEjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3735' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3751' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULowerKernelArguments.cpp' l='127' u='c' c='_ZN12_GLOBAL__N_126AMDGPULowerKernelArguments13runOnFunctionERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8552' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
