Overview

Verilog Hardware Description Language

RTL Simulation

Code Coverage Analysis

RTL & Logic Synthesis

Gate-level Delay Calculation

Static Timing Analysis

Gate-level Power Calculation

DFT & ATPG

Formal Equivalence Checking

Automatic Physical Design & Physical Verification
