<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Lecture 2: Technology Trends - Lectures on Computer Architecture</title>
    <link rel="stylesheet" href="../../assets/css/style.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <!-- KaTeX for math rendering -->
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css">
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.js"></script>
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/auto-render.min.js" onload="renderMathInElement(document.body);"></script>
    <!-- Prism.js for code syntax highlighting -->
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/prismjs@1.29.0/themes/prism.min.css">
    <script defer src="https://cdn.jsdelivr.net/npm/prismjs@1.29.0/prism.min.js"></script>
    <script defer src="https://cdn.jsdelivr.net/npm/prismjs@1.29.0/components/prism-c.min.js"></script>
    <script defer src="https://cdn.jsdelivr.net/npm/prismjs@1.29.0/components/prism-asm6502.min.js"></script>
</head>
<body>
    <header class="lecture-header">
        <div class="container">
            <a href="../../index.html" class="back-link">
                <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
                    <line x1="19" y1="12" x2="5" y2="12"></line>
                    <polyline points="12 19 5 12 12 5"></polyline>
                </svg>
                Back to All Lectures
            </a>
            <h1 class="lecture-title">Lecture 2: Technology Trends</h1>
            <p class="lecture-meta">Lectures on Computer Architecture</p>
        </div>
    </header>

    <main class="lecture-content-area container">
        <div class="content-body">
            <!-- Video Section -->
            <div class="video-container">
                <div class="video-thumbnail">
                    <a href="https://www.youtube.com/watch?v=Fy2u9oCNZ1E" target="_blank" class="video-play-overlay">
                        <img src="https://img.youtube.com/vi/Fy2u9oCNZ1E/maxresdefault.jpg" 
                             alt="Lecture 2 Video Thumbnail"
                             onerror="this.src='https://img.youtube.com/vi/Fy2u9oCNZ1E/hqdefault.jpg'">
                        <div class="play-button">
                            <svg width="68" height="48" viewBox="0 0 68 48" fill="none">
                                <path d="M66.52 7.74c-.78-2.93-2.49-5.41-5.42-6.19C55.79.13 34 0 34 0S12.21.13 6.9 1.55c-2.93.78-4.63 3.26-5.42 6.19C.06 13.05 0 24 0 24s.06 10.95 1.48 16.26c.78 2.93 2.49 5.41 5.42 6.19C12.21 47.87 34 48 34 48s21.79-.13 27.1-1.55c2.93-.78 4.64-3.26 5.42-6.19C67.94 34.95 68 24 68 24s-.06-10.95-1.48-16.26z" fill="red"/>
                                <path d="M45 24L27 14v20" fill="white"/>
                            </svg>
                        </div>
                    </a>
                </div>
                <div class="video-info">
                    <p class="video-notice">
                        <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2">
                            <circle cx="12" cy="12" r="10"></circle>
                            <line x1="12" y1="16" x2="12" y2="12"></line>
                            <line x1="12" y1="8" x2="12.01" y2="8"></line>
                        </svg>
                        Click the thumbnail above to watch the video lecture on YouTube
                    </p>
                </div>
            </div>

            
<em>By Dr. Isuru Nawinne</em>

<h2>2.1 Introduction</h2>

<p>The evolution of computer technology over the past 50 years has been nothing short of revolutionary. From room-sized scientific calculators to powerful smartphones in our pockets, this transformation has been guided by a prediction made by Intel co-founder Gordon Moore. This lecture examines the technological trends that enabled this revolution, the physical limitations that eventually constrained traditional scaling approaches, and the architectural innovations that emerged in response.</p>

<p>We will trace the exponential growth in transistor density, explore how smaller feature sizes enabled both more complex circuits and faster operation, understand why clock frequencies stopped increasing around 2004, and see how the industry pivoted to multi-core architectures. Finally, we'll examine how computer systems are organized into three layers (hardware, system software, and application software) and follow the complete translation process from high-level code to binary execution.</p>

<h2>2.2 Moore's Law - Foundation of Computer Technology Evolution</h2>

<h3>2.2.1 Who Was Gordon Moore?</h3>

<p><strong>Background and Influence:</strong></p>

<ul>
<li>Co-founder of Intel Corporation, historically the biggest manufacturer of computer chips/processors</li>
<li>Most personal computers and high-end servers use Intel processors</li>
<li>Made a prediction that shaped the entire semiconductor industry</li>
</ul>

<p><strong>Intel's Dominance:</strong></p>

<ul>
<li>Established industry standards for processor design</li>
<li>Set pace for computational advancement</li>
<li>Influenced competing manufacturers</li>
<li>Created benchmark for technology expectations</li>
</ul>

<h3>2.2.2 Moore's Law Definition</h3>

<p><strong>The Prediction:</strong></p>

<p>Moore's Law is NOT a physical law like the law of gravity. It is an observation and prediction about technology trends:</p>

<p><strong>"The number of transistors that can be placed on a standard computer chip will double every two years."</strong></p>

<p><strong>Practical Interpretation:</strong></p>

<ul>
<li>Roughly translates to: Computational power doubles every two years</li>
<li>Started in the 1950s and held true for many decades</li>
<li>Based on continuous demand for increasing computational power</li>
<li>Self-fulfilling prophecy driven by industry investment</li>
</ul>

<p><strong>Historical Context:</strong></p>

<ul>
<li>Initial observation made in mid-1960s</li>
<li>Revised and refined over subsequent decades</li>
<li>Became guiding principle for semiconductor industry</li>
<li>Influenced research priorities and manufacturing investments</li>
</ul>

<h3>2.2.3 Impact of Moore's Law</h3>

<p><strong>Computer Evolution Enabled:</strong></p>

<p>Computers transformed from room-sized scientific calculators to:</p>

<ul>
<li><strong>Personal Computers:</strong> Desktop and laptop systems in every home</li>
<li><strong>Mobile Devices:</strong> Smartphones with computational power exceeding 1990s supercomputers</li>
<li><strong>Embedded Systems:</strong> Computational intelligence in everyday objects</li>
<li><strong>Wearables:</strong> Smartwatches and fitness trackers</li>
</ul>

<p><strong>Revolutionary Applications:</strong></p>

<p>Moore's Law made computationally intensive applications possible:</p>

<ol>
<li><strong>Human Genome Decoding:</strong>
    <ul>
        <li>Massive computational requirements</li>
        <li>Processing billions of genetic sequences</li>
        <li>Pattern recognition across enormous datasets</li>
    </ul>
</li>
<li><strong>World Wide Web and Internet Search:</strong>
    <ul>
        <li>Millisecond response times for complex queries</li>
        <li>Indexing billions of web pages</li>
        <li>Real-time information retrieval</li>
    </ul>
</li>
<li><strong>Artificial Intelligence and Machine Learning:</strong>
    <ul>
        <li>Neural networks with billions of parameters</li>
        <li>Real-time image and speech recognition</li>
        <li>Autonomous systems and decision-making</li>
    </ul>
</li>
<li><strong>Complex Simulations and Scientific Computing:</strong>
    <ul>
        <li>Weather prediction and climate modeling</li>
        <li>Molecular dynamics simulations</li>
        <li>Astrophysical calculations</li>
    </ul>
</li>
</ol>

<p><strong>Societal Impact:</strong></p>

<ul>
<li>Computer software became ubiquitous and unavoidable</li>
<li>Changed how we work, communicate, and learn</li>
<li>Enabled digital transformation of industries</li>
<li>Created new fields and destroyed old ones</li>
</ul>

<h2>2.3 Technology Scaling - Historical Data</h2>

<h3>2.3.1 Transistor Count Growth (1970-2010)</h3>

<p><strong>Chart Analysis:</strong></p>

<img src="../img/Chapter%201%20Moore's%20Law.jpg" alt="Computer System Abstraction Layers" width="600">

<p>The historical data shows remarkable consistency with Moore's prediction:</p>

<ul>
<li><strong>Vertical Axis:</strong> Number of transistors (10⁵ to 10⁹ - millions to billions)</li>
<li><strong>Horizontal Axis:</strong> Time period (1970 to 2010)</li>
<li><strong>Blue Dotted Line:</strong> Doubling every 18 months (aggressive prediction)</li>
<li><strong>Red-Brown Line:</strong> Doubling every 24 months (Moore's actual prediction)</li>
</ul>

<p><strong>Real Intel Processor Models:</strong></p>

<p>Tracking actual transistor counts across processor generations:</p>

<ul>
<li><strong>Early Processors:</strong> 4004, 8008, 8080 (thousands of transistors)</li>
<li><strong>1989 Milestone - 8086:</strong> Crossed 1 million transistors</li>
<li><strong>Middle Era:</strong> Pentium and Itanium series</li>
<li><strong>2008 Achievement:</strong> Crossed 1 billion transistors (quad-core processors)</li>
<li><strong>Trend Validation:</strong> Actual counts closely followed the "doubling per 2 years" curve</li>
</ul>

<p><strong>Significance:</strong></p>

<ul>
<li>Prediction held remarkably accurate for 40+ years</li>
<li>Enabled long-term planning for semiconductor industry</li>
<li>Guided investment in manufacturing technology</li>
<li>Set performance expectations for consumers</li>
</ul>

<h3>2.3.2 The x86 Architecture</h3>

<p><strong>Origin and Naming:</strong></p>

<ul>
<li><strong>8086 Processor:</strong> First x86 architecture processor (notice "86" in the name)</li>
<li>Established instruction set architecture (ISA) standard</li>
<li>Created foundation for backward compatibility</li>
</ul>

<p><strong>x86 Architecture Family:</strong></p>

<p>The architecture evolved through multiple generations while maintaining compatibility:</p>

<ul>
<li><strong>80286:</strong> Enhanced memory management</li>
<li><strong>80386:</strong> True 32-bit processor (author's first computer in 1993, 16 MHz)</li>
<li><strong>80486:</strong> Integrated floating-point unit</li>
<li><strong>Pentium Series:</strong> Brand name change, performance leap</li>
<li><strong>Modern Processors:</strong> Core i3, i5, i7, i9 series</li>
</ul>

<p><strong>AMD's Adoption:</strong></p>

<ul>
<li>AMD also uses x86 architecture</li>
<li>Compatible instruction set</li>
<li>Competitive alternative to Intel</li>
<li>Drives innovation through competition</li>
</ul>

<p><strong>Evolution Strategy:</strong></p>

<ul>
<li>Architecture evolved significantly over decades</li>
<li>Maintained backward compatibility throughout</li>
<li>Old programs run on new processors</li>
<li>Balanced innovation with stability</li>
</ul>

<h3>2.3.3 Historical Context</h3>

<p><strong>Early Computing Era (1985-1990):</strong></p>

<ul>
<li>1985: 80386 computers first arrived on market</li>
<li>No graphical user interfaces (GUIs) existed</li>
<li>Black screen with text-only displays</li>
<li>DOS operating system (text-based console)</li>
<li>Command-line interaction only</li>
</ul>

<p><strong>Transformation Period (Mid-Late 1990s):</strong></p>

<ul>
<li>GUIs emerged (Windows 95 and similar systems)</li>
<li>Point-and-click interfaces replaced command lines</li>
<li>Multimedia capabilities became standard</li>
<li>Internet connectivity became widespread</li>
</ul>

<p><strong>User Experience Revolution:</strong></p>

<ul>
<li>Significant transformation in how people interacted with computers</li>
<li>Democratized computing beyond technical experts</li>
<li>Enabled productivity for non-technical users</li>
<li>Set expectations for modern computing</li>
</ul>

<h2>2.4 Feature Size Scaling - Lithography Improvements</h2>

<h3>2.4.1 What Made Transistor Count Increase Possible?</h3>

<p><strong>The Answer: Smaller Transistors</strong></p>

<p>The exponential growth in transistor count was enabled primarily by reducing transistor size through improved manufacturing processes.</p>

<p><strong>Lithography Process:</strong></p>

<ul>
<li>Etching transistors onto silicon wafer using photolithographic techniques</li>
<li>Patterns created using light masks and photosensitive materials</li>
<li>Feature size: Measure of transistor dimensions in nanometers (nm)</li>
<li>Smaller features = more transistors per unit area</li>
</ul>

<p><strong>Feature Size Timeline:</strong></p>

<p>The relentless march toward smaller dimensions:</p>

<ul>
<li><strong>2004:</strong> 90 nanometer manufacturing process</li>
<li><strong>2006:</strong> 65 nanometer</li>
<li><strong>2008:</strong> 45 nanometer (very famous generation, many developments)</li>
<li><strong>Continuing:</strong> 32 nm, 22 nm processes</li>
<li><strong>2013 Actual:</strong> 22 nm achieved</li>
<li><strong>2015 Target:</strong> 16 nm achieved</li>
<li><strong>2019 Target:</strong> 12 nm achieved</li>
<li><strong>2023 Target:</strong> 7 nm achieved</li>
<li><strong>2028 Target:</strong> 5 nm exceeded</li>
<li><strong>Future Roadmap:</strong> 3nm and 2nm are currently in production, future is 1nm and sub-1nm</li>
</ul>

<h3>2.4.2 What is "Feature Size"?</h3>

<p><strong>Original Definition:</strong></p>

<ul>
<li>Originally represented physical measurement: minimum distance between source and drain of transistor</li>
<li>Also called channel width, gate size, or half-pitch</li>
<li>Directly related to transistor dimensions</li>
</ul>

<p><strong>Modern Reality:</strong></p>

<ul>
<li><strong>NOT a precisely defined physical measurement anymore</strong></li>
<li>More of a <strong>marketing term</strong> in current usage</li>
<li>General measure of manufacturing process advancement</li>
<li>Smaller number suggests more advanced technology</li>
</ul>

<p><strong>Alternative Names:</strong></p>

<p>Different terms referring to approximately the same concept:</p>

<ul>
<li>Gate size</li>
<li>Channel width</li>
<li>Half-pitch</li>
<li>Process node</li>
<li>Technology node</li>
</ul>

<p><strong>Why Ambiguity Developed:</strong></p>

<ul>
<li>Manufacturing processes became more complex</li>
<li>Multiple dimensions define transistor performance</li>
<li>3D structures don't have simple linear measurements</li>
<li>Marketing convenience over physical precision</li>
</ul>

<h3>2.4.3 How Tiny Are Transistors?</h3>

<p><strong>Mind-Boggling Scale:</strong></p>

<p>Putting modern transistor sizes in perspective:</p>

<ul>
<li><strong>45 nanometer technology:</strong> Can fit <strong>30 million transistors</strong> on the head of a pin</li>
<li><strong>Across human hair:</strong> Over <strong>1,000 transistors</strong> fit across the width of a single human hair</li>
<li><strong>Comparison to past:</strong> Incredibly small compared to transistors 40-50 years ago</li>
</ul>

<p><strong>Manufacturing Precision:</strong></p>

<ul>
<li>Requires cleanroom environments cleaner than surgical suites</li>
<li>Dust particle can destroy multiple chips</li>
<li>Atomic-level precision required</li>
<li>Remarkable engineering achievement</li>
</ul>

<h3>2.4.4 Transistor Structure</h3>

<p><strong>Basic Components:</strong></p>

<ul>
<li><strong>Silicon Substrate:</strong> Base semiconductor material</li>
<li><strong>Source and Drain:</strong> Two metal contacts on either side</li>
<li><strong>Gate:</strong> Control electrode positioned between source and drain</li>
<li><strong>Insulator:</strong> Separates gate from channel</li>
</ul>

<p><strong>Feature Size Definition:</strong></p>

<ul>
<li>Distance between drain and source (channel width)</li>
<li>Critical dimension for transistor operation</li>
<li>Determines electrical characteristics</li>
</ul>

<p><strong>Electrical Properties:</strong></p>

<ul>
<li><strong>Capacitance Load:</strong> Inherent property based on semiconductor material and structure</li>
<li>Affects switching speed and power consumption</li>
<li>Function of transistor geometry and materials</li>
<li>Critical parameter for circuit performance</li>
</ul>

<h2>2.5 Technology Roadmaps - ITRS Predictions</h2>

<h3>2.5.1 ITRS Organization</h3>

<p><strong>International Technology Roadmap for Semiconductors:</strong></p>

<ul>
<li><strong>Established:</strong> Around 2001</li>
<li><strong>Purpose:</strong> Predict feature size scaling for next 10 years</li>
<li><strong>Membership:</strong> Major semiconductor manufacturers and research institutions</li>
<li><strong>Methodology:</strong> Based on technology capabilities and market demand</li>
</ul>

<p><strong>Prediction Basis:</strong></p>

<p>The roadmaps considered multiple factors:</p>

<ul>
<li>Demand for computational power</li>
<li>Available manufacturing technology</li>
<li>Potential technological improvements</li>
<li>Economic feasibility</li>
<li>Physical limitations</li>
</ul>

<p><strong>Regular Updates:</strong></p>

<ul>
<li>Produced updated roadmaps regularly</li>
<li>Adjusted predictions based on actual progress</li>
<li>Guided industry research priorities</li>
<li>Dissolved in 2015 due to paradigm shift</li>
</ul>

<h3>2.5.2 Original Roadmap (2001)</h3>

<p><strong>Optimistic Projections:</strong></p>

<p>The initial roadmap predicted steady exponential decrease in feature size:</p>

<ul>
<li><strong>2001 Baseline:</strong> 130 nm technology in production</li>
<li><strong>2006 Target:</strong> 65 nm</li>
<li><strong>2008 Target:</strong> 45 nm</li>
<li><strong>2012 Projection:</strong> Continuing decrease following Moore's Law</li>
</ul>

<p><strong>Assumptions:</strong></p>

<ul>
<li>Linear continuation of historical trends</li>
<li>Traditional planar transistor scaling</li>
<li>Continued improvements in lithography</li>
<li>Economic sustainability of smaller features</li>
</ul>

<h3>2.5.3 Revised Roadmap (2013)</h3>

<p><strong>Adjusted Expectations:</strong></p>

<p>By 2013, reality required revised predictions:</p>

<ul>
<li><strong>2013 Actual:</strong> 22 nm achieved</li>
<li><strong>2015 Target:</strong> 16 nm predicted</li>
<li><strong>2019 Target:</strong> 12 nm</li>
<li><strong>2023 Target:</strong> 7 nm</li>
<li><strong>2028 Target:</strong> 5 nm</li>
</ul>

<p><strong>Key Observations:</strong></p>

<ul>
<li><strong>Rate of reduction slowed down</strong> compared to original predictions</li>
<li>Still following exponential trend but slower pace</li>
<li>Physical and economic challenges becoming apparent</li>
<li>Need for alternative approaches emerging</li>
</ul>

<h3>2.5.4 Final Roadmap (2015)</h3>

<p><strong>Dramatic Shift in Direction:</strong></p>

<p>The 2015 roadmap marked a fundamental change:</p>

<ul>
<li><strong>2015 Status:</strong> Still around 25-24 nm (behind 2013 predictions)</li>
<li><strong>Near-term Projection:</strong> Fast improvements predicted to reach 10 nm</li>
<li><strong>2021 Target:</strong> 10 nm technology</li>
<li><strong>Long-term Direction:</strong> Feature size would <strong>NOT decrease further beyond 10 nm</strong></li>
<li><strong>Plateau:</strong> Would stick with 10 nm for foreseeable future</li>
</ul>

<p><strong>Significance:</strong></p>

<ul>
<li>Sudden departure from decades of continuous scaling</li>
<li>Recognition of fundamental physical limits</li>
<li>Industry acknowledgment of new paradigm</li>
<li>End of traditional Moore's Law scaling</li>
</ul>

<h3>2.5.5 Why the Change? - 3D Technology</h3>

<p><strong>Major Paradigm Shift (2013-2015):</strong></p>

<p>The industry pivoted to a fundamentally different approach:</p>

<p><strong>Traditional Approach (Before):</strong></p>

<ul>
<li>Single layer of transistors on silicon surface</li>
<li>Scaling by making transistors smaller</li>
<li>Two-dimensional planar structures</li>
</ul>

<p><strong>New Approach (After):</strong></p>

<ul>
<li><strong>3D Chips:</strong> Multiple layers of transistors stacked vertically</li>
<li><strong>3D FinFET Technology:</strong> Transistor fins extending upward from surface</li>
<li><strong>Vertical Integration:</strong> Third dimension for density increase</li>
</ul>

<p><strong>Impact on Moore's Law:</strong></p>

<ul>
<li>Transistor count <strong>still increasing</strong> (Moore's Law continues)</li>
<li>But <strong>NOT by making individual transistors smaller</strong></li>
<li>Instead: <strong>Stacking transistors on top of each other</strong></li>
<li>Adds thickness dimension to chip design</li>
</ul>

<p><strong>Technical Innovations:</strong></p>

<ul>
<li>Gate-all-around (GAA) transistors</li>
<li>Through-silicon vias (TSVs) for vertical connections</li>
<li>Advanced packaging techniques</li>
<li>Thermal management solutions</li>
</ul>

<h3>2.5.6 Dissolution of ITRS (2015)</h3>

<p><strong>Reasons for Dissolution:</strong></p>

<ul>
<li><strong>Technology Divergence:</strong> Multiple paths to increase transistor density</li>
<li><strong>End of Simple Scaling:</strong> No longer just reducing feature size</li>
<li><strong>3D Stacking:</strong> Fundamentally different approach</li>
<li><strong>Heterogeneous Integration:</strong> Combining different technologies on same chip</li>
</ul>

<p><strong>Multiple Methods for Transistor Density:</strong></p>

<p>Modern approaches include:</p>

<ul>
<li>3D stacking of transistor layers</li>
<li>FinFET and GAA transistor structures</li>
<li>Chiplet architectures</li>
<li>Advanced packaging technologies</li>
<li>Heterogeneous integration</li>
</ul>

<p><strong>Moore's Law Status:</strong></p>

<ul>
<li>Transistor count <strong>still doubling every 2 years</strong> (as of 2021)</li>
<li>But through <strong>different means</strong> than traditional scaling</li>
<li>More complex and diverse strategies</li>
<li>Higher costs per transistor (economic Moore's Law ending)</li>
</ul>

<h2>2.6 Why Smaller Transistors Improve Performance</h2>

<h3>2.6.1 Reason 1: More Complex Circuits</h3>

<p><strong>Increased Transistor Budget:</strong></p>

<p>More transistors available on chip enables more sophisticated functionality.</p>

<p><strong>Comparison Example:</strong></p>

<p><strong>Limited Transistor Count (100 transistors):</strong></p>

<ul>
<li>Can only build simple functional units</li>
<li>Complex tasks must be broken down into simple operations</li>
<li>Must use simple functional units repeatedly</li>
<li>Sequential processing of sub-tasks</li>
<li><strong>Result: SLOWER overall execution</strong></li>
</ul>

<p><strong>Abundant Transistors (1 billion):</strong></p>

<ul>
<li>Can build extremely complex circuits</li>
<li>Perform complex operations in single step</li>
<li>Don't need to decompose into simple operations</li>
<li>Dedicated hardware for sophisticated functions</li>
<li><strong>Result: FASTER overall execution</strong></li>
</ul>

<p><strong>Architectural Implications:</strong></p>

<ul>
<li>Larger caches for better hit rates</li>
<li>More sophisticated branch predictors</li>
<li>Wider execution units (SIMD)</li>
<li>More parallel functional units</li>
<li>Hardware accelerators for specific tasks</li>
</ul>

<h3>2.6.2 Reason 2: Faster Switching</h3>

<p><strong>Electrical Advantages of Smaller Size:</strong></p>

<p>Smaller transistors possess superior electrical characteristics:</p>

<p><strong>Lower Operating Voltage:</strong></p>

<ul>
<li>Smaller channel width requires less voltage to switch transistor</li>
<li>Voltage scaling: From ~5V (1980s) to ~1V (modern)</li>
<li>Reduces power consumption</li>
<li>Enables higher switching frequencies</li>
</ul>

<p><strong>Reduced Impedance:</strong></p>

<ul>
<li>Lower resistance in transistor channel</li>
<li>Faster current flow</li>
<li>Quicker charging/discharging of capacitances</li>
</ul>

<p><strong>Faster State Changes:</strong></p>

<ul>
<li>Can switch transistor on/off faster</li>
<li>Less time needed for signal propagation</li>
<li>Shorter gate delays</li>
</ul>

<p><strong>Overall Impact:</strong></p>

<ul>
<li>Faster transistor switching → Higher possible clock rate</li>
<li>Higher clock rate → More operations per second</li>
<li>Faster overall computation</li>
</ul>

<p><strong>Physical Explanation:</strong></p>

<p>The relationship between size and speed involves:</p>

<ul>
<li>Reduced gate capacitance (smaller area)</li>
<li>Shorter carrier transit time (shorter channel)</li>
<li>Lower RC time constants</li>
<li>Improved frequency response</li>
</ul>

<h2>2.7 Clock Rate Trends - The Power Wall</h2>

<h3>2.7.1 Clock Rate Increases (1982-2004)</h3>

<p><strong>Exponential Growth Era:</strong></p>

<p>Processor clock frequencies increased dramatically for over two decades:</p>

<p><strong>Historical Progression:</strong></p>
<img src="../img/Chapter%201%20Power%20Wall.jpg" alt="Computer System Abstraction Layers" width="600">

<ul>
<li><strong>286 (1982):</strong> 12.5 MHz</li>
<li><strong>386 (1985):</strong> 16 MHz (author's first computer)</li>
<li><strong>486 (Early 1990s):</strong> 25-33 MHz</li>
<li><strong>Pentium (Mid-1990s):</strong> 60-200 MHz</li>
<li><strong>Pentium 4 (2001):</strong> 2 GHz (2000 MHz) - <strong>First to break 2 GHz barrier</strong></li>
<li><strong>Pentium 4 Prescott (2004):</strong> 3.6 GHz (3600 MHz) - <strong>Peak of single-core era</strong></li>
</ul>

<p><strong>Growth Rate:</strong></p>

<ul>
<li>Nearly 300× increase in 20 years</li>
<li>Roughly doubled every 18-24 months</li>
<li>Parallel to Moore's Law for transistor count</li>
<li>Consumer expectation of continuous frequency increases</li>
</ul>

<h3>2.7.2 The Turning Point (2004-2007)</h3>

<p><strong>Sudden Deceleration:</strong></p>

<p>Around 2004, the decades-long trend dramatically changed:</p>

<ul>
<li>Clock rate increase <strong>slowed dramatically</strong></li>
<li>Reached peak around <strong>3.6-4 GHz</strong></li>
<li>Settled and plateaued at that level</li>
<li><strong>Despite transistors continuing to get smaller</strong></li>
</ul>

<p><strong>The Paradox:</strong></p>

<ul>
<li>Manufacturing processes still improving</li>
<li>More transistors available</li>
<li>Smaller, potentially faster transistors</li>
<li><strong>But clock frequencies stopped increasing</strong></li>
</ul>

<p><strong>Industry Recognition:</strong></p>

<ul>
<li>Fundamental limitation encountered</li>
<li>Alternative approaches needed</li>
<li>Architectural innovation required</li>
<li>End of "free" performance scaling</li>
</ul>

<h3>2.7.3 The Power Wall Problem</h3>

<em></em>Power Consumption Growth Crisis:

<p>As clock rates increased, power consumption grew unsustainably:</p>

<p><strong>Pentium 4 Prescott Example:</strong></p>

<ul>
<li>Required more than <strong>100 watts</strong> of power</li>
<li>Power supply could provide the necessary electrical power</li>
<li><strong>But HEAT became the critical limiting issue</strong></li>
</ul>

<p><strong>The Thermal Crisis:</strong></p>

<p>Physical reality of heat generation:</p>

1. <strong>Heat Generation Mechanism:</strong>

<p>- Billions of transistors switching billions of times per second</p>
<p>- Each switching event involves current flow</p>
<p>- Current through resistance generates heat (I²R losses)</p>
<p>- Accumulated heat from all transistors</p>

2. <strong>Heat Dissipation Challenge:</strong>
<p>- Heat generation outpaced heat removal capability</p>
<p>- Chips would overheat and potentially burn</p>
<p>- Thermal damage to silicon</p>
<p>- Reliability concerns and failure modes</p>

<p><strong>The 100-Watt Rule of Thumb:</strong></p>

<p>Industry consensus emerged:</p>

<ul>
<li><strong>Maximum practical limit: ~100 watts per chip</strong></li>
<li>Cooling solutions couldn't effectively handle more</li>
<li>Would not cross that boundary for desktop processors</li>
<li>Required alternative approaches to improve performance</li>
</ul>

<p><strong>Attempted Solutions (All Insufficient):</strong></p>

<p>Various cooling methods were tried:</p>

<ul>
<li><strong>Improved Air Cooling:</strong></li>
</ul>

<p>- Larger heatsinks</p>
<p>- More powerful fans</p>
<p>- Better thermal interface materials</p>

<ul>
<li><strong>Liquid Cooling:</strong></li>
</ul>

<p>- Water cooling systems (like car radiators)</p>
<p>- More efficient heat transfer</p>
<p>- Complex and expensive</p>

<ul>
<li><strong>Exotic Solutions:</strong></li>
</ul>
<p>- Phase-change cooling</p>
<p>- Thermoelectric coolers</p>
<p>- Ultimately impractical for consumer systems</p>

<p><strong>None Sufficient:</strong></p>

<ul>
<li>Couldn't overcome fundamental heat generation problem</li>
<li>Cost and complexity prohibitive</li>
<li>Reliability concerns</li>
<li>Not scalable to mass market</li>
</ul>

<h3>2.7.4 Dynamic Power Equation</h3>

<em></em>The Physics of Power Consumption:

<p>Dynamic power consumption follows this relationship:</p>

<div class="math-block">
$$
\text{Power} = \text{Capacitance Load} \times \text{Voltage}^2 \times \text{Frequency}
$$
</div>

<p><strong>Factor Analysis (1982-2004):</strong></p>

<p><strong>Capacitance Load:</strong></p>

<ul>
<li><strong>Relatively Constant</strong> per transistor</li>
<li>Inherent to transistor structure and materials</li>
<li>Determined by semiconductor physics</li>
<li>Cannot be arbitrarily reduced</li>
</ul>

<p><strong>Voltage Reduction:</strong></p>

<ul>
<li>Decreased from <strong>~5V to ~1V</strong></li>
<li><strong>5× voltage reduction</strong></li>
<li>Squared effect: <strong>25× power reduction</strong> contribution</li>
<li>Significant mitigation strategy</li>
</ul>

<p><strong>Frequency Increase:</strong></p>

<ul>
<li>Increased <strong>~300× (12 MHz to 3600 MHz)</strong></li>
<li>Direct linear effect on power</li>
<li><strong>300× power increase</strong> contribution</li>
<li>Overwhelmed voltage reduction benefits</li>
</ul>

<p><strong>Net Effect Calculation:</strong></p>

<div class="math-block">
$$
\begin{align*}
\text{Power Scaling} &= (\text{Capacitance}) \times (\text{Voltage}^2) \times (\text{Frequency}) \\
&= (1\times) \times (\frac{1}{5})^2 \times (300\times) \\
&= (1\times) \times (\frac{1}{25}) \times (300\times) \\
&= 12\times \text{ power increase}
\end{align*}
$$
</div>

<p><strong>Key Insight:</strong></p>

<ul>
<li>Despite aggressive voltage scaling (25× reduction in V² term)</li>
<li>Frequency increase (300×) overwhelmed the benefit</li>
<li>Net result: <strong>Massive power increase</strong></li>
<li>Power grew faster than could be managed thermally</li>
<li>Fundamental limitation reached</li>
</ul>

<p><strong>Why Voltage Couldn't Scale Further:</strong></p>

<ul>
<li>Transistor threshold voltages have physical limits</li>
<li>Signal-to-noise ratio requirements</li>
<li>Reliability constraints</li>
<li>Leakage current increases at lower voltages</li>
</ul>

<h3>2.7.5 Overclocking Phenomenon</h3>

<em></em>Marketing and User Community Response:

<p>Emerged prominently around early 2000s during the MHz wars:</p>

<p><strong>Manufacturer Approach:</strong></p>

<ul>
<li><strong>"Official" Specifications:</strong> Conservative clock speed (e.g., 3.6 GHz)</li>
<li><strong>Actual Capability:</strong> Could run at higher speeds without guarantees</li>
<li><strong>Marketing Tactic:</strong> Appeal to gamers and power users</li>
<li><strong>Risk Disclaimer:</strong> No warranty at higher speeds</li>
</ul>

<p><strong>User Overclocking:</strong></p>

<p>Users could manually increase clock speed beyond rated specification:</p>

<p><strong>Process:</strong></p>

<ul>
<li>Change BIOS/UEFI settings</li>
<li>Increase multiplier or bus speed</li>
<li>Often increase voltage</li>
<li>Improve cooling solutions</li>
</ul>

<p><strong>Risks:</strong></p>

<ul>
<li><strong>Generate More Heat:</strong> Exceed thermal design power (TDP)</li>
<li><strong>Potential Damage:</strong> Could permanently destroy processor</li>
<li><strong>Instability:</strong> System crashes and data corruption</li>
<li><strong>Reduced Lifespan:</strong> Accelerated aging of components</li>
<li><strong>Voided Warranty:</strong> No manufacturer support</li>
</ul>

<p><strong>Target Audience:</strong></p>

<ul>
<li><strong>Gamers:</strong> Seeking maximum frame rates</li>
<li><strong>Enthusiasts:</strong> Hobbyists and competitors</li>
<li><strong>Overclockers:</strong> Specialized community</li>
<li><strong>Benchmarkers:</strong> Competitive performance testing</li>
</ul>

<p><strong>Industry Impact:</strong></p>

<ul>
<li>Created enthusiast market segment</li>
<li>Influenced product differentiation (K-series Intel chips)</li>
<li>Added revenue from premium products</li>
<li>Many processors destroyed but market remained</li>
</ul>

<h2>2.8 Shift to Multi-Core Processors</h2>

<h3>2.8.1 The Challenge</h3>

<p><strong>The Industry Dilemma:</strong></p>

<p>By mid-2000s, the semiconductor industry faced a paradox:</p>

<p><strong>Available Resources:</strong></p>

<ul>
<li>Moore's Law still valid: More transistors available every generation</li>
<li>Manufacturing processes continuing to improve</li>
<li>Silicon area increasing or transistor density growing</li>
</ul>

<p><strong>Constraints:</strong></p>

<ul>
<li><strong>Cannot use all transistors simultaneously</strong> (power wall/heat problem)</li>
<li><strong>Cannot increase clock rate</strong> (thermal limitations)</li>
<li>Traditional performance scaling broken</li>
</ul>

<p><strong>Critical Questions:</strong></p>

<ul>
<li>How to utilize available transistors?</li>
<li>How to continue improving computational power?</li>
<li>How to maintain Moore's Law performance benefits?</li>
</ul>

<h3>2.8.2 Solution: Multiple Processor Cores</h3>

<em></em>Paradigm Shift (2004-2008):

<p>Industry pivoted from single-core to multi-core architectures:</p>

<p><strong>Core Concept:</strong></p>

<p>Instead of one powerful processor, put <strong>multiple complete processors on same chip</strong>:</p>

<ul>
<li>Each core is a complete CPU</li>
<li>Cores share cache and memory interface</li>
<li>Can execute different programs simultaneously</li>
<li>Parallel execution at thread/process level</li>
</ul>

<p><strong>Early Multi-Core Processors:</strong></p>

<p><strong>AMD Barcelona (2007):</strong></p>

<img src="../img/Chapter%201%20AMD%20Barcelona.jpg" alt="Computer System Abstraction Layers" width="600">

<ul>
<li><strong>4 cores</strong> on single die</li>
<li>Shared L3 cache</li>
<li>Integrated memory controller</li>
</ul>

<p><strong>Intel Core Series:</strong></p>

<ul>
<li>Multiple models with <strong>4 cores</strong></li>
<li>Hyperthreading technology (2 threads per core)</li>
<li>Competitive performance</li>
</ul>

<p><strong>IBM Processors:</strong></p>

<ul>
<li>Server-oriented multi-core designs</li>
<li>High core counts for enterprise</li>
<li>Power-efficient designs</li>
</ul>

<p><strong>Extreme Designs:</strong></p>

<ul>
<li>Some manufacturers: <strong>8 cores</strong> per chip</li>
<li>Specialized server processors with more</li>
<li>Graphics processors (GPUs) with hundreds of simple cores</li>
</ul>

<p><strong>Power Management:</strong></p>

<ul>
<li><strong>Dynamic Power Allocation:</strong> Cores powered on/off as needed</li>
<li><strong>Turbo Boost:</strong> Temporarily increase frequency of active cores</li>
<li><strong>Per-Core Voltage/Frequency Scaling:</strong> Independent control</li>
<li><strong>Power Gating:</strong> Completely shut down unused cores</li>
<li><strong>Thermal Management:</strong> Distribute heat across die</li>
</ul>

<h3>2.8.3 The Plan</h3>

<p><strong>Initial Industry Vision:</strong></p>

<p>Following Moore's Law principle for core counts:</p>

<p><strong>Projected Growth:</strong></p>

<ul>
<li><strong>Every 2 years:</strong> Double the number of cores per chip</li>
<li>Use increased transistor budget for more cores</li>
<li>Each generation: 2× cores, same power envelope</li>
</ul>

<p><strong>Timeline Projection:</strong></p>

<ul>
<li><strong>2006:</strong> 4 cores</li>
<li><strong>2008:</strong> 8 cores</li>
<li><strong>2010:</strong> 16 cores</li>
<li><strong>2012:</strong> 32 cores</li>
<li><strong>2014:</strong> 64 cores</li>
<li><strong>By 2021:</strong> Should have <strong>hundreds of cores</strong> in consumer processors</li>
</ul>

<p><strong>Theoretical Benefits:</strong></p>

<ul>
<li>Continuous performance improvement</li>
<li>Utilizing Moore's Law transistor growth</li>
<li>Working within power constraints</li>
<li>Parallel computing becoming mainstream</li>
</ul>

<p><strong>Reality Check:</strong></p>

<ul>
<li><strong>This did NOT happen</strong></li>
<li>Current consumer chips: Typically <strong>4-16 cores</strong> (2021)</li>
<li>Server processors: Up to 64-128 cores</li>
<li>Not the hundreds predicted</li>
<li>Growth much slower than initial projections</li>
</ul>

<h3>2.8.4 Why Multi-Core Growth Slowed</h3>

<p><strong>The Fundamental Problem: Parallel Programming Difficulty</strong></p>

<p><strong>Software Challenge:</strong></p>

<p>Multi-core processors require fundamentally different programming approach:</p>

<p><strong>Sequential Programming (Traditional):</strong></p>

<ul>
<li>Single thread of execution</li>
<li>One operation after another</li>
<li>Natural mental model</li>
<li>Straightforward debugging</li>
<li>Predictable behavior</li>
</ul>

<p><strong>Parallel Programming (Required for Multi-Core):</strong></p>

<ul>
<li>Multiple simultaneous threads of execution</li>
<li>Programmer must <strong>explicitly</strong> write code for multiple processors</li>
<li>Must think: "I'm writing for 4, 8, or 16 processors"</li>
<li>Coordinate and synchronize multiple processes/threads</li>
<li>Manage shared resources and data</li>
</ul>

<p><strong>Available Parallel Programming Techniques:</strong></p>

<p><strong>Multi-Threading:</strong></p>

<ul>
<li><strong>POSIX Threads (pthreads)</strong> in C/C++</li>
<li>Java threading primitives</li>
<li>Python threading/multiprocessing</li>
<li>Operating system thread scheduling</li>
</ul>

<p><strong>Multiple Processes:</strong></p>

<ul>
<li>Fork/join models</li>
<li>Message passing (MPI for scientific computing)</li>
<li>Process pools</li>
</ul>

<p><strong>Communication Mechanisms:</strong></p>

<ul>
<li>Shared memory</li>
<li>Message queues</li>
<li>Pipes and sockets</li>
<li>Synchronization primitives (mutexes, semaphores, barriers)</li>
</ul>

<p><strong>Language Support:</strong></p>

<ul>
<li>Available in most major programming languages</li>
<li>Library support varies in quality</li>
<li>Language-level primitives vs library-based approaches</li>
</ul>

<p><strong>Inherent Difficulties:</strong></p>

<p><strong>1. Parallel Programming is HARD:</strong></p>

<ul>
<li>Much more difficult than sequential programming</li>
<li>Different mental model required</li>
<li>Non-deterministic behavior</li>
<li>Difficult to reproduce bugs</li>
<li>Race conditions and deadlocks</li>
</ul>

<p><strong>2. Requires Deep Understanding:</strong></p>

<ul>
<li><strong>Hardware Architecture:</strong> How cores communicate, cache coherency</li>
<li><strong>Processor Organization:</strong> Memory hierarchy, interconnects</li>
<li><strong>Communication Overhead:</strong> Cost of data transfer between cores</li>
<li><strong>Synchronization Overhead:</strong> Cost of coordinating execution</li>
</ul>

<p><strong>Key Technical Challenges:</strong></p>

<p><strong>Load Balancing:</strong></p>

<ul>
<li><strong>Problem:</strong> Distribute work evenly across all cores</li>
<li><strong>Bad Scenario:</strong> One processor idle while another overloaded</li>
<li><strong>Requirement:</strong> Dynamic or static work distribution</li>
<li><strong>Complexity:</strong> Workload often unknown until runtime</li>
<li><strong>Solution Difficulty:</strong> NP-hard problem in general case</li>
</ul>

<p><strong>Communication Optimization:</strong></p>

<ul>
<li><strong>Problem:</strong> Minimize data transfer between cores</li>
<li><strong>Reality:</strong> Communication takes time (overhead)</li>
<li><strong>Amdahl's Law:</strong> Communication is sequential bottleneck</li>
<li><strong>Cache Coherency:</strong> Hardware protocol overhead</li>
<li><strong>Solution:</strong> Locality-aware algorithms, minimize sharing</li>
</ul>

<p><strong>Synchronization:</strong></p>

<ul>
<li><strong>Problem:</strong> Coordinate execution between cores</li>
<li><strong>Bad Scenario:</strong> One thread waiting indefinitely for another</li>
<li><strong>Overhead:</strong> Synchronization primitives have cost</li>
<li><strong>Deadlock Risk:</strong> Circular dependencies can halt system</li>
<li><strong>Solution:</strong> Careful design, lock-free algorithms</li>
</ul>

<p><strong>Performance Consequences:</strong></p>

<p>If parallel programming not done well:</p>

<ul>
<li><strong>Wasting Available Hardware:</strong> Cores sitting idle</li>
<li><strong>No Performance Gain:</strong> Sequential sections dominate</li>
<li><strong>Worse Performance:</strong> Overhead exceeds benefits</li>
<li><strong>Unpredictable Results:</strong> Race conditions cause incorrect output</li>
</ul>

<h3>2.8.5 Instruction-Level Parallelism vs Multi-Core Parallelism</h3>

<p><strong>Instruction-Level Parallelism (ILP):</strong></p>

<p><strong>Characteristics:</strong></p>

<ul>
<li><strong>Hardware-Based Solution:</strong> Processor automatically finds parallelism</li>
<li><strong>Automatic Execution:</strong> Fetches multiple instructions simultaneously</li>
<li><strong>Out-of-Order Execution:</strong> Reorders for efficiency</li>
<li><strong>Compiler Support:</strong> Helps but not required</li>
<li><strong>Transparent to Programmer:</strong> No special code needed</li>
<li><strong>Automatic and Hidden:</strong> Works without programmer awareness</li>
</ul>

<p><strong>Techniques:</strong></p>

<ul>
<li>Superscalar execution</li>
<li>Out-of-order execution</li>
<li>Register renaming</li>
<li>Speculative execution</li>
<li>Branch prediction</li>
</ul>

<p><strong>Benefits:</strong></p>

<ul>
<li>Free performance improvement</li>
<li>Works on existing sequential code</li>
<li>No programmer burden</li>
<li>Automatic optimization</li>
</ul>

<p><strong>Multi-Core Parallelism:</strong></p>

<p><strong>Characteristics:</strong></p>

<ul>
<li><strong>Explicit Programming Required:</strong> Programmer must manually parallelize</li>
<li><strong>Not Automatic:</strong> No hardware magic</li>
<li><strong>Much More Difficult:</strong> Requires expertise</li>
<li><strong>Programmer Responsibility:</strong> Must handle all coordination</li>
</ul>

<p><strong>Programmer Must:</strong></p>

<ul>
<li>Break program into parallel threads</li>
<li>Distribute work across cores</li>
<li>Handle inter-core communication</li>
<li>Manage synchronization</li>
<li>Deal with race conditions</li>
<li>Avoid deadlocks</li>
<li>Balance load</li>
<li>Minimize communication overhead</li>
</ul>

<p><strong>Contrast:</strong></p>

<table>
<thead>
<tr>
<th>Aspect</th>
<th>ILP</th>
<th>Multi-Core</th>
</tr>
</thead>
<tbody>
<tr>
<td>Who does work</td>
<td>Hardware</td>
<td>Programmer</td>
</tr>
<tr>
<td>Transparency</td>
<td>Invisible</td>
<td>Explicit</td>
</tr>
<tr>
<td>Difficulty</td>
<td>Automatic</td>
<td>Hard</td>
</tr>
<tr>
<td>Applicability</td>
<td>All code</td>
<td>Limited patterns</td>
</tr>
<tr>
<td>Overhead</td>
<td>Hidden</td>
<td>Must manage</td>
</tr>
</tbody>
</table>

<h3>2.8.6 Impact on Software Development</h3>

<p><strong>For Regular Programmers:</strong></p>

<ul>
<li><strong>Too Difficult:</strong> Most cannot effectively parallelize</li>
<li><strong>Not Worth Effort:</strong> For many applications</li>
<li><strong>Sequential Sufficient:</strong> Many programs don't need parallel performance</li>
<li><strong>Training Gap:</strong> Most programmers not trained in parallel programming</li>
</ul>

<p><strong>For Computer Engineers:</strong></p>

<ul>
<li><strong>Essential Skill:</strong> Must learn parallel programming</li>
<li><strong>Career Requirement:</strong> High-performance computing demands it</li>
<li><strong>Necessary Understanding:</strong> Must understand hardware deeply</li>
<li><strong>Specialized Constructs:</strong> Must master threading, synchronization</li>
<li><strong>Architecture Knowledge:</strong> Must understand cache coherency, memory models</li>
</ul>

<p><strong>Application Domains:</strong></p>

<p><strong>High-Performance Applications Requiring Parallelism:</strong></p>

<ul>
<li>Scientific computing and simulations</li>
<li>Video encoding/decoding</li>
<li>Machine learning training</li>
<li>Real-time graphics rendering</li>
<li>Big data processing</li>
<li>Financial modeling</li>
</ul>

<p><strong>Applications That Remain Sequential:</strong></p>

<ul>
<li>Many business applications</li>
<li>Simple utilities</li>
<li>I/O-bound programs</li>
<li>Interactive applications</li>
<li>Legacy software</li>
</ul>

<p><strong>Education Impact:</strong></p>

<ul>
<li>Computer science curricula adding parallel programming courses</li>
<li>Need for hardware architecture understanding</li>
<li>Gap between industry needs and graduate preparation</li>
<li>Specialized training for HPC (high-performance computing)</li>
</ul>

<h2>2.9 Computer System Organization - Three Layers</h2>

<h3>2.9.1 Hardware Layer (Bottom)</h3>

<p><strong>Physical Components:</strong></p>

<p><strong>Processor (CPU):</strong></p>

<ul>
<li>Central Processing Unit</li>
<li>Executes machine instructions</li>
<li>Contains control and datapath</li>
<li>Includes registers and functional units</li>
</ul>

<p><strong>Microarchitecture:</strong></p>

<ul>
<li>Internal organization of processor</li>
<li>Pipeline structure</li>
<li>Execution units</li>
<li>Cache organization</li>
<li>Bus interfaces</li>
</ul>

<p><strong>Memory Hierarchy:</strong></p>

<ul>
<li><strong>Level 1 Cache (L1):</strong></li>
</ul>

<p>- Smallest, fastest</p>
<p>- Separate instruction and data caches</p>
<p>- On-core, immediate access</p>
<p>- Typically 32-64 KB per core</p>

<ul>
<li><strong>Level 2 Cache (L2):</strong></li>
</ul>

<p>- Larger, slightly slower</p>
<p>- May be shared or per-core</p>
<p>- Typically 256 KB - 1 MB per core</p>

<ul>
<li><strong>Level 3 Cache (L3):</strong></li>
</ul>

<p>- Largest, slower than L2</p>
<p>- Shared across all cores</p>
<p>- Typically several MB</p>

<ul>
<li><strong>Main Memory (RAM):</strong></li>
</ul>
<p>- Dynamic RAM (DRAM)</p>
<p>- Several GB capacity</p>
<p>- Much slower than cache</p>
<p>- Volatile storage</p>

<p><strong>Input/Output Controllers:</strong></p>

<ul>
<li>USB controllers</li>
<li>Network interfaces</li>
<li>Display adapters</li>
<li>Storage controllers</li>
</ul>

<p><strong>Secondary Storage Interfaces:</strong></p>

<ul>
<li>SATA for hard drives/SSDs</li>
<li>NVMe for fast SSDs</li>
<li>External storage connections</li>
</ul>

<p><strong>Purpose:</strong></p>

<ul>
<li>Actual physical components that execute computation</li>
<li>Store and retrieve data</li>
<li>Interact with peripherals and external world</li>
<li>Provide computational substrate</li>
</ul>

<h3>2.9.2 System Software Layer (Middle)</h3>

<em></em>Tool Chain Components:

<p><strong>Compiler:</strong></p>

<ul>
<li><strong>Function:</strong> Translates high-level language to assembly</li>
<li><strong>Input:</strong> Source code (C, Java, Python, etc.)</li>
<li><strong>Output:</strong> Assembly language or intermediate representation</li>
<li><strong>Optimization:</strong> Improves performance, reduces size</li>
<li><strong>Examples:</strong> GCC, Clang, MSVC, Javac</li>
</ul>

<p><strong>Assembler:</strong></p>

<ul>
<li><strong>Function:</strong> Translates assembly to machine code</li>
<li><strong>Input:</strong> Assembly language (human-readable mnemonics)</li>
<li><strong>Output:</strong> Object files (binary machine code)</li>
<li><strong>Tasks:</strong> Symbol resolution, address assignment</li>
<li><strong>Examples:</strong> GNU Assembler (as), NASM</li>
</ul>

<p><strong>Linker:</strong></p>

<ul>
<li><strong>Function:</strong> Combines object files and libraries</li>
<li><strong>Tasks:</strong> Resolves external references, creates executable</li>
<li><strong>Output:</strong> Complete executable program</li>
<li><strong>Link Types:</strong> Static linking, dynamic linking</li>
<li><strong>Examples:</strong> GNU ld, MSVC linker</li>
</ul>

<p><strong>Purpose of Tool Chain:</strong></p>

<ul>
<li>Support application development</li>
<li>Bridge high-level abstractions to machine code</li>
<li>Enable programmer productivity</li>
<li>Provide optimization opportunities</li>
</ul>

<p><strong>Operating System:</strong></p>

<p><strong>Core Responsibilities:</strong></p>

<p><strong>Resource Management:</strong></p>

<ul>
<li>CPU time allocation</li>
<li>Memory space allocation</li>
<li>I/O device arbitration</li>
<li>Storage space management</li>
</ul>

<p><strong>Memory Management:</strong></p>

<ul>
<li>Virtual memory implementation</li>
<li>Page tables and address translation</li>
<li>Memory protection between processes</li>
<li>Swap space management</li>
</ul>

<p><strong>Storage Management:</strong></p>

<ul>
<li>File system implementation</li>
<li>Directory structures</li>
<li>File permissions and security</li>
<li>Disk block allocation</li>
</ul>

<p><strong>Input/Output Handling:</strong></p>

<ul>
<li>Device drivers</li>
<li>Interrupt handling</li>
<li>Buffering and caching</li>
<li>Asynchronous I/O</li>
</ul>

<p><strong>Task Scheduling:</strong></p>

<ul>
<li>Process scheduling algorithms</li>
<li>Thread scheduling</li>
<li>Priority management</li>
<li>Time-slicing and preemption</li>
</ul>

<p><strong>Resource Sharing:</strong></p>

<ul>
<li>Prevents conflicts between programs</li>
<li>Enforces isolation</li>
<li>Provides controlled sharing mechanisms</li>
</ul>

<p><strong>Why Operating System Needed:</strong></p>

<p><strong>Trust and Security:</strong></p>

<ul>
<li><strong>Cannot trust application software</strong></li>
<li>Programs can be malicious or buggy</li>
<li>Programs don't consider other programs</li>
<li>Need supervision and enforcement</li>
</ul>

<p><strong>Coordination and Protection:</strong></p>

<ul>
<li>Prevents programs from breaking hardware</li>
<li>Enforces rules set by hardware (privileged instructions)</li>
<li>Provides abstraction hiding hardware details</li>
<li>Mediates access to shared resources</li>
</ul>

<p><strong>Programmer Benefits:</strong></p>

<p><strong>Abstractions Provided:</strong></p>

<p>Programmers don't need to worry about:</p>

<ul>
<li>Where program code resides in physical memory</li>
<li>Where variables are stored in RAM</li>
<li>Hardware resource conflicts</li>
<li>Direct hardware access</li>
<li>Physical device characteristics</li>
</ul>

<p><strong>OS Guarantees:</strong></p>

<ul>
<li>Safe hardware usage</li>
<li>Process isolation</li>
<li>Consistent interfaces</li>
<li>Reliable file storage</li>
<li>Network communication</li>
</ul>

<p><strong>Example Services:</strong></p>

<ul>
<li>File I/O without knowing disk geometry</li>
<li>Memory allocation without physical addresses</li>
<li>Network communication without protocol details</li>
<li>Device I/O without hardware specifics</li>
</ul>

<h3>2.9.3 Application Software Layer (Top)</h3>

<p><strong>User-Level Programs:</strong></p>

<ul>
<li>Programs written by application programmers</li>
<li>Solve specific problems or provide services</li>
<li>Interact with users</li>
<li>Implement business logic</li>
</ul>

<p><strong>High-Level Programming Languages:</strong></p>

<p><strong>Popular Languages:</strong></p>

<ul>
<li><strong>C:</strong> Systems programming, performance-critical</li>
<li><strong>Java:</strong> Enterprise applications, portability</li>
<li><strong>Python:</strong> Scripting, data science, machine learning</li>
<li><strong>R:</strong> Statistical analysis, data science</li>
<li><strong>JavaScript:</strong> Web development, client-side</li>
<li><strong>C++:</strong> Performance with abstraction</li>
<li><strong>Go:</strong> Concurrent systems, cloud services</li>
<li><strong>Rust:</strong> Systems programming, memory safety</li>
</ul>

<p><strong>Language Characteristics:</strong></p>

<p><strong>Hundreds/Thousands Available:</strong></p>

<ul>
<li>Each optimized for specific application domains</li>
<li>Different paradigms (imperative, functional, object-oriented)</li>
<li>Trade-offs between performance and productivity</li>
<li>Community and ecosystem considerations</li>
</ul>

<p><strong>Domain Optimization:</strong></p>

<ul>
<li><strong>Machine Learning:</strong> Python (NumPy, TensorFlow, PyTorch), R</li>
<li><strong>Systems Programming:</strong> C, C++, Rust</li>
<li><strong>Enterprise Applications:</strong> Java, C#</li>
<li><strong>Web Development:</strong> JavaScript, TypeScript, PHP, Ruby</li>
<li><strong>Scientific Computing:</strong> Python, Julia, MATLAB, Fortran</li>
<li><strong>Mobile Development:</strong> Swift, Kotlin, Java</li>
<li><strong>Game Development:</strong> C++, C#</li>
</ul>

<p><strong>Level of Abstraction:</strong></p>

<ul>
<li>Represents algorithms and solutions to problems</li>
<li>Closest to problem domain</li>
<li>Furthest from hardware details</li>
<li>Highest productivity for programmers</li>
<li>Requires compilation/interpretation to execute</li>
</ul>

<h2>2.10 From High-Level Code to Machine Code - The Translation Process</h2>

<h3>2.10.1 Example: Swap Function in C</h3>

<p><strong>Source Code:</strong></p>

<pre><code class="language-c">void swap(int v[], int k) {
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
</code></pre>

<p><strong>Function Purpose:</strong></p>

<ul>
<li><strong>Operation:</strong> Swap two values in array</li>
<li><strong>Parameters:</strong>
    <ul>
        <li><code>v[]</code>: Array pointer (base address)</li>
        <li><code>k</code>: Index of first element to swap</li>
    </ul>
</li>
<li><strong>Elements Swapped:</strong> Positions k and k+1</li>
<li><strong>Method:</strong> Uses temporary variable</li>
<li><strong>Simplicity:</strong> Basic operation used frequently in sorting algorithms</li>
</ul>

<p><strong>Algorithm:</strong></p>

<ol>
<li>Store <code>v[k]</code> in temporary variable</li>
<li>Copy <code>v[k+1]</code> to <code>v[k]</code></li>
<li>Copy temporary to <code>v[k+1]</code></li>
</ol>

<h3>2.10.2 After Compilation - MIPS Assembly Code</h3>

<p><strong>Assembly Translation:</strong></p>

<p>The compiler generates 7 MIPS instructions to implement the swap function:</p>

<pre><code class="language-asm">MUL  $2, $5, 4      # Multiply k by 4 (array index to byte offset)
ADD  $2, $4, $2     # Add base address to offset (address of v[k])
LW   $15, 0($2)     # Load v[k] into register $15 (temp = v[k])
LW   $16, 4($2)     # Load v[k+1] into register $16
SW   $16, 0($2)     # Store v[k+1] to v[k]
SW   $15, 4($2)     # Store temp to v[k+1]
</code></pre>

<p><strong>Translation Analysis:</strong></p>

<ul>
<li><strong>5 C statements</strong> → <strong>7 assembly instructions</strong></li>
<li>Expansion due to instruction granularity</li>
<li>Each assembly instruction is simple operation</li>
</ul>

<p><strong>Key Operations Explained:</strong></p>

<p><strong>1. Address Calculation:</strong></p>

<ul>
<li><strong>Multiply by 4:</strong> Each integer occupies 4 bytes in memory</li>
<li><strong>Index k</strong> must be converted to <strong>byte offset (k×4)</strong></li>
<li>Calculate memory address of v[k]</li>
</ul>

<p><strong>2. Memory Addressing:</strong></p>

<ul>
<li>Base address of array in register $4</li>
<li>Offset calculated and added to base</li>
<li>Results in absolute memory address</li>
</ul>

<p><strong>3. Register Usage:</strong></p>

<ul>
<li><strong>$4:</strong> Base address of array v (parameter)</li>
<li><strong>$5:</strong> Value of k (parameter)</li>
<li><strong>$2:</strong> Temporary register for address calculation</li>
<li><strong>$15:</strong> Temporary storage for v[k] value</li>
<li><strong>$16:</strong> Temporary storage for v[k+1] value</li>
</ul>

<p><strong>Instruction Set Details:</strong></p>

<ul>
<li><strong>MIPS ISA</strong> used in example (not ARM, but similar concepts)</li>
<li>Load-Store architecture</li>
<li>Register-to-register operations</li>
<li>Explicit memory addressing</li>
</ul>

<h3>2.10.3 After Assembly - Machine Code</h3>

<p><strong>Binary Representation:</strong></p>

<p>Each assembly instruction translates to 32-bit binary instruction:</p>

<pre><code class="language-binary">00000000101000100001000000011000  # MUL $2, $5, 4
00000000100000100001000000100001  # ADD $2, $4, $2
10001100010011110000000000000000  # LW  $15, 0($2)
10001100010100000000000000000100  # LW  $16, 4($2)
10101100010100000000000000000000  # SW  $16, 0($2)
10101100010011110000000000000100  # SW  $15, 4($2)
</code></pre>

<p><strong>One-to-One Mapping:</strong></p>

<ul>
<li>Each assembly instruction → Exactly one 32-bit machine instruction</li>
<li>No information lost or gained</li>
<li>Deterministic translation</li>
<li>Assembly is human-readable form of machine code</li>
</ul>

<p><strong>Instruction Format:</strong></p>

<p>Different instruction types have different bit field layouts:</p>

<p><strong>R-Type (Register) Format:</strong></p>

<p>[Opcode 6 bits][Rs 5 bits][Rt 5 bits][Rd 5 bits][Shamt 5 bits][Funct 6 bits]</p>

<p><strong>I-Type (Immediate) Format:</strong></p>

<p>[Opcode 6 bits][Rs 5 bits][Rt 5 bits][Immediate 16 bits]</p>


<p><strong>Instruction Components Specify:</strong></p>

<ul>
<li><strong>Opcode:</strong> Operation category</li>
<li><strong>Destination Register:</strong> Where result goes</li>
<li><strong>Source Registers:</strong> Where operands come from</li>
<li><strong>Immediate Values:</strong> Constant values (like 4 in multiply)</li>
<li><strong>Function Code:</strong> Specific operation for R-type</li>
</ul>

<p><strong>Example Analysis:</strong></p>

<p>In the immediate value 4:</p>

<ul>
<li>Appears in specific bit positions</li>
<li>Encoded in binary (00000000000100)</li>
<li>Part of instruction encoding</li>
</ul>

<p><strong>Binary Image:</strong></p>

<ul>
<li>Complete program represented as sequence of 32-bit words</li>
<li>Called <strong>executable</strong> or <strong>binary image</strong></li>
<li>Stored in secondary storage (hard disk, SSD)</li>
<li>Loaded into memory when program executes</li>
<li>CPU fetches and executes instructions sequentially</li>
</ul>

<h2>2.11 Program Execution - Inside the CPU</h2>

<h3>2.11.1 Block Diagram of Computer</h3>

<p><strong>System Components:</strong></p>

<p><strong>Compiler/Tool Chain:</strong></p>

<ul>
<li>Translates human-written program to machine code</li>
<li>Optimization and code generation</li>
<li>Produces executable binary</li>
</ul>

<p><strong>Memory:</strong></p>

<ul>
<li>Stores program instructions</li>
<li>Stores program data</li>
<li>Hierarchical (cache, RAM, disk)</li>
</ul>

<p><strong>CPU (Central Processing Unit):</strong></p>

<ul>
<li>Executes machine instructions</li>
<li>Performs arithmetic and logic</li>
<li>Controls program flow</li>
</ul>

<p><strong>Input/Output:</strong></p>

<ul>
<li>Peripherals (keyboard, display, network)</li>
<li>Storage devices (disk, SSD)</li>
<li>Communication interfaces</li>
</ul>

<p><strong>Program Execution Flow:</strong></p>

<p><strong>1. Compile Stage:</strong></p>

<ul>
<li>Source code → Assembly → Machine code</li>
<li>Performed once (or when code changes)</li>
<li>Output: Executable binary file</li>
</ul>

<p><strong>2. Store Stage:</strong></p>

<ul>
<li>Machine code saved to secondary storage</li>
<li>Persistent storage (survives power off)</li>
<li>Typically on hard disk or SSD</li>
</ul>

<p><strong>3. Load Stage:</strong></p>

<ul>
<li>Machine code loaded into main memory (RAM) when program runs</li>
<li>Operating system performs loading</li>
<li>Program becomes "process"</li>
</ul>

<p><strong>4. Execute Stage:</strong></p>

<ul>
<li>CPU fetches instructions from memory one by one</li>
<li>Executes each instruction in sequence (or out-of-order)</li>
<li>Updates registers and memory</li>
</ul>

<p><strong>5. Results Stage:</strong></p>

<ul>
<li>Computed values stored back in memory</li>
<li>Output sent to I/O devices</li>
<li>Results displayed or saved</li>
</ul>

<h3>2.11.2 Inside the CPU - Two Main Components</h3>

<p><strong>Datapath:</strong></p>

<p><strong>Structure:</strong></p>

<ul>
<li>Collection of logic circuits interconnected</li>
<li>Forms a path through CPU</li>
<li>Instruction and data travel through this path</li>
<li>Sequential stages of processing</li>
</ul>

<p><strong>Components:</strong></p>

<ul>
<li>Functional units (adders, multipliers, shifters, logic units)</li>
<li>Registers for temporary storage</li>
<li>Multiplexers for routing</li>
<li>Buses for data transfer</li>
</ul>

<p><strong>Function:</strong></p>

<ul>
<li>Instruction travels from one logic circuit to another</li>
<li>Each circuit performs specific operation on data</li>
<li>Transforms inputs to outputs</li>
<li>Executes the computational work</li>
</ul>

<p><strong>Examples of Functional Units:</strong></p>

<ul>
<li>Arithmetic Logic Unit (ALU)</li>
<li>Floating-Point Unit (FPU)</li>
<li>Load-Store Unit</li>
<li>Branch Unit</li>
</ul>

<p><strong>Control:</strong></p>

<p><strong>Structure:</strong></p>

<ul>
<li>Another logic circuit (or set of circuits)</li>
<li>Generates control signals</li>
<li>Coordinates datapath operation</li>
</ul>

<p><strong>Function:</strong></p>

<ul>
<li>Governs instruction/data flow through datapath</li>
<li>Ensures instructions execute correctly</li>
<li>Selects appropriate functional units</li>
<li>Controls multiplexers and enables</li>
</ul>

<p><strong>Responsibilities:</strong></p>

<ul>
<li>Decode instructions</li>
<li>Generate appropriate control signals</li>
<li>Coordinate timing</li>
<li>Handle exceptions and interrupts</li>
</ul>

<p><strong>Interaction:</strong></p>

<ul>
<li><strong>Control</strong> tells <strong>Datapath</strong> what to do</li>
<li><strong>Datapath</strong> performs the actual computation</li>
<li><strong>Control</strong> monitors <strong>Datapath</strong> status</li>
<li>Together implement instruction execution</li>
</ul>

<h3>2.11.3 Execution Process (Conveyor Belt Analogy)</h3>

<p><strong>Instruction Execution Cycle:</strong></p>

<p><strong>1. Fetch:</strong></p>

<ul>
<li>Instructions stored in memory</li>
<li>Control fetches one instruction at a time</li>
<li>Brings instruction into CPU</li>
<li>Increments program counter</li>
</ul>

<p><strong>2. Decode:</strong></p>

<ul>
<li>Instruction enters datapath</li>
<li>Control decodes instruction</li>
<li>Determines operation type</li>
<li>Identifies operands</li>
</ul>

<p><strong>3. Execute:</strong></p>

<ul>
<li>Instruction travels through logic circuits in datapath</li>
<li>Operations performed on data</li>
<li>Functional units activated</li>
<li>Intermediate results produced</li>
</ul>

<p><strong>4. Memory:</strong></p>

<ul>
<li>Memory accesses performed if needed (load/store)</li>
<li>Data read from or written to memory</li>
<li>Address calculation completed</li>
</ul>

<p><strong>5. Writeback:</strong></p>

<ul>
<li>Results generated</li>
<li>Written back to registers</li>
<li>Results may be sent to memory or I/O</li>
</ul>

<p><strong>6. Repeat:</strong></p>

<ul>
<li>Cycle repeats for next instruction</li>
<li>Like conveyor belt: continuous flow</li>
<li>One instruction after another (in simple model)</li>
</ul>

<p><strong>Conveyor Belt Metaphor:</strong></p>

<ul>
<li>Instructions like items on conveyor belt</li>
<li>Each station performs specific operation</li>
<li>Continuous movement through system</li>
<li>Pipelining overlaps multiple instructions (discussed in later lectures)</li>
</ul>

<h3>2.11.4 Cache Memory</h3>

<p><strong>Purpose and Motivation:</strong></p>

<p><strong>The Performance Gap:</strong></p>

<ul>
<li>CPU can process data very fast</li>
<li>Main memory access is relatively slow</li>
<li>Speed mismatch creates bottleneck</li>
<li>CPU would waste time waiting for memory</li>
</ul>

<p><strong>Cache Solution:</strong></p>

<ul>
<li>Fast memory located on CPU chip</li>
<li>Very close to processor core physically</li>
<li>Stores copies of frequently used instructions and data</li>
<li>Exploits locality of reference</li>
</ul>

<p><strong>Cache Hierarchy:</strong></p>

<p><strong>Level 1 Cache (L1):</strong></p>

<ul>
<li>Smallest capacity (32-64 KB)</li>
<li>Fastest access (1-2 cycles)</li>
<li>Closest to core</li>
<li>Often split: L1-I (instruction), L1-D (data)</li>
</ul>

<p><strong>Level 2 Cache (L2):</strong></p>

<ul>
<li>Medium capacity (256 KB - 1 MB)</li>
<li>Medium access time (4-10 cycles)</li>
<li>May be per-core or shared</li>
<li>Unified (instructions and data)</li>
</ul>

<p><strong>Level 3 Cache (L3):</strong></p>

<ul>
<li>Largest capacity (several MB)</li>
<li>Slower access (20-40 cycles)</li>
<li>Shared across all cores</li>
<li>Last level cache (LLC)</li>
</ul>

<p><strong>Performance Impact:</strong></p>

<ul>
<li>Cache hit: Data found in cache (fast)</li>
<li>Cache miss: Must access main memory (slow)</li>
<li>Hit rate critical for performance</li>
<li>Well-designed cache can achieve >95% hit rate</li>
</ul>

<p><strong>Will Learn in Lecture:</strong></p>

<ul>
<li>Cache organization</li>
<li>Mapping strategies (direct-mapped, set-associative)</li>
<li>Replacement policies</li>
<li>Write policies</li>
<li>Cache coherency in multi-core</li>
</ul>

<h2>2.12 Real CPU Layout - AMD Barcelona Example</h2>

<h3>2.12.1 Overview</h3>

<p><strong>AMD Barcelona Processor:</strong></p>

<ul>
<li>Released around 2007</li>
<li>Quad-core processor (4 cores on single die)</li>
<li>65nm manufacturing process</li>
<li>Actual chip much smaller than magnified images</li>
<li>Can visually identify individual components</li>
</ul>

<p><strong>Die Photo Analysis:</strong></p>

<ul>
<li>Optical or electron microscope image</li>
<li>Shows physical layout of components</li>
<li>Different functional units visible</li>
<li>Reveals organizational decisions</li>
<li>Educational value for understanding architecture</li>
</ul>

<h3>2.12.2 Four Processor Cores</h3>

<p><strong>Core Distribution:</strong></p>

<p>Physical layout shows clear quadrant organization:</p>

<ul>
<li><strong>Core 1:</strong> Upper left area of die</li>
<li><strong>Core 2:</strong> Upper right area of die</li>
<li><strong>Core 3:</strong> Lower left area of die</li>
<li><strong>Core 4:</strong> Lower right area of die</li>
</ul>

<p><strong>Layout Strategy:</strong></p>

<ul>
<li><strong>Mirror Image Layouts:</strong> Cores identical but mirrored</li>
<li><strong>Symmetry:</strong> Simplifies design and manufacturing</li>
<li><strong>Thermal Distribution:</strong> Spreads heat across die</li>
<li><strong>Interconnect Balance:</strong> Equal distances to shared resources</li>
</ul>

<h3>2.12.3 Inside Each Core</h3>

<p><strong>Floating-Point Unit (FPU):</strong></p>

<p><strong>Characteristics:</strong></p>

<ul>
<li><strong>Large Component:</strong> Significant silicon area in each core</li>
<li><strong>Complex Circuitry:</strong> Handles IEEE 754 floating-point arithmetic</li>
<li><strong>High Transistor Count:</strong> Precision requires many gates</li>
</ul>

<p><strong>Operations:</strong></p>

<ul>
<li>Addition, subtraction of floating-point numbers</li>
<li>Multiplication of floating-point numbers</li>
<li>Division of floating-point numbers</li>
<li>Square root and other mathematical functions</li>
</ul>

<p><strong>Why So Large:</strong></p>

<ul>
<li>Floating-point math more complex than integer</li>
<li>Requires normalization, rounding, exception handling</li>
<li>Multiple pipeline stages</li>
<li>High precision demands</li>
</ul>

<p><strong>Load-Store Unit:</strong></p>

<p><strong>Function:</strong></p>

<ul>
<li>Handles all memory operations</li>
<li>Loads data from memory to CPU registers</li>
<li>Stores data from CPU registers to memory</li>
<li>Critical for data transfer</li>
</ul>

<p><strong>Operations:</strong></p>

<ul>
<li>Address calculation</li>
<li>Cache access</li>
<li>TLB (Translation Lookaside Buffer) lookup</li>
<li>Memory ordering and consistency</li>
</ul>

<p><strong>Integer Execution Unit:</strong></p>

<p><strong>Characteristics:</strong></p>

<ul>
<li><strong>Smaller than FPU:</strong> Integer operations generally simpler</li>
<li><strong>High Frequency:</strong> Often faster than floating-point</li>
</ul>

<p><strong>Operations:</strong></p>

<ul>
<li>Integer arithmetic (add, subtract, multiply, divide)</li>
<li>Bitwise logical operations (AND, OR, XOR, NOT)</li>
<li>Shifts and rotates</li>
<li>Comparisons</li>
</ul>

<p><strong>Why Smaller:</strong></p>

<ul>
<li>Simpler algorithms</li>
<li>No normalization needed</li>
<li>Exact arithmetic (no rounding)</li>
<li>Fewer pipeline stages</li>
</ul>

<p><strong>Fetch and Decode Unit:</strong></p>

<p><strong>Responsibilities:</strong></p>

<p><strong>Instruction Fetch:</strong></p>

<ul>
<li>Fetches instructions from memory (via I-cache)</li>
<li>Predicts branch targets</li>
<li>Manages instruction buffer</li>
</ul>

<p><strong>Instruction Decode:</strong></p>

<ul>
<li>Makes sense of binary instruction encoding</li>
<li>Determines instruction type</li>
<li>Identifies operands</li>
<li>Generates micro-ops (for CISC architectures)</li>
</ul>

<p><strong>Pipeline Frontend:</strong></p>

<ul>
<li>Prepares instructions for execution</li>
<li>Handles instruction-level parallelism</li>
<li>Feeds execution units</li>
</ul>

<p><strong>Level 1 Data Cache (L1 D-Cache):</strong></p>

<p><strong>Characteristics:</strong></p>

<ul>
<li>Stores frequently used <strong>data</strong> (not instructions)</li>
<li>Very fast access (1-2 cycle latency)</li>
<li>Close to execution units</li>
<li>Separate from instruction cache (Harvard architecture)</li>
</ul>

<p><strong>Typical Specifications:</strong></p>

<ul>
<li>32-64 KB capacity</li>
<li>8-way set associative</li>
<li>Write-through or write-back policy</li>
</ul>

<p><strong>Level 1 Instruction Cache (L1 I-Cache):</strong></p>

<p><strong>Characteristics:</strong></p>

<ul>
<li>Stores frequently used <strong>instructions</strong> (program code only)</li>
<li>Very fast access</li>
<li>Feeds fetch unit</li>
<li>Separate from data cache</li>
</ul>

<p><strong>Benefits of Separation:</strong></p>

<ul>
<li>No structural hazards (simultaneous instruction fetch and data access)</li>
<li>Optimized for different access patterns</li>
<li>Simpler control logic</li>
</ul>

<p><strong>Level 2 Unified Cache (L2 Cache):</strong></p>

<p><strong>Characteristics:</strong></p>

<ul>
<li><strong>Larger than L1:</strong> Typically 512 KB per core in Barcelona</li>
<li>Stores <strong>both instructions and data</strong> (unified)</li>
<li>Further from execution units (higher latency)</li>
<li>Victim cache for L1 misses</li>
</ul>

<p><strong>Architecture:</strong></p>

<ul>
<li>Dedicated control logic for coherency</li>
<li>Interface to L3 cache or memory</li>
<li>May use different associativity than L1</li>
</ul>

<h3>2.12.4 Shared Components</h3>

<p><strong>North Bridge (Central Hub):</strong></p>

<p><strong>Location:</strong></p>

<ul>
<li>Central/middle area of chip</li>
<li>Strategic position for communication</li>
</ul>

<p><strong>Functions:</strong></p>

<ul>
<li><strong>L2-to-Memory Connection:</strong> Connects all L2 caches to main memory</li>
<li><strong>Inter-Core Communication:</strong> Coordinates between cores</li>
<li><strong>Memory Controller:</strong> May include integrated memory controller</li>
<li><strong>Cache Coherency:</strong> Maintains coherency protocol between cores</li>
</ul>

<p><strong>Critical Role:</strong></p>

<ul>
<li>Central communication circuit</li>
<li>Bandwidth bottleneck if not designed well</li>
<li>Affects multi-core scaling</li>
</ul>

<p><strong>DDR PHY (Physical Controller):</strong></p>

<p><strong>DDR Memory:</strong></p>

<ul>
<li><strong>DDR:</strong> Dual Data Rate SDRAM</li>
<li>Transfers data on both rising and falling clock edges</li>
<li>Industry-standard memory interface</li>
</ul>

<p><strong>PHY (Physical Layer):</strong></p>

<ul>
<li><strong>PHY:</strong> Physical layer controller</li>
<li>Interfaces CPU to DDR RAM modules</li>
<li>Handles physical signaling</li>
</ul>

<p><strong>Responsibilities:</strong></p>

<ul>
<li>Electrical interface to memory chips</li>
<li>Signal timing and termination</li>
<li>Training and calibration</li>
<li>Error detection/correction</li>
</ul>

<p><strong>HyperTransport Controllers:</strong></p>

<p><strong>HyperTransport Technology:</strong></p>

<ul>
<li>High-speed interconnect technology (AMD proprietary)</li>
<li>Point-to-point serial communication</li>
<li>Replaces legacy parallel buses</li>
<li>High bandwidth, low latency</li>
</ul>

<p><strong>Connections:</strong></p>

<ul>
<li><strong>External Devices:</strong> Graphics cards, other processors</li>
<li><strong>Chipset Communication:</strong> Northbridge, southbridge links</li>
<li><strong>I/O Device Connectivity:</strong> Network, storage, peripherals</li>
</ul>

<p><strong>Benefits:</strong></p>

<ul>
<li>Scalable bandwidth</li>
<li>Lower pin count than parallel buses</li>
<li>NUMA (Non-Uniform Memory Access) support for multi-socket systems</li>
</ul>

<h3>2.12.5 Additional Information </h3>

<strong>WikiChip Database:</strong> https://en.wikichip.org

<p><strong>Comprehensive Processor Information:</strong></p>

<p><strong>Major Manufacturers Covered:</strong></p>

<ul>
<li><strong>Intel Processors:</strong> x86 architecture, Core series, Xeon servers</li>
<li><strong>AMD Processors:</strong> x86 architecture, Ryzen, EPYC, Threadripper</li>
<li><strong>ARM Processors:</strong> Mobile devices, embedded systems, servers</li>
<li><strong>Samsung Exynos:</strong> Smartphones and tablets</li>
<li><strong>Apple A-Series:</strong> iPhone and iPad processors</li>
<li><strong>Apple M-Series:</strong> Mac computers (ARM-based)</li>
<li><strong>Qualcomm:</strong> Snapdragon mobile processors</li>
<li><strong>NVIDIA, Broadcom, Texas Instruments, and many more</strong></li>
</ul>

<p><strong>Available Information:</strong></p>

<p><strong>Visual Content:</strong></p>

<ul>
<li>Processor die photographs and diagrams</li>
<li>Block diagrams showing architecture</li>
<li>Cache hierarchy visualizations</li>
<li>Microarchitecture pipeline diagrams</li>
</ul>

<p><strong>Technical Specifications:</strong></p>

<ul>
<li>Manufacturing process (nm technology)</li>
<li>Transistor counts and density</li>
<li>Transistor types and structures</li>
<li>Die size and area</li>
<li>Power consumption (TDP)</li>
<li>Clock speeds (base and turbo)</li>
<li>Core counts and threading</li>
<li>Cache sizes and organization</li>
</ul>

<p><strong>Advanced Topics:</strong></p>

<ul>
<li>3D stacking technology details</li>
<li>FinFET and GAA transistor structures</li>
<li>Packaging technologies</li>
<li>Memory interface specifications</li>
<li>I/O capabilities</li>
</ul>

<p><strong>Current Technology Landscape (2021):</strong></p>

<p><strong>Mainstream Manufacturing:</strong></p>

<ul>
<li><strong>10 nm and 7 nm</strong> processes in volume production</li>
<li>Multiple manufacturers at this node</li>
</ul>

<p><strong>Future Direction:</strong></p>

<ul>
<li><strong>Next Few Years:</strong> Shift to 5 nm and 3 nm</li>
<li>2 nm and 1 nm in research</li>
</ul>

<p><strong>Important Clarification:</strong></p>

<ul>
<li><strong>Numbers don't represent actual gate size anymore</strong></li>
<li><strong>Marketing terms</strong> more than physical measurements</li>
<li><strong>Example:</strong> 5 nm transistors may have wider channels than 10 nm</li>
<li><strong>Density Increase Through:</strong></li>
</ul>
<p>- 3D stacking (vertical integration)</p>
<p>- FinFET and GAA structures</p>
<p>- Improved layouts and design rules</p>
<p>- Multi-patterning lithography</p>

<h2>Key Takeaways</h2>

<ol>
<li><strong>Moore's Law predicted transistor doubling every 2 years</strong> - remarkably accurate for over 40 years, guiding semiconductor industry planning and investment</li>

<li><strong>Smaller transistors enabled by improved lithography</strong> - progression from 90nm → 45nm → 22nm → 7nm → 5nm through advancing manufacturing processes</li>

<li><strong>Feature size now marketing term rather than physical measurement</strong> - modern processes use 3D structures making simple linear dimensions misleading</li>

<li><strong>Smaller transistors provide dual benefits</strong> - enable more complex circuits (more transistors available) and faster switching (lower voltage, reduced impedance)</li>

<li><strong>Clock rate increased exponentially until ~2004</strong> - grew from 12.5 MHz (1982) to 3.6 GHz (2004), then hit fundamental thermal limitations</li>

<li><strong>Power wall halted frequency scaling</strong> - heat generation (<code>P = CV²f</code>) exceeded cooling capability, establishing ~100W practical limit for consumer processors</li>

<li><strong>Dynamic power equation explains the crisis</strong> - despite 25× power reduction from voltage scaling, 300× frequency increase overwhelmed the benefit</li>

<li><strong>Overclocking emerged as risky performance technique</strong> - users could exceed rated speeds at risk of destroying processors, popular among gaming enthusiasts</li>

<li><strong>Industry pivoted to multi-core processors</strong> - solution to utilize Moore's Law transistors without exceeding power limits, starting ~2004-2008</li>

<li><strong>Multi-core growth slowed due to programming difficulty</strong> - initial projection of hundreds of cores didn't materialize; parallel programming remains challenging</li>

<li><strong>Parallel programming requires explicit management</strong> - unlike automatic instruction-level parallelism, multi-core requires programmers to handle threads, synchronization, communication</li>

<li><strong>Three major parallel programming challenges</strong> - load balancing across cores, minimizing communication overhead, optimizing synchronization</li>

<li><strong>3D chip technology changed scaling paradigm (2013-2015)</strong> - industry shifted from pure 2D shrinking to vertical stacking of transistor layers</li>

<li><strong>ITRS dissolved in 2015</strong> - technology roadmap organization ended as multiple paths to density replaced simple feature size scaling</li>

<li><strong>Computer systems organized in three layers</strong> - hardware (physical components), system software (OS, compilers, tools), application software (user programs)</li>

<li><strong>System software provides abstraction and protection</strong> - OS prevents malicious programs from damaging hardware, hides complexity from application programmers</li>

<li><strong>Program translation is multi-stage process</strong> - high-level language → assembly language → machine code through compiler, assembler, linker</li>

<li><strong>CPU contains datapath and control</strong> - datapath performs computation by routing data through functional units; control coordinates execution and generates signals</li>

<li><strong>Cache memory critical for performance</strong> - fast on-chip memory (L1, L2, L3) stores frequently accessed data/instructions, hiding main memory latency</li>

<li><strong>Real CPUs have complex layouts</strong> - die photos reveal intricate organization with multiple cores, cache hierarchies, shared interconnects, memory controllers</li>
</ol>

<h2>Summary</h2>

<p>This lecture provides a comprehensive examination of computer technology evolution from the 1970s to present day. Moore's Law, predicting transistor count doubling every two years, serves as the guiding principle for the semiconductor industry and enables the transformation of computers from room-sized machines to powerful pocket devices.</p>

<p>The progression of manufacturing technology steadily reduced feature sizes from 90 nanometers to current 7nm and 5nm processes. Smaller transistors provided two key advantages: more transistors per chip enabling complex functionality, and faster switching speeds enabling higher clock frequencies. Clock rates grew exponentially from 12.5 MHz in 1982 to 3.6 GHz in 2004.</p>

<p>However, around 2004, the industry encountered the power wall - a fundamental thermal limitation. The dynamic power equation (<code>P = CV²f</code>) revealed that despite aggressive voltage scaling, the massive frequency increases caused power consumption and heat generation to exceed cooling capabilities. The ~100-watt limit for consumer processors could not be overcome by improved cooling solutions.</p>

<p>The solution was multi-core processors: placing multiple complete CPU cores on a single chip. This allowed continued performance improvement within power constraints by exploiting thread-level parallelism. However, the initial vision of exponentially growing core counts didn't materialize due to the difficulty of parallel programming. Unlike automatic instruction-level parallelism, multi-core requires programmers to explicitly manage threads, balance loads, minimize communication, and handle synchronization - a significantly more challenging paradigm.</p>

<p>Around 2013-2015, the industry made another major shift to 3D chip technology. Instead of only shrinking transistors in two dimensions, manufacturers began stacking transistor layers vertically using FinFET and similar technologies. This represented such a fundamental change that the International Technology Roadmap for Semiconductors (ITRS) dissolved in 2015, as simple feature-size predictions no longer captured the diverse approaches to increasing transistor density.</p>

<p>The lecture concluded by examining computer system organization across three layers: hardware (processor, memory, I/O), system software (compilers, assemblers, operating system), and application software (programs written in high-level languages). We traced the complete journey from high-level code through compilation and assembly to binary machine code, and explored how programs execute through the interaction of control and datapath components within the CPU. Cache memory's critical role in hiding main memory latency was emphasized, and real-world processor layouts illustrated the complex organization of modern multi-core chips.</p>

<p>Understanding these technology trends and architectural responses provides essential context for studying computer architecture and explains why processors are organized as they are today.</p>

            
            <div class="lecture-nav">
                <a href="lecture-01.html" class="nav-btn">← Previous Lecture</a>
                <a href="lecture-03.html" class="nav-btn">Next Lecture →</a>
            </div>
        </div>
    </main>

    <footer>
        <div class="container">
            <p>&copy; 2025 CO224 Computer Architecture Lecture Series. All rights reserved.</p>
            <p>Department of Computer Engineering, University of Peradeniya</p>
        </div>
    </footer>
</body>
</html>
