#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar  7 22:38:35 2020
# Process ID: 11944
# Current directory: D:/vivadohls/1/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8796 D:\vivadohls\1\project_5\project_5.xpr
# Log file: D:/vivadohls/1/project_5/vivado.log
# Journal file: D:/vivadohls/1/project_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadohls/1/project_5/project_5.xpr
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/rom.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadohls/1/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadohls/1/project_5/project_5.ip_user_files -ipstatic_source_dir D:/vivadohls/1/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/modelsim} {questa=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/questa} {riviera=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/riviera} {activehdl=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cputb.tcl
run 100 ns
run 100 ms
reset_run design_1_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/rom1.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
export_ip_user_files -of_objects  [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/new/time1.v] -no_script -reset -force -quiet
remove_files  D:/vivadohls/1/project_5/project_5.srcs/sources_1/new/time1.v
file delete -force D:/vivadohls/1/project_5/project_5.srcs/sources_1/new/time1.v
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/rom.coe] -no_script -reset -force -quiet
remove_files  c:/Users/SZY/Desktop/rom.coe
close_sim
save_bd_design
generate_target Simulation [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadohls/1/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadohls/1/project_5/project_5.ip_user_files -ipstatic_source_dir D:/vivadohls/1/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/modelsim} {questa=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/questa} {riviera=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/riviera} {activehdl=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cputb.tcl
run 100 ms
reset_run design_1_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
launch_simulation
source cputb.tcl
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/rom1.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source cputb.tcl
run 100 ms
restart
run 100 ms
restart
run 100 ms
run 100 ms
close_sim
launch_simulation
source cputb.tcl
restart
run 100 ms
close_sim
launch_simulation
source cputb.tcl
run 100 ms
run 100 ms
run 1 s
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_sim
launch_simulation
source cputb.tcl
restart
run 1 s
close_sim
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/rom.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/rom1.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/rom3.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run design_1_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/rom.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
import_files
export_ip_user_files -of_objects  [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom.coe] -no_script -reset -force -quiet
remove_files  D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom.coe
file delete -force D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom.coe
export_ip_user_files -of_objects  [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom1.coe] -no_script -reset -force -quiet
remove_files  D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom1.coe
file delete -force D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom1.coe
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/pic/9.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
export_ip_user_files -of_objects  [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom3.coe] -no_script -reset -force -quiet
remove_files  D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom3.coe
file delete -force D:/vivadohls/1/project_5/project_5.srcs/sources_1/imports/Desktop/rom3.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source cputb.tcl
run 1 s
restart
run 1 s
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/pic/10.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/pic/11.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/pic/12.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/pic/10.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/pic/11.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/pic/9.coe] -no_script -reset -force -quiet
remove_files  {c:/Users/SZY/Desktop/pic/10.coe c:/Users/SZY/Desktop/pic/11.coe c:/Users/SZY/Desktop/pic/9.coe}
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
close_sim
launch_simulation
source cputb.tcl
run 1 s
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/coe/13.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
close_sim
generate_target Simulation [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadohls/1/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadohls/1/project_5/project_5.ip_user_files -ipstatic_source_dir D:/vivadohls/1/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/modelsim} {questa=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/questa} {riviera=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/riviera} {activehdl=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cputb.tcl
run 1 s
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/coe/14.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
close_sim
generate_target Simulation [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadohls/1/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadohls/1/project_5/project_5.ip_user_files -ipstatic_source_dir D:/vivadohls/1/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/modelsim} {questa=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/questa} {riviera=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/riviera} {activehdl=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cputb.tcl
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs design_1_dist_mem_gen_0_0_synth_1
wait_on_run design_1_dist_mem_gen_0_0_synth_1
generate_target all [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
run 1 s
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/coe/16.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run design_1_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/coe/17.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
startgroup
endgroup
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/pic/12.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/coe/13.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/coe/14.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/coe/16.coe] -no_script -reset -force -quiet
remove_files  {c:/Users/SZY/Desktop/pic/12.coe c:/Users/SZY/Desktop/coe/13.coe c:/Users/SZY/Desktop/coe/14.coe c:/Users/SZY/Desktop/coe/16.coe}
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs design_1_dist_mem_gen_0_0_synth_1
wait_on_run design_1_dist_mem_gen_0_0_synth_1
generate_target all [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {125} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {25.500} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {127.500} CONFIG.CLKOUT1_JITTER {529.616} CONFIG.CLKOUT1_PHASE_ERROR {319.966}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/vivadohls/1/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadohls/1/project_5/project_5.ip_user_files -ipstatic_source_dir D:/vivadohls/1/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/modelsim} {questa=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/questa} {riviera=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/riviera} {activehdl=D:/vivadohls/1/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
add_files -norecurse D:/vivadohls/1/project_5/time1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force d:/vivadohls/1/project_5/project_5.srcs/sources_1/ip/clk_wiz_0
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/coe/18.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs design_1_dist_mem_gen_0_0_synth_1
wait_on_run design_1_dist_mem_gen_0_0_synth_1
generate_target all [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/coe/17.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs design_1_dist_mem_gen_0_0_synth_1
wait_on_run design_1_dist_mem_gen_0_0_synth_1
generate_target all [get_files D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/vivadohls/1/project_5/project_5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/vivadohls/1/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/SZY/Desktop/coe/18.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
