

================================================================
== Vivado HLS Report for 'spk_packet_rx'
================================================================
* Date:           Sun Sep 25 20:40:22 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        spk_rx
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.35|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|   31|    5|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- write_loop  |   19|   19|         2|          1|          1|    19|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      52|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      1|       0|       0|
|Memory           |        6|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     384|
|Register         |        -|      -|     678|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      2|     678|     436|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |              Instance             |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |spk_packet_rx_mul_6ns_6ns_11_3_U1  |spk_packet_rx_mul_6ns_6ns_11_3  |        0|      1|  0|   0|
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |Total                              |                                |        0|      1|  0|   0|
    +-----------------------------------+--------------------------------+---------+-------+---+----+

    * DSP48: 
    +----------------------------------------------+-------------------------------------------+--------------+
    |                   Instance                   |                   Module                  |  Expression  |
    +----------------------------------------------+-------------------------------------------+--------------+
    |spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_U2  |spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3  | i0 * i1 + i2 |
    +----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    +---------+---------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+------+-----+------+-------------+
    |spk_V_U  |spk_packet_rx_spk_V  |        6|  0|   0|   608|   96|     1|        58368|
    +---------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                     |        6|  0|   0|   608|   96|     1|        58368|
    +---------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |j_fu_258_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp_3_fu_234_p2             |     +    |      0|  0|  11|          11|          11|
    |tmp_4_fu_248_p2             |     +    |      0|  0|  11|          11|          11|
    |ap_sig_401                  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_440                  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_477                  |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_102_p6     |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_76_p6      |    and   |      0|  0|   1|           1|           1|
    |post_in_V_data_V_0_vld_out  |    and   |      0|  0|   1|           1|           1|
    |post_in_V_id_V_0_vld_out    |    and   |      0|  0|   1|           1|           1|
    |post_in_V_last_0_vld_out    |    and   |      0|  0|   1|           1|           1|
    |post_in_V_user_V_0_vld_out  |    and   |      0|  0|   1|           1|           1|
    |pre_in_V_data_V_0_vld_out   |    and   |      0|  0|   1|           1|           1|
    |pre_in_V_id_V_0_vld_out     |    and   |      0|  0|   1|           1|           1|
    |pre_in_V_last_0_vld_out     |    and   |      0|  0|   1|           1|           1|
    |pre_in_V_user_V_0_vld_out   |    and   |      0|  0|   1|           1|           1|
    |time_stamp_V_0_vld_out      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_264_p2          |   icmp   |      0|  0|   2|           5|           5|
    |post_in_V_data_V_0_in_rdy   |    or    |      0|  0|   1|           1|           1|
    |post_in_V_id_V_0_in_rdy     |    or    |      0|  0|   1|           1|           1|
    |post_in_V_last_0_in_rdy     |    or    |      0|  0|   1|           1|           1|
    |post_in_V_user_V_0_in_rdy   |    or    |      0|  0|   1|           1|           1|
    |pre_in_V_data_V_0_in_rdy    |    or    |      0|  0|   1|           1|           1|
    |pre_in_V_id_V_0_in_rdy      |    or    |      0|  0|   1|           1|           1|
    |pre_in_V_last_0_in_rdy      |    or    |      0|  0|   1|           1|           1|
    |pre_in_V_user_V_0_in_rdy    |    or    |      0|  0|   1|           1|           1|
    |time_stamp_V_0_in_rdy       |    or    |      0|  0|   1|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  52|          55|          51|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |   6|         14|    1|         14|
    |ap_reg_ppiten_pp0_it1                  |   1|          2|    1|          2|
    |ap_sig_ioackin_spk_out_stream_TREADY   |   1|          2|    1|          2|
    |j1_phi_fu_180_p4                       |   5|          2|    5|         10|
    |j1_reg_176                             |   5|          2|    5|         10|
    |post_in_TDATA_blk_n                    |   1|          2|    1|          2|
    |post_in_V_data_V_0_data_out            |  96|          2|   96|        192|
    |post_in_V_data_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |post_in_V_id_V_0_data_out              |   6|          2|    6|         12|
    |post_in_V_id_V_0_has_vld_data_reg_i    |   1|          3|    1|          3|
    |post_in_V_last_0_data_out              |   1|          2|    1|          2|
    |post_in_V_last_0_has_vld_data_reg_i    |   1|          3|    1|          3|
    |post_in_V_user_V_0_data_out            |   5|          2|    5|         10|
    |post_in_V_user_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |pre_in_TDATA_blk_n                     |   1|          2|    1|          2|
    |pre_in_V_data_V_0_data_out             |  96|          2|   96|        192|
    |pre_in_V_data_V_0_has_vld_data_reg_i   |   1|          3|    1|          3|
    |pre_in_V_id_V_0_data_out               |   6|          2|    6|         12|
    |pre_in_V_id_V_0_has_vld_data_reg_i     |   1|          3|    1|          3|
    |pre_in_V_last_0_has_vld_data_reg_i     |   1|          3|    1|          3|
    |pre_in_V_user_V_0_data_out             |   5|          2|    5|         10|
    |pre_in_V_user_V_0_has_vld_data_reg_i   |   1|          3|    1|          3|
    |spk_V_address0                         |  10|          4|   10|         40|
    |spk_V_d0                               |  96|          3|   96|        288|
    |spk_out_stream_TDATA_blk_n             |   1|          2|    1|          2|
    |time_stamp_V_0_data_out                |  32|          2|   32|         64|
    |time_stamp_V_0_has_vld_data_reg_i      |   1|          3|    1|          3|
    |time_stamp_V_TDATA_blk_n               |   1|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 384|         80|  379|        895|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  13|   0|   13|          0|
    |ap_reg_ioackin_spk_out_stream_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |empty_2_reg_313_0                     |   5|   0|    5|          0|
    |empty_2_reg_313_1                     |   1|   0|    1|          0|
    |empty_2_reg_313_2                     |   6|   0|    6|          0|
    |empty_2_reg_313_3                     |  96|   0|   96|          0|
    |empty_reg_282_0                       |   5|   0|    5|          0|
    |empty_reg_282_2                       |   6|   0|    6|          0|
    |empty_reg_282_3                       |  96|   0|   96|          0|
    |exitcond_reg_356                      |   1|   0|    1|          0|
    |j1_reg_176                            |   5|   0|    5|          0|
    |j_reg_351                             |   5|   0|    5|          0|
    |post_in_V_data_V_0_areset_d           |   1|   0|    1|          0|
    |post_in_V_data_V_0_data_reg           |  96|   0|   96|          0|
    |post_in_V_data_V_0_has_vld_data_reg   |   1|   0|    1|          0|
    |post_in_V_data_V_0_in_rdy             |   1|   0|    1|          0|
    |post_in_V_id_V_0_areset_d             |   1|   0|    1|          0|
    |post_in_V_id_V_0_data_reg             |   6|   0|    6|          0|
    |post_in_V_id_V_0_has_vld_data_reg     |   1|   0|    1|          0|
    |post_in_V_id_V_0_in_rdy               |   1|   0|    1|          0|
    |post_in_V_last_0_areset_d             |   1|   0|    1|          0|
    |post_in_V_last_0_data_reg             |   1|   0|    1|          0|
    |post_in_V_last_0_has_vld_data_reg     |   1|   0|    1|          0|
    |post_in_V_last_0_in_rdy               |   1|   0|    1|          0|
    |post_in_V_user_V_0_areset_d           |   1|   0|    1|          0|
    |post_in_V_user_V_0_data_reg           |   5|   0|    5|          0|
    |post_in_V_user_V_0_has_vld_data_reg   |   1|   0|    1|          0|
    |post_in_V_user_V_0_in_rdy             |   1|   0|    1|          0|
    |pre_in_V_data_V_0_areset_d            |   1|   0|    1|          0|
    |pre_in_V_data_V_0_data_reg            |  96|   0|   96|          0|
    |pre_in_V_data_V_0_has_vld_data_reg    |   1|   0|    1|          0|
    |pre_in_V_data_V_0_in_rdy              |   1|   0|    1|          0|
    |pre_in_V_id_V_0_areset_d              |   1|   0|    1|          0|
    |pre_in_V_id_V_0_data_reg              |   6|   0|    6|          0|
    |pre_in_V_id_V_0_has_vld_data_reg      |   1|   0|    1|          0|
    |pre_in_V_id_V_0_in_rdy                |   1|   0|    1|          0|
    |pre_in_V_last_0_areset_d              |   1|   0|    1|          0|
    |pre_in_V_last_0_has_vld_data_reg      |   1|   0|    1|          0|
    |pre_in_V_last_0_in_rdy                |   1|   0|    1|          0|
    |pre_in_V_user_V_0_areset_d            |   1|   0|    1|          0|
    |pre_in_V_user_V_0_data_reg            |   5|   0|    5|          0|
    |pre_in_V_user_V_0_has_vld_data_reg    |   1|   0|    1|          0|
    |pre_in_V_user_V_0_in_rdy              |   1|   0|    1|          0|
    |time_stamp_V_0_areset_d               |   1|   0|    1|          0|
    |time_stamp_V_0_data_reg               |  32|   0|   32|          0|
    |time_stamp_V_0_has_vld_data_reg       |   1|   0|    1|          0|
    |time_stamp_V_0_in_rdy                 |   1|   0|    1|          0|
    |tmp_2_reg_331                         |  11|   0|   11|          0|
    |tmp_6_reg_341                         |  32|   0|   32|          0|
    |tmp_data_V_reg_294                    |  96|   0|   96|          0|
    |tmp_id_V_reg_321                      |   6|   0|    6|          0|
    |tmp_reg_278                           |   1|   0|    1|          0|
    |tmp_s_reg_304                         |  11|   0|   11|          0|
    |tmp_user_V_reg_289                    |   5|   0|    5|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 678|   0|  678|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_done                | out |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|pre_in_TUSER           |  in |    5|    axis    |     pre_in_V_user_V     |    pointer   |
|pre_in_TVALID          |  in |    1|    axis    |     pre_in_V_data_V     |    pointer   |
|pre_in_TREADY          | out |    1|    axis    |     pre_in_V_data_V     |    pointer   |
|pre_in_TDATA           |  in |   96|    axis    |     pre_in_V_data_V     |    pointer   |
|pre_in_TLAST           |  in |    1|    axis    |      pre_in_V_last      |    pointer   |
|pre_in_TID             |  in |    6|    axis    |      pre_in_V_id_V      |    pointer   |
|post_in_TUSER          |  in |    5|    axis    |     post_in_V_user_V    |    pointer   |
|post_in_TVALID         |  in |    1|    axis    |     post_in_V_data_V    |    pointer   |
|post_in_TREADY         | out |    1|    axis    |     post_in_V_data_V    |    pointer   |
|post_in_TDATA          |  in |   96|    axis    |     post_in_V_data_V    |    pointer   |
|post_in_TLAST          |  in |    1|    axis    |      post_in_V_last     |    pointer   |
|post_in_TID            |  in |    6|    axis    |      post_in_V_id_V     |    pointer   |
|time_stamp_V_TDATA     |  in |   32|    axis    |       time_stamp_V      |    pointer   |
|time_stamp_V_TVALID    |  in |    1|    axis    |       time_stamp_V      |    pointer   |
|time_stamp_V_TREADY    | out |    1|    axis    |       time_stamp_V      |    pointer   |
|spk_out_stream_TID     | out |    6|    axis    |  spk_out_stream_V_id_V  |    pointer   |
|spk_out_stream_TVALID  | out |    1|    axis    | spk_out_stream_V_data_V |    pointer   |
|spk_out_stream_TREADY  |  in |    1|    axis    | spk_out_stream_V_data_V |    pointer   |
|spk_out_stream_TDATA   | out |   96|    axis    | spk_out_stream_V_data_V |    pointer   |
|spk_out_stream_TUSER   | out |   32|    axis    |  spk_out_stream_V_user  |    pointer   |
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	6  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (tmp_1)
	14  / (!tmp_1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (!tmp_last)
	12  / (tmp_last)
12 --> 
	13  / true
13 --> 
	14  / (exitcond)
	12  / (!exitcond)
14 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tmp [2/2] 0.00ns
.preheader.preheader:17  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, i32 1)


 <State 2>: 0.71ns
ST_2: stg_16 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i5* %pre_in_V_user_V), !map !36

ST_2: stg_17 [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pre_in_V_last), !map !40

ST_2: stg_18 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i6* %pre_in_V_id_V), !map !44

ST_2: stg_19 [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i96* %pre_in_V_data_V), !map !48

ST_2: stg_20 [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i5* %post_in_V_user_V), !map !52

ST_2: stg_21 [1/1] 0.00ns
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %post_in_V_last), !map !56

ST_2: stg_22 [1/1] 0.00ns
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %post_in_V_id_V), !map !60

ST_2: stg_23 [1/1] 0.00ns
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i96* %post_in_V_data_V), !map !64

ST_2: stg_24 [1/1] 0.00ns
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %time_stamp_V), !map !68

ST_2: stg_25 [1/1] 0.00ns
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i6* %spk_out_stream_V_id_V), !map !72

ST_2: stg_26 [1/1] 0.00ns
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %spk_out_stream_V_user), !map !76

ST_2: stg_27 [1/1] 0.00ns
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i96* %spk_out_stream_V_data_V), !map !80

ST_2: stg_28 [1/1] 0.00ns
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @spk_packet_rx_str) nounwind

ST_2: stg_29 [1/1] 0.00ns
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i6* %spk_out_stream_V_id_V, i32* %spk_out_stream_V_user, i96* %spk_out_stream_V_data_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_30 [1/1] 0.00ns
.preheader.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_31 [1/1] 0.00ns
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i32* %time_stamp_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/2] 0.00ns
.preheader.preheader:17  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, i32 1)

ST_2: stg_34 [1/1] 0.00ns
.preheader.preheader:18  br i1 %tmp, label %0, label %._crit_edge35

ST_2: empty [1/1] 0.00ns
:0  %empty = call { i5, i1, i6, i96 } @_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V)


 <State 3>: 1.02ns
ST_3: tmp_user_V [1/1] 0.00ns
:1  %tmp_user_V = extractvalue { i5, i1, i6, i96 } %empty, 0

ST_3: tmp_id_V_1 [1/1] 0.00ns
:2  %tmp_id_V_1 = extractvalue { i5, i1, i6, i96 } %empty, 2

ST_3: tmp_data_V [1/1] 0.00ns
:3  %tmp_data_V = extractvalue { i5, i1, i6, i96 } %empty, 3

ST_3: tmp_3_cast [1/1] 0.00ns
:5  %tmp_3_cast = zext i6 %tmp_id_V_1 to i11

ST_3: tmp_8 [3/3] 1.02ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19


 <State 4>: 1.02ns
ST_4: tmp_8 [2/3] 1.02ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19


 <State 5>: 2.70ns
ST_5: tmp_2_cast [1/1] 0.00ns
:4  %tmp_2_cast = zext i5 %tmp_user_V to i11

ST_5: tmp_8 [1/3] 0.00ns
:6  %tmp_8 = mul i11 %tmp_3_cast, 19

ST_5: tmp_s [1/1] 2.70ns
:7  %tmp_s = add i11 %tmp_8, %tmp_2_cast


 <State 6>: 2.05ns
ST_6: tmp_10_cast [1/1] 0.00ns
:8  %tmp_10_cast = sext i11 %tmp_s to i64

ST_6: spk_V_addr [1/1] 0.00ns
:9  %spk_V_addr = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_10_cast

ST_6: stg_47 [1/1] 2.05ns
:10  store i96 %tmp_data_V, i96* %spk_V_addr, align 16

ST_6: stg_48 [1/1] 0.00ns
:11  br label %._crit_edge35

ST_6: tmp_1 [2/2] 0.00ns
._crit_edge35:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, i32 1)


 <State 7>: 0.71ns
ST_7: tmp_1 [1/2] 0.00ns
._crit_edge35:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, i32 1)

ST_7: stg_51 [1/1] 0.00ns
._crit_edge35:1  br i1 %tmp_1, label %1, label %._crit_edge36

ST_7: empty_2 [1/1] 0.00ns
:0  %empty_2 = call { i5, i1, i6, i96 } @_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V)


 <State 8>: 3.04ns
ST_8: tmp_id_V [1/1] 0.00ns
:3  %tmp_id_V = extractvalue { i5, i1, i6, i96 } %empty_2, 2

ST_8: tmp_7_cast [1/1] 0.00ns
:6  %tmp_7_cast = zext i6 %tmp_id_V to i11

ST_8: tmp_2 [3/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 9>: 3.04ns
ST_9: tmp_2 [2/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 10>: 3.04ns
ST_10: tmp_2 [1/3] 3.04ns
:7  %tmp_2 = mul i11 %tmp_7_cast, 19


 <State 11>: 3.35ns
ST_11: tmp_user_V_1 [1/1] 0.00ns (grouped into LUT with out node tmp_3)
:1  %tmp_user_V_1 = extractvalue { i5, i1, i6, i96 } %empty_2, 0

ST_11: tmp_last [1/1] 0.00ns
:2  %tmp_last = extractvalue { i5, i1, i6, i96 } %empty_2, 1

ST_11: tmp_data_V_1 [1/1] 0.00ns
:4  %tmp_data_V_1 = extractvalue { i5, i1, i6, i96 } %empty_2, 3

ST_11: tmp_6_cast [1/1] 0.00ns (grouped into LUT with out node tmp_3)
:5  %tmp_6_cast = zext i5 %tmp_user_V_1 to i11

ST_11: tmp_3 [1/1] 1.30ns (out node of the LUT)
:8  %tmp_3 = add i11 %tmp_2, %tmp_6_cast

ST_11: tmp_12_cast [1/1] 0.00ns
:9  %tmp_12_cast = sext i11 %tmp_3 to i64

ST_11: spk_V_addr_1 [1/1] 0.00ns
:10  %spk_V_addr_1 = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_12_cast

ST_11: stg_65 [1/1] 2.05ns
:11  store i96 %tmp_data_V_1, i96* %spk_V_addr_1, align 16

ST_11: stg_66 [1/1] 0.00ns
:12  br i1 %tmp_last, label %2, label %.loopexit

ST_11: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %time_stamp_V)

ST_11: stg_68 [1/1] 0.89ns
:1  br label %3


 <State 12>: 3.35ns
ST_12: j1 [1/1] 0.00ns
:0  %j1 = phi i5 [ 0, %2 ], [ %j, %3 ]

ST_12: tmp_9_cast [1/1] 0.00ns
:5  %tmp_9_cast = zext i5 %j1 to i11

ST_12: tmp_4 [1/1] 1.30ns
:6  %tmp_4 = add i11 %tmp_2, %tmp_9_cast

ST_12: tmp_13_cast [1/1] 0.00ns
:7  %tmp_13_cast = sext i11 %tmp_4 to i64

ST_12: spk_V_addr_2 [1/1] 0.00ns
:8  %spk_V_addr_2 = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_13_cast

ST_12: tmp_data_V_2 [2/2] 2.05ns
:9  %tmp_data_V_2 = load i96* %spk_V_addr_2, align 16

ST_12: j [1/1] 1.24ns
:12  %j = add i5 %j1, 1

ST_12: exitcond [1/1] 1.17ns
:13  %exitcond = icmp eq i5 %j1, -14

ST_12: stg_77 [1/1] 0.00ns
:14  br i1 %exitcond, label %.loopexit, label %3


 <State 13>: 2.05ns
ST_13: empty_3 [1/1] 0.00ns
:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

ST_13: stg_79 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_13: tmp_5 [1/1] 0.00ns
:3  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

ST_13: stg_81 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_13: tmp_data_V_2 [1/2] 2.05ns
:9  %tmp_data_V_2 = load i96* %spk_V_addr_2, align 16

ST_13: stg_83 [1/1] 0.00ns
:10  call void @_ssdm_op_Write.axis.volatile.i6P.i32P.i96P(i6* %spk_out_stream_V_id_V, i32* %spk_out_stream_V_user, i96* %spk_out_stream_V_data_V, i6 %tmp_id_V, i32 %tmp_6, i96 %tmp_data_V_2)

ST_13: empty_4 [1/1] 0.00ns
:11  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_5)


 <State 14>: 0.00ns
ST_14: stg_85 [1/1] 0.00ns
.loopexit:0  br label %._crit_edge36

ST_14: stg_86 [1/1] 0.00ns
._crit_edge36:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pre_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pre_in_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pre_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pre_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ post_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ post_in_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ post_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ post_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ time_stamp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_out_stream_V_user]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spk_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_16       (specbitsmap      ) [ 000000000000000]
stg_17       (specbitsmap      ) [ 000000000000000]
stg_18       (specbitsmap      ) [ 000000000000000]
stg_19       (specbitsmap      ) [ 000000000000000]
stg_20       (specbitsmap      ) [ 000000000000000]
stg_21       (specbitsmap      ) [ 000000000000000]
stg_22       (specbitsmap      ) [ 000000000000000]
stg_23       (specbitsmap      ) [ 000000000000000]
stg_24       (specbitsmap      ) [ 000000000000000]
stg_25       (specbitsmap      ) [ 000000000000000]
stg_26       (specbitsmap      ) [ 000000000000000]
stg_27       (specbitsmap      ) [ 000000000000000]
stg_28       (spectopmodule    ) [ 000000000000000]
stg_29       (specinterface    ) [ 000000000000000]
stg_30       (specinterface    ) [ 000000000000000]
stg_31       (specinterface    ) [ 000000000000000]
stg_32       (specinterface    ) [ 000000000000000]
tmp          (nbreadreq        ) [ 001111100000000]
stg_34       (br               ) [ 000000000000000]
empty        (read             ) [ 000100000000000]
tmp_user_V   (extractvalue     ) [ 000011000000000]
tmp_id_V_1   (extractvalue     ) [ 000000000000000]
tmp_data_V   (extractvalue     ) [ 000011100000000]
tmp_3_cast   (zext             ) [ 000011000000000]
tmp_2_cast   (zext             ) [ 000000000000000]
tmp_8        (mul              ) [ 000000000000000]
tmp_s        (add              ) [ 000000100000000]
tmp_10_cast  (sext             ) [ 000000000000000]
spk_V_addr   (getelementptr    ) [ 000000000000000]
stg_47       (store            ) [ 000000000000000]
stg_48       (br               ) [ 000000000000000]
tmp_1        (nbreadreq        ) [ 000000011111111]
stg_51       (br               ) [ 000000000000000]
empty_2      (read             ) [ 000000001111000]
tmp_id_V     (extractvalue     ) [ 000000000111110]
tmp_7_cast   (zext             ) [ 000000000110000]
tmp_2        (mul              ) [ 000000000001110]
tmp_user_V_1 (extractvalue     ) [ 000000000000000]
tmp_last     (extractvalue     ) [ 000000000001110]
tmp_data_V_1 (extractvalue     ) [ 000000000000000]
tmp_6_cast   (zext             ) [ 000000000000000]
tmp_3        (add              ) [ 000000000000000]
tmp_12_cast  (sext             ) [ 000000000000000]
spk_V_addr_1 (getelementptr    ) [ 000000000000000]
stg_65       (store            ) [ 000000000000000]
stg_66       (br               ) [ 000000000000000]
tmp_6        (read             ) [ 000000000000110]
stg_68       (br               ) [ 000000000001110]
j1           (phi              ) [ 000000000000110]
tmp_9_cast   (zext             ) [ 000000000000000]
tmp_4        (add              ) [ 000000000000000]
tmp_13_cast  (sext             ) [ 000000000000000]
spk_V_addr_2 (getelementptr    ) [ 000000000000110]
j            (add              ) [ 000000000001110]
exitcond     (icmp             ) [ 000000000000110]
stg_77       (br               ) [ 000000000001110]
empty_3      (speclooptripcount) [ 000000000000000]
stg_79       (specloopname     ) [ 000000000000000]
tmp_5        (specregionbegin  ) [ 000000000000000]
stg_81       (specpipeline     ) [ 000000000000000]
tmp_data_V_2 (load             ) [ 000000000000000]
stg_83       (write            ) [ 000000000000000]
empty_4      (specregionend    ) [ 000000000000000]
stg_85       (br               ) [ 000000000000000]
stg_86       (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pre_in_V_user_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pre_in_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_in_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pre_in_V_id_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pre_in_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="post_in_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="post_in_V_last">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_in_V_last"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="post_in_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="post_in_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="time_stamp_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_stamp_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="spk_out_stream_V_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="spk_out_stream_V_user">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_out_stream_V_user"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="spk_out_stream_V_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="spk_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="spk_packet_rx_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i6P.i32P.i96P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="0" index="3" bw="6" slack="0"/>
<pin id="81" dir="0" index="4" bw="96" slack="0"/>
<pin id="82" dir="0" index="5" bw="1" slack="0"/>
<pin id="83" dir="1" index="6" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="108" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="6" slack="0"/>
<pin id="95" dir="0" index="4" bw="96" slack="0"/>
<pin id="96" dir="1" index="5" bw="108" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="6" slack="0"/>
<pin id="107" dir="0" index="4" bw="96" slack="0"/>
<pin id="108" dir="0" index="5" bw="1" slack="0"/>
<pin id="109" dir="1" index="6" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="108" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="0" index="4" bw="96" slack="0"/>
<pin id="122" dir="1" index="5" bw="108" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_6_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="134" class="1004" name="stg_83_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="96" slack="0"/>
<pin id="139" dir="0" index="4" bw="6" slack="5"/>
<pin id="140" dir="0" index="5" bw="32" slack="2"/>
<pin id="141" dir="0" index="6" bw="96" slack="0"/>
<pin id="142" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_83/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="spk_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="96" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spk_V_addr/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="96" slack="0"/>
<pin id="157" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_47/6 stg_65/11 tmp_data_V_2/12 "/>
</bind>
</comp>

<comp id="159" class="1004" name="spk_V_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="96" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spk_V_addr_1/11 "/>
</bind>
</comp>

<comp id="167" class="1004" name="spk_V_addr_2_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="96" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spk_V_addr_2/12 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="j1_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/12 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_user_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="108" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_id_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="108" slack="1"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_data_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="108" slack="1"/>
<pin id="195" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_3_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_2_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="2"/>
<pin id="202" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_10_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_id_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="108" slack="1"/>
<pin id="209" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_7_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_user_V_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="108" slack="4"/>
<pin id="222" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_1/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_last_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="108" slack="4"/>
<pin id="225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_data_V_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="108" slack="4"/>
<pin id="228" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_6_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="1"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_12_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_9_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="2"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_13_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="270" class="1007" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8/3 tmp_s/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="4"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="282" class="1005" name="empty_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="108" slack="1"/>
<pin id="284" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_user_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="2"/>
<pin id="291" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_data_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="96" slack="3"/>
<pin id="296" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_3_cast_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="1"/>
<pin id="301" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_s_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="1"/>
<pin id="306" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="7"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="empty_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="108" slack="1"/>
<pin id="315" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="empty_2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_id_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="5"/>
<pin id="323" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_7_cast_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="1"/>
<pin id="328" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_last_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_6_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="346" class="1005" name="spk_V_addr_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="spk_V_addr_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="j_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="356" class="1005" name="exitcond_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="154" pin="2"/><net_sink comp="134" pin=6"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="247"><net_src comp="180" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="248" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="262"><net_src comp="180" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="180" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="196" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="200" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="76" pin="6"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="90" pin="5"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="292"><net_src comp="187" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="297"><net_src comp="193" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="302"><net_src comp="196" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="307"><net_src comp="270" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="312"><net_src comp="102" pin="6"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="116" pin="5"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="324"><net_src comp="207" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="329"><net_src comp="210" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="334"><net_src comp="214" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="340"><net_src comp="223" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="128" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="349"><net_src comp="167" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="354"><net_src comp="258" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="359"><net_src comp="264" pin="2"/><net_sink comp="356" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: spk_out_stream_V_id_V | {13 }
	Port: spk_out_stream_V_user | {13 }
	Port: spk_out_stream_V_data_V | {13 }
	Port: spk_V | {6 11 }
 - Input state : 
	Port: spk_packet_rx : pre_in_V_user_V | {1 2 }
	Port: spk_packet_rx : pre_in_V_last | {1 2 }
	Port: spk_packet_rx : pre_in_V_id_V | {1 2 }
	Port: spk_packet_rx : pre_in_V_data_V | {1 2 }
	Port: spk_packet_rx : post_in_V_user_V | {6 7 }
	Port: spk_packet_rx : post_in_V_last | {6 7 }
	Port: spk_packet_rx : post_in_V_id_V | {6 7 }
	Port: spk_packet_rx : post_in_V_data_V | {6 7 }
	Port: spk_packet_rx : time_stamp_V | {11 }
	Port: spk_packet_rx : spk_V | {12 13 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp_3_cast : 1
		tmp_8 : 2
	State 4
	State 5
		tmp_s : 1
	State 6
		spk_V_addr : 1
		stg_47 : 2
	State 7
	State 8
		tmp_7_cast : 1
		tmp_2 : 2
	State 9
	State 10
	State 11
		tmp_6_cast : 1
		tmp_3 : 2
		tmp_12_cast : 3
		spk_V_addr_1 : 4
		stg_65 : 5
		stg_66 : 1
	State 12
		tmp_9_cast : 1
		tmp_4 : 2
		tmp_13_cast : 3
		spk_V_addr_2 : 4
		tmp_data_V_2 : 5
		j : 1
		exitcond : 1
		stg_77 : 2
	State 13
		stg_83 : 1
		empty_4 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_234     |    0    |    0    |    11   |
|    add   |     tmp_4_fu_248     |    0    |    0    |    11   |
|          |       j_fu_258       |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|   icmp   |    exitcond_fu_264   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_214      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_270      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| nbreadreq|  grp_nbreadreq_fu_76 |    0    |    0    |    0    |
|          | grp_nbreadreq_fu_102 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   empty_read_fu_90   |    0    |    0    |    0    |
|   read   |  empty_2_read_fu_116 |    0    |    0    |    0    |
|          |   tmp_6_read_fu_128  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |  stg_83_write_fu_134 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_user_V_fu_187  |    0    |    0    |    0    |
|          |   tmp_id_V_1_fu_190  |    0    |    0    |    0    |
|          |   tmp_data_V_fu_193  |    0    |    0    |    0    |
|extractvalue|    tmp_id_V_fu_207   |    0    |    0    |    0    |
|          |  tmp_user_V_1_fu_220 |    0    |    0    |    0    |
|          |    tmp_last_fu_223   |    0    |    0    |    0    |
|          |  tmp_data_V_1_fu_226 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_3_cast_fu_196  |    0    |    0    |    0    |
|          |   tmp_2_cast_fu_200  |    0    |    0    |    0    |
|   zext   |   tmp_7_cast_fu_210  |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_230  |    0    |    0    |    0    |
|          |   tmp_9_cast_fu_244  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_10_cast_fu_203  |    0    |    0    |    0    |
|   sext   |  tmp_12_cast_fu_239  |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_253  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |    29   |
|----------|----------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|spk_V|    6   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    6   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   empty_2_reg_313  |   108  |
|    empty_reg_282   |   108  |
|  exitcond_reg_356  |    1   |
|     j1_reg_176     |    5   |
|      j_reg_351     |    5   |
|spk_V_addr_2_reg_346|   10   |
|    tmp_1_reg_309   |    1   |
|    tmp_2_reg_331   |   11   |
| tmp_3_cast_reg_299 |   11   |
|    tmp_6_reg_341   |   32   |
| tmp_7_cast_reg_326 |   11   |
| tmp_data_V_reg_294 |   96   |
|  tmp_id_V_reg_321  |    6   |
|  tmp_last_reg_337  |    1   |
|     tmp_reg_278    |    1   |
|    tmp_s_reg_304   |   11   |
| tmp_user_V_reg_289 |    5   |
+--------------------+--------+
|        Total       |   423  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_154 |  p0  |   4  |  10  |   40   ||    10   |
| grp_access_fu_154 |  p1  |   2  |  96  |   192  ||    96   |
|     grp_fu_214    |  p0  |   2  |   6  |   12   ||    6    |
|     grp_fu_270    |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  3.568  ||   118   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   29   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   118  |
|  Register |    -   |    -   |    -   |   423  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    2   |    3   |   423  |   147  |
+-----------+--------+--------+--------+--------+--------+
