sim_seconds                                  0.051478                       # Number of seconds simulated
sim_ticks                                 51478059000                       # Number of ticks simulated
final_tick                               4353605594500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8015944                       # Simulator instruction rate (inst/s)
host_op_rate                                  8667021                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              347284460                       # Simulator tick rate (ticks/s)
host_mem_usage                                1611416                       # Number of bytes of host memory used
host_seconds                                   148.23                       # Real time elapsed on the host
sim_insts                                  1188205195                       # Number of instructions simulated
sim_ops                                    1284714546                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       540928                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       536320                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       556544                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       534272                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       572416                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       540160                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       562176                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       539648                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4429056                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       186368                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        186368                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2113                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2095                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2174                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2087                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2236                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2110                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         2196                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         2108                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17301                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          728                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              728                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       154163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     10507933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        84541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     10418419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       159136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     10811286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        44757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     10378635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       104433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     11119611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst       109406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     10493014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst        89514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data     10920691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst       154163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data     10483068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            86037743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       154163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        84541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       159136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        44757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       104433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst       109406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst        89514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst       154163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         900112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       3620339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            3620339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       3620339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       154163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     10507933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        84541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     10418419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       159136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     10811286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        44757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     10378635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       104433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     11119611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst       109406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     10493014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst        89514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data     10920691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst       154163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data     10483068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           89658081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17301                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      728                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  138408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4417952                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                 11104                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                186624                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4429056                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             186368                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  347                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        36147                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            7808                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            8841                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           13173                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            9065                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            7656                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            6809                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            9585                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            7752                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            8433                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            6944                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           7856                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11          10177                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           8489                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           7744                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           9080                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           8649                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             337                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             608                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             520                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             432                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             328                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            248                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            591                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            472                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            280                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 51484018000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              138408                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5824                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17001                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17003                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17010                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17024                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17038                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17050                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17065                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17079                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   238                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   224                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  217                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  205                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  190                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  178                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  164                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  151                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18267                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   252.070729                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   247.605793                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    27.568896                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          260      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           15      0.08%      1.51% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127            7      0.04%      1.54% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            1      0.01%      1.55% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191            6      0.03%      1.58% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           16      0.09%      1.67% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          244      1.34%      3.01% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17718     96.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18267                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   574.111111                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   356.822981                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   484.192546                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           22      9.05%      9.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           30     12.35%     21.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           18      7.41%     28.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           11      4.53%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           13      5.35%     38.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           12      4.94%     43.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            9      3.70%     47.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           18      7.41%     54.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            9      3.70%     58.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            7      2.88%     61.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           13      5.35%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            6      2.47%     69.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            9      3.70%     72.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            7      2.88%     75.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            6      2.47%     78.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            9      3.70%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            7      2.88%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            5      2.06%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            5      2.06%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            2      0.82%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            4      1.65%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            3      1.23%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            4      1.65%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            3      1.23%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            3      1.23%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            3      1.23%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            1      0.41%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            1      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            1      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2240-2303            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2496-2559            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          243                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.995618                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.454545                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            241     99.18%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::29              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          243                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3640906250                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            5981040200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                441795200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26371.72                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43321.72                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      85.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       3.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   86.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    3.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.89                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.74                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 120761                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4865                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.53                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  2855622.50                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  48600410400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1759067100                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          9306662.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1              11790576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               8240400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3               9776592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          8580297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          9430646.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          9057484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          9801993.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               6278304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               7953960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               5559000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               6595320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               5788296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               6361944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               6110208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               6612456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         51869875.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         67120934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         44998387.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         54716313.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         47411020.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         52258252.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6             50157120                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         54801177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        6038737.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        6785233.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5988556.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        6071500.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        6088089.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5879070.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7             5889024                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1882695170.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1902092261.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1870079201.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1887796990.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1879384337.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1890079799.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1887162675.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1900483110.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      83073917808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       83056902816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      83084984448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      83069442528.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4      83076822048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       83067440064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       83069998944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       83058314352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        91047362189.760025                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        91069901413.439987                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        91037105624.640015                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        91051654875.840012                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        91040848645.440018                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        91048914427.199997                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        91045621134.720001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        91053157745.279999                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.477021                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.492983                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.469758                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.480061                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.472409                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.478121                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.475788                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.481126                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       563456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       535808                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       540160                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       506880                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       528896                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       519168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       537088                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       518656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4293376                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       177920                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        177920                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2201                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2093                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2110                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         1980                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2066                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2028                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         2098                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         2026                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16771                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          695                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              695                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       179028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     10945556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        99460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     10408473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       134271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     10493014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        44757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      9846525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       109406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     10274202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     10085229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        84541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data     10433338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       119352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data     10075283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            83402057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       179028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        99460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       134271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        44757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       109406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        84541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       119352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         840436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3456230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3456230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3456230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       179028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     10945556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        99460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     10408473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       134271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     10493014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        44757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      9846525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       109406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     10274202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     10085229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        84541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data     10433338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       119352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data     10075283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           86858287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16771                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      695                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  134168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4288736                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  4640                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                177408                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4293376                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             177920                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            7584                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            7912                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            8137                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            8816                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            6586                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            9200                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            8233                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            7040                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            9952                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            8184                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           8657                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           9744                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12          10234                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           7736                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           8368                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           7640                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             505                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             304                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             335                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             328                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            480                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            376                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            416                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            208                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 51482912000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              134168                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5560                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16488                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16491                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16502                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16513                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16526                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16539                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16551                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16563                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   220                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   210                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  199                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  189                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  176                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  163                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  151                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  139                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  232                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        17712                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.153568                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   247.860230                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    27.139240                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          239      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           17      0.10%      1.45% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           10      0.06%      1.50% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            2      0.01%      1.51% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           10      0.06%      1.57% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           17      0.10%      1.67% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          232      1.31%      2.98% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17185     97.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        17712                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   575.857143                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   315.452601                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   565.085735                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           33     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           32     13.85%     28.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           12      5.19%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           15      6.49%     39.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           14      6.06%     45.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            6      2.60%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            6      2.60%     51.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           10      4.33%     55.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           11      4.76%     60.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           12      5.19%     65.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703           10      4.33%     69.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            8      3.46%     73.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            2      0.87%     74.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            7      3.03%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            3      1.30%     78.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            3      1.30%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            4      1.73%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            3      1.30%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            7      3.03%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            1      0.43%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            3      1.30%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            6      2.60%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            3      1.30%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            3      1.30%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.43%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.43%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            3      1.30%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            2      0.87%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            1      0.43%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.43%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            4      1.73%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            2      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3008-3071            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          231                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.987766                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.746004                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            229     99.13%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          231                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3556799050                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            5828488900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                428873600                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26538.72                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43488.72                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      83.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   83.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.87                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 117225                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4630                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  2947607.47                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  48671958150                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1687519350                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          8554291.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          9728812.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          8882697.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          8606908.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          9700387.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          9780825.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6               9256464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          9173001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          5770752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               6563088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               5992296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               5806248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4          6543912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               6598176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               6244440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               6188136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         47179891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         53836723.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         48955545.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         47435980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4             54595008                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         54598003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         51519436.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         50807577.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5865799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        6543037.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        6144491.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5835939.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        6107996.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6             5806080                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1871073901.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1888514040.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1877901042.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1877285989.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1884843532.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1893518130.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6        1889937144                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1891992098.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       83084111904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       83068813536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       83078123184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       83078662704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       83072033280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       83064423984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       83067565200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7      83065762608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        91039812170.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        91051254869.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        91043254888.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        91040889402.240005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        91050811008.960007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        91052282746.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        91047584396.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        91046948638.080017                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.471675                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.479778                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.474113                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.472437                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.479464                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.480506                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.477179                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.476728                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       541952                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       526848                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       541440                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       502784                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       541696                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       511744                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       516864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       532224                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4271104                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       176896                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        176896                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2117                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2058                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2115                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         1964                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2116                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         1999                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         2019                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         2079                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16684                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          691                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              691                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       243677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     10527825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        79568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     10234419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       129298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     10517879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker        39784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        49730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      9766957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       144217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     10522852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       114379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      9941012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        99460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data     10040472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       169082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data     10338851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            82969406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       243677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        79568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       129298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        49730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       144217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       114379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        99460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       169082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1029409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       3436338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            3436338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       3436338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       243677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     10527825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        79568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     10234419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       129298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     10517879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker        39784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        49730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      9766957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       144217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     10522852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       114379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      9941012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        99460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data     10040472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       169082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data     10338851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           86405744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16684                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      691                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  133472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4261824                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  9280                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                176640                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4271104                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             176896                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  290                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        38338                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            8672                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            7904                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            8577                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8321                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            8448                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            9360                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            9672                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            7856                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            8146                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            6008                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           7938                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           9298                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           8227                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           8672                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           8402                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           7681                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             241                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             440                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             383                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            432                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            376                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            264                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 51489523000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              133472                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5528                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16400                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16399                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16408                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16418                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16431                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16447                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16466                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16480                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   220                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   208                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  200                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  190                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  178                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  162                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  144                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  129                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   18                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   18                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   18                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   18                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  233                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  233                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  233                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  233                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  233                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  233                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  233                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  233                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17607                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.085193                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   247.697927                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    27.423762                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          243      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           18      0.10%      1.48% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            9      0.05%      1.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            2      0.01%      1.54% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            9      0.05%      1.60% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           18      0.10%      1.70% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          229      1.30%      3.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17079     97.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17607                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   570.865801                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   310.997047                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   538.540462                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           39     16.88%     16.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           25     10.82%     27.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191            8      3.46%     31.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           15      6.49%     37.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           11      4.76%     42.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           15      6.49%     48.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            5      2.16%     51.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           16      6.93%     58.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            4      1.73%     59.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            7      3.03%     62.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            8      3.46%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            6      2.60%     68.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            8      3.46%     72.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            6      2.60%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            5      2.16%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            6      2.60%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            6      2.60%     82.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            7      3.03%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            3      1.30%     86.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            1      0.43%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            8      3.46%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            7      3.03%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            1      0.43%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            1      0.43%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            2      0.87%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            1      0.43%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            2      0.87%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.43%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            2      0.87%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            1      0.43%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.43%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2368-2431            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2688-2751            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          231                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.896104                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.861425                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.182309                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              4      1.73%      1.73% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              2      0.87%      2.60% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            222     96.10%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              2      0.87%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          231                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3523045400                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5780480300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                426182400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26452.86                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43402.86                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      82.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       3.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   82.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    3.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.86                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 116483                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4612                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  2963425.78                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  48696057300                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1663420200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          9088934.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          9611481.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2               9507456                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3               9676800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          8093433.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          9049017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          9456652.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7               9180864                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               6131424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               6483936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               6413760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               6528000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               5459856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               6104496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               6379488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               6193440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         50862489.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             52406016                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         52897228.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3             54400320                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         44180697.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5             49510656                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         52857292.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         51419097.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5879485.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        7046922.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2             6137856                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5975285.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5703229.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        6121267.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5752995.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5587107.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1875263045.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1891697814.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1885471827.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1881722139.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1880200814.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1893914795.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1892336670.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1883346338.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       83080437216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       83066020752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       83071482144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       83074771344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       83076105840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       83064076032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       83065460352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7      83073346608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        91044918226.559998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        91050522553.919998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2         91049165904                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        91050329520.959991                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        91036999502.399994                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        91046031895.680008                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        91049499083.520004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        91046329087.680023                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.475291                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.479259                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.478299                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.479123                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.469683                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.476079                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.478535                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.476290                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       546560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       559872                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       527104                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       543744                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       535808                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       510208                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       545792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       534272                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4354816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        50176                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       174336                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        174336                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2135                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2187                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2059                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2124                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2093                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         1993                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         2132                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         2087                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17011                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          681                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              681                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst       208866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     10617339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        89514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     10875935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       218812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     10239392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        39784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     10562636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        79568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     10408473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker        14919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       129298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      9911174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         9946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       124325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data     10602420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        84541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data     10378635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            84595575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       208866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        89514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       218812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        39784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        79568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       129298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       124325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        84541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         974707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       3386608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            3386608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       3386608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       208866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     10617339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        89514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     10875935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       218812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     10239392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        39784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     10562636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        79568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     10408473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker        14919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       129298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      9911174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         9946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       124325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data     10602420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        84541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data     10378635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           87982183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17011                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      681                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  136088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4345760                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  9056                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                174848                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4354816                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             174336                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  283                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        11337                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            7017                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            7809                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            9824                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            9089                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            9866                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            8353                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            7832                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            8792                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            8546                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            8784                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           7985                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           9081                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           8040                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           7904                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8377                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           8506                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             288                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             320                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             520                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             344                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             303                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             344                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            392                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            520                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            313                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 51455422000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              136088                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5448                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16733                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16745                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16756                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16763                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16768                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16788                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16799                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16815                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   245                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   220                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  209                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  202                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  197                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  177                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  166                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  150                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  225                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  226                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  226                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  226                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  226                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  226                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  226                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17927                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.167568                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   247.804850                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    27.238125                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          250      1.39%      1.39% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           12      0.07%      1.46% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            8      0.04%      1.51% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191            9      0.05%      1.56% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           12      0.07%      1.62% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          234      1.31%      2.93% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17402     97.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17927                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          228                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   595.285088                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   321.384781                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   572.473974                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           31     13.60%     13.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           33     14.47%     28.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            9      3.95%     32.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            8      3.51%     35.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319           13      5.70%     41.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383           11      4.82%     46.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            8      3.51%     49.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           10      4.39%     53.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            8      3.51%     57.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           10      4.39%     61.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            9      3.95%     65.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            8      3.51%     69.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            7      3.07%     72.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            4      1.75%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            6      2.63%     76.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            7      3.07%     79.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            5      2.19%     82.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            4      1.75%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            3      1.32%     85.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            3      1.32%     86.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            4      1.75%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            5      2.19%     90.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            3      1.32%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            4      1.75%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            2      0.88%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            1      0.44%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            2      0.88%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            1      0.44%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            3      1.32%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.44%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            1      0.44%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2432-2495            1      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2688-2751            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3008-3071            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          228                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          228                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.964912                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.957175                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.538063                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              1      0.44%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            225     98.68%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          228                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3573183450                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5875078200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                434576000                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26311.13                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43261.13                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      84.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       3.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   84.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    3.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.88                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.84                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 118788                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4554                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.59                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  2908400.52                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  48650812150                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1708665350                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          8737545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1              10269504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          9560073.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          9199612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          9477820.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          9312710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          9067161.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          9293356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               5894376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               6927840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               6449256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               6206088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               6393768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               6282384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               6116736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               6269328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         48111897.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         58240665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         53573145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         51169497.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4             53087424                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         51958732.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         49941465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         51566361.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        6127902.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        6038323.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6035005.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5822668.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5955793.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1875349941.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1881899925.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1879592382.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1887154413.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1888063038.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1886581385.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1893209673.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1896505842.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       83080360992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       83074615392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       83076639552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       83070006192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       83069209152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5      83070508848.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       83064694560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       83061803184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        91041838286.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        91055247281.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        91049105046.720001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        91046873823.360001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        91049326092.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        91047722360.640015                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        91046241022.080002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        91048463288.639999                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.473109                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.482605                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.478256                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.476675                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.478412                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.477276                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.476227                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.477801                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       554240                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       524032                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       540672                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       540672                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       534784                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       499968                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       564992                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       530944                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4337152                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       180480                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        180480                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2165                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2047                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2112                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2112                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2089                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         1953                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         2207                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         2074                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16942                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          705                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              705                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       243677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     10766529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     10179716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       179028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     10502960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        64649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     10502960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       109406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     10388581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        54703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      9712254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        84541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data     10975394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst       104433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data     10313986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            84252439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       243677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       179028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        64649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       109406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        54703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        84541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst       104433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         910058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       3505960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            3505960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       3505960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       243677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     10766529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     10179716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       179028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     10502960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        64649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     10502960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       109406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     10388581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        54703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      9712254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        84541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data     10975394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst       104433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data     10313986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           87758398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16942                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      705                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  135536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4331968                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5184                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                180000                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4337152                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             180480                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            8408                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            7066                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            8784                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            8560                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            6640                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8888                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           10599                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            9505                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            8497                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            8456                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           6536                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8665                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           8226                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           9016                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           9928                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7600                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             528                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             353                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             400                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             352                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            513                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            479                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            256                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            208                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 51496299000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              135536                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5640                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16667                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16678                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16682                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16698                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16705                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16722                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16732                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16744                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   233                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   214                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  212                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  196                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  191                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  174                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  163                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  152                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  233                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  233                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  233                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  233                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  233                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  233                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17886                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.262552                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   248.038972                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    26.830281                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          241      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           10      0.06%      1.40% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           10      0.06%      1.46% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            2      0.01%      1.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           10      0.06%      1.53% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           11      0.06%      1.59% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          232      1.30%      2.88% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17370     97.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17886                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          236                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   568.872881                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   317.550872                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   572.054544                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           33     13.98%     13.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           29     12.29%     26.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           12      5.08%     31.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           14      5.93%     37.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           11      4.66%     41.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           13      5.51%     47.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           13      5.51%     52.97% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            7      2.97%     55.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           10      4.24%     60.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           14      5.93%     66.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            6      2.54%     68.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            8      3.39%     72.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            7      2.97%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895           11      4.66%     79.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            7      2.97%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            4      1.69%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            7      2.97%     87.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            2      0.85%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            4      1.69%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            1      0.42%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.27%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            1      0.42%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            2      0.85%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            2      0.85%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            2      0.85%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            2      0.85%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            1      0.42%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.42%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            1      0.42%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2240-2303            1      0.42%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            2      0.85%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            1      0.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2496-2559            1      0.42%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2624-2687            2      0.85%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2944-3007            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          236                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          236                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.834746                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.806860                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.036679                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              2      0.85%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.42%      1.27% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              2      0.85%      2.12% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              2      0.85%      2.97% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.42%      3.39% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            227     96.19%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          236                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3550763200                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5845352500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                433196800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26229.28                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43179.28                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      84.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       3.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   84.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    3.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.88                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 118421                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4692                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  2918133.34                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  48649442200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1710035300                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0               8890560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          9550396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          8817379.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          10479974.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          9303638.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          8740569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          9732441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7               9492336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               5997600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               6442728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2          5948232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               7069824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               6276264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               5896416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               6565536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               6403560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0             49183680                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         53301081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         48264652.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         58973990.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         51633254.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         47691571.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         54069849.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         53085926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        6121681.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        6224117.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6300426.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        6300840.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4             5971968                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        6091822.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        6174766.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5709864.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1868105833.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1884659454.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1878152535.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1897788479.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1893225214.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1891874341.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1897132659.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1894344402.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       83086715472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       83072194752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       83077902576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       83060678064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4      83064680928.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       83065865904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       83061253344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       83063699184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        91042270459.199997                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        91049628162.240005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        91042641432.960007                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        91058546804.159988                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        91048346898.240021                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        91043416255.680008                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        91052184228.479996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        91049990904.960007                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.473416                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.478626                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.473678                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.484942                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.477719                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.474227                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.480436                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.478883                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       530176                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       536320                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       496640                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       507136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       536064                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       482816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       527616                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       492544                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4146176                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       163840                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        163840                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2071                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2095                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         1940                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         1981                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2094                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         1886                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         2061                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         1924                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16196                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          640                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              640                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         9946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       218812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     10299067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         9946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        59676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     10418419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        14919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       114379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      9647605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         9946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        19892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      9851498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        14919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        54703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     10413446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        39784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      9379064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst        54703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data     10249337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        84541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      9568038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            80542586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       218812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        59676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       114379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        19892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        54703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        39784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst        54703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        84541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         646489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       3182715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            3182715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       3182715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         9946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       218812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     10299067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         9946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        59676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     10418419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        14919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       114379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      9647605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         9946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        19892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      9851498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        14919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        54703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     10413446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        39784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      9379064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst        54703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data     10249337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        84541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      9568038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           83725301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16196                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      640                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  129568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4139552                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  6624                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                164352                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4146176                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             163840                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         4771                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            6912                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            7873                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            9089                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            7561                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            8736                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            8048                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8640                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            7480                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            8160                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            8937                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           7688                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           7586                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           7329                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           8552                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           7881                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           8889                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             208                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             327                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             424                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             313                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            352                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 51488728000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              129568                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5120                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 15910                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 15918                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 15926                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 15937                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 15958                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 15966                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 15983                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 15994                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   240                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   223                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  215                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  205                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  184                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  176                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  159                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  149                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17071                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.117861                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   247.800305                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    27.244820                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          231      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           17      0.10%      1.45% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           10      0.06%      1.51% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            4      0.02%      1.53% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           10      0.06%      1.59% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           17      0.10%      1.69% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          222      1.30%      2.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16560     97.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17071                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   597.460829                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   310.895444                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   594.360479                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           43     19.82%     19.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           22     10.14%     29.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            6      2.76%     32.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            9      4.15%     36.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319           12      5.53%     42.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            8      3.69%     46.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           10      4.61%     50.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            8      3.69%     54.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           13      5.99%     60.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            4      1.84%     62.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           12      5.53%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            4      1.84%     69.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            6      2.76%     72.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            5      2.30%     74.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            6      2.76%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            4      1.84%     79.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            2      0.92%     80.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            9      4.15%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            2      0.92%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            2      0.92%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            2      0.92%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            3      1.38%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            2      0.92%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            5      2.30%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            2      0.92%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      0.92%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            2      0.92%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            3      1.38%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            2      0.92%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.46%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.46%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.46%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2495            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2624-2687            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3136-3199            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          217                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.668203                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.603125                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.563636                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              8      3.69%      3.69% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.46%      4.15% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.46%      4.61% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            207     95.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          217                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3410510250                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5603179200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                413955200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26364.28                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43314.28                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      80.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       3.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   80.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    3.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.84                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 113141                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4285                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.69                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3058251.84                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  48758056550                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1601420950                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          8653478.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1               9383472                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          9276422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               8917776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          9239529.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          8807702.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          8945596.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          9241948.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5837664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               6330120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               6257904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               6015960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               6233016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               5941704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               6034728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               6234648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         48029529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         52060569.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             51734592                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         49487193.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         51590323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         48272140.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         49562572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         50915404.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5829304.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6263930.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5922201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5872849.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5803176.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5975700.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5693690.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        6018416.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1870316357.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1883894742.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1882440339.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1877700767.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1883084722.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1887102812.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1888309935.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1899955062.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       83084776416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       83072865552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       83074141344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       83078298864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       83073576096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       83070051456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       83068992576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       83058777552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        91040698381.439987                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        91048054018.559998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        91047028435.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        91043549041.919998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        91046782495.679993                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        91043407147.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        91044794731.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        91048398664.320007                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.472302                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.477511                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.476785                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.474321                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.476611                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.474220                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.475203                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.477755                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       572928                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       545280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       566272                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       525824                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       555520                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       534016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       559104                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       521728                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4423680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       154368                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        154368                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2238                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2130                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2212                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2054                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2170                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2086                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         2184                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         2038                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17280                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          603                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              603                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       124325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     11129557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        49730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     10592474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       328218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     11000259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        44757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     10214527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        49730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     10791394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        79568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     10373662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        64649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data     10861016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        94487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data     10134959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            85933310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       124325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        49730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       328218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        44757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        49730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        79568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        64649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        94487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         835463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2998714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2998714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2998714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       124325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     11129557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        49730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     10592474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       328218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     11000259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        44757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     10214527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        49730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     10791394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        79568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     10373662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        64649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data     10861016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        94487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data     10134959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           88932024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17280                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      603                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  138240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4416672                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  7008                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                154368                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4423680                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             154368                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            8441                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            8041                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            9192                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            8560                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            9752                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            8968                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            9008                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            9049                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            9032                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            7984                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           7656                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           8200                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           7176                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           9176                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           9289                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8497                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             320                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             368                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             448                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            232                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            304                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 51489202000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              138240                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4824                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17049                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17058                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17073                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17081                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17088                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17107                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17130                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17140                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   207                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   193                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  178                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  170                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  163                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  144                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  121                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  111                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  199                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  200                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18096                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.599469                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   248.772652                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    25.573293                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          219      1.21%      1.21% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           10      0.06%      1.27% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           12      0.07%      1.33% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            1      0.01%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           11      0.06%      1.40% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           11      0.06%      1.46% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          211      1.17%      2.62% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17621     97.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18096                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   683.628713                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   346.456970                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   733.057664                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-127           59     29.21%     29.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-255           14      6.93%     36.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-383           11      5.45%     41.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-511           16      7.92%     49.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-639           14      6.93%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-767           14      6.93%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-895           13      6.44%     69.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-1023           17      8.42%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1151            6      2.97%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1279            4      1.98%     83.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1407            9      4.46%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1535            3      1.49%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1663            2      0.99%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1791            7      3.47%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1919            3      1.49%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-2047            2      0.99%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2175            2      0.99%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2431            1      0.50%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2687            1      0.50%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2816-2943            2      0.99%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3712-3839            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5504-5631            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.881188                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.859341                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.911913                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              2      0.99%      0.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.50%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.50%      1.98% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.50%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            196     97.03%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3595954450                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5935410400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                441667200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26053.68                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43003.68                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      85.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       3.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   85.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    3.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.89                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.63                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 120727                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4022                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  2879226.19                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  48695906000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1663571500                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          9382867.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          9553420.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          9589708.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          9448185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          9518947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          8472643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6               8984304                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          9617529.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          6329712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               6444768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               6469248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               6373776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4          6421512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5          5715672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               6060840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               6488016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0             52673088                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         53397926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         54046886.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         52542796.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4             52900224                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5             46907328                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         49841625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         53880652.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5905612.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        6101360.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5832622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        6118364.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        6061547.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5563883.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5726453.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1877274279.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1883381469.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1881322793.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1889315305.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1890030332.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1876537200.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1888675300.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1892678014.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       83078672976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       83073315792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      83075121648.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       83068110672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       83067483456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       83079319536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       83068672080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7      83065160928.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        91047494166.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        91049450368.319992                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        91049638537.920013                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        91049164731.839996                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        91049671650.240005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        91039771895.040009                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        91045169786.880005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        91050807225.600021                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.477115                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.478500                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.478633                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.478298                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.478657                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.471646                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.475469                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.479461                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       522752                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       497408                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       530944                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       500992                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       516864                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       517120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       551680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       515840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4187136                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       165120                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        165120                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2042                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         1943                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2074                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         1957                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2019                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2020                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         2155                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         2015                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16356                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          645                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              645                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        14919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       184001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     10154851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        54703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      9662524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        89514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     10313986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        24865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      9732146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         9946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        49730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     10040472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        44757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     10045445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker        19892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        44757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data     10716799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         9946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        99460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data     10020580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            81338265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       184001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        54703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        89514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        24865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        49730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        44757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        44757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        99460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         591786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       3207580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            3207580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       3207580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        14919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       184001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     10154851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        54703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      9662524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        89514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     10313986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        24865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      9732146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         9946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        49730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     10040472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        44757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     10045445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker        19892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        44757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data     10716799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         9946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        99460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data     10020580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           84545845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16356                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      645                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  130848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4179904                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  7232                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                165632                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4187136                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             165120                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            8112                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            7906                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            8722                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            9914                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            7264                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            7210                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            9696                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            6497                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            9176                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            7665                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           7705                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           7714                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           8888                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7416                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           8489                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           8248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             560                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             271                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            512                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            336                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            153                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            288                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 51512912000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              130848                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5160                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16086                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16088                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16108                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16111                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16122                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16140                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16159                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16169                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   227                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   211                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  191                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  188                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  177                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  159                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  140                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  130                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  214                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17226                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.266109                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   248.066819                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    26.810803                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          228      1.32%      1.32% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           15      0.09%      1.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            9      0.05%      1.46% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            2      0.01%      1.47% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            9      0.05%      1.53% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           16      0.09%      1.62% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          212      1.23%      2.85% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16735     97.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17226                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   604.361111                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   330.639476                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   551.986189                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           32     14.81%     14.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           27     12.50%     27.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           11      5.09%     32.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            5      2.31%     34.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            7      3.24%     37.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383           11      5.09%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447           10      4.63%     47.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            9      4.17%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            8      3.70%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           13      6.02%     61.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            5      2.31%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            5      2.31%     66.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            7      3.24%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            7      3.24%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            9      4.17%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            4      1.85%     78.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            5      2.31%     81.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            5      2.31%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.39%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            7      3.24%     87.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            5      2.31%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            1      0.46%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.93%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            2      0.93%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            4      1.85%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            2      0.93%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            2      0.93%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.46%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            2      0.93%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.46%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            2      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2688-2751            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2752-2815            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.962963                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.954991                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.544331                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            215     99.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3440879300                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5654922200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                417990400                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26342.26                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43292.26                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      81.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       3.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   81.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    3.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.84                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 114252                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4320                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.72                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3029993.06                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  48748188650                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1613537850                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          9118569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1              10351152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          8384947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3               9229248                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4               8917776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          8969788.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6               8760528                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          9397987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               6151416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               6982920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2          5656512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               6226080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               6015960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               6051048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               5909880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7          6339912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         51069158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         57821836.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         45931891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         51265843.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4             49790208                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         48887654.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         48341529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7             52453440                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5842575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6731735.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5902295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5998510.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        6174351.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5716915.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5713182.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1870559861.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1893365735.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1875970411.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1883881938.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1877858962.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1897462676.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1888070590.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1894330229.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       83084562816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       83064557664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       83079816720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       83072876784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       83078160096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       83060963856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6      83069202528.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       83063711616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        91044560028.479996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        91057066674.239990                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2         91038918408                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        91046734034.880005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4         91043665368                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        91045765006.080002                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        91043257602.240021                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        91049201999.039993                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.475037                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.483894                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.471042                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.476576                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.474403                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.475890                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.474115                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.478324                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       535808                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       533504                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       540928                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       537856                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       557568                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       494080                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       532992                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       513792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4300800                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       204800                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        204800                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2093                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2084                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2113                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2101                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2178                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         1930                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         2082                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         2007                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16800                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          800                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              800                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       198920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     10408473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        79568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     10363716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       253623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     10507933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        64649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     10448257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       109406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     10831178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        94487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      9597875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst       139244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data     10353770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst       114379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      9980796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            83546274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       198920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        79568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       253623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        64649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       109406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        94487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst       139244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst       114379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1054274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       3978394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            3978394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       3978394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       198920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     10408473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        79568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     10363716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       253623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     10507933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        64649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     10448257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       109406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     10831178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        94487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      9597875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst       139244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data     10353770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst       114379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      9980796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           87524668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16800                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      800                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  134400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4282400                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                 18400                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                205312                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4300800                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             204800                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  575                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs        32554                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            9424                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            8128                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            7968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            8449                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            7890                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            8194                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            9208                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            9002                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            7533                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            9050                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8073                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           7988                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           6793                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           9451                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8568                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           8106                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             297                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             408                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             736                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             240                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             567                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             528                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            344                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            584                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            304                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            440                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 51491507000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              134400                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6400                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16491                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16495                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16500                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16516                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16524                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16538                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16559                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16568                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   223                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   202                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  196                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  157                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  137                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  128                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  267                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17879                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.004642                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   245.616247                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    30.685437                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          294      1.64%      1.64% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           42      0.23%      1.88% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           12      0.07%      1.95% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            6      0.03%      1.98% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           14      0.08%      2.06% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           40      0.22%      2.28% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          275      1.54%      3.82% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17196     96.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17879                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          270                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   496.507407                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   302.908009                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   419.872496                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-31            4      1.48%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-63           33     12.22%     13.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-95           21      7.78%     21.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-127            9      3.33%     24.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-159            8      2.96%     27.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-191            6      2.22%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-223            7      2.59%     32.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::224-255            9      3.33%     35.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-287            5      1.85%     37.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::288-319            9      3.33%     41.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-351            4      1.48%     42.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::352-383           10      3.70%     46.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-415           12      4.44%     50.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::416-447            5      1.85%     52.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-479            8      2.96%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::480-511            7      2.59%     58.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-543           10      3.70%     61.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::544-575            7      2.59%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-607            4      1.48%     65.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::608-639            5      1.85%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-671            8      2.96%     70.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::672-703            5      1.85%     72.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-735            4      1.48%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::736-767            5      1.85%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-799            3      1.11%     77.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::800-831            6      2.22%     79.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-863            7      2.59%     81.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::864-895            5      1.85%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-927            4      1.48%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::928-959            5      1.85%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-991            5      1.85%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::992-1023            2      0.74%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1055            1      0.37%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1056-1087            3      1.11%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1119            1      0.37%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1120-1151            2      0.74%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1183            1      0.37%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1184-1215            1      0.37%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1247            2      0.74%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1248-1279            2      0.74%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1311            1      0.37%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1312-1343            1      0.37%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1375            2      0.74%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1376-1407            1      0.37%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1439            2      0.74%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1440-1471            1      0.37%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1568-1599            1      0.37%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1695            1      0.37%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1696-1727            1      0.37%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1823            1      0.37%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1952-1983            1      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2015            2      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          270                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          270                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.762963                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.721713                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.253737                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              5      1.85%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.37%      2.22% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              2      0.74%      2.96% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              2      0.74%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.37%      4.07% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            259     95.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          270                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3556726450                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            5825060200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                428240000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26577.44                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43527.44                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      83.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       3.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   83.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    3.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.87                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 117014                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5348                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  2925653.81                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  48581423350                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1778054150                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          9560073.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          9474796.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2               9041760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3               9616320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          9173001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          8534937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          9320572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          9179049.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               6449256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               6391728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               6099600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               6487200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               6188136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               5757696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               6287688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               6192216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         53570649.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         52093516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         49793203.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         53437363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         50892940.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         46431091.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         51304281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7         50742681.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        6222044.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6582435.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        6207528.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        6214164.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5942108.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5978603.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        6144491.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5782855.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1875701626.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1890493536.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1879540945.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1890860325.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1886147510.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1886424831.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1897908808.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1896896488.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       83080052496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       83067077136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       83076684672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       83066755392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       83070889440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       83070646176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       83060572512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       83061460512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        91048811777.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        91049368781.760010                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        91044623341.440002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        91050626396.159988                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        91046488768.319992                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        91041028967.039993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        91048793985.600006                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        91047509434.560013                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.478048                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.478442                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.475082                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.479333                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.476403                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.472536                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.478035                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.477126                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       568064                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       548352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       549376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       533248                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       577792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       540416                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       570368                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       556800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4483072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        38656                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       153856                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        153856                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2219                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2142                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2146                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2083                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2257                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2111                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         2228                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         2175                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17512                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          601                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              601                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       179028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     11035070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     10652150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       193947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     10672042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        49730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     10358743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     11224044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     10497987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        64649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data     11079827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        54703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data     10816259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            87087044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       179028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       193947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        49730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        64649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        54703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         750922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2988768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2988768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2988768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       179028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     11035070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     10652150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       193947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     10672042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        49730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     10358743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     11224044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     10497987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        64649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data     11079827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        54703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data     10816259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           90075813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17512                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      601                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  140096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4473760                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  9312                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                152832                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4483072                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             153856                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                  16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs        33484                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            9889                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            7400                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            8424                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            8336                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            7873                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            9130                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           10145                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            8049                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            8392                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            6072                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           8306                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           8915                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           8898                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13          10064                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           9496                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15          10416                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             352                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             415                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            328                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            320                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            305                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            208                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 51469859000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              140096                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4808                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 17237                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 17244                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 17261                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 17273                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 17287                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 17307                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17317                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17328                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   249                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   229                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  212                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  200                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  186                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  166                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  156                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  145                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        18314                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.625969                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   248.888937                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    25.406046                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          211      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           19      0.10%      1.26% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           11      0.06%      1.32% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            6      0.03%      1.35% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191            9      0.05%      1.40% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           19      0.10%      1.50% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          196      1.07%      2.57% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17843     97.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        18314                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   692.385000                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   340.217593                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   702.722314                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           41     20.50%     20.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           15      7.50%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            8      4.00%     32.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            8      4.00%     36.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            5      2.50%     38.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383           10      5.00%     43.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            9      4.50%     48.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            8      4.00%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            5      2.50%     54.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            4      2.00%     56.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            8      4.00%     60.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            6      3.00%     63.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            3      1.50%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            3      1.50%     66.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            7      3.50%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            9      4.50%     74.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            5      2.50%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            3      1.50%     78.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            5      2.50%     81.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            2      1.00%     82.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            3      1.50%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            4      2.00%     85.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            4      2.00%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            1      0.50%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            6      3.00%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            1      0.50%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            2      1.00%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            2      1.00%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            1      0.50%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            1      0.50%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            2      1.00%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            2      1.00%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.50%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2496-2559            1      0.50%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            1      0.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-2879            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3392-3455            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3776-3839            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          200                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.880000                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.862809                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.824012                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.50%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      1.00%      2.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.50%      2.50% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.50%      3.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            193     96.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          200                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3658710550                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6028405300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                447376000                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26170.10                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43120.10                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      86.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   87.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.90                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 122276                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3991                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  2841597.69                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  48676006800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1683470700                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          9369561.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          9281865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          9258278.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          9623577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          8588764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          9191145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          9999158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7              10478160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               6320736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               6261576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               6245664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               6492096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               5794008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               6200376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               6745464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               7068600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         52546291.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         52115980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             51759552                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         53438361.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         47404531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         51253363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         56263833.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         58747353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        6068183.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5915566.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5756313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        6230753.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5782855.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5673369.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5862896.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        6157762.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1870893708.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1872767102.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1884330423.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3        1893342096                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1877405607.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1886351944.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1898216717.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7        1908199944                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      83084269968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       83082626640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       83072483376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       83064578400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       83078557776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       83070710112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       83060302416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       83051545200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        91046724079.680008                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        91046224362.239990                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        91047089238.720001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        91050960915.839996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        91040789174.399994                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        91046635942.080002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        91054646117.759995                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        91059452651.520004                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.476569                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.476216                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.476828                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.479570                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.472367                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.476507                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.482180                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.485583                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       548864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       535296                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       518656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       509696                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       541440                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       508672                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       547328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       502528                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4257536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       166400                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        166400                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2144                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2091                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2026                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         1991                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2115                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         1987                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         2138                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         1963                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             16631                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          650                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              650                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst       179028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     10662096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        64649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     10398527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       193947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     10075283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        39784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      9901228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        89514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     10517879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       104433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      9881336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst        89514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data     10632258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        94487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      9761984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            82705838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       179028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        64649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       193947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        39784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        89514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       104433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst        89514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        94487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         855355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       3232445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            3232445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       3232445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       179028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     10662096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        64649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     10398527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       193947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     10075283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        39784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      9901228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        89514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     10517879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       104433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      9881336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst        89514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data     10632258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        94487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      9761984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           85938283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     16631                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      650                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  133048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4250400                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7136                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                166144                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4257536                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             166400                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs        21371                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            7384                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            9161                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            8576                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            7913                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            7249                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8864                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            9192                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            9280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            9208                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            7744                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           6600                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           8313                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           7490                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           7768                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           9288                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           8795                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             303                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             321                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             400                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             392                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            384                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            328                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            200                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 51478059000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              133048                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5200                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16390                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16399                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16410                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16420                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16431                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16447                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16462                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16477                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   220                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   202                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  191                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  170                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  155                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  140                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  125                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17523                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.042687                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   247.718842                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    27.398416                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          233      1.33%      1.33% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           23      0.13%      1.46% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           15      0.09%      1.55% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            3      0.02%      1.56% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           15      0.09%      1.65% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           22      0.13%      1.77% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          222      1.27%      3.04% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        16990     96.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17523                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   604.738532                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   330.647519                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   555.841680                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           32     14.68%     14.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           29     13.30%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            6      2.75%     30.73% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255           11      5.05%     35.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319           10      4.59%     40.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383           11      5.05%     45.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447           10      4.59%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            8      3.67%     53.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            8      3.67%     57.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            7      3.21%     60.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            9      4.13%     64.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            7      3.21%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            4      1.83%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            5      2.29%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            7      3.21%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            7      3.21%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            2      0.92%     79.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            6      2.75%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            4      1.83%     83.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            3      1.38%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            4      1.83%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            2      0.92%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            2      0.92%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            7      3.21%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            2      0.92%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            4      1.83%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            3      1.38%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            4      1.83%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2432-2495            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2816-2879            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.816514                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.787985                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.053107                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              2      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.46%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              2      0.92%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              2      0.92%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              2      0.92%      4.13% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            208     95.41%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3486706250                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5738090000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                425040000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26250.38                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              43200.38                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      82.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       3.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   82.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    3.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.86                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 116162                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4332                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  2978881.95                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  48728771150                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1630452850                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0               9011520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1               9005472                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          9053251.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          9690710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          9095587.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          8364988.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          9118569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          9787478.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               6079200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               6075120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2          6107352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               6537384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4          6135912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               5643048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               6151416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               6602664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0             50049792                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         50143641.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2             49969920                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         54409804.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4             50688768                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         45539020.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         50535513.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         54843110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6061547.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5879485.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        6091407.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5948743.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5762949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5812715.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5859164.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5872435.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1871698858.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1875590818.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1885241566.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1887362458.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1881491276.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1886954849.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1887744841.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1895849202.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       83083563696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       83080149696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      83071684128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       83069823696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       83074973856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5      83070181248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       83069488272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       83062379184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        91043720245.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        91044099864.959991                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        91045403256.000015                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        91051028428.800003                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        91045403979.839996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        91039751501.760010                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        91046153408.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        91052589705.600006                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.474442                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.474711                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.475634                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.479618                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.475635                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.471632                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.476165                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.480723                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           19                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           19                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           19                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           19                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       513536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       522496                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       494592                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       511488                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       513792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       489728                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       516864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       505600                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4104448                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        36352                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       181760                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        181760                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2006                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2041                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         1932                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         1998                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2007                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         1913                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         2019                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         1975                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16033                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          710                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              710                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       174055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      9975823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        54703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     10149878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       154163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      9607821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        34811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      9936039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        59676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      9980796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        79568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      9513335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        59676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data     10040472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        89514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      9821660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            79731988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       174055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        54703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       154163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        34811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        59676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        79568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        59676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        89514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         706165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       3530825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            3530825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       3530825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       174055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      9975823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        54703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     10149878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       154163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      9607821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        34811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      9936039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        59676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      9980796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        79568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      9513335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        59676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data     10040472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        89514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      9821660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           83262813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16033                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      710                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  128264                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4093888                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 10560                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                181504                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4104448                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             181760                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  330                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs        21132                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            7264                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            6928                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            7345                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            7081                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            6833                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            7674                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            8856                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           10180                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            7464                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            8178                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           8984                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           8689                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           6568                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           9681                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           7393                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           8816                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             352                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             368                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             304                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             391                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             528                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             432                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             456                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            313                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            256                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            408                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            520                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 51472965000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              128264                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5680                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 15784                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 15782                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 15791                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 15793                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 15804                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 15820                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 15831                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 15834                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   192                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   180                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  171                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  169                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  158                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  142                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  131                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  128                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  237                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  237                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  237                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  237                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  237                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  236                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        16985                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   251.715749                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   246.918678                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    28.680960                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          257      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           20      0.12%      1.63% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            9      0.05%      1.68% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           10      0.06%      1.74% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           20      0.12%      1.86% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          240      1.41%      3.27% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16429     96.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        16985                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          238                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   540.563025                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   289.434991                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   512.192155                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           39     16.39%     16.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           35     14.71%     31.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191            8      3.36%     34.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           13      5.46%     39.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            8      3.36%     43.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            9      3.78%     47.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           14      5.88%     52.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511            8      3.36%     56.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           10      4.20%     60.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           13      5.46%     65.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            9      3.78%     69.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            3      1.26%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            5      2.10%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            8      3.36%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            8      3.36%     79.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023           10      4.20%     84.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            4      1.68%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            1      0.42%     86.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            5      2.10%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            5      2.10%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            2      0.84%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            4      1.68%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            1      0.42%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            1      0.42%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            4      1.68%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            4      1.68%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.42%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      0.84%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            1      0.42%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            2      0.84%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2688-2751            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          238                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          238                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.831933                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.789539                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.304451                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              4      1.68%      1.68% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.42%      2.10% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.42%      2.52% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.42%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.42%      3.36% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            229     96.22%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          238                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3375334200                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            5543815500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                409388800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26383.40                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43333.40                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      79.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       3.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   79.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    3.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.83                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.49                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 111892                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4729                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3074297.62                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  48680369650                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1679107850                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          8085571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1               8439984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          8789558.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          9990086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          8841571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          9300009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          9228643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7               9226224                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          5454552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               5693640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5929464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               6739344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4          5964552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               6273816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6          6225672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               6224040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             44398848                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         46183987.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         48119385.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         55458124.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         48896140.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         51842918.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         51148531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         51029721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0             5816448                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        6021734.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        6214164.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6582435.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5772902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5779952.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5965332.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5812715.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1867543968.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1        1874337840                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1883188252.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1894770452.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1883075967.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1893990746.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1887815813.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1899168626.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       83087208336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       83081248800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       83073485280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       83063325456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       83073583776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5      83064009408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       83069426016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7      83059467408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        91035763355.520004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        91039181616.960007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        91042981736.639999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        91054121530.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        91043390541.119995                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        91048452482.880020                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6         91047065640                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        91048184367.360016                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.468807                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.471228                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.473919                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.481808                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.474209                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.477793                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.476811                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.477604                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       593408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       581632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       568064                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       547840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       579584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       550912                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       577280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       528128                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4560384                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        32000                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       255488                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        255488                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2318                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2272                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2219                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2140                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2264                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2152                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         2255                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         2063                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17814                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          998                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              998                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        14919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       104433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     11527397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     11298639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       119352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     11035070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        34811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     10642204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     11258855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        59676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     10701880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        99460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data     11214098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        64649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data     10259283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            88588888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       104433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       119352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        34811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        59676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        99460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        64649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         621624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       4963046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            4963046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       4963046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        14919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       104433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     11527397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     11298639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       119352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     11035070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        34811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     10642204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     11258855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        59676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     10701880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        99460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data     11214098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        64649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data     10259283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           93551934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17814                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      998                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  142512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   7984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4538336                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 22048                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                255232                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4560384                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             255488                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  689                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs        33251                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            9432                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            7433                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            9619                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            7777                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            8427                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            9432                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            7795                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            9424                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            8134                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            7721                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           7970                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           9970                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12          11205                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13          10112                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          10380                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           6992                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             320                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             392                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             304                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             616                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             839                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             504                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             696                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             248                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            544                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            544                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            856                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            529                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            440                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 51501280000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              142512                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               7984                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17449                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17440                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17452                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17463                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17471                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17489                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17510                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17526                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   260                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   238                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  228                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  219                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  211                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  195                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  178                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  163                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   21                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   20                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  330                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  330                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  330                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  330                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  330                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  330                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  331                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  332                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  330                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19116                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   250.762084                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   244.844700                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    31.781482                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          365      1.91%      1.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           20      0.10%      2.01% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           10      0.05%      2.07% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           12      0.06%      2.13% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           18      0.09%      2.22% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          332      1.74%      3.96% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18359     96.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19116                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          333                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   425.006006                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   271.447028                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   362.215530                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           41     12.31%     12.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           34     10.21%     22.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           34     10.21%     32.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           22      6.61%     39.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           30      9.01%     48.35% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           24      7.21%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           19      5.71%     61.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           18      5.41%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           16      4.80%     71.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           13      3.90%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           12      3.60%     78.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           13      3.90%     82.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831           13      3.90%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895           10      3.00%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            6      1.80%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            3      0.90%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            5      1.50%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            7      2.10%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            3      0.90%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            1      0.30%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            3      0.90%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            2      0.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            1      0.30%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            1      0.30%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2495            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          333                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          333                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.951952                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.937968                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.782395                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              2      0.60%      0.60% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.30%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.30%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              2      0.60%      1.80% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            326     97.90%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          333                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3747475350                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6151375200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                453833600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26423.61                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43373.61                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      88.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       4.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   88.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    4.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.93                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.60                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 124029                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  6654                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  2737682.33                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  48408075750                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1951401750                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          9270374.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          9618134.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          9962870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3               9697968                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4               9114336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          9653817.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          10808380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          9993715.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               6253824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               6488424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               6720984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               6542280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               6148560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               6512496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               7291368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7          6741792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         51517939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             53843712                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         55201036.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             52351104                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         49901529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         53005555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         60621350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         54818649.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        6217482.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        6180986.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        6582435.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        7209492.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        6343557.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        6569164.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        6466314.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6569579.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1879551452.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1879449016.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1896726363.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1905250152.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1887282457.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1897878493.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1904895731.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1912238061.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       83076675456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       83076765312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       83061609744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       83054132736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       83069893872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       83060599104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       83054443632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       83048002992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        91046742159.360001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        91049601216.960007                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        91054059066.239990                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        91052439364.800003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4         91045939944                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        91051474262.400009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        91061782408.320007                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        91055620420.799988                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.476582                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.478607                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.481764                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.480617                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.476014                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.479933                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.487233                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.482870                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       555776                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       549120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       561152                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       542464                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       571904                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       515072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       541184                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       525312                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4404992                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        41472                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       188160                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        188160                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2171                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2145                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2192                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2119                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2234                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2012                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         2114                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         2052                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17207                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          735                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              735                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst       149190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     10796367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        64649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     10667069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       243677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     10900800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        39784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     10537771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     11109665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        74595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     10005661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        94487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data     10512906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker         9946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        69622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data     10204581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            85570282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       149190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        64649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       243677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        39784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        74595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        94487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        69622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         805625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       3655149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            3655149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       3655149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       149190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     10796367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        64649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     10667069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       243677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     10900800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        39784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     10537771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     11109665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        74595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     10005661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        94487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data     10512906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker         9946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        69622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data     10204581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           89225431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17207                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      735                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  137656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4391488                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 13504                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                188416                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4404992                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             188160                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  422                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs        33576                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            8401                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            9064                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            7353                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            8171                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            7721                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            8537                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            9737                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            8523                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            9544                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            9331                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           9298                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           8648                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           7648                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           9985                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           7049                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           8224                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             328                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             576                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             328                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             385                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             560                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            320                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            400                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            295                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            360                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            320                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 51461974000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              137656                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5880                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16929                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16927                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16939                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16956                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16969                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16993                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17014                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17034                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   240                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   224                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  212                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  195                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  182                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  158                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  138                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  118                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  243                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  243                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  243                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  243                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18162                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   252.169585                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   247.760787                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    27.312174                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          258      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           11      0.06%      1.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127            4      0.02%      1.50% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            2      0.01%      1.51% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191            4      0.02%      1.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           11      0.06%      1.60% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          240      1.32%      2.92% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17632     97.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18162                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   558.902439                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   306.651097                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   513.855605                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           41     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           27     10.98%     27.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            9      3.66%     31.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255           10      4.07%     35.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           11      4.47%     39.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           17      6.91%     46.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           12      4.88%     51.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            9      3.66%     55.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           10      4.07%     59.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           10      4.07%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           11      4.47%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            7      2.85%     70.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            6      2.44%     73.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            6      2.44%     75.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           10      4.07%     79.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            4      1.63%     81.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            4      1.63%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            6      2.44%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            6      2.44%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            7      2.85%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            3      1.22%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            4      1.63%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            1      0.41%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            2      0.81%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            3      1.22%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            2      0.81%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            1      0.41%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            2      0.81%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.41%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            2      0.81%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2112-2175            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3136-3199            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          246                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          246                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.934959                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.924985                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.622567                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              2      0.81%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            243     98.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          246                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3574566800                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5900683100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                439148800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26047.24                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              42997.24                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      85.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       3.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   85.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    3.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.89                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.50                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 120039                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4921                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.69                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  2868240.66                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  48635201150                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1724276350                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          9727603.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1               8264592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          9360489.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          9621158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          9956822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          9817718.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          9639907.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          8420630.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          6562272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               5575320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               6314616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               6490464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               6716904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               6623064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6          6503112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               5680584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         54125260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         45635366.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             51529920                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         53872166.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         55947340.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5             54991872                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         53896627.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         46181990.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6486220.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        6403276.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5955793.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5908930.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        6078136.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5872435.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5623603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1883349239.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1867272940.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1887134987.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1887865225.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1900027457.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1888926739.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1895406736.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1883338295.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       83073344064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       83087446080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       83070023232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       83069382672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4      83058714048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       83068451520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       83062767312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       83073353664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        91050850291.199997                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        91037139888.960007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        91048022153.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3         91050443112                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        91054527134.400009                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        91052144681.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        91051341761.280014                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        91039854398.399994                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.479491                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.469782                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.477489                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.479203                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.482095                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.480408                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.479840                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.471705                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       565248                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       592384                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       552960                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       562688                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       560896                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       529664                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       530688                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       513024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4448000                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        40448                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       166656                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        166656                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2208                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2314                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2160                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2198                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2191                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2069                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         2073                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         2004                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17375                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          651                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              651                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       144217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     10980367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        79568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     11507505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       233731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     10741664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        34811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     10930637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        74595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     10895827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        54703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     10289121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        64649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data     10309013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        99460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      9965877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            86405744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       144217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        79568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       233731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        34811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        74595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        54703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        64649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        99460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         785733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       3237418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            3237418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       3237418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       144217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     10980367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        79568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     11507505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       233731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     10741664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        34811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     10930637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        74595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     10895827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        54703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     10289121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        64649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data     10309013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        99460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      9965877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           89643162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17375                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      651                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  139000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4440256                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  7744                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                166656                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4448000                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             166656                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            8440                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           10912                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            9321                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            7800                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            8089                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            7344                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            8992                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            9528                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            9288                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            8096                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           9177                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           8177                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           6576                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           7912                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14          12202                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           6904                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             440                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             368                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             328                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             328                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             328                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            608                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            208                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            320                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            288                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 51513773000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              139000                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5208                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17069                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17080                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17090                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17107                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 17114                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 17131                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17148                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17163                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   253                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   236                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  226                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  209                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  202                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  185                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  168                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  154                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                   18                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                   20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                   20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                   20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                   20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                   20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                   20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                   20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18253                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.392045                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.396999                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    26.234995                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          227      1.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           17      0.09%      1.34% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           14      0.08%      1.41% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           14      0.08%      1.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           17      0.09%      1.58% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          221      1.21%      2.79% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17743     97.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18253                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   644.399083                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   349.483183                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   569.080867                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           35     16.06%     16.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           20      9.17%     25.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           13      5.96%     31.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           10      4.59%     35.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            8      3.67%     39.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383           10      4.59%     44.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            2      0.92%     44.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            8      3.67%     48.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            5      2.29%     50.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            4      1.83%     52.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           13      5.96%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            6      2.75%     61.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            6      2.75%     64.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            9      4.13%     68.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            8      3.67%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023           10      4.59%     76.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            6      2.75%     79.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            8      3.67%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            3      1.38%     84.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            6      2.75%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            1      0.46%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            1      0.46%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            7      3.21%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            4      1.83%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            1      0.46%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            2      0.92%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            1      0.46%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.46%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            2      0.92%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            2      0.92%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.46%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.46%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            2      0.92%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2496-2559            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.889908                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.869827                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.872936                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              2      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.46%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.46%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            214     98.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3639041900                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5990990000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                444025600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26225.82                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43175.82                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      86.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       3.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   86.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    3.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.89                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 121368                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4345                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  2857748.42                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  48650563800                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1710798700                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          10258012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1               9368352                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2               8830080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          9854611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          9523180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          9381052.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          8498649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          9686476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               6920088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               6319920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5956800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          6647952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               6424368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               6328488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               5733216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               6534528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         58247155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         52001164.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         48816268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         55707724.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         53393433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         51897331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6             46635264                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         54410803.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        6091407.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        6273884.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5955379.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5766681.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5743042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        6008878.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5749678.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5749678.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0        1883569104                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1877131679.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1877018572.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1890511047.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1891474064.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1890622457.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1884519918.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1892592705.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       83073151200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       83078798064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       83078897280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       83067061776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       83066217024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5      83066964048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       83072317152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       83065235760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        91055492598.720001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        91047148695.359985                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        91042730012.160004                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        91052805424.320007                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        91050030744.959991                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        91048457886.720016                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        91040709509.759995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        91051465583.040009                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.482779                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.476870                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.473741                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.480876                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.478911                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.477797                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.472310                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.479927                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       543232                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       554240                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       542976                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       538624                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       563456                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       515840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       557568                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       498688                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4364544                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        49920                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       165632                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        165632                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2122                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2165                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2121                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2104                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2201                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2015                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         2178                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         1948                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             17049                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          647                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              647                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       149190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     10552690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       114379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     10766529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       188974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     10547717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        84541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     10463176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       109406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     10945556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       109406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     10020580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       104433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data     10831178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst       109406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      9687389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            84784549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       149190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       114379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       188974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        84541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       109406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       109406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       104433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst       109406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         969734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       3217526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            3217526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       3217526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       149190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     10552690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       114379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     10766529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       188974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     10547717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        84541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     10463176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       109406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     10945556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       109406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     10020580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       104433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data     10831178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst       109406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      9687389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           88002075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     17049                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      647                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  136392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4358368                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6176                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                165632                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4364544                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             165632                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            7144                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            7449                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            7936                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            9433                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            9224                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            6897                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            9240                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            7881                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            8089                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            8400                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10          11866                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           8656                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           9040                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           8680                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           9104                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           7160                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             415                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             368                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             344                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            360                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            337                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            312                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 51502328000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              136392                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5176                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16752                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16754                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16769                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16779                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16791                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16809                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16827                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16844                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   276                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   267                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  252                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  242                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  230                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  212                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  194                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  177                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  213                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  213                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  213                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  213                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  213                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17919                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.469446                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   248.541455                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    25.984827                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          220      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           15      0.08%      1.31% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           12      0.07%      1.38% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            2      0.01%      1.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           12      0.07%      1.46% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           15      0.08%      1.54% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          213      1.19%      2.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17430     97.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17919                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   632.222222                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   363.640018                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   569.686643                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           26     12.04%     12.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           30     13.89%     25.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            7      3.24%     29.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            8      3.70%     32.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319           10      4.63%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383           10      4.63%     42.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            6      2.78%     44.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511           12      5.56%     50.46% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            9      4.17%     54.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            8      3.70%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            8      3.70%     62.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767           12      5.56%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            7      3.24%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            7      3.24%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            4      1.85%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            6      2.78%     78.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            3      1.39%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            1      0.46%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            6      2.78%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            4      1.85%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            5      2.31%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            2      0.93%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.39%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            2      0.93%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            5      2.31%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            3      1.39%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            3      1.39%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.46%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            1      0.46%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            3      1.39%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            1      0.46%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3264-3327            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.962963                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.933125                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.160801                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      0.93%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.46%      1.39% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.46%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            210     97.22%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              2      0.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3567364550                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5875937600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                435836800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26192.30                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43142.30                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      84.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       3.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   84.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    3.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.88                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.72                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 119125                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4331                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.67                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  2910393.76                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  48698987500                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    1118835000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1660490000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          8574249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          9884246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          9227433.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          9076838.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          9154252.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          10455177.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          9462700.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          8994585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               5784216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               6667944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               6224856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               6123264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               6175488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               7053096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               6383568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               6067776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         47449459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         55137638.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         51251865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         50397235.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         50424691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         59412787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         52756454.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         49790707.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5865799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        6449725.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5988556.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5925519.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        6074818.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5796126.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5866214.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      6017255631.360000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1870116137.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1886325131.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1883936439.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1882451557.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1893719554.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1899827017.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1890401826.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1888229551.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      83084952048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       83070733632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       83072828976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       83074131504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       83064247296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       83058889872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       83067157584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7      83069063088.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        91039997541.120010                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        91052453949.120010                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        91046713758.720001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        91045361549.760010                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        91047051732.479996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        91058689708.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        91049283979.200012                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        91045170924.480011                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.471806                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.480627                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.476562                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.475605                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.476801                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.485043                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.478382                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.475470                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              269716                       # Transaction distribution
system.membus.trans_dist::ReadResp             269716                       # Transaction distribution
system.membus.trans_dist::WriteReq                 47                       # Transaction distribution
system.membus.trans_dist::WriteResp                47                       # Transaction distribution
system.membus.trans_dist::Writeback             11180                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           311296                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          53764                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          265984                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           33                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28867                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1367                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1211683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1212017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1212017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     72228353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72229021                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72229021                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134858000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4448438500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        47000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        23500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    184470000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    155862526                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     26913934                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    132992000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        26480                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     14624103                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     22555500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         2845                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        18313                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           30                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          165                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1780                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          276                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp        16190                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           49                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          123                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      5774463                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    137068963                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        96981                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      5169969                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       404499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp    124493000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        54500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       982500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          5145                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        34626                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            11500412                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          262544463                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           126609                       # Total snoops (count)
system.membus.snoop_fanout::samples            674735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  674735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              674735                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              106500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 167                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           452944000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              548127                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4604009500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.9                       # Layer utilization (%)
system.membus.respLayer3.succeeded             537114                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             269595                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            269595                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            11180                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          238896                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         27088                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         265984                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1367                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1367                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        25365                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        25625                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        10412                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8714                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8525                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8936                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8707                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8544                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8213                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        27781                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        26832                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        14226                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        19394                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        25045                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        19133                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        25805                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       271258                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        25836                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        25777                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        10754                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         9174                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8880                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8763                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8554                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8526                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8190                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        27687                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        26793                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        14285                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        19030                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        24861                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        18386                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        25728                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       271224                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        25934                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        25443                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        10721                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8678                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8594                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8626                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8602                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8680                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8460                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        27857                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        26915                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        14377                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        19125                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        25102                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        18720                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        25410                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       271244                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        25993                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        25748                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        10687                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8845                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8752                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8848                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8726                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8489                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8512                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        27410                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        27084                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        14489                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        19105                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        24500                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        18801                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        25358                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       271348                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1085074                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1163776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1164288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1048832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1138688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1110272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1136128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1116160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1071360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1113600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1159424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1122304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1126656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1133312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1095168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18026496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1211136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1156864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1092608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1195264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1158144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1137920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1119744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1067264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1103872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1138432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1087744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1113600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1065216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1154048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18042368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1231360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1155072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1085696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1131008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1120768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1123072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1124352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1130752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1105664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1136640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1159424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1142528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1102080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1165824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1052416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1128192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18094848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1209600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1160704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1082880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1149696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1140992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1150208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1110272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1107968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1093888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1158144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1137920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1107456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1092864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1073408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1151232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18064641                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               72228353                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    377252200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2666087100                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    105088800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    334408800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     37916400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    372177448                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1894200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     13421700                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          452                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           15                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq          114                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           17                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           32                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           49                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       523600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        60900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       148600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        13800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp       159768                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        65600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          640                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          48                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             754800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            221468                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           80843400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              52063                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           77028600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              51597                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           35357800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              21607                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30443400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              18031                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29950600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17699                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29864800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17888                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30337000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17647                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           29993800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17467                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           28958000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17010                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           83500200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              55713                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          81640400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             54176                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          46079800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             29029                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          59301200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             38652                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          76590400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             50154                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          58676600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             37875                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          77994400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             51518                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         761804642                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            134227                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         762012408                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            134192                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         763915007                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            134212                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         763955691                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.5                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            134316                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       269595                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       269595                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        11180                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       238896                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        27088                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       265984                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1367                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1367                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       271258                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       271224                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       271244                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       271348                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1085074                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18026496                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18042368                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18094848                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18064641                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     72228353                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    215676000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1078380000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     44720000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    191116800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     21670400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    212787200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      1093600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      5468000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         5219                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         4489                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           31                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     12312200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      7894000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        75500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  9739                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     20281700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    118600800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       137031                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    118713600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       137032                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    118649600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       137032                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    118313700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       137032                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1296636000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          2.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       536947                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2904580                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2901960                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2620                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                47                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               47                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            28557                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          311259                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         53852                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         365111                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         3884                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         3884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50044                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       343138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       380557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       363222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       370467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         7756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       354703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       371128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       361964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       360174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       355509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       370203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       358249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       351888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         6872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       354184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       369789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         7366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       338108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       363030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5821339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       881408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     24399180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       761076                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       878592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     23742544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       740900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       992768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     23816272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       742220                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       806912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     23058268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       720312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       761856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     23722068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       740376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       891392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     22530896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       703752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       879616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     23685708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       739516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       942848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     23311717                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       726020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              201176341                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1457469194                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25193876514                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        47000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        23500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    928144901                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    158018079                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     27034267                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    133166647                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq      1958467                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     25565852                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    147315932                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        98613                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5971                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           30                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          877                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         8713                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1787                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           92                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq         1359                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1693                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          549                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    572159937                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     74935298                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       222500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      6463994                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     65566721                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     13757487                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1317998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      2348489                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     12592960                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      8753486                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       113329                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        6612                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          673112088                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          85006782                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          854550                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3352055                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3352055    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3352055                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2598362260                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3352223                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         111997395                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3443                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        5667657537                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            217040                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         190788455                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            190288                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         111667236                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              3432                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        6172901205                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            12.0                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            235797                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         185716997                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            185242                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        126165646                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             3878                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       5910810812                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           11.5                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           227723                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        186041480                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           185573                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        102576659                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             3152                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       6219183982                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           12.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           237062                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        180537555                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           180096                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         96834369                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2976                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       5936876076                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           11.5                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           228751                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        185578501                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           185109                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        113316130                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             3482                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       6196350235                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           12.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           235832                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        176424484                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           175950                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy        111796227                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             3436                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       5926069423                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           11.5                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           227935                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        185386465                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           184910                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy        119825735                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             3683                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       5745179660                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           11.2                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           217320                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        181995993                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           181525                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         5147    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         5147                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         5147    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         5147                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         5147                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         5147    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         5147                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         5147                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         5147    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         5147                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         5147                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             5147    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         5147                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         5147                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            5147    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         5147                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    271275                       # number of replacements
system.l2.tags.tagsinuse                  8181.562194                       # Cycle average of tags in use
system.l2.tags.total_refs                      453067                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    271275                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.670139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      327.236608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.218348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    26.005827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1008.015847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.785929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     6.480324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   981.460627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.316960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    17.741494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   992.203720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.580664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     5.543565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   950.923606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     2.372365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    10.316955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   990.299391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.909801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    10.884948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   926.084187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.856968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     9.050607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   962.720053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     3.821517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    21.172605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   920.559277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.039946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.003175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.123049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.119807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.121119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.116080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.120886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.113047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.001105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.117520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.002585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.112373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002197                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.989990                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20256974                       # Number of tag accesses
system.l2.tags.data_accesses                 20256974                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       190254                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2705                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        56783                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       185212                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         2960                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        54795                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       185542                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         3061                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        55097                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       180057                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2746                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        53212                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       185079                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2502                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        54428                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       175923                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2943                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        51899                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       184860                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           25                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         2937                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        54213                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       181489                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         3136                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        54234                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1926098                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            28557                       # number of Writeback hits
system.l2.Writeback_hits::total                 28557                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           61                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  349                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 88                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          360                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2779                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       190254                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2705                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         57147                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       185212                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          2960                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         55148                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       185542                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          3061                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         55499                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       180057                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2746                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         53477                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       185079                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2502                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         54788                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       175923                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2943                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         52207                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       184860                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           25                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          2937                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         54603                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       181489                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          3136                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         54571                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1928877                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       190254                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2705                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        57147                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       185212                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         2960                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        55148                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       185542                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         3061                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        55499                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       180057                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2746                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        53477                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       185079                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2502                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        54788                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       175923                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2943                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        52207                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       184860                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           25                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         2937                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        54603                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       181489                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         3136                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        54571                       # number of overall hits
system.l2.overall_hits::total                 1928877                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          738                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        34261                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          472                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        33855                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          817                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        33649                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          406                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        32942                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          474                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        34252                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          539                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        32209                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          499                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        33995                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           16                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          547                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        32501                       # number of ReadReq misses
system.l2.ReadReq_misses::total                272283                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        27284                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        31155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        30476                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        31416                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        30564                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        31015                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data        30268                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data        26332                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             238510                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         3418                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         3448                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         3399                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         3341                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         3463                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         3333                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         3387                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         3299                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            27088                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1753                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          738                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        34480                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          472                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        34078                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          817                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        33872                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          406                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        33143                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          474                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        34444                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          539                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        32418                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          499                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        34269                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           16                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          547                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        32713                       # number of demand (read+write) misses
system.l2.demand_misses::total                 274036                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          738                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        34480                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          472                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        34078                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          817                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        33872                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          406                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        33143                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          474                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        34444                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          539                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        32418                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          499                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        34269                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           16                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          547                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        32713                       # number of overall misses
system.l2.overall_misses::total                274036                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1826500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     89846000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4326728966                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1439500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     55205000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4282355961                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1234000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     98360000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4249986460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      2359000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     46798500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4166333471                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      1726500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     56547500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   4329130970                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1678000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     63793000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   4067970976                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      2133999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     59620500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   4297149461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      1891500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     65565500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   4110177470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34379858734                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      4798500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      4756500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      3152999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      3168999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      3112999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      3632997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      3761000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      5235000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     31618994                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      1585000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       849500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       914500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       993999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       930000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       979000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       926000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      1331500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      8509499                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     23274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     25374500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     24575500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     23699500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     22096000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     24147500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     31498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     23482500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     198147500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     89846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4350002966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1439500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     55205000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4307730461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     98360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4274561960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      2359000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     46798500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4190032971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      1726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     56547500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   4351226970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     63793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   4092118476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      2133999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     59620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   4328647461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      1891500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     65565500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   4133659970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34578006234                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1826500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     89846000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4350002966                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1439500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     55205000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4307730461                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1234000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     98360000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4274561960                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      2359000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     46798500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4190032971                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      1726500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     56547500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   4351226970                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1678000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     63793000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   4092118476                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      2133999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     59620500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   4328647461                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      1891500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     65565500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   4133659970                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34578006234                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       190269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        91044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       185225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         3432                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        88650                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       185555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         3878                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        88746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       180078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         3152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        86154                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       185094                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2976                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        88680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       175938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         3482                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        84108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       184879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         3436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        88208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       181505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         3683                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        86735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2198381                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        28557                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             28557                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        27339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        31204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        30510                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        31456                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        30600                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        31044                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data        30313                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data        26393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           238859                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         3431                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         3457                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         3418                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         3352                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         3473                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         3342                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         3395                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         3308                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          27176                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4532                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       190269                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3443                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        91627                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       185225                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         3432                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        89226                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       185555                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         3878                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        89371                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       180078                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         3152                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        86620                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       185094                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2976                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        89232                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       175938                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         3482                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        84625                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       184879                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         3436                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        88872                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       181505                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         3683                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        87284                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2202913                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       190269                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3443                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        91627                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       185225                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         3432                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        89226                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       185555                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         3878                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        89371                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       180078                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         3152                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        86620                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       185094                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2976                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        89232                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       175938                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         3482                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        84625                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       184879                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         3436                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        88872                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       181505                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         3683                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        87284                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2202913                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000079                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.214348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.376313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.137529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.381895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.210676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.379161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.128807                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.382362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000081                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.159274                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.386243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.154796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.382948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000103                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.145227                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.385396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.148520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.374716                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.123856                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997988                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.998430                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.998886                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.998728                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.998824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.999066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.998515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.997689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998539                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.996211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.997397                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.994441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.996718                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.997121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.997307                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.997644                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.997279                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.996762                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.375643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.387153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.356800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.431330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.347826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.404255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.412651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.386157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386805                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000079                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.214348                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.376308                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000070                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.137529                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.381929                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000070                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.210676                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.379004                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000117                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.128807                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.382625                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000081                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.159274                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.386005                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000085                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.154796                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.383078                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000103                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.145227                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.385600                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000088                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.148520                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.374788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124397                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000079                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.214348                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.376308                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000070                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.137529                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.381929                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000070                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.210676                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.379004                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000117                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.128807                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.382625                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000081                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.159274                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.386005                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000085                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.154796                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.383078                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000103                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.145227                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.385600                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000088                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.148520                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.374788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124397                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 121766.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 121742.547425                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 126287.293599                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 110730.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 116959.745763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 126491.093221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 94923.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 120391.676867                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 126303.499658                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 112333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 115267.241379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 126474.818499                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker       115100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 119298.523207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 126390.604052                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 111866.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 118354.359926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 126299.201341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 112315.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 119479.959920                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 126405.337873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 118218.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 119863.802559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 126463.107904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 126265.167983                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   175.872306                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   152.672123                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   103.458426                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   100.872135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   101.851819                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   117.136773                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data   124.256641                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data   198.807535                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   132.568840                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   463.721475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   246.374710                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   269.049721                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   297.515415                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   268.553278                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   293.729373                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data   273.398288                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data   403.607154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   314.142757                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 106273.972603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 113786.995516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 110204.035874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 117907.960199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 115083.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 115538.277512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 114956.204380                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 110766.509434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113033.371363                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 121766.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 121742.547425                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 126160.178828                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 110730.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 116959.745763                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 126407.960004                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 94923.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 120391.676867                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 126197.507085                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 112333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 115267.241379                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 126422.863682                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker       115100                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 119298.523207                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 126327.574324                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 111866.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 118354.359926                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 126229.825282                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 112315.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 119479.959920                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 126313.795588                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 118218.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 119863.802559                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 126361.384465                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126180.524581                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 121766.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 121742.547425                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 126160.178828                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 110730.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 116959.745763                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 126407.960004                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 94923.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 120391.676867                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 126197.507085                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 112333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 115267.241379                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 126422.863682                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker       115100                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 119298.523207                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 126327.574324                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 111866.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 118354.359926                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 126229.825282                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 112315.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 119479.959920                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 126313.795588                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 118218.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 119863.802559                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 126361.384465                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126180.524581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11180                       # number of writebacks
system.l2.writebacks::total                     11180                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          168                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          234                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          117                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          227                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          116                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          262                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          113                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          202                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          280                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          112                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          225                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data           90                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          224                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data          108                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2688                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          227                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          262                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          280                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data           90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data          108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2688                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          227                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          262                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          280                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data           90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data          108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2688                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          570                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        34197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          238                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        33738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          590                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        33533                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        32829                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          272                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        34175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          259                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        32097                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          274                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        33905                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          323                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        32393                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           269595                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        27284                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        31155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        30476                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        31416                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        30564                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        31015                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data        30268                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data        26332                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        238510                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         3418                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         3448                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         3399                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         3341                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         3463                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         3333                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         3387                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         3299                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        27088                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1753                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        34416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        33961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        33756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        33030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        34367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        32306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        34179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        32605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            271348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        34416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        33961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        33756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        33030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        34367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        32306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        34179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        32605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           271348                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1019500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     66356000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   3944715466                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       510500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     27290500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   3899148462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       567000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     68365500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   3868476460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1245000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     16699500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   3792795972                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       544000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     31712000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   3945085970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       625000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     29974500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   3702937476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      1021499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     31864000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   3914227961                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       793500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     37259500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   3741686470                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31124921736                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1498168491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1710631859                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1674004866                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1726123854                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1679319855                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1704066317                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data   1663443901                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data   1446506916                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  13102266059                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    187701476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    189420976                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    186662986                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    183467475                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    189978482                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    182986979                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data    186002481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data    181227478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1487448333                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     20865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     22921500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     22122500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     21488500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     19984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     21848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     28484000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     21150500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    178864500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     66356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   3965580466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       510500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     27290500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   3922069962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       567000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     68365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   3890598960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     16699500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   3814284472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     31712000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   3965069970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     29974500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   3724785976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      1021499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     31864000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   3942711961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       793500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     37259500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   3762836970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31303786236                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     66356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   3965580466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       510500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     27290500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   3922069962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       567000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     68365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   3890598960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     16699500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   3814284472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     31712000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   3965069970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     29974500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   3724785976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      1021499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     31864000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   3942711961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       793500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     37259500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   3762836970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31303786236                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       270000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       291000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       306500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       369000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       313500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       324500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       288500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       371000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2534000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       170500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       950500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       390000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       411000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       406500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       489000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       433500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       424500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       388500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       541500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      3484500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.165553                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.375610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.069347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.380575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.152140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.377854                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.045685                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.381050                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.091398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.385374                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.074383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.381616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000054                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.079744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.384376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.087700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.373471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.122633                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997988                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.998430                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.998886                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.998728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.998824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.999066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.998515                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.997689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998539                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.996211                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.997397                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.994441                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.996718                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.997121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.997307                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.997644                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.997279                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.996762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.375643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.387153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.356800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.431330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.347826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.404255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.412651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.386157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386805                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.165553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.375610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.069347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.380618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.152140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.377706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.045685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.381321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.091398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.385142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.074383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.381755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.079744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.384587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.087700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.373551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123177                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.165553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.375610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.069347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.380618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.152140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.377706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.045685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.381321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.091398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.385142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.074383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.381755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.079744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.384587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.087700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.373551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123177                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 113277.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 116414.035088                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115352.676141                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       102100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 114665.966387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115571.416859                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       113400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115873.728814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115363.267826                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 113181.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 115968.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 115531.876451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       108800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 116588.235294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 115437.775274                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 104166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 115731.660232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 115367.089635                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 102149.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 116291.970803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 115446.924082                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 113357.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115354.489164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 115509.105980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115450.663907                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54910.148475                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54907.137185                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54928.627970                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54944.100267                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54944.374264                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54943.295728                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54957.179232                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54933.423819                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54933.822729                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54915.586893                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54936.477958                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54917.030303                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54913.940437                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54859.509674                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54901.583858                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54916.587245                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54934.064262                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54911.707509                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 95273.972603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 102786.995516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 99204.035874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 106907.960199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 104083.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 104538.277512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 103956.204380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 99766.509434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102033.371363                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 113277.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 116414.035088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115224.908938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       102100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 114665.966387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 115487.469804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       113400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115873.728814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 115256.516175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 113181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 115968.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 115479.396670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       108800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 116588.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 115374.340792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 104166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 115731.660232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 115297.033864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 102149.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 116291.970803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 115354.807367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 113357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115354.489164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 115406.746511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115363.983652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 113277.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 116414.035088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115224.908938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       102100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 114665.966387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 115487.469804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       113400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115873.728814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 115256.516175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 113181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 115968.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 115479.396670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       108800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 116588.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 115374.340792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 104166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 115731.660232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 115297.033864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 102149.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 116291.970803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 115354.807367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 113357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115354.489164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 115406.746511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115363.983652                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       5145                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              70                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        67611                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67611    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67611                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2805                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2805    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2805                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     336236875.850010                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    323267558.077383                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    92565427.665752                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            5      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08           39      0.76%      0.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          175      3.40%      4.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08          975     18.94%     23.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08         1702     33.07%     56.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08         1037     20.15%     76.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          880     17.10%     93.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          211      4.10%     97.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           88      1.71%     99.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08           17      0.33%     99.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            6      0.12%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.06%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.08%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            3      0.06%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        336228994.181774      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17308416                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         5147                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    13951428.016320                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   28068673.270415                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         3333     64.76%     64.76% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1343     26.09%     90.85% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     90.85% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          296      5.75%     96.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           59      1.15%     97.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           36      0.70%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           30      0.58%     99.03% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.03% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           11      0.21%     99.24% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08           12      0.23%     99.48% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.48% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08           12      0.23%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            5      0.10%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            5      0.10%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.04%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            3      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           5147                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       13949243.890489      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 718080                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67611                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96240.515597                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95777.533016                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      11807.453459                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535          107      0.16%      0.16% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        65151     96.36%     96.52% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         1200      1.77%     98.29% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          634      0.94%     99.23% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          307      0.45%     99.69% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          157      0.23%     99.92% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           27      0.04%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            8      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            8      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            4      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            5      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67611                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67611                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           761804.617592                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          728077.613016                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   32      0.05%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               4      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               9      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              11      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              17      0.03%      0.14% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              18      0.03%      0.17% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             17      0.03%      0.20% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67479     99.80%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          29561000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67611                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2805                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         18340042.780749                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        24308073.003592                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             2      0.07%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2803     99.93%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           86000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       186122000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2805                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70416                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             731049.931834                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            694992.613591                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     32      0.05%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 4      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                11      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                11      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                13      0.02%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                20      0.03%      0.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                23      0.03%      0.19% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               25      0.04%      0.23% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70256     99.77%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            12559000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70416                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         5147                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.121624                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.326883                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             4521     87.84%     87.84% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              626     12.16%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         5147                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         5147                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            5147    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         5147                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              5147                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            13.134059                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           12.631053                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.608662                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     6      0.12%      0.12% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                   209      4.06%      4.18% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                 1505     29.24%     33.42% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                2213     43.00%     76.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                1007     19.56%     95.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                 172      3.34%     99.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                  19      0.37%     99.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   7      0.14%     99.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                   5      0.10%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                   2      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                5147                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             5147                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.544978                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.096433                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3333     64.76%     64.76% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1343     26.09%     90.85% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    296      5.75%     96.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     59      1.15%     97.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     36      0.70%     98.45% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     30      0.58%     99.03% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     11      0.21%     99.24% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     12      0.23%     99.48% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     12      0.23%     99.71% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      5      0.10%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     5      0.10%     99.90% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     2      0.04%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     3      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               5147                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67638                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67638    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67638                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2840                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2840    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2840                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     336376141.441616                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    323848672.360847                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    90186563.586214                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            4      0.08%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08           45      0.87%      0.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          160      3.11%      4.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08          929     18.05%     22.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08         1719     33.40%     55.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08         1082     21.02%     76.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          933     18.13%     94.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          184      3.57%     98.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           54      1.05%     99.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08           16      0.31%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            8      0.16%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.12%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.02%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            2      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            3      0.06%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        336363264.978580      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17315328                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         5147                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    14115562.463571                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   28743013.424556                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         4657     90.48%     90.48% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          301      5.85%     96.33% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           71      1.38%     97.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           59      1.15%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           21      0.41%     99.26% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           13      0.25%     99.51% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           15      0.29%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.08%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.04%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           5147                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       14123298.627091      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 727040                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67638                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96172.406044                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95724.626316                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      11501.989277                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535          117      0.17%      0.17% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        65218     96.42%     96.60% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         1185      1.75%     98.35% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          603      0.89%     99.24% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          321      0.47%     99.71% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          150      0.22%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           17      0.03%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           12      0.02%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            6      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            4      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67638                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67638                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           761321.357817                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          718777.111669                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   32      0.05%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               4      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               4      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               1      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               7      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               7      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               8      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              14      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              12      0.02%      0.16% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             22      0.03%      0.19% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67511     99.81%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          17715000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67638                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2840                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         18090840.845070                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        25472659.983080                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.04%      0.07% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            2      0.07%      0.14% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2836     99.86%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           76000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       280860000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2840                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70478                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             730642.952411                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            694137.882387                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     32      0.05%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 4      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 3      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                13      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 9      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                11      0.02%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                17      0.02%      0.16% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                18      0.03%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               27      0.04%      0.22% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               70323     99.78%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            17715000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70478                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         5147                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.131144                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.337591                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             4472     86.89%     86.89% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              675     13.11%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         5147                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         5147                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            5147    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         5147                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              5147                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            13.139499                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           12.652580                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.520299                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     9      0.17%      0.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                   205      3.98%      4.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                 1431     27.80%     31.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                2314     44.96%     76.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                1034     20.09%     97.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                 119      2.31%     99.32% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                  18      0.35%     99.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                  10      0.19%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                   3      0.06%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                   2      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                5147                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             5147                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.551389                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.122774                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   3350     65.09%     65.09% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1307     25.39%     90.48% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    301      5.85%     96.33% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     71      1.38%     97.71% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     35      0.68%     98.39% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     24      0.47%     98.85% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     21      0.41%     99.26% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     13      0.25%     99.51% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      8      0.16%     99.67% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      7      0.14%     99.81% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     4      0.08%     99.88% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     2      0.04%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     3      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               5147                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67863                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67863    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67863                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2820                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2820    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2820                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     337480318.632213                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    324536537.543365                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    92284837.830955                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            6      0.12%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08           48      0.93%      1.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          153      2.97%      4.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08          934     18.15%     22.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08         1738     33.77%     55.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08         1035     20.11%     76.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          883     17.16%     93.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          224      4.35%     97.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           92      1.79%     99.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           17      0.33%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.08%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.08%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.08%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            3      0.06%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        337482188.285304      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17372928                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         5147                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    14021060.812124                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   28919442.224147                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         3335     64.80%     64.80% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1351     26.25%     91.04% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     91.04% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          289      5.61%     96.66% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           61      1.19%     97.84% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.84% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           29      0.56%     98.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           23      0.45%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           13      0.25%     99.11% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           12      0.23%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08           14      0.27%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            8      0.16%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            5      0.10%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            4      0.08%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            3      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           5147                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       14023838.777604      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 721920                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67863                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96256.493229                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95794.717510                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      11778.003341                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535          103      0.15%      0.15% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        65354     96.30%     96.45% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         1242      1.83%     98.28% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          605      0.89%     99.18% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          344      0.51%     99.68% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          173      0.25%     99.94% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           21      0.03%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            8      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            3      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            5      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            1      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67863                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67863                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           758795.868146                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          716243.950903                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   27      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               6      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               6      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               5      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               5      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              10      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              14      0.02%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              15      0.02%      0.15% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             14      0.02%      0.17% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67745     99.83%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          16366000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67863                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2820                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         18241892.198582                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        24099377.563753                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.04%      0.07% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2817     99.89%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           76000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       214970000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2820                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70683                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             728522.615056                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            690223.912027                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     27      0.04%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 4      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 6      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 6      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                15      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                11      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                10      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                17      0.02%      0.15% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                18      0.03%      0.18% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               19      0.03%      0.21% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70538     99.79%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16366000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70683                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         5147                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.132893                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.339492                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             4463     86.71%     86.71% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              684     13.29%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         5147                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         5147                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            5147    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         5147                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              5147                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            13.182825                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           12.679920                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.591591                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     9      0.17%      0.17% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                   199      3.87%      4.04% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                 1467     28.50%     32.54% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                2265     44.01%     76.55% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                1006     19.55%     96.09% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                 168      3.26%     99.36% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                  18      0.35%     99.71% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   6      0.12%     99.83% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                   4      0.08%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   3      0.06%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                5147                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             5147                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.547698                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.129666                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   3335     64.80%     64.80% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1351     26.25%     91.04% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    289      5.61%     96.66% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     61      1.19%     97.84% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     29      0.56%     98.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     23      0.45%     98.85% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     13      0.25%     99.11% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     12      0.23%     99.34% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     14      0.27%     99.61% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      8      0.16%     99.77% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     5      0.10%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     4      0.08%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     3      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               5147                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67850                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67850    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67850                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2716                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.906112                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.477866                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     4.893001                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2715     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2716                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     337415659.607538                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    324158282.740093                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    93062450.163106                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            5      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08           43      0.84%      0.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          190      3.69%      4.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08          893     17.35%     21.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08         1740     33.81%     55.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08         1029     19.99%     75.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          909     17.66%     93.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          212      4.12%     97.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           91      1.77%     99.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08           19      0.37%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.10%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.06%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.06%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            4      0.08%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        337417539.383138      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17369600                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         5147                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    13498814.843598                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   28702570.139312                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         3434     66.72%     66.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1247     24.23%     90.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     90.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          286      5.56%     96.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           76      1.48%     97.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           22      0.43%     98.41% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           28      0.54%     98.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           12      0.23%     99.18% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08           16      0.31%     99.49% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.49% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            5      0.10%     99.59% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            8      0.16%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            6      0.12%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            3      0.06%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            2      0.04%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            2      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           5147                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       13501693.993552      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 695041                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67850                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96255.177598                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95803.153923                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      11539.530640                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535          103      0.15%      0.15% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        65323     96.28%     96.43% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         1222      1.80%     98.23% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          655      0.97%     99.19% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          355      0.52%     99.72% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          150      0.22%     99.94% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           21      0.03%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            6      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            7      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            5      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67850                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67850                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           758696.551216                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          715717.471839                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   29      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               5      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               9      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              13      0.02%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              10      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              23      0.03%      0.17% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             18      0.03%      0.19% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67720     99.81%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          12554000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67850                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2716                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         18967238.217968                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        27166995.629378                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.04%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2714     99.93%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           76000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       262162000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2716                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70566                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             729504.081286                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            692695.290113                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     29      0.04%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 4      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 4      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 5      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                14      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                12      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                17      0.02%      0.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                12      0.02%      0.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                29      0.04%      0.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               22      0.03%      0.23% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70403     99.77%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            12554000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70566                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         5147                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.131144                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.338166                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             4473     86.90%     86.90% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              673     13.08%     99.98% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                1      0.02%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         5147                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         5147                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            5147    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         5147                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              5147                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            13.180299                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           12.662908                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.637336                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     6      0.12%      0.12% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                   238      4.62%      4.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                 1441     28.00%     32.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                2207     42.88%     75.62% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                1056     20.52%     96.13% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                 160      3.11%     99.24% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                  26      0.51%     99.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   4      0.08%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                   4      0.08%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   4      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                5147                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             5147                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.527297                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.121194                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   3434     66.72%     66.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1247     24.23%     90.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    286      5.56%     96.50% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     76      1.48%     97.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     22      0.43%     98.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     28      0.54%     98.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     12      0.23%     99.18% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     16      0.31%     99.49% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      5      0.10%     99.59% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      8      0.16%     99.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     6      0.12%     99.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     3      0.06%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     2      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               5147                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       298495                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       298495    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         298495                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        11181                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.977193                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.873069                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.411570                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        11180     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         11181                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1347508995.531378                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1311238133.496756                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     311350747.863878                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            5      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            8      0.16%      0.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          135      2.62%      2.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09          687     13.35%     16.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09         1769     34.37%     50.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09         1601     31.11%     81.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          774     15.04%     96.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          119      2.31%     99.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           21      0.41%     99.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09           12      0.23%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            5      0.10%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            3      0.06%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            3      0.06%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            1      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            3      0.06%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             5147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1347491986.828796      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69366272                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          5147                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     55586866.135613                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    94202368.342578                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         3894     75.66%     75.66% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08         1004     19.51%     95.16% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           74      1.44%     96.60% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           40      0.78%     97.38% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           20      0.39%     97.77% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           14      0.27%     98.04% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           21      0.41%     98.45% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           14      0.27%     98.72% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           11      0.21%     98.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           19      0.37%     99.30% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            8      0.16%     99.46% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08           13      0.25%     99.71% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08           11      0.21%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            3      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            5147                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        55598075.288736      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2862081                       # Number of bytes written
system.Hmon.readLatencyHist::samples           270962                       # Read request-response latency
system.Hmon.readLatencyHist::mean        105427.596859                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104960.578117                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       12140.754204                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          429      0.16%      0.16% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          196      0.07%      0.23% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       264680     97.68%     97.91% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2686      0.99%     98.90% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1962      0.72%     99.63% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          250      0.09%     99.72% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          631      0.23%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           60      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           26      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           19      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            9      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            4      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             270962                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               298495                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            172458.697801                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           213553.193033                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                44      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  6497      2.18%      2.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              5938      1.99%      4.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             5646      1.89%      6.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             8283      2.77%      8.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             6210      2.08%     10.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             6119      2.05%     12.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             5601      1.88%     14.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             6832      2.29%     17.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             5230      1.75%     18.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             5312      1.78%     20.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             5217      1.75%     22.42% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             5123      1.72%     24.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             5446      1.82%     25.96% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             4719      1.58%     27.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             5777      1.94%     29.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             4859      1.63%     31.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             5080      1.70%     32.81% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             4737      1.59%     34.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             5379      1.80%     36.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            4505      1.51%     37.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             185941     62.29%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           10238000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 298495                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              11181                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          4604065.736517                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         6331102.814585                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            121      1.08%      1.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             21      0.19%      1.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             42      0.38%      1.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             28      0.25%      1.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             31      0.28%      2.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             23      0.21%      2.38% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             26      0.23%      2.61% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             31      0.28%      2.89% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             25      0.22%      3.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             25      0.22%      3.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             33      0.30%      3.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             28      0.25%      3.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             36      0.32%      4.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             32      0.29%      4.49% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             31      0.28%      4.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             42      0.38%      5.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            25      0.22%      5.37% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10581     94.63%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         71948000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                11181                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 309676                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              166231.994084                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             210403.336313                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  46      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    6805      2.20%      2.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                6194      2.00%      4.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               5864      1.89%      6.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               9539      3.08%      9.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               6704      2.16%     11.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               6553      2.12%     13.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               6069      1.96%     15.43% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               7466      2.41%     17.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               5898      1.90%     19.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               5710      1.84%     21.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               5661      1.83%     23.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               5658      1.83%     25.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               5712      1.84%     27.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               5351      1.73%     28.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               8459      2.73%     31.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               5031      1.62%     33.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               5255      1.70%     34.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               4983      1.61%     36.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               5533      1.79%     38.26% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              4766      1.54%     39.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               186419     60.20%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             10238000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   309676                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         5147                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.563241                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.703962                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              2832     55.02%     55.02% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1785     34.68%     89.70% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               479      9.31%     99.01% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                49      0.95%     99.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 1      0.02%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 1      0.02%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          5147                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         5147                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             5147    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         5147                       # Outstanding write transactions
system.Hmon.readTransHist::samples               5147                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             57.986011                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            56.513904                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            12.767610                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     5      0.10%      0.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                   83      1.61%      1.71% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                  891     17.31%     19.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                 2511     48.79%     67.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                 1471     28.58%     96.39% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                  156      3.03%     99.42% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                  15      0.29%     99.71% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  6      0.12%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                  5      0.10%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                  3      0.06%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 5147                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              5147                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             2.171362                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            3.679780                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  2726     52.96%     52.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1782     34.62%     87.59% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   390      7.58%     95.16% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    74      1.44%     96.60% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    32      0.62%     97.22% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  15      0.29%     97.51% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  13      0.25%     97.77% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  14      0.27%     98.04% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  15      0.29%     98.33% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                  12      0.23%     98.56% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                  13      0.25%     98.81% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   6      0.12%     98.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                  16      0.31%     99.24% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   8      0.16%     99.40% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   6      0.12%     99.51% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                  10      0.19%     99.71% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   8      0.16%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   4      0.08%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   2      0.04%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                5147                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     7679498                       # DTB read hits
system.cpu0.dtb.read_misses                     95244                       # DTB read misses
system.cpu0.dtb.write_hits                     902984                       # DTB write hits
system.cpu0.dtb.write_misses                      103                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 7774742                       # DTB read accesses
system.cpu0.dtb.write_accesses                 903087                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          8582482                       # DTB hits
system.cpu0.dtb.misses                          95347                       # DTB misses
system.cpu0.dtb.accesses                      8677829                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    29207915                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                29207915                       # ITB inst accesses
system.cpu0.itb.hits                         29207915                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     29207915                       # DTB accesses
system.cpu0.numCycles                       101614241                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   27966970                       # Number of instructions committed
system.cpu0.committedOps                     28213559                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             22149265                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                      90667                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4144995                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    22149265                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           29595845                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          15326499                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           107662755                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           18535404                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      8590704                       # number of memory refs
system.cpu0.num_load_insts                    7680234                       # Number of load instructions
system.cpu0.num_store_insts                    910470                       # Number of store instructions
system.cpu0.num_idle_cycles              1327245.003628                       # Number of idle cycles
system.cpu0.num_busy_cycles              100286995.996372                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.986938                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.013062                       # Percentage of idle cycles
system.cpu0.Branches                          5237660                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 19631210     69.56%     69.56% # Class of executed instruction
system.cpu0.op_class::IntMult                     262      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.56% # Class of executed instruction
system.cpu0.op_class::MemRead                 7680234     27.21%     96.77% # Class of executed instruction
system.cpu0.op_class::MemWrite                 910470      3.23%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  28222178                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      49                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3443                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           29441735                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3443                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8551.186465                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         58419273                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        58419273                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     29204472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       29204472                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     29204472                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        29204472                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     29204472                       # number of overall hits
system.cpu0.icache.overall_hits::total       29204472                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3443                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3443                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3443                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3443                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3443                       # number of overall misses
system.cpu0.icache.overall_misses::total         3443                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    132946895                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    132946895                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    132946895                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    132946895                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    132946895                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    132946895                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     29207915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     29207915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     29207915                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     29207915                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     29207915                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     29207915                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000118                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000118                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 38613.678478                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38613.678478                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 38613.678478                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38613.678478                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 38613.678478                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38613.678478                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3443                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3443                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3443                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3443                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3443                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3443                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    125861105                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    125861105                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    125861105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    125861105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    125861105                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    125861105                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000118                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000118                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000118                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000118                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 36555.650595                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36555.650595                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 36555.650595                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36555.650595                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 36555.650595                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36555.650595                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               178                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements            93209                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          248.956966                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8369145                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            93209                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            89.789023                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   248.956966                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.972488                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.972488                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17337978                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17337978                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      7493190                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7493190                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       847155                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        847155                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          136                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          136                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        17690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         6901                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6901                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      8340345                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8340345                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      8340481                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8340481                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       164246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       164246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        41457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        41457                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          152                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          152                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         4071                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4071                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         7246                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7246                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       205703                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        205703                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       205855                       # number of overall misses
system.cpu0.dcache.overall_misses::total       205855                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   7279948043                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7279948043                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   2009427666                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2009427666                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    173272383                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    173272383                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    261414992                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    261414992                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      2942999                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2942999                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   9289375709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9289375709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   9289375709                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9289375709                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      7657436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7657436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       888612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       888612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          288                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          288                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        21761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        14147                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        14147                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      8546048                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8546048                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      8546336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8546336                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.021449                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021449                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.046654                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046654                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.527778                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.527778                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.187078                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187078                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.512193                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.512193                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.024070                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024070                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.024087                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024087                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 44323.441929                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44323.441929                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 48470.165859                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48470.165859                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 42562.609433                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42562.609433                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 36077.144908                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 36077.144908                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 45159.164956                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45159.164956                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 45125.820160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45125.820160                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3682                       # number of writebacks
system.cpu0.dcache.writebacks::total             3682                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          117                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       164246                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       164246                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        41457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        41457                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          152                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          152                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         3954                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3954                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         7212                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         7212                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       205703                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       205703                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       205855                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       205855                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   6937962073                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6937962073                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1926241314                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1926241314                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4747502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4747502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    159562111                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    159562111                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    247851008                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    247851008                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      2074001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2074001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   8864203387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8864203387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   8868950889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8868950889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       435994                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       435994                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       209000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       209000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       644994                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       644994                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.021449                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021449                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.046654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.527778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.527778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.181701                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.181701                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.509790                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.509790                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.024070                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.024070                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.024087                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.024087                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 42241.284859                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42241.284859                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 46463.596353                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46463.596353                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 31233.565789                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 31233.565789                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 40354.605716                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40354.605716                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 34366.473655                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34366.473655                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 43092.241664                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43092.241664                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 43083.485410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43083.485410                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              9138                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     7639965                       # DTB read hits
system.cpu1.dtb.read_misses                     92732                       # DTB read misses
system.cpu1.dtb.write_hits                     885854                       # DTB write hits
system.cpu1.dtb.write_misses                      114                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 7732697                       # DTB read accesses
system.cpu1.dtb.write_accesses                 885968                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          8525819                       # DTB hits
system.cpu1.dtb.misses                          92846                       # DTB misses
system.cpu1.dtb.accesses                      8618665                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    29069251                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                29069251                       # ITB inst accesses
system.cpu1.itb.hits                         29069251                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     29069251                       # DTB accesses
system.cpu1.numCycles                       102881845                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   27859747                       # Number of instructions committed
system.cpu1.committedOps                     28105642                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             22038233                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      90399                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      4144717                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    22038233                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           29386757                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          15227759                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           107220123                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           18511051                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      8533883                       # number of memory refs
system.cpu1.num_load_insts                    7640677                       # Number of load instructions
system.cpu1.num_store_insts                    893206                       # Number of store instructions
system.cpu1.num_idle_cycles              82255.683545                       # Number of idle cycles
system.cpu1.num_busy_cycles              102799589.316455                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999200                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000800                       # Percentage of idle cycles
system.cpu1.Branches                          5237818                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 19579955     69.64%     69.64% # Class of executed instruction
system.cpu1.op_class::IntMult                     268      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::MemRead                 7640677     27.18%     96.82% # Class of executed instruction
system.cpu1.op_class::MemWrite                 893206      3.18%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  28114108                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             3432                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           29282710                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3432                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8532.258159                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         58141934                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        58141934                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     29065819                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       29065819                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     29065819                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        29065819                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     29065819                       # number of overall hits
system.cpu1.icache.overall_hits::total       29065819                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         3432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3432                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         3432                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3432                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         3432                       # number of overall misses
system.cpu1.icache.overall_misses::total         3432                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    101151736                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    101151736                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    101151736                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    101151736                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    101151736                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    101151736                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     29069251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     29069251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     29069251                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     29069251                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     29069251                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     29069251                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000118                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000118                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 29473.116550                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29473.116550                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 29473.116550                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29473.116550                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 29473.116550                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29473.116550                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         3432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3432                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         3432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         3432                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3432                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     94033264                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     94033264                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     94033264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     94033264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     94033264                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     94033264                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000118                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000118                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000118                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000118                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000118                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 27398.969697                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27398.969697                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 27398.969697                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27398.969697                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 27398.969697                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27398.969697                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               256                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements            90831                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          249.205032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9035715                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            90831                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            99.478317                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   249.205032                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.973457                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973457                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17240140                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17240140                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      7441146                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7441146                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       824165                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        824165                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           85                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           85                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        17637                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17637                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         6597                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6597                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      8265311                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8265311                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      8265396                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8265396                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       176822                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176822                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        47467                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        47467                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          168                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          168                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         4093                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4093                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         7419                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7419                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       224289                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        224289                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       224457                       # number of overall misses
system.cpu1.dcache.overall_misses::total       224457                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   7793379341                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7793379341                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2295848021                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2295848021                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    166585910                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    166585910                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    265246989                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    265246989                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      3750000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3750000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  10089227362                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10089227362                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  10089227362                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10089227362                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      7617968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7617968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       871632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       871632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          253                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          253                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        21730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        14016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      8489600                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8489600                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      8489853                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8489853                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.023211                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023211                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.054458                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054458                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.664032                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.664032                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.188357                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188357                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.529324                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.529324                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.026419                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026419                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.026438                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026438                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 44074.715482                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44074.715482                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 48367.245054                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48367.245054                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 40700.197899                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40700.197899                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 35752.391023                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 35752.391023                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 44983.157275                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44983.157275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 44949.488597                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44949.488597                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3518                       # number of writebacks
system.cpu1.dcache.writebacks::total             3518                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::system.cpu1.data            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::system.cpu1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::system.cpu1.data            1                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       176821                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       176821                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        47467                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        47467                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          168                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          168                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         3959                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3959                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         7362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       224288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       224288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       224456                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       224456                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   7423502789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7423502789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   2200546969                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2200546969                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2699502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2699502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    155024080                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    155024080                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    251507011                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    251507011                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      2756000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2756000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   9624049758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9624049758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   9626749260                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9626749260                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       469489                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       469489                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       199000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       199000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       668489                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       668489                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.023211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.054458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.054458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.664032                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.664032                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.182191                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.182191                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.525257                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.525257                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.026419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.026438                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026438                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 41983.151260                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41983.151260                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 46359.512272                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46359.512272                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 16068.464286                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16068.464286                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 39157.383178                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39157.383178                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 34162.864847                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 34162.864847                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 42909.338698                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42909.338698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 42889.248940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42889.248940                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              9377                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     7599714                       # DTB read hits
system.cpu2.dtb.read_misses                     92889                       # DTB read misses
system.cpu2.dtb.write_hits                     885202                       # DTB write hits
system.cpu2.dtb.write_misses                      106                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 7692603                       # DTB read accesses
system.cpu2.dtb.write_accesses                 885308                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          8484916                       # DTB hits
system.cpu2.dtb.misses                          92995                       # DTB misses
system.cpu2.dtb.accesses                      8577911                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    28913008                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                28913008                       # ITB inst accesses
system.cpu2.itb.hits                         28913008                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     28913008                       # DTB accesses
system.cpu2.numCycles                       101766239                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   27706380                       # Number of instructions committed
system.cpu2.committedOps                     27952439                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             21924965                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                      90715                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      4117881                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    21924965                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           29249687                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          15153215                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           106641341                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           18396401                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      8493247                       # number of memory refs
system.cpu2.num_load_insts                    7600582                       # Number of load instructions
system.cpu2.num_store_insts                    892665                       # Number of store instructions
system.cpu2.num_idle_cycles              1178837.780751                       # Number of idle cycles
system.cpu2.num_busy_cycles              100587401.219249                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.988416                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.011584                       # Percentage of idle cycles
system.cpu2.Branches                          5204103                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 19467696     69.62%     69.62% # Class of executed instruction
system.cpu2.op_class::IntMult                     275      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                24      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.62% # Class of executed instruction
system.cpu2.op_class::MemRead                 7600582     27.18%     96.81% # Class of executed instruction
system.cpu2.op_class::MemWrite                 892665      3.19%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  27961242                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             3878                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           29105263                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3878                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7505.225116                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         57829894                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        57829894                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     28909130                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       28909130                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     28909130                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        28909130                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     28909130                       # number of overall hits
system.cpu2.icache.overall_hits::total       28909130                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         3878                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3878                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         3878                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3878                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         3878                       # number of overall misses
system.cpu2.icache.overall_misses::total         3878                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    148104646                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    148104646                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    148104646                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    148104646                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    148104646                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    148104646                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     28913008                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     28913008                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     28913008                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     28913008                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     28913008                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     28913008                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000134                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000134                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000134                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000134                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000134                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 38190.986591                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38190.986591                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 38190.986591                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38190.986591                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 38190.986591                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38190.986591                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         3878                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3878                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         3878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         3878                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3878                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    140087354                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    140087354                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    140087354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    140087354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    140087354                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    140087354                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000134                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000134                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000134                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000134                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 36123.608561                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36123.608561                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 36123.608561                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36123.608561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 36123.608561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36123.608561                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               292                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements            90969                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          248.970771                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5707366                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            90969                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            62.739681                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   248.970771                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.972542                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.972542                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17150291                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17150291                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      7407080                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7407080                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       825223                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        825223                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          156                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          156                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        17602                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17602                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         6772                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6772                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      8232303                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8232303                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      8232459                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8232459                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       170758                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       170758                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        45712                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        45712                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          156                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          156                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         3947                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3947                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         7300                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7300                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       216470                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        216470                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       216626                       # number of overall misses
system.cpu2.dcache.overall_misses::total       216626                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   7493823476                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7493823476                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   2243255538                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2243255538                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    163890352                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    163890352                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    262075982                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    262075982                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      3567500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3567500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   9737079014                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9737079014                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   9737079014                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9737079014                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      7577838                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7577838                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       870935                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       870935                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        21549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        14072                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14072                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      8448773                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8448773                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      8449085                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8449085                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.022534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022534                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.052486                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.052486                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.183164                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.183164                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.518761                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.518761                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.025621                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.025621                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.025639                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.025639                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 43885.636257                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43885.636257                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 49073.668577                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 49073.668577                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 41522.764631                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 41522.764631                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 35900.819452                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 35900.819452                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 44981.193764                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44981.193764                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 44948.801224                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44948.801224                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3661                       # number of writebacks
system.cpu2.dcache.writebacks::total             3661                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       170758                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       170758                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        45712                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        45712                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          156                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          156                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         3824                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3824                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         7253                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7253                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       216470                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       216470                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       216626                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       216626                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   7136171624                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7136171624                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   2151468434                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2151468434                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3786505                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3786505                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    151424643                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    151424643                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    248507018                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    248507018                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      2615500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2615500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   9287640058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9287640058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   9291426563                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9291426563                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       491969                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       491969                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       164500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       164500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       656469                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       656469                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.022534                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022534                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.052486                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.052486                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.177456                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.177456                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.515421                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.515421                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.025621                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.025621                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.025639                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.025639                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 41791.140819                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41791.140819                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 47065.725280                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47065.725280                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 24272.467949                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 24272.467949                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 39598.494508                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39598.494508                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 34262.652420                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 34262.652420                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 42904.975553                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 42904.975553                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 42891.557629                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 42891.557629                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              9458                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     7566157                       # DTB read hits
system.cpu3.dtb.read_misses                     90146                       # DTB read misses
system.cpu3.dtb.write_hits                     865225                       # DTB write hits
system.cpu3.dtb.write_misses                      106                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 7656303                       # DTB read accesses
system.cpu3.dtb.write_accesses                 865331                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          8431382                       # DTB hits
system.cpu3.dtb.misses                          90252                       # DTB misses
system.cpu3.dtb.accesses                      8521634                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    28798298                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                28798298                       # ITB inst accesses
system.cpu3.itb.hits                         28798298                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     28798298                       # DTB accesses
system.cpu3.numCycles                       102023376                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   27621276                       # Number of instructions committed
system.cpu3.committedOps                     27862971                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             21826479                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                      89405                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      4121633                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    21826479                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           29048507                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          15062215                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           106271285                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           18391578                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      8439524                       # number of memory refs
system.cpu3.num_load_insts                    7566852                       # Number of load instructions
system.cpu3.num_store_insts                    872672                       # Number of store instructions
system.cpu3.num_idle_cycles              935626.175256                       # Number of idle cycles
system.cpu3.num_busy_cycles              101087749.824744                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.990829                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.009171                       # Percentage of idle cycles
system.cpu3.Branches                          5208009                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 19431698     69.72%     69.72% # Class of executed instruction
system.cpu3.op_class::IntMult                     259      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.72% # Class of executed instruction
system.cpu3.op_class::MemRead                 7566852     27.15%     96.87% # Class of executed instruction
system.cpu3.op_class::MemWrite                 872672      3.13%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  27871489                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             3152                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           28969259                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3152                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9190.754759                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         57599748                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        57599748                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     28795146                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       28795146                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     28795146                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        28795146                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     28795146                       # number of overall hits
system.cpu3.icache.overall_hits::total       28795146                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         3152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3152                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         3152                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3152                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         3152                       # number of overall misses
system.cpu3.icache.overall_misses::total         3152                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     89933159                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     89933159                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     89933159                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     89933159                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     89933159                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     89933159                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     28798298                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     28798298                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     28798298                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     28798298                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     28798298                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     28798298                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000109                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000109                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000109                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 28532.093591                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28532.093591                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 28532.093591                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28532.093591                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 28532.093591                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28532.093591                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         3152                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3152                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         3152                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3152                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         3152                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3152                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     83355841                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     83355841                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     83355841                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     83355841                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     83355841                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     83355841                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 26445.381028                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26445.381028                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 26445.381028                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26445.381028                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 26445.381028                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 26445.381028                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               286                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements            88153                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          249.047345                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           10182010                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            88153                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           115.503840                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   249.047345                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.972841                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.972841                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17052696                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17052696                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      7366322                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7366322                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       803639                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        803639                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           88                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           88                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        17357                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17357                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         6580                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         6580                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      8169961                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8169961                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      8170049                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8170049                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       178271                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       178271                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        47673                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        47673                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          146                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          146                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         3956                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3956                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         7147                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7147                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       225944                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        225944                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       226090                       # number of overall misses
system.cpu3.dcache.overall_misses::total       226090                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   7786896123                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7786896123                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2313907531                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2313907531                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    163187425                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    163187425                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    255871993                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    255871993                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      3416000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3416000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  10100803654                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10100803654                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  10100803654                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10100803654                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      7544593                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7544593                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       851312                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       851312                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          234                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          234                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        21313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        21313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        13727                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        13727                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      8395905                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8395905                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      8396139                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8396139                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.023629                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.023629                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.055999                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.055999                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.623932                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.623932                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.185614                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.185614                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.520653                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.520653                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.026911                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026911                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.026928                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026928                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 43680.105699                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43680.105699                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 48537.065656                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48537.065656                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 41250.612993                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 41250.612993                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 35801.314258                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 35801.314258                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 44704.898798                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44704.898798                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 44676.030138                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44676.030138                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3451                       # number of writebacks
system.cpu3.dcache.writebacks::total             3451                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          118                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       178271                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       178271                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        47673                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        47673                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          146                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          146                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         3838                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3838                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         7111                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7111                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       225944                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       225944                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       226090                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       226090                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   7412171075                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7412171075                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   2218180457                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2218180457                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      2634000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2634000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    151878569                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    151878569                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    242635007                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    242635007                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      2424000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2424000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   9630351532                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9630351532                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   9632985532                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9632985532                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       583978                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       583978                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       198000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       198000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       781978                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       781978                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.023629                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023629                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.055999                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055999                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.623932                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.623932                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.180078                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.180078                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.518030                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.518030                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.026911                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.026911                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.026928                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.026928                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 41578.109031                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41578.109031                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 46529.072158                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 46529.072158                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 18041.095890                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 18041.095890                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 39572.321261                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39572.321261                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 34121.081001                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 34121.081001                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 42622.736306                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42622.736306                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 42606.862453                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42606.862453                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              9497                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     7691365                       # DTB read hits
system.cpu4.dtb.read_misses                     92644                       # DTB read misses
system.cpu4.dtb.write_hits                     883087                       # DTB write hits
system.cpu4.dtb.write_misses                       91                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 7784009                       # DTB read accesses
system.cpu4.dtb.write_accesses                 883178                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          8574452                       # DTB hits
system.cpu4.dtb.misses                          92735                       # DTB misses
system.cpu4.dtb.accesses                      8667187                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    29259241                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                29259241                       # ITB inst accesses
system.cpu4.itb.hits                         29259241                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     29259241                       # DTB accesses
system.cpu4.numCycles                       102716623                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   28048677                       # Number of instructions committed
system.cpu4.committedOps                     28290855                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             22173944                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                      89370                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      4178222                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    22173944                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads           29543036                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          15315797                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           107929465                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           18651506                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      8582347                       # number of memory refs
system.cpu4.num_load_insts                    7692009                       # Number of load instructions
system.cpu4.num_store_insts                    890338                       # Number of store instructions
system.cpu4.num_idle_cycles              248839.882691                       # Number of idle cycles
system.cpu4.num_busy_cycles              102467783.117308                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.997577                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.002423                       # Percentage of idle cycles
system.cpu4.Branches                          5278015                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 19716532     69.67%     69.67% # Class of executed instruction
system.cpu4.op_class::IntMult                     227      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 2      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     69.67% # Class of executed instruction
system.cpu4.op_class::MemRead                 7692009     27.18%     96.85% # Class of executed instruction
system.cpu4.op_class::MemWrite                 890338      3.15%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  28299108                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2976                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           29409852                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2976                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          9882.342742                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         58521458                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        58521458                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     29256265                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       29256265                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     29256265                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        29256265                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     29256265                       # number of overall hits
system.cpu4.icache.overall_hits::total       29256265                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2976                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2976                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2976                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2976                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2976                       # number of overall misses
system.cpu4.icache.overall_misses::total         2976                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     95973369                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     95973369                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     95973369                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     95973369                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     95973369                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     95973369                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     29259241                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     29259241                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     29259241                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     29259241                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     29259241                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     29259241                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000102                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000102                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 32249.115927                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 32249.115927                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 32249.115927                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 32249.115927                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 32249.115927                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 32249.115927                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2976                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2976                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2976                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2976                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2976                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2976                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     89792631                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     89792631                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     89792631                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     89792631                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     89792631                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     89792631                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 30172.255040                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 30172.255040                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 30172.255040                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 30172.255040                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 30172.255040                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 30172.255040                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               230                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements            90786                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          249.286948                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            9164023                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            90786                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           100.940927                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   249.286948                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.973777                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.973777                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         17330143                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        17330143                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      7497984                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7497984                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       823293                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        823293                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           89                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           89                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        17523                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17523                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         6464                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         6464                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      8321277                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         8321277                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      8321366                       # number of overall hits
system.cpu4.dcache.overall_hits::total        8321366                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       171602                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       171602                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        45773                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        45773                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          146                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          146                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         4006                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         4006                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         7355                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         7355                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       217375                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        217375                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       217521                       # number of overall misses
system.cpu4.dcache.overall_misses::total       217521                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   7598649700                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   7598649700                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   2246266574                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2246266574                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data    167480349                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    167480349                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    264398489                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    264398489                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      4177000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      4177000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   9844916274                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9844916274                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   9844916274                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9844916274                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      7669586                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7669586                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       869066                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       869066                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          235                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          235                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        21529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        21529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        13819                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        13819                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      8538652                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      8538652                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      8538887                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      8538887                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.022374                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022374                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.052669                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.052669                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.621277                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.621277                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.186075                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.186075                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.532238                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.532238                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.025458                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.025458                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.025474                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.025474                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 44280.659316                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 44280.659316                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 49074.051821                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 49074.051821                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 41807.376186                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 41807.376186                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 35948.129028                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 35948.129028                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 45290.011611                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 45290.011611                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 45259.612975                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 45259.612975                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3433                       # number of writebacks
system.cpu4.dcache.writebacks::total             3433                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          113                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       171602                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       171602                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        45773                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        45773                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          146                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          146                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         3893                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         3893                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         7316                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         7316                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       217375                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       217375                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       217521                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       217521                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   7239058378                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7239058378                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   2154366418                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2154366418                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      2454500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      2454500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    156148147                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    156148147                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    250779511                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    250779511                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      3153000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      3153000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   9393424796                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9393424796                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   9395879296                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9395879296                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       528486                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       528486                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       193000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       193000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       721486                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       721486                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.022374                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.022374                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.052669                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.052669                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.621277                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.621277                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.180826                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.180826                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.529416                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.529416                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.025458                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.025458                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.025474                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.025474                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 42185.163215                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 42185.163215                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 47066.314596                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 47066.314596                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 16811.643836                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 16811.643836                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 40109.978680                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40109.978680                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 34278.227310                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 34278.227310                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 43212.995036                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 43212.995036                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 43195.274461                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 43195.274461                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              9478                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     7621813                       # DTB read hits
system.cpu5.dtb.read_misses                     88097                       # DTB read misses
system.cpu5.dtb.write_hits                     857464                       # DTB write hits
system.cpu5.dtb.write_misses                      124                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 7709910                       # DTB read accesses
system.cpu5.dtb.write_accesses                 857588                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          8479277                       # DTB hits
system.cpu5.dtb.misses                          88221                       # DTB misses
system.cpu5.dtb.accesses                      8567498                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    29020976                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                29020976                       # ITB inst accesses
system.cpu5.itb.hits                         29020976                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     29020976                       # DTB accesses
system.cpu5.numCycles                       102331037                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   27866022                       # Number of instructions committed
system.cpu5.committedOps                     28111866                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             21992324                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      89725                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      4176017                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    21992324                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           29199495                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          15152070                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           107185361                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           18604105                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      8487335                       # number of memory refs
system.cpu5.num_load_insts                    7622683                       # Number of load instructions
system.cpu5.num_store_insts                    864652                       # Number of store instructions
system.cpu5.num_idle_cycles              632531.356509                       # Number of idle cycles
system.cpu5.num_busy_cycles              101698505.643491                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.993819                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.006181                       # Percentage of idle cycles
system.cpu5.Branches                          5276335                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 19632853     69.82%     69.82% # Class of executed instruction
system.cpu5.op_class::IntMult                     214      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::MemRead                 7622683     27.11%     96.93% # Class of executed instruction
system.cpu5.op_class::MemWrite                 864652      3.07%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  28120405                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      88                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             3482                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           29118502                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3482                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          8362.579552                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         58045434                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        58045434                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     29017494                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       29017494                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     29017494                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        29017494                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     29017494                       # number of overall hits
system.cpu5.icache.overall_hits::total       29017494                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         3482                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3482                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         3482                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3482                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         3482                       # number of overall misses
system.cpu5.icache.overall_misses::total         3482                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    108549630                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    108549630                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    108549630                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    108549630                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    108549630                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    108549630                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     29020976                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     29020976                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     29020976                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     29020976                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     29020976                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     29020976                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000120                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000120                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000120                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 31174.506031                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 31174.506031                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 31174.506031                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 31174.506031                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 31174.506031                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 31174.506031                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         3482                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3482                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         3482                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3482                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         3482                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3482                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    101283370                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    101283370                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    101283370                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    101283370                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    101283370                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    101283370                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 29087.699598                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 29087.699598                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 29087.699598                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 29087.699598                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 29087.699598                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 29087.699598                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               278                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements            86076                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          249.003569                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6420671                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            86076                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            74.593046                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   249.003569                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.972670                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.972670                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         17147741                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        17147741                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      7422821                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7422821                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       796638                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        796638                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          129                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          129                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        17174                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17174                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         6295                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         6295                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      8219459                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         8219459                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      8219588                       # number of overall hits
system.cpu5.dcache.overall_hits::total        8219588                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       177425                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       177425                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        47121                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        47121                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          194                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          194                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         4055                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4055                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         7201                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         7201                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       224546                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        224546                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       224740                       # number of overall misses
system.cpu5.dcache.overall_misses::total       224740                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   7714600950                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   7714600950                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   2286293046                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2286293046                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    167485307                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    167485307                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    256951485                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    256951485                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      4092000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      4092000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  10000893996                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  10000893996                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  10000893996                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  10000893996                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      7600246                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7600246                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       843759                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       843759                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          323                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          323                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        21229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        21229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        13496                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        13496                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      8444005                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      8444005                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      8444328                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      8444328                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.023345                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.023345                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.055847                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.055847                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.600619                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.600619                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.191012                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.191012                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.533566                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.533566                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.026592                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.026592                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.026614                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.026614                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 43480.912780                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 43480.912780                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 48519.620679                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 48519.620679                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 41303.404932                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 41303.404932                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 35682.750312                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 35682.750312                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 44538.286124                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 44538.286124                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 44499.839797                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 44499.839797                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3386                       # number of writebacks
system.cpu5.dcache.writebacks::total             3386                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::system.cpu5.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          136                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       177425                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       177425                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        47120                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        47120                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          194                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          194                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         3919                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         3919                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         7154                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         7154                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       224545                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       224545                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       224739                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       224739                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   7341082162                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7341082162                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   2191598946                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2191598946                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      2335506                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2335506                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data    156679188                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    156679188                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    243648515                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    243648515                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      3074000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      3074000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   9532681108                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9532681108                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   9535016614                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9535016614                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       514980                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       514980                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       170500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       170500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       685480                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       685480                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.023345                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.023345                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.055845                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.055845                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.600619                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.600619                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.184606                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.184606                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.530083                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.530083                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.026592                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.026592                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.026614                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.026614                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 41375.692050                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 41375.692050                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 46511.013285                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 46511.013285                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 12038.690722                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 12038.690722                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 39979.379434                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39979.379434                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 34057.662147                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 34057.662147                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 42453.321642                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 42453.321642                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 42427.067016                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 42427.067016                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              9497                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     7694447                       # DTB read hits
system.cpu6.dtb.read_misses                     92559                       # DTB read misses
system.cpu6.dtb.write_hits                     890923                       # DTB write hits
system.cpu6.dtb.write_misses                      112                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 7787006                       # DTB read accesses
system.cpu6.dtb.write_accesses                 891035                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          8585370                       # DTB hits
system.cpu6.dtb.misses                          92671                       # DTB misses
system.cpu6.dtb.accesses                      8678041                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    29281767                       # ITB inst hits
system.cpu6.itb.inst_misses                        13                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                29281780                       # ITB inst accesses
system.cpu6.itb.hits                         29281767                       # DTB hits
system.cpu6.itb.misses                             13                       # DTB misses
system.cpu6.itb.accesses                     29281780                       # DTB accesses
system.cpu6.numCycles                       102732697                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   28075563                       # Number of instructions committed
system.cpu6.committedOps                     28325073                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             22205127                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      91365                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      4181194                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    22205127                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           29594219                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          15333954                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           108044372                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           18659040                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      8594125                       # number of memory refs
system.cpu6.num_load_insts                    7695577                       # Number of load instructions
system.cpu6.num_store_insts                    898548                       # Number of store instructions
system.cpu6.num_idle_cycles              234631.821437                       # Number of idle cycles
system.cpu6.num_busy_cycles              102498065.178563                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.997716                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.002284                       # Percentage of idle cycles
system.cpu6.Branches                          5283163                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 19739603     69.67%     69.67% # Class of executed instruction
system.cpu6.op_class::IntMult                     541      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 8      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     69.67% # Class of executed instruction
system.cpu6.op_class::MemRead                 7695577     27.16%     96.83% # Class of executed instruction
system.cpu6.op_class::MemWrite                 898548      3.17%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  28334278                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      67                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             3436                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           29328145                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3436                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          8535.548603                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         58566970                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        58566970                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     29278331                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       29278331                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     29278331                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        29278331                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     29278331                       # number of overall hits
system.cpu6.icache.overall_hits::total       29278331                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         3436                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3436                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         3436                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3436                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         3436                       # number of overall misses
system.cpu6.icache.overall_misses::total         3436                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    104873727                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    104873727                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    104873727                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    104873727                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    104873727                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    104873727                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     29281767                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     29281767                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     29281767                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     29281767                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     29281767                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     29281767                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000117                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000117                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 30522.039290                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 30522.039290                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 30522.039290                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 30522.039290                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 30522.039290                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 30522.039290                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         3436                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         3436                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         3436                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         3436                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         3436                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         3436                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     97749273                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     97749273                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     97749273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     97749273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     97749273                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     97749273                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 28448.566065                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 28448.566065                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 28448.566065                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 28448.566065                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 28448.566065                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 28448.566065                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               264                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements            90362                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          249.190292                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            6333340                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            90362                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            70.088533                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     4304261030000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   249.190292                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.973400                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.973400                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         17351600                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        17351600                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      7501388                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7501388                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       831328                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        831328                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          177                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          177                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data        17501                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17501                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         6646                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         6646                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      8332716                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         8332716                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      8332893                       # number of overall hits
system.cpu6.dcache.overall_hits::total        8332893                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       171244                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       171244                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        45479                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        45479                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          166                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          166                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data         3957                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         3957                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data         7240                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         7240                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       216723                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        216723                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       216889                       # number of overall misses
system.cpu6.dcache.overall_misses::total       216889                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data   7568692052                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   7568692052                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data   2231469585                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2231469585                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data    164535361                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    164535361                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    259897992                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    259897992                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data      3425999                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      3425999                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data   9800161637                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   9800161637                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data   9800161637                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   9800161637                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      7672632                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7672632                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       876807                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       876807                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          343                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          343                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data        21458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data        13886                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        13886                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      8549439                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      8549439                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      8549782                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      8549782                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.022319                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022319                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.051869                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.051869                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.483965                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.483965                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.184407                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.184407                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.521388                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.521388                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.025349                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.025349                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.025368                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.025368                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 44198.290463                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 44198.290463                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 49065.933398                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 49065.933398                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 41580.834218                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 41580.834218                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 35897.512707                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 35897.512707                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 45219.758111                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 45219.758111                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 45185.148334                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 45185.148334                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3650                       # number of writebacks
system.cpu6.dcache.writebacks::total             3650                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          127                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       171244                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       171244                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        45479                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        45479                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          166                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          166                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data         3830                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         3830                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data         7197                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         7197                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       216723                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       216723                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       216889                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       216889                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   7209740090                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   7209740090                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data   2140178405                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2140178405                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      3074502                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      3074502                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data    152767137                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    152767137                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    246402008                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    246402008                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data      2521001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      2521001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data   9349918495                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9349918495                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data   9352992997                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9352992997                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       464484                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       464484                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       305000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       305000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       769484                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       769484                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.022319                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.022319                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.051869                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.051869                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.483965                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.483965                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.178488                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.178488                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.518292                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.518292                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.025349                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.025349                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.025368                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.025368                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 42102.147170                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 42102.147170                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 47058.607379                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 47058.607379                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 18521.096386                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 18521.096386                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 39886.980940                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39886.980940                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 34236.766430                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 34236.766430                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 43142.252991                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 43142.252991                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 43123.408734                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 43123.408734                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              9300                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     7805840                       # DTB read hits
system.cpu7.dtb.read_misses                     90868                       # DTB read misses
system.cpu7.dtb.write_hits                     877746                       # DTB write hits
system.cpu7.dtb.write_misses                      130                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 7896708                       # DTB read accesses
system.cpu7.dtb.write_accesses                 877876                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          8683586                       # DTB hits
system.cpu7.dtb.misses                          90998                       # DTB misses
system.cpu7.dtb.accesses                      8774584                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    29716394                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                29716397                       # ITB inst accesses
system.cpu7.itb.hits                         29716394                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                     29716397                       # DTB accesses
system.cpu7.numCycles                       102956136                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   28527351                       # Number of instructions committed
system.cpu7.committedOps                     28777309                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             22518491                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                      91177                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      4272311                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    22518491                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           29912443                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          15521924                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           109734418                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           19033968                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      8691847                       # number of memory refs
system.cpu7.num_load_insts                    7806761                       # Number of load instructions
system.cpu7.num_store_insts                    885086                       # Number of store instructions
system.cpu7.num_idle_cycles              435087.170059                       # Number of idle cycles
system.cpu7.num_busy_cycles              102521048.829941                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.995774                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.004226                       # Percentage of idle cycles
system.cpu7.Branches                          5397092                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 20093935     69.80%     69.80% # Class of executed instruction
system.cpu7.op_class::IntMult                     239      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                19      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     69.81% # Class of executed instruction
system.cpu7.op_class::MemRead                 7806761     27.12%     96.93% # Class of executed instruction
system.cpu7.op_class::MemWrite                 885086      3.07%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  28786041                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      70                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             3683                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           29725009                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3683                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          8070.868585                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         59436471                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        59436471                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     29712711                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       29712711                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     29712711                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        29712711                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     29712711                       # number of overall hits
system.cpu7.icache.overall_hits::total       29712711                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         3683                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3683                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         3683                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3683                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         3683                       # number of overall misses
system.cpu7.icache.overall_misses::total         3683                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    114024735                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    114024735                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    114024735                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    114024735                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    114024735                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    114024735                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     29716394                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     29716394                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     29716394                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     29716394                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     29716394                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     29716394                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000124                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000124                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000124                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000124                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000124                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 30959.743416                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 30959.743416                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 30959.743416                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 30959.743416                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 30959.743416                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 30959.743416                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         3683                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3683                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         3683                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3683                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         3683                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3683                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    106402265                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    106402265                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    106402265                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    106402265                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    106402265                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    106402265                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 28890.107250                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 28890.107250                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 28890.107250                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 28890.107250                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 28890.107250                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 28890.107250                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               286                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements            88844                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          249.385788                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            6925589                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            88844                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            77.952242                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   249.385788                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.974163                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.974163                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         17542530                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        17542530                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      7618356                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7618356                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       823026                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        823026                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          162                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          162                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data        17632                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17632                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         6676                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         6676                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      8441382                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         8441382                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      8441544                       # number of overall hits
system.cpu7.dcache.overall_hits::total        8441544                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       165385                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       165385                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        40622                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        40622                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          164                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          164                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data         4123                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         4123                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data         7181                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         7181                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       206007                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        206007                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       206171                       # number of overall misses
system.cpu7.dcache.overall_misses::total       206171                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data   7282952831                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   7282952831                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data   1946954129                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   1946954129                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data    168780768                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    168780768                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    253669489                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    253669489                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data      4262000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      4262000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data   9229906960                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9229906960                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data   9229906960                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9229906960                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      7783741                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7783741                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       863648                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       863648                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          326                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          326                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data        21755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        21755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data        13857                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        13857                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      8647389                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      8647389                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      8647715                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      8647715                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.021247                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021247                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.047035                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.047035                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.503067                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.503067                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.189520                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.189520                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.518222                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.518222                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.023823                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.023823                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.023841                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.023841                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 44036.356568                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 44036.356568                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 47928.564054                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 47928.564054                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 40936.397769                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 40936.397769                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 35325.092466                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 35325.092466                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 44803.851131                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 44803.851131                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 44768.211630                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 44768.211630                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         3777                       # number of writebacks
system.cpu7.dcache.writebacks::total             3777                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          131                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       165385                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       165385                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        40622                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        40622                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          164                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          164                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data         3992                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         3992                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data         7131                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         7131                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       206007                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       206007                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       206171                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       206171                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   6936697291                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6936697291                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data   1865421865                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1865421865                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      2602002                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      2602002                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data    157104728                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    157104728                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    240414511                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    240414511                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data      3246000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      3246000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data   8802119156                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8802119156                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data   8804721158                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8804721158                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       595983                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       595983                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       274500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       274500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       870483                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       870483                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.021247                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.021247                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.047035                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.047035                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.503067                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.503067                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.183498                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.183498                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.514614                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.514614                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.023823                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.023823                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.023841                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.023841                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 41942.723288                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 41942.723288                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 45921.467801                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 45921.467801                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 15865.865854                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 15865.865854                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 39354.891784                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39354.891784                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 33713.996775                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 33713.996775                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 42727.281869                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 42727.281869                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 42705.914789                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 42705.914789                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              9059                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.host 51478059000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1018363449.600000
system.mem_ctrls.total_actEnergy                       1191299961.600000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -686991216.000000
system.mem_ctrls.total_preEnergy                       803654736.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5538592550.400000
system.mem_ctrls.total_readEnergy                       6618276287.999997
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -732867471.360000
system.mem_ctrls.total_writeEnergy                       769953807.360000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -742130450350.078491
system.mem_ctrls.total_refreshEnergy                       770208720814.078491
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -231660612175.680115
system.mem_ctrls.total_actBackEnergy                       241476299510.399933
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -10246287308784.000000
system.mem_ctrls.total_preBackEnergy                       10633030499040.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.051478
system.cpu.totalNumCycles                       819022194.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       5075054.873876
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       176828828.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       401.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       42122195.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       61305375.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       7107637.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       223671986.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       235529989.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       122093433.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       337.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       722823.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       176828828.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       401.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       233266866.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       16.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       233266850.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       27482.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       61124040.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6935771.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       69083349.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       736065.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1375753.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       361304.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4996804
system.mem_ctrls.total_reads                       270962.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       11180.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       285943.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1891703.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       74631.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       269595.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
