

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_49_5'
================================================================
* Date:           Mon Jun 12 14:34:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        a9crc
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.000 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_5  |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    322|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|    398|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+-----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------+---------------+---------+----+---+-----+-----+
    |mux_245_1_1_1_U200  |mux_245_1_1_1  |        0|   0|  0|  113|    0|
    |mux_486_1_1_1_U201  |mux_486_1_1_1  |        0|   0|  0|  209|    0|
    +--------------------+---------------+---------+----+---+-----+-----+
    |Total               |               |        0|   0|  0|  322|    0|
    +--------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_465_p2    |         +|   0|  0|  13|           5|           1|
    |tmp_3_fu_535_p49      |         +|   0|  0|  14|           6|           6|
    |icmp_ln49_fu_459_p2   |      icmp|   0|  0|   9|           5|           5|
    |storemerge_fu_637_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  40|          18|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_134                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_664              |  5|   0|    5|          0|
    |i_fu_134                 |  5|   0|    5|          0|
    |storemerge_reg_672       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_49_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_49_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_49_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_49_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_49_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_49_5|  return value|
|p_address0           |  out|    5|   ap_memory|                                p|         array|
|p_ce0                |  out|    1|   ap_memory|                                p|         array|
|p_we0                |  out|    1|   ap_memory|                                p|         array|
|p_d0                 |  out|    1|   ap_memory|                                p|         array|
|dividend_48_reload   |   in|    1|     ap_none|               dividend_48_reload|        scalar|
|dividend_97_reload   |   in|    1|     ap_none|               dividend_97_reload|        scalar|
|dividend_98_reload   |   in|    1|     ap_none|               dividend_98_reload|        scalar|
|dividend_99_reload   |   in|    1|     ap_none|               dividend_99_reload|        scalar|
|dividend_100_reload  |   in|    1|     ap_none|              dividend_100_reload|        scalar|
|dividend_101_reload  |   in|    1|     ap_none|              dividend_101_reload|        scalar|
|dividend_102_reload  |   in|    1|     ap_none|              dividend_102_reload|        scalar|
|dividend_103_reload  |   in|    1|     ap_none|              dividend_103_reload|        scalar|
|dividend_104_reload  |   in|    1|     ap_none|              dividend_104_reload|        scalar|
|dividend_105_reload  |   in|    1|     ap_none|              dividend_105_reload|        scalar|
|dividend_106_reload  |   in|    1|     ap_none|              dividend_106_reload|        scalar|
|dividend_107_reload  |   in|    1|     ap_none|              dividend_107_reload|        scalar|
|dividend_108_reload  |   in|    1|     ap_none|              dividend_108_reload|        scalar|
|dividend_109_reload  |   in|    1|     ap_none|              dividend_109_reload|        scalar|
|dividend_110_reload  |   in|    1|     ap_none|              dividend_110_reload|        scalar|
|dividend_111_reload  |   in|    1|     ap_none|              dividend_111_reload|        scalar|
|dividend_112_reload  |   in|    1|     ap_none|              dividend_112_reload|        scalar|
|dividend_113_reload  |   in|    1|     ap_none|              dividend_113_reload|        scalar|
|dividend_114_reload  |   in|    1|     ap_none|              dividend_114_reload|        scalar|
|dividend_115_reload  |   in|    1|     ap_none|              dividend_115_reload|        scalar|
|dividend_116_reload  |   in|    1|     ap_none|              dividend_116_reload|        scalar|
|dividend_117_reload  |   in|    1|     ap_none|              dividend_117_reload|        scalar|
|dividend_118_reload  |   in|    1|     ap_none|              dividend_118_reload|        scalar|
|dividend_119_reload  |   in|    1|     ap_none|              dividend_119_reload|        scalar|
|startIdx_reload      |   in|    6|     ap_none|                  startIdx_reload|        scalar|
|dividend_120_reload  |   in|    1|     ap_none|              dividend_120_reload|        scalar|
|dividend_121_reload  |   in|    1|     ap_none|              dividend_121_reload|        scalar|
|dividend_122_reload  |   in|    1|     ap_none|              dividend_122_reload|        scalar|
|dividend_123_reload  |   in|    1|     ap_none|              dividend_123_reload|        scalar|
|dividend_124_reload  |   in|    1|     ap_none|              dividend_124_reload|        scalar|
|dividend_125_reload  |   in|    1|     ap_none|              dividend_125_reload|        scalar|
|dividend_126_reload  |   in|    1|     ap_none|              dividend_126_reload|        scalar|
|dividend_127_reload  |   in|    1|     ap_none|              dividend_127_reload|        scalar|
|dividend_128_reload  |   in|    1|     ap_none|              dividend_128_reload|        scalar|
|dividend_129_reload  |   in|    1|     ap_none|              dividend_129_reload|        scalar|
|dividend_130_reload  |   in|    1|     ap_none|              dividend_130_reload|        scalar|
|dividend_131_reload  |   in|    1|     ap_none|              dividend_131_reload|        scalar|
|dividend_132_reload  |   in|    1|     ap_none|              dividend_132_reload|        scalar|
|dividend_133_reload  |   in|    1|     ap_none|              dividend_133_reload|        scalar|
|dividend_134_reload  |   in|    1|     ap_none|              dividend_134_reload|        scalar|
|dividend_135_reload  |   in|    1|     ap_none|              dividend_135_reload|        scalar|
|dividend_136_reload  |   in|    1|     ap_none|              dividend_136_reload|        scalar|
|dividend_137_reload  |   in|    1|     ap_none|              dividend_137_reload|        scalar|
|dividend_138_reload  |   in|    1|     ap_none|              dividend_138_reload|        scalar|
|dividend_139_reload  |   in|    1|     ap_none|              dividend_139_reload|        scalar|
|dividend_140_reload  |   in|    1|     ap_none|              dividend_140_reload|        scalar|
|dividend_141_reload  |   in|    1|     ap_none|              dividend_141_reload|        scalar|
|dividend_142_reload  |   in|    1|     ap_none|              dividend_142_reload|        scalar|
|dividend_143_reload  |   in|    1|     ap_none|              dividend_143_reload|        scalar|
|icmp_ln45_lcssa      |   in|    1|     ap_none|                  icmp_ln45_lcssa|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%icmp_ln45_lcssa_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln45_lcssa"   --->   Operation 6 'read' 'icmp_ln45_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dividend_143_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_143_reload"   --->   Operation 7 'read' 'dividend_143_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dividend_142_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_142_reload"   --->   Operation 8 'read' 'dividend_142_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dividend_141_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_141_reload"   --->   Operation 9 'read' 'dividend_141_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dividend_140_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_140_reload"   --->   Operation 10 'read' 'dividend_140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dividend_139_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_139_reload"   --->   Operation 11 'read' 'dividend_139_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dividend_138_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_138_reload"   --->   Operation 12 'read' 'dividend_138_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dividend_137_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_137_reload"   --->   Operation 13 'read' 'dividend_137_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dividend_136_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_136_reload"   --->   Operation 14 'read' 'dividend_136_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dividend_135_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_135_reload"   --->   Operation 15 'read' 'dividend_135_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dividend_134_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_134_reload"   --->   Operation 16 'read' 'dividend_134_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dividend_133_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_133_reload"   --->   Operation 17 'read' 'dividend_133_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dividend_132_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_132_reload"   --->   Operation 18 'read' 'dividend_132_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dividend_131_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_131_reload"   --->   Operation 19 'read' 'dividend_131_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dividend_130_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_130_reload"   --->   Operation 20 'read' 'dividend_130_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%dividend_129_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_129_reload"   --->   Operation 21 'read' 'dividend_129_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dividend_128_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_128_reload"   --->   Operation 22 'read' 'dividend_128_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dividend_127_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_127_reload"   --->   Operation 23 'read' 'dividend_127_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dividend_126_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_126_reload"   --->   Operation 24 'read' 'dividend_126_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dividend_125_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_125_reload"   --->   Operation 25 'read' 'dividend_125_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dividend_124_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_124_reload"   --->   Operation 26 'read' 'dividend_124_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dividend_123_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_123_reload"   --->   Operation 27 'read' 'dividend_123_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dividend_122_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_122_reload"   --->   Operation 28 'read' 'dividend_122_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dividend_121_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_121_reload"   --->   Operation 29 'read' 'dividend_121_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dividend_120_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_120_reload"   --->   Operation 30 'read' 'dividend_120_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%startIdx_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %startIdx_reload"   --->   Operation 31 'read' 'startIdx_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dividend_119_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_119_reload"   --->   Operation 32 'read' 'dividend_119_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dividend_118_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_118_reload"   --->   Operation 33 'read' 'dividend_118_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dividend_117_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_117_reload"   --->   Operation 34 'read' 'dividend_117_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dividend_116_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_116_reload"   --->   Operation 35 'read' 'dividend_116_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dividend_115_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_115_reload"   --->   Operation 36 'read' 'dividend_115_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dividend_114_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_114_reload"   --->   Operation 37 'read' 'dividend_114_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dividend_113_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_113_reload"   --->   Operation 38 'read' 'dividend_113_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dividend_112_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_112_reload"   --->   Operation 39 'read' 'dividend_112_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dividend_111_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_111_reload"   --->   Operation 40 'read' 'dividend_111_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dividend_110_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_110_reload"   --->   Operation 41 'read' 'dividend_110_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dividend_109_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_109_reload"   --->   Operation 42 'read' 'dividend_109_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dividend_108_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_108_reload"   --->   Operation 43 'read' 'dividend_108_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dividend_107_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_107_reload"   --->   Operation 44 'read' 'dividend_107_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dividend_106_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_106_reload"   --->   Operation 45 'read' 'dividend_106_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dividend_105_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_105_reload"   --->   Operation 46 'read' 'dividend_105_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dividend_104_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_104_reload"   --->   Operation 47 'read' 'dividend_104_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dividend_103_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_103_reload"   --->   Operation 48 'read' 'dividend_103_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dividend_102_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_102_reload"   --->   Operation 49 'read' 'dividend_102_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dividend_101_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_101_reload"   --->   Operation 50 'read' 'dividend_101_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dividend_100_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_100_reload"   --->   Operation 51 'read' 'dividend_100_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dividend_99_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_99_reload"   --->   Operation 52 'read' 'dividend_99_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%dividend_98_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_98_reload"   --->   Operation 53 'read' 'dividend_98_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dividend_97_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_97_reload"   --->   Operation 54 'read' 'dividend_97_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dividend_48_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dividend_48_reload"   --->   Operation 55 'read' 'dividend_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body35"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../codes/crc.cpp:49]   --->   Operation 58 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.36ns)   --->   "%icmp_ln49 = icmp_eq  i5 %i_1, i5 24" [../codes/crc.cpp:49]   --->   Operation 59 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln49 = add i5 %i_1, i5 1" [../codes/crc.cpp:49]   --->   Operation 61 'add' 'add_ln49' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.body35.split_ifconv, void %for.body55.preheader.exitStub" [../codes/crc.cpp:49]   --->   Operation 62 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %i_1" [../codes/crc.cpp:52]   --->   Operation 63 'zext' 'zext_ln52' <Predicate = (!icmp_ln49 & !icmp_ln45_lcssa_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (3.20ns)   --->   "%tmp_2 = mux i1 @_ssdm_op_Mux.ap_auto.24i1.i5, i1 %dividend_48_reload_read, i1 %dividend_97_reload_read, i1 %dividend_98_reload_read, i1 %dividend_99_reload_read, i1 %dividend_100_reload_read, i1 %dividend_101_reload_read, i1 %dividend_102_reload_read, i1 %dividend_103_reload_read, i1 %dividend_104_reload_read, i1 %dividend_105_reload_read, i1 %dividend_106_reload_read, i1 %dividend_107_reload_read, i1 %dividend_108_reload_read, i1 %dividend_109_reload_read, i1 %dividend_110_reload_read, i1 %dividend_111_reload_read, i1 %dividend_112_reload_read, i1 %dividend_113_reload_read, i1 %dividend_114_reload_read, i1 %dividend_115_reload_read, i1 %dividend_116_reload_read, i1 %dividend_117_reload_read, i1 %dividend_118_reload_read, i1 %dividend_119_reload_read, i5 %i_1" [../codes/crc.cpp:52]   --->   Operation 64 'mux' 'tmp_2' <Predicate = (!icmp_ln49 & icmp_ln45_lcssa_read)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln55 = add i6 %zext_ln52, i6 %startIdx_reload_read" [../codes/crc.cpp:55]   --->   Operation 65 'add' 'add_ln55' <Predicate = (!icmp_ln49 & !icmp_ln45_lcssa_read)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (3.18ns)   --->   "%tmp_3 = mux i1 @_ssdm_op_Mux.ap_auto.48i1.i6, i1 %dividend_48_reload_read, i1 %dividend_97_reload_read, i1 %dividend_98_reload_read, i1 %dividend_99_reload_read, i1 %dividend_100_reload_read, i1 %dividend_101_reload_read, i1 %dividend_102_reload_read, i1 %dividend_103_reload_read, i1 %dividend_104_reload_read, i1 %dividend_105_reload_read, i1 %dividend_106_reload_read, i1 %dividend_107_reload_read, i1 %dividend_108_reload_read, i1 %dividend_109_reload_read, i1 %dividend_110_reload_read, i1 %dividend_111_reload_read, i1 %dividend_112_reload_read, i1 %dividend_113_reload_read, i1 %dividend_114_reload_read, i1 %dividend_115_reload_read, i1 %dividend_116_reload_read, i1 %dividend_117_reload_read, i1 %dividend_118_reload_read, i1 %dividend_119_reload_read, i1 %dividend_120_reload_read, i1 %dividend_121_reload_read, i1 %dividend_122_reload_read, i1 %dividend_123_reload_read, i1 %dividend_124_reload_read, i1 %dividend_125_reload_read, i1 %dividend_126_reload_read, i1 %dividend_127_reload_read, i1 %dividend_128_reload_read, i1 %dividend_129_reload_read, i1 %dividend_130_reload_read, i1 %dividend_131_reload_read, i1 %dividend_132_reload_read, i1 %dividend_133_reload_read, i1 %dividend_134_reload_read, i1 %dividend_135_reload_read, i1 %dividend_136_reload_read, i1 %dividend_137_reload_read, i1 %dividend_138_reload_read, i1 %dividend_139_reload_read, i1 %dividend_140_reload_read, i1 %dividend_141_reload_read, i1 %dividend_142_reload_read, i1 %dividend_143_reload_read, i6 %add_ln55" [../codes/crc.cpp:55]   --->   Operation 66 'mux' 'tmp_3' <Predicate = (!icmp_ln49 & !icmp_ln45_lcssa_read)> <Delay = 3.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.99ns)   --->   "%storemerge = select i1 %icmp_ln45_lcssa_read, i1 %tmp_2, i1 %tmp_3" [../codes/crc.cpp:52]   --->   Operation 67 'select' 'storemerge' <Predicate = (!icmp_ln49)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln49 = store i5 %add_ln49, i5 %i" [../codes/crc.cpp:49]   --->   Operation 68 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %i_1" [../codes/crc.cpp:49]   --->   Operation 69 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:50]   --->   Operation 70 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../codes/crc.cpp:49]   --->   Operation 71 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i1 %p, i64 0, i64 %zext_ln49" [../codes/crc.cpp:55]   --->   Operation 72 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln52 = store i1 %storemerge, i5 %p_addr" [../codes/crc.cpp:52]   --->   Operation 73 'store' 'store_ln52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body35" [../codes/crc.cpp:49]   --->   Operation 74 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dividend_48_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_97_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_98_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_99_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_100_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_101_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_102_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_103_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_104_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_105_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_106_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_107_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_108_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_109_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_110_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_111_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_112_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_113_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_114_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_115_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_116_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_117_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_118_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_119_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startIdx_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_120_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_121_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_122_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_123_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_124_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_125_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_126_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_127_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_128_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_129_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_130_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_131_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_132_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_133_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_134_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_135_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_136_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_137_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_138_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_139_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_140_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_141_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_142_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dividend_143_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln45_lcssa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 010]
icmp_ln45_lcssa_read     (read             ) [ 010]
dividend_143_reload_read (read             ) [ 000]
dividend_142_reload_read (read             ) [ 000]
dividend_141_reload_read (read             ) [ 000]
dividend_140_reload_read (read             ) [ 000]
dividend_139_reload_read (read             ) [ 000]
dividend_138_reload_read (read             ) [ 000]
dividend_137_reload_read (read             ) [ 000]
dividend_136_reload_read (read             ) [ 000]
dividend_135_reload_read (read             ) [ 000]
dividend_134_reload_read (read             ) [ 000]
dividend_133_reload_read (read             ) [ 000]
dividend_132_reload_read (read             ) [ 000]
dividend_131_reload_read (read             ) [ 000]
dividend_130_reload_read (read             ) [ 000]
dividend_129_reload_read (read             ) [ 000]
dividend_128_reload_read (read             ) [ 000]
dividend_127_reload_read (read             ) [ 000]
dividend_126_reload_read (read             ) [ 000]
dividend_125_reload_read (read             ) [ 000]
dividend_124_reload_read (read             ) [ 000]
dividend_123_reload_read (read             ) [ 000]
dividend_122_reload_read (read             ) [ 000]
dividend_121_reload_read (read             ) [ 000]
dividend_120_reload_read (read             ) [ 000]
startIdx_reload_read     (read             ) [ 000]
dividend_119_reload_read (read             ) [ 000]
dividend_118_reload_read (read             ) [ 000]
dividend_117_reload_read (read             ) [ 000]
dividend_116_reload_read (read             ) [ 000]
dividend_115_reload_read (read             ) [ 000]
dividend_114_reload_read (read             ) [ 000]
dividend_113_reload_read (read             ) [ 000]
dividend_112_reload_read (read             ) [ 000]
dividend_111_reload_read (read             ) [ 000]
dividend_110_reload_read (read             ) [ 000]
dividend_109_reload_read (read             ) [ 000]
dividend_108_reload_read (read             ) [ 000]
dividend_107_reload_read (read             ) [ 000]
dividend_106_reload_read (read             ) [ 000]
dividend_105_reload_read (read             ) [ 000]
dividend_104_reload_read (read             ) [ 000]
dividend_103_reload_read (read             ) [ 000]
dividend_102_reload_read (read             ) [ 000]
dividend_101_reload_read (read             ) [ 000]
dividend_100_reload_read (read             ) [ 000]
dividend_99_reload_read  (read             ) [ 000]
dividend_98_reload_read  (read             ) [ 000]
dividend_97_reload_read  (read             ) [ 000]
dividend_48_reload_read  (read             ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_1                      (load             ) [ 011]
icmp_ln49                (icmp             ) [ 010]
empty                    (speclooptripcount) [ 000]
add_ln49                 (add              ) [ 000]
br_ln49                  (br               ) [ 000]
zext_ln52                (zext             ) [ 000]
tmp_2                    (mux              ) [ 000]
add_ln55                 (add              ) [ 000]
tmp_3                    (mux              ) [ 000]
storemerge               (select           ) [ 011]
store_ln49               (store            ) [ 000]
zext_ln49                (zext             ) [ 000]
specpipeline_ln50        (specpipeline     ) [ 000]
specloopname_ln49        (specloopname     ) [ 000]
p_addr                   (getelementptr    ) [ 000]
store_ln52               (store            ) [ 000]
br_ln49                  (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dividend_48_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_48_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dividend_97_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_97_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dividend_98_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_98_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dividend_99_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_99_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dividend_100_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_100_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dividend_101_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_101_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dividend_102_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_102_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dividend_103_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_103_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dividend_104_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_104_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dividend_105_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_105_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dividend_106_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_106_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dividend_107_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_107_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dividend_108_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_108_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dividend_109_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_109_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dividend_110_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_110_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dividend_111_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_111_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dividend_112_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_112_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dividend_113_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_113_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dividend_114_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_114_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dividend_115_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_115_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dividend_116_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_116_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dividend_117_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_117_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dividend_118_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_118_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dividend_119_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_119_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="startIdx_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startIdx_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dividend_120_reload">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_120_reload"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dividend_121_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_121_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dividend_122_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_122_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dividend_123_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_123_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dividend_124_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_124_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dividend_125_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_125_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dividend_126_reload">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_126_reload"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dividend_127_reload">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_127_reload"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dividend_128_reload">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_128_reload"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dividend_129_reload">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_129_reload"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dividend_130_reload">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_130_reload"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dividend_131_reload">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_131_reload"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dividend_132_reload">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_132_reload"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dividend_133_reload">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_133_reload"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dividend_134_reload">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_134_reload"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dividend_135_reload">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_135_reload"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dividend_136_reload">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_136_reload"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dividend_137_reload">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_137_reload"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dividend_138_reload">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_138_reload"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="dividend_139_reload">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_139_reload"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="dividend_140_reload">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_140_reload"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="dividend_141_reload">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_141_reload"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="dividend_142_reload">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_142_reload"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="dividend_143_reload">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_143_reload"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="icmp_ln45_lcssa">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln45_lcssa"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i1.i5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.48i1.i6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln45_lcssa_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln45_lcssa_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="dividend_143_reload_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_143_reload_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="dividend_142_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_142_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="dividend_141_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_141_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="dividend_140_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_140_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="dividend_139_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_139_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="dividend_138_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_138_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dividend_137_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_137_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="dividend_136_reload_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_136_reload_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="dividend_135_reload_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_135_reload_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dividend_134_reload_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_134_reload_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="dividend_133_reload_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_133_reload_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dividend_132_reload_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_132_reload_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="dividend_131_reload_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_131_reload_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dividend_130_reload_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_130_reload_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dividend_129_reload_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_129_reload_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="dividend_128_reload_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_128_reload_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="dividend_127_reload_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_127_reload_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="dividend_126_reload_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_126_reload_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dividend_125_reload_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_125_reload_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="dividend_124_reload_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_124_reload_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="dividend_123_reload_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_123_reload_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="dividend_122_reload_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_122_reload_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="dividend_121_reload_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_121_reload_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="dividend_120_reload_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_120_reload_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="startIdx_reload_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="startIdx_reload_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="dividend_119_reload_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_119_reload_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="dividend_118_reload_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_118_reload_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="dividend_117_reload_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_117_reload_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="dividend_116_reload_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_116_reload_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="dividend_115_reload_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_115_reload_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="dividend_114_reload_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_114_reload_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="dividend_113_reload_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_113_reload_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="dividend_112_reload_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_112_reload_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="dividend_111_reload_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_111_reload_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="dividend_110_reload_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_110_reload_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="dividend_109_reload_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_109_reload_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="dividend_108_reload_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_108_reload_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="dividend_107_reload_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_107_reload_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="dividend_106_reload_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_106_reload_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="dividend_105_reload_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_105_reload_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="dividend_104_reload_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_104_reload_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="dividend_103_reload_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_103_reload_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="dividend_102_reload_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_102_reload_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="dividend_101_reload_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_101_reload_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="dividend_100_reload_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_100_reload_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="dividend_99_reload_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_99_reload_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="dividend_98_reload_read_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_98_reload_read/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="dividend_97_reload_read_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_97_reload_read/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="dividend_48_reload_read_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_48_reload_read/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln52_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="1"/>
<pin id="448" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln0_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="i_1_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln49_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln49_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln52_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="0" index="3" bw="1" slack="0"/>
<pin id="480" dir="0" index="4" bw="1" slack="0"/>
<pin id="481" dir="0" index="5" bw="1" slack="0"/>
<pin id="482" dir="0" index="6" bw="1" slack="0"/>
<pin id="483" dir="0" index="7" bw="1" slack="0"/>
<pin id="484" dir="0" index="8" bw="1" slack="0"/>
<pin id="485" dir="0" index="9" bw="1" slack="0"/>
<pin id="486" dir="0" index="10" bw="1" slack="0"/>
<pin id="487" dir="0" index="11" bw="1" slack="0"/>
<pin id="488" dir="0" index="12" bw="1" slack="0"/>
<pin id="489" dir="0" index="13" bw="1" slack="0"/>
<pin id="490" dir="0" index="14" bw="1" slack="0"/>
<pin id="491" dir="0" index="15" bw="1" slack="0"/>
<pin id="492" dir="0" index="16" bw="1" slack="0"/>
<pin id="493" dir="0" index="17" bw="1" slack="0"/>
<pin id="494" dir="0" index="18" bw="1" slack="0"/>
<pin id="495" dir="0" index="19" bw="1" slack="0"/>
<pin id="496" dir="0" index="20" bw="1" slack="0"/>
<pin id="497" dir="0" index="21" bw="1" slack="0"/>
<pin id="498" dir="0" index="22" bw="1" slack="0"/>
<pin id="499" dir="0" index="23" bw="1" slack="0"/>
<pin id="500" dir="0" index="24" bw="1" slack="0"/>
<pin id="501" dir="0" index="25" bw="5" slack="0"/>
<pin id="502" dir="1" index="26" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln55_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="0" index="3" bw="1" slack="0"/>
<pin id="540" dir="0" index="4" bw="1" slack="0"/>
<pin id="541" dir="0" index="5" bw="1" slack="0"/>
<pin id="542" dir="0" index="6" bw="1" slack="0"/>
<pin id="543" dir="0" index="7" bw="1" slack="0"/>
<pin id="544" dir="0" index="8" bw="1" slack="0"/>
<pin id="545" dir="0" index="9" bw="1" slack="0"/>
<pin id="546" dir="0" index="10" bw="1" slack="0"/>
<pin id="547" dir="0" index="11" bw="1" slack="0"/>
<pin id="548" dir="0" index="12" bw="1" slack="0"/>
<pin id="549" dir="0" index="13" bw="1" slack="0"/>
<pin id="550" dir="0" index="14" bw="1" slack="0"/>
<pin id="551" dir="0" index="15" bw="1" slack="0"/>
<pin id="552" dir="0" index="16" bw="1" slack="0"/>
<pin id="553" dir="0" index="17" bw="1" slack="0"/>
<pin id="554" dir="0" index="18" bw="1" slack="0"/>
<pin id="555" dir="0" index="19" bw="1" slack="0"/>
<pin id="556" dir="0" index="20" bw="1" slack="0"/>
<pin id="557" dir="0" index="21" bw="1" slack="0"/>
<pin id="558" dir="0" index="22" bw="1" slack="0"/>
<pin id="559" dir="0" index="23" bw="1" slack="0"/>
<pin id="560" dir="0" index="24" bw="1" slack="0"/>
<pin id="561" dir="0" index="25" bw="1" slack="0"/>
<pin id="562" dir="0" index="26" bw="1" slack="0"/>
<pin id="563" dir="0" index="27" bw="1" slack="0"/>
<pin id="564" dir="0" index="28" bw="1" slack="0"/>
<pin id="565" dir="0" index="29" bw="1" slack="0"/>
<pin id="566" dir="0" index="30" bw="1" slack="0"/>
<pin id="567" dir="0" index="31" bw="1" slack="0"/>
<pin id="568" dir="0" index="32" bw="1" slack="0"/>
<pin id="569" dir="0" index="33" bw="1" slack="0"/>
<pin id="570" dir="0" index="34" bw="1" slack="0"/>
<pin id="571" dir="0" index="35" bw="1" slack="0"/>
<pin id="572" dir="0" index="36" bw="1" slack="0"/>
<pin id="573" dir="0" index="37" bw="1" slack="0"/>
<pin id="574" dir="0" index="38" bw="1" slack="0"/>
<pin id="575" dir="0" index="39" bw="1" slack="0"/>
<pin id="576" dir="0" index="40" bw="1" slack="0"/>
<pin id="577" dir="0" index="41" bw="1" slack="0"/>
<pin id="578" dir="0" index="42" bw="1" slack="0"/>
<pin id="579" dir="0" index="43" bw="1" slack="0"/>
<pin id="580" dir="0" index="44" bw="1" slack="0"/>
<pin id="581" dir="0" index="45" bw="1" slack="0"/>
<pin id="582" dir="0" index="46" bw="1" slack="0"/>
<pin id="583" dir="0" index="47" bw="1" slack="0"/>
<pin id="584" dir="0" index="48" bw="1" slack="0"/>
<pin id="585" dir="0" index="49" bw="6" slack="0"/>
<pin id="586" dir="1" index="50" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="storemerge_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln49_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="0" index="1" bw="5" slack="0"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln49_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="654" class="1005" name="i_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="0"/>
<pin id="656" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="664" class="1005" name="i_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="1"/>
<pin id="666" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="storemerge_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="102" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="104" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="100" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="104" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="98" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="104" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="96" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="104" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="94" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="104" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="92" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="104" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="90" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="104" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="88" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="104" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="86" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="104" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="84" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="104" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="104" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="80" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="104" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="104" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="76" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="104" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="74" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="104" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="104" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="104" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="104" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="104" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="104" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="104" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="104" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="104" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="106" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="104" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="104" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="104" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="104" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="104" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="104" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="104" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="104" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="104" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="104" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="104" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="104" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="104" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="104" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="104" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="20" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="104" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="18" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="104" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="16" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="104" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="104" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="12" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="104" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="10" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="104" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="8" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="104" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="6" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="104" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="4" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="104" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="2" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="0" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="132" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="108" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="110" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="456" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="116" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="456" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="503"><net_src comp="118" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="504"><net_src comp="432" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="505"><net_src comp="426" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="506"><net_src comp="420" pin="2"/><net_sink comp="475" pin=3"/></net>

<net id="507"><net_src comp="414" pin="2"/><net_sink comp="475" pin=4"/></net>

<net id="508"><net_src comp="408" pin="2"/><net_sink comp="475" pin=5"/></net>

<net id="509"><net_src comp="402" pin="2"/><net_sink comp="475" pin=6"/></net>

<net id="510"><net_src comp="396" pin="2"/><net_sink comp="475" pin=7"/></net>

<net id="511"><net_src comp="390" pin="2"/><net_sink comp="475" pin=8"/></net>

<net id="512"><net_src comp="384" pin="2"/><net_sink comp="475" pin=9"/></net>

<net id="513"><net_src comp="378" pin="2"/><net_sink comp="475" pin=10"/></net>

<net id="514"><net_src comp="372" pin="2"/><net_sink comp="475" pin=11"/></net>

<net id="515"><net_src comp="366" pin="2"/><net_sink comp="475" pin=12"/></net>

<net id="516"><net_src comp="360" pin="2"/><net_sink comp="475" pin=13"/></net>

<net id="517"><net_src comp="354" pin="2"/><net_sink comp="475" pin=14"/></net>

<net id="518"><net_src comp="348" pin="2"/><net_sink comp="475" pin=15"/></net>

<net id="519"><net_src comp="342" pin="2"/><net_sink comp="475" pin=16"/></net>

<net id="520"><net_src comp="336" pin="2"/><net_sink comp="475" pin=17"/></net>

<net id="521"><net_src comp="330" pin="2"/><net_sink comp="475" pin=18"/></net>

<net id="522"><net_src comp="324" pin="2"/><net_sink comp="475" pin=19"/></net>

<net id="523"><net_src comp="318" pin="2"/><net_sink comp="475" pin=20"/></net>

<net id="524"><net_src comp="312" pin="2"/><net_sink comp="475" pin=21"/></net>

<net id="525"><net_src comp="306" pin="2"/><net_sink comp="475" pin=22"/></net>

<net id="526"><net_src comp="300" pin="2"/><net_sink comp="475" pin=23"/></net>

<net id="527"><net_src comp="294" pin="2"/><net_sink comp="475" pin=24"/></net>

<net id="528"><net_src comp="456" pin="1"/><net_sink comp="475" pin=25"/></net>

<net id="533"><net_src comp="471" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="288" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="587"><net_src comp="120" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="588"><net_src comp="432" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="589"><net_src comp="426" pin="2"/><net_sink comp="535" pin=2"/></net>

<net id="590"><net_src comp="420" pin="2"/><net_sink comp="535" pin=3"/></net>

<net id="591"><net_src comp="414" pin="2"/><net_sink comp="535" pin=4"/></net>

<net id="592"><net_src comp="408" pin="2"/><net_sink comp="535" pin=5"/></net>

<net id="593"><net_src comp="402" pin="2"/><net_sink comp="535" pin=6"/></net>

<net id="594"><net_src comp="396" pin="2"/><net_sink comp="535" pin=7"/></net>

<net id="595"><net_src comp="390" pin="2"/><net_sink comp="535" pin=8"/></net>

<net id="596"><net_src comp="384" pin="2"/><net_sink comp="535" pin=9"/></net>

<net id="597"><net_src comp="378" pin="2"/><net_sink comp="535" pin=10"/></net>

<net id="598"><net_src comp="372" pin="2"/><net_sink comp="535" pin=11"/></net>

<net id="599"><net_src comp="366" pin="2"/><net_sink comp="535" pin=12"/></net>

<net id="600"><net_src comp="360" pin="2"/><net_sink comp="535" pin=13"/></net>

<net id="601"><net_src comp="354" pin="2"/><net_sink comp="535" pin=14"/></net>

<net id="602"><net_src comp="348" pin="2"/><net_sink comp="535" pin=15"/></net>

<net id="603"><net_src comp="342" pin="2"/><net_sink comp="535" pin=16"/></net>

<net id="604"><net_src comp="336" pin="2"/><net_sink comp="535" pin=17"/></net>

<net id="605"><net_src comp="330" pin="2"/><net_sink comp="535" pin=18"/></net>

<net id="606"><net_src comp="324" pin="2"/><net_sink comp="535" pin=19"/></net>

<net id="607"><net_src comp="318" pin="2"/><net_sink comp="535" pin=20"/></net>

<net id="608"><net_src comp="312" pin="2"/><net_sink comp="535" pin=21"/></net>

<net id="609"><net_src comp="306" pin="2"/><net_sink comp="535" pin=22"/></net>

<net id="610"><net_src comp="300" pin="2"/><net_sink comp="535" pin=23"/></net>

<net id="611"><net_src comp="294" pin="2"/><net_sink comp="535" pin=24"/></net>

<net id="612"><net_src comp="282" pin="2"/><net_sink comp="535" pin=25"/></net>

<net id="613"><net_src comp="276" pin="2"/><net_sink comp="535" pin=26"/></net>

<net id="614"><net_src comp="270" pin="2"/><net_sink comp="535" pin=27"/></net>

<net id="615"><net_src comp="264" pin="2"/><net_sink comp="535" pin=28"/></net>

<net id="616"><net_src comp="258" pin="2"/><net_sink comp="535" pin=29"/></net>

<net id="617"><net_src comp="252" pin="2"/><net_sink comp="535" pin=30"/></net>

<net id="618"><net_src comp="246" pin="2"/><net_sink comp="535" pin=31"/></net>

<net id="619"><net_src comp="240" pin="2"/><net_sink comp="535" pin=32"/></net>

<net id="620"><net_src comp="234" pin="2"/><net_sink comp="535" pin=33"/></net>

<net id="621"><net_src comp="228" pin="2"/><net_sink comp="535" pin=34"/></net>

<net id="622"><net_src comp="222" pin="2"/><net_sink comp="535" pin=35"/></net>

<net id="623"><net_src comp="216" pin="2"/><net_sink comp="535" pin=36"/></net>

<net id="624"><net_src comp="210" pin="2"/><net_sink comp="535" pin=37"/></net>

<net id="625"><net_src comp="204" pin="2"/><net_sink comp="535" pin=38"/></net>

<net id="626"><net_src comp="198" pin="2"/><net_sink comp="535" pin=39"/></net>

<net id="627"><net_src comp="192" pin="2"/><net_sink comp="535" pin=40"/></net>

<net id="628"><net_src comp="186" pin="2"/><net_sink comp="535" pin=41"/></net>

<net id="629"><net_src comp="180" pin="2"/><net_sink comp="535" pin=42"/></net>

<net id="630"><net_src comp="174" pin="2"/><net_sink comp="535" pin=43"/></net>

<net id="631"><net_src comp="168" pin="2"/><net_sink comp="535" pin=44"/></net>

<net id="632"><net_src comp="162" pin="2"/><net_sink comp="535" pin=45"/></net>

<net id="633"><net_src comp="156" pin="2"/><net_sink comp="535" pin=46"/></net>

<net id="634"><net_src comp="150" pin="2"/><net_sink comp="535" pin=47"/></net>

<net id="635"><net_src comp="144" pin="2"/><net_sink comp="535" pin=48"/></net>

<net id="636"><net_src comp="529" pin="2"/><net_sink comp="535" pin=49"/></net>

<net id="642"><net_src comp="138" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="475" pin="26"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="535" pin="50"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="465" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="657"><net_src comp="134" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="667"><net_src comp="456" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="675"><net_src comp="637" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="445" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p | {2 }
 - Input state : 
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_48_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_97_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_98_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_99_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_100_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_101_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_102_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_103_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_104_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_105_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_106_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_107_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_108_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_109_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_110_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_111_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_112_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_113_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_114_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_115_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_116_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_117_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_118_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_119_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : startIdx_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_120_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_121_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_122_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_123_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_124_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_125_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_126_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_127_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_128_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_129_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_130_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_131_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_132_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_133_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_134_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_135_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_136_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_137_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_138_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_139_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_140_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_141_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_142_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : dividend_143_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_49_5 : icmp_ln45_lcssa | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln49 : 2
		add_ln49 : 2
		br_ln49 : 3
		zext_ln52 : 2
		tmp_2 : 2
		add_ln55 : 3
		tmp_3 : 4
		storemerge : 5
		store_ln49 : 3
	State 2
		p_addr : 1
		store_ln52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    mux   |             tmp_2_fu_475             |    0    |   113   |
|          |             tmp_3_fu_535             |    0    |   209   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln49_fu_465           |    0    |    13   |
|          |            add_ln55_fu_529           |    0    |    14   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln49_fu_459           |    0    |    9    |
|----------|--------------------------------------|---------|---------|
|  select  |           storemerge_fu_637          |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |   icmp_ln45_lcssa_read_read_fu_138   |    0    |    0    |
|          | dividend_143_reload_read_read_fu_144 |    0    |    0    |
|          | dividend_142_reload_read_read_fu_150 |    0    |    0    |
|          | dividend_141_reload_read_read_fu_156 |    0    |    0    |
|          | dividend_140_reload_read_read_fu_162 |    0    |    0    |
|          | dividend_139_reload_read_read_fu_168 |    0    |    0    |
|          | dividend_138_reload_read_read_fu_174 |    0    |    0    |
|          | dividend_137_reload_read_read_fu_180 |    0    |    0    |
|          | dividend_136_reload_read_read_fu_186 |    0    |    0    |
|          | dividend_135_reload_read_read_fu_192 |    0    |    0    |
|          | dividend_134_reload_read_read_fu_198 |    0    |    0    |
|          | dividend_133_reload_read_read_fu_204 |    0    |    0    |
|          | dividend_132_reload_read_read_fu_210 |    0    |    0    |
|          | dividend_131_reload_read_read_fu_216 |    0    |    0    |
|          | dividend_130_reload_read_read_fu_222 |    0    |    0    |
|          | dividend_129_reload_read_read_fu_228 |    0    |    0    |
|          | dividend_128_reload_read_read_fu_234 |    0    |    0    |
|          | dividend_127_reload_read_read_fu_240 |    0    |    0    |
|          | dividend_126_reload_read_read_fu_246 |    0    |    0    |
|          | dividend_125_reload_read_read_fu_252 |    0    |    0    |
|          | dividend_124_reload_read_read_fu_258 |    0    |    0    |
|          | dividend_123_reload_read_read_fu_264 |    0    |    0    |
|          | dividend_122_reload_read_read_fu_270 |    0    |    0    |
|          | dividend_121_reload_read_read_fu_276 |    0    |    0    |
|   read   | dividend_120_reload_read_read_fu_282 |    0    |    0    |
|          |   startIdx_reload_read_read_fu_288   |    0    |    0    |
|          | dividend_119_reload_read_read_fu_294 |    0    |    0    |
|          | dividend_118_reload_read_read_fu_300 |    0    |    0    |
|          | dividend_117_reload_read_read_fu_306 |    0    |    0    |
|          | dividend_116_reload_read_read_fu_312 |    0    |    0    |
|          | dividend_115_reload_read_read_fu_318 |    0    |    0    |
|          | dividend_114_reload_read_read_fu_324 |    0    |    0    |
|          | dividend_113_reload_read_read_fu_330 |    0    |    0    |
|          | dividend_112_reload_read_read_fu_336 |    0    |    0    |
|          | dividend_111_reload_read_read_fu_342 |    0    |    0    |
|          | dividend_110_reload_read_read_fu_348 |    0    |    0    |
|          | dividend_109_reload_read_read_fu_354 |    0    |    0    |
|          | dividend_108_reload_read_read_fu_360 |    0    |    0    |
|          | dividend_107_reload_read_read_fu_366 |    0    |    0    |
|          | dividend_106_reload_read_read_fu_372 |    0    |    0    |
|          | dividend_105_reload_read_read_fu_378 |    0    |    0    |
|          | dividend_104_reload_read_read_fu_384 |    0    |    0    |
|          | dividend_103_reload_read_read_fu_390 |    0    |    0    |
|          | dividend_102_reload_read_read_fu_396 |    0    |    0    |
|          | dividend_101_reload_read_read_fu_402 |    0    |    0    |
|          | dividend_100_reload_read_read_fu_408 |    0    |    0    |
|          |  dividend_99_reload_read_read_fu_414 |    0    |    0    |
|          |  dividend_98_reload_read_read_fu_420 |    0    |    0    |
|          |  dividend_97_reload_read_read_fu_426 |    0    |    0    |
|          |  dividend_48_reload_read_read_fu_432 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln52_fu_471           |    0    |    0    |
|          |           zext_ln49_fu_650           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   360   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_664   |    5   |
|     i_reg_654    |    5   |
|storemerge_reg_672|    1   |
+------------------+--------+
|       Total      |   11   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   360  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   360  |
+-----------+--------+--------+
