<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:m="http://schemas.microsoft.com/office/2004/12/omml"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 12">
<meta name=Originator content="Microsoft Word 12">
<link rel=File-List href="SIMECT_files/filelist.xml">
<link rel=Edit-Time-Data href="SIMECT_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
<title>SIMECT</title>
<link rel=themeData href="SIMECT_files/themedata.thmx">
<link rel=colorSchemeMapping href="SIMECT_files/colorschememapping.xml">
<!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:TrackMoves>false</w:TrackMoves>
  <w:TrackFormatting/>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:DoNotPromoteQF/>
  <w:LidThemeOther>EN-US</w:LidThemeOther>
  <w:LidThemeAsian>X-NONE</w:LidThemeAsian>
  <w:LidThemeComplexScript>X-NONE</w:LidThemeComplexScript>
  <w:Compatibility>
   <w:BreakWrappedTables/>
   <w:SnapToGridInCell/>
   <w:WrapTextWithPunct/>
   <w:UseAsianBreakRules/>
   <w:DontGrowAutofit/>
   <w:SplitPgBreakAndParaMark/>
   <w:DontVertAlignCellWithSp/>
   <w:DontBreakConstrainedForcedTables/>
   <w:DontVertAlignInTxbx/>
   <w:Word11KerningPairs/>
   <w:CachedColBalance/>
  </w:Compatibility>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
  <m:mathPr>
   <m:mathFont m:val="Cambria Math"/>
   <m:brkBin m:val="before"/>
   <m:brkBinSub m:val="--"/>
   <m:smallFrac m:val="off"/>
   <m:dispDef/>
   <m:lMargin m:val="0"/>
   <m:rMargin m:val="0"/>
   <m:defJc m:val="centerGroup"/>
   <m:wrapIndent m:val="1440"/>
   <m:intLim m:val="subSup"/>
   <m:naryLim m:val="undOvr"/>
  </m:mathPr></w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" DefUnhideWhenUsed="true"
  DefSemiHidden="true" DefQFormat="false" DefPriority="99"
  LatentStyleCount="267">
  <w:LsdException Locked="false" Priority="0" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Normal"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="heading 1"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="heading 2"/>
  <w:LsdException Locked="false" Priority="9" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="heading 3"/>
  <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 4"/>
  <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 5"/>
  <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 6"/>
  <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 7"/>
  <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 8"/>
  <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 9"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 1"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 2"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 3"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 4"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 5"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 6"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 7"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 8"/>
  <w:LsdException Locked="false" Priority="39" Name="toc 9"/>
  <w:LsdException Locked="false" Priority="35" QFormat="true" Name="caption"/>
  <w:LsdException Locked="false" Priority="10" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Title"/>
  <w:LsdException Locked="false" Priority="1" Name="Default Paragraph Font"/>
  <w:LsdException Locked="false" Priority="11" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Subtitle"/>
  <w:LsdException Locked="false" Priority="22" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Strong"/>
  <w:LsdException Locked="false" Priority="20" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Emphasis"/>
  <w:LsdException Locked="false" Priority="59" SemiHidden="false"
   UnhideWhenUsed="false" Name="Table Grid"/>
  <w:LsdException Locked="false" UnhideWhenUsed="false" Name="Placeholder Text"/>
  <w:LsdException Locked="false" Priority="1" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="No Spacing"/>
  <w:LsdException Locked="false" Priority="60" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Shading"/>
  <w:LsdException Locked="false" Priority="61" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light List"/>
  <w:LsdException Locked="false" Priority="62" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Grid"/>
  <w:LsdException Locked="false" Priority="63" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 1"/>
  <w:LsdException Locked="false" Priority="64" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 2"/>
  <w:LsdException Locked="false" Priority="65" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 1"/>
  <w:LsdException Locked="false" Priority="66" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 2"/>
  <w:LsdException Locked="false" Priority="67" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 1"/>
  <w:LsdException Locked="false" Priority="68" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 2"/>
  <w:LsdException Locked="false" Priority="69" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 3"/>
  <w:LsdException Locked="false" Priority="70" SemiHidden="false"
   UnhideWhenUsed="false" Name="Dark List"/>
  <w:LsdException Locked="false" Priority="71" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Shading"/>
  <w:LsdException Locked="false" Priority="72" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful List"/>
  <w:LsdException Locked="false" Priority="73" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Grid"/>
  <w:LsdException Locked="false" Priority="60" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Shading Accent 1"/>
  <w:LsdException Locked="false" Priority="61" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light List Accent 1"/>
  <w:LsdException Locked="false" Priority="62" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Grid Accent 1"/>
  <w:LsdException Locked="false" Priority="63" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 1 Accent 1"/>
  <w:LsdException Locked="false" Priority="64" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="65" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 1 Accent 1"/>
  <w:LsdException Locked="false" UnhideWhenUsed="false" Name="Revision"/>
  <w:LsdException Locked="false" Priority="34" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="List Paragraph"/>
  <w:LsdException Locked="false" Priority="29" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Quote"/>
  <w:LsdException Locked="false" Priority="30" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Intense Quote"/>
  <w:LsdException Locked="false" Priority="66" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="67" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 1 Accent 1"/>
  <w:LsdException Locked="false" Priority="68" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 2 Accent 1"/>
  <w:LsdException Locked="false" Priority="69" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 3 Accent 1"/>
  <w:LsdException Locked="false" Priority="70" SemiHidden="false"
   UnhideWhenUsed="false" Name="Dark List Accent 1"/>
  <w:LsdException Locked="false" Priority="71" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Shading Accent 1"/>
  <w:LsdException Locked="false" Priority="72" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful List Accent 1"/>
  <w:LsdException Locked="false" Priority="73" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Grid Accent 1"/>
  <w:LsdException Locked="false" Priority="60" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Shading Accent 2"/>
  <w:LsdException Locked="false" Priority="61" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light List Accent 2"/>
  <w:LsdException Locked="false" Priority="62" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Grid Accent 2"/>
  <w:LsdException Locked="false" Priority="63" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 1 Accent 2"/>
  <w:LsdException Locked="false" Priority="64" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="65" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 1 Accent 2"/>
  <w:LsdException Locked="false" Priority="66" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="67" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 1 Accent 2"/>
  <w:LsdException Locked="false" Priority="68" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 2 Accent 2"/>
  <w:LsdException Locked="false" Priority="69" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 3 Accent 2"/>
  <w:LsdException Locked="false" Priority="70" SemiHidden="false"
   UnhideWhenUsed="false" Name="Dark List Accent 2"/>
  <w:LsdException Locked="false" Priority="71" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Shading Accent 2"/>
  <w:LsdException Locked="false" Priority="72" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful List Accent 2"/>
  <w:LsdException Locked="false" Priority="73" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Grid Accent 2"/>
  <w:LsdException Locked="false" Priority="60" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Shading Accent 3"/>
  <w:LsdException Locked="false" Priority="61" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light List Accent 3"/>
  <w:LsdException Locked="false" Priority="62" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Grid Accent 3"/>
  <w:LsdException Locked="false" Priority="63" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 1 Accent 3"/>
  <w:LsdException Locked="false" Priority="64" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="65" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 1 Accent 3"/>
  <w:LsdException Locked="false" Priority="66" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="67" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 1 Accent 3"/>
  <w:LsdException Locked="false" Priority="68" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 2 Accent 3"/>
  <w:LsdException Locked="false" Priority="69" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 3 Accent 3"/>
  <w:LsdException Locked="false" Priority="70" SemiHidden="false"
   UnhideWhenUsed="false" Name="Dark List Accent 3"/>
  <w:LsdException Locked="false" Priority="71" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Shading Accent 3"/>
  <w:LsdException Locked="false" Priority="72" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful List Accent 3"/>
  <w:LsdException Locked="false" Priority="73" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Grid Accent 3"/>
  <w:LsdException Locked="false" Priority="60" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Shading Accent 4"/>
  <w:LsdException Locked="false" Priority="61" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light List Accent 4"/>
  <w:LsdException Locked="false" Priority="62" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Grid Accent 4"/>
  <w:LsdException Locked="false" Priority="63" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 1 Accent 4"/>
  <w:LsdException Locked="false" Priority="64" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="65" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 1 Accent 4"/>
  <w:LsdException Locked="false" Priority="66" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="67" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 1 Accent 4"/>
  <w:LsdException Locked="false" Priority="68" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 2 Accent 4"/>
  <w:LsdException Locked="false" Priority="69" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 3 Accent 4"/>
  <w:LsdException Locked="false" Priority="70" SemiHidden="false"
   UnhideWhenUsed="false" Name="Dark List Accent 4"/>
  <w:LsdException Locked="false" Priority="71" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Shading Accent 4"/>
  <w:LsdException Locked="false" Priority="72" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful List Accent 4"/>
  <w:LsdException Locked="false" Priority="73" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Grid Accent 4"/>
  <w:LsdException Locked="false" Priority="60" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Shading Accent 5"/>
  <w:LsdException Locked="false" Priority="61" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light List Accent 5"/>
  <w:LsdException Locked="false" Priority="62" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Grid Accent 5"/>
  <w:LsdException Locked="false" Priority="63" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 1 Accent 5"/>
  <w:LsdException Locked="false" Priority="64" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="65" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 1 Accent 5"/>
  <w:LsdException Locked="false" Priority="66" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="67" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 1 Accent 5"/>
  <w:LsdException Locked="false" Priority="68" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 2 Accent 5"/>
  <w:LsdException Locked="false" Priority="69" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 3 Accent 5"/>
  <w:LsdException Locked="false" Priority="70" SemiHidden="false"
   UnhideWhenUsed="false" Name="Dark List Accent 5"/>
  <w:LsdException Locked="false" Priority="71" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Shading Accent 5"/>
  <w:LsdException Locked="false" Priority="72" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful List Accent 5"/>
  <w:LsdException Locked="false" Priority="73" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Grid Accent 5"/>
  <w:LsdException Locked="false" Priority="60" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Shading Accent 6"/>
  <w:LsdException Locked="false" Priority="61" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light List Accent 6"/>
  <w:LsdException Locked="false" Priority="62" SemiHidden="false"
   UnhideWhenUsed="false" Name="Light Grid Accent 6"/>
  <w:LsdException Locked="false" Priority="63" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 1 Accent 6"/>
  <w:LsdException Locked="false" Priority="64" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Shading 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="65" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 1 Accent 6"/>
  <w:LsdException Locked="false" Priority="66" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium List 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="67" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 1 Accent 6"/>
  <w:LsdException Locked="false" Priority="68" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 2 Accent 6"/>
  <w:LsdException Locked="false" Priority="69" SemiHidden="false"
   UnhideWhenUsed="false" Name="Medium Grid 3 Accent 6"/>
  <w:LsdException Locked="false" Priority="70" SemiHidden="false"
   UnhideWhenUsed="false" Name="Dark List Accent 6"/>
  <w:LsdException Locked="false" Priority="71" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Shading Accent 6"/>
  <w:LsdException Locked="false" Priority="72" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful List Accent 6"/>
  <w:LsdException Locked="false" Priority="73" SemiHidden="false"
   UnhideWhenUsed="false" Name="Colorful Grid Accent 6"/>
  <w:LsdException Locked="false" Priority="19" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Subtle Emphasis"/>
  <w:LsdException Locked="false" Priority="21" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Intense Emphasis"/>
  <w:LsdException Locked="false" Priority="31" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Subtle Reference"/>
  <w:LsdException Locked="false" Priority="32" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Intense Reference"/>
  <w:LsdException Locked="false" Priority="33" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="Book Title"/>
  <w:LsdException Locked="false" Priority="37" Name="Bibliography"/>
  <w:LsdException Locked="false" Priority="39" SemiHidden="false"
   UnhideWhenUsed="false" QFormat="true" Name="TOC Heading"/>
 </w:LatentStyles>
</xml><![endif]-->
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Wingdings;
	panose-1:5 0 0 0 0 0 0 0 0 0;
	mso-font-charset:2;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:0 268435456 0 0 -2147483648 0;}
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;
	mso-font-charset:1;
	mso-generic-font-family:roman;
	mso-font-format:other;
	mso-font-pitch:variable;
	mso-font-signature:0 0 0 0 0 0;}
@font-face
	{font-family:Cambria;
	panose-1:2 4 5 3 5 4 6 3 2 4;
	mso-font-charset:0;
	mso-generic-font-family:roman;
	mso-font-pitch:variable;
	mso-font-signature:-1610611985 1073741899 0 0 159 0;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:-1610611985 1073750139 0 0 159 0;}
@font-face
	{font-family:Tahoma;
	panose-1:2 11 6 4 3 5 4 4 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:1627400839 -2147483648 8 0 66047 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-parent:"";
	margin-top:0in;
	margin-right:0in;
	margin-bottom:10.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
h1
	{mso-style-priority:9;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-link:"Heading 1 Char";
	margin-top:24.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:1;
	font-size:14.0pt;
	font-family:"Cambria","serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	color:#365F91;}
h2
	{mso-style-priority:9;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-link:"Heading 2 Char";
	margin-top:10.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:2;
	font-size:13.0pt;
	font-family:"Cambria","serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	color:#4F81BD;}
h3
	{mso-style-priority:9;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-link:"Heading 3 Char";
	margin-top:10.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:3;
	font-size:11.0pt;
	font-family:"Cambria","serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	color:#4F81BD;}
p.MsoToc1, li.MsoToc1, div.MsoToc1
	{mso-style-update:auto;
	mso-style-noshow:yes;
	mso-style-priority:39;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:5.0pt;
	margin-left:0in;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.MsoToc2, li.MsoToc2, div.MsoToc2
	{mso-style-update:auto;
	mso-style-noshow:yes;
	mso-style-priority:39;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:5.0pt;
	margin-left:11.0pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.MsoToc3, li.MsoToc3, div.MsoToc3
	{mso-style-update:auto;
	mso-style-noshow:yes;
	mso-style-priority:39;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:5.0pt;
	margin-left:22.0pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.MsoHeader, li.MsoHeader, div.MsoHeader
	{mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-link:"Header Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.MsoFooter, li.MsoFooter, div.MsoFooter
	{mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-link:"Footer Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
a:link, span.MsoHyperlink
	{mso-style-noshow:yes;
	mso-style-priority:99;
	color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{mso-style-noshow:yes;
	mso-style-priority:99;
	color:purple;
	text-decoration:underline;
	text-underline:single;}
p.MsoAcetate, li.MsoAcetate, div.MsoAcetate
	{mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-link:"Balloon Text Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:8.0pt;
	font-family:"Tahoma","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;}
p.MsoNoSpacing, li.MsoNoSpacing, div.MsoNoSpacing
	{mso-style-priority:1;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	mso-style-link:"No Spacing Char";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.MsoListParagraph, li.MsoListParagraph, div.MsoListParagraph
	{mso-style-priority:34;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:10.0pt;
	margin-left:.5in;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.MsoTocHeading, li.MsoTocHeading, div.MsoTocHeading
	{mso-style-priority:39;
	mso-style-unhide:no;
	mso-style-qformat:yes;
	margin-top:24.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	font-size:14.0pt;
	font-family:"Cambria","serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";
	color:#365F91;
	font-weight:bold;}
span.Heading1Char
	{mso-style-name:"Heading 1 Char";
	mso-style-priority:9;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"Heading 1";
	font-family:"Cambria","serif";
	mso-ascii-font-family:Cambria;
	mso-hansi-font-family:Cambria;
	color:#365F91;
	font-weight:bold;}
span.Heading2Char
	{mso-style-name:"Heading 2 Char";
	mso-style-noshow:yes;
	mso-style-priority:9;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"Heading 2";
	font-family:"Cambria","serif";
	mso-ascii-font-family:Cambria;
	mso-hansi-font-family:Cambria;
	color:#4F81BD;
	font-weight:bold;}
span.Heading3Char
	{mso-style-name:"Heading 3 Char";
	mso-style-noshow:yes;
	mso-style-priority:9;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"Heading 3";
	font-family:"Cambria","serif";
	mso-ascii-font-family:Cambria;
	mso-hansi-font-family:Cambria;
	color:#4F81BD;
	font-weight:bold;}
span.HeaderChar
	{mso-style-name:"Header Char";
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:Header;}
span.FooterChar
	{mso-style-name:"Footer Char";
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:Footer;}
span.BalloonTextChar
	{mso-style-name:"Balloon Text Char";
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"Balloon Text";
	font-family:"Tahoma","sans-serif";
	mso-ascii-font-family:Tahoma;
	mso-hansi-font-family:Tahoma;
	mso-bidi-font-family:Tahoma;}
span.NoSpacingChar
	{mso-style-name:"No Spacing Char";
	mso-style-unhide:no;
	mso-style-locked:yes;
	mso-style-link:"No Spacing";
	font-family:"Calibri","sans-serif";
	mso-ascii-font-family:Calibri;
	mso-hansi-font-family:Calibri;}
p.msolistparagraphcxspfirst, li.msolistparagraphcxspfirst, div.msolistparagraphcxspfirst
	{mso-style-name:msolistparagraphcxspfirst;
	mso-style-unhide:no;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:.5in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.msolistparagraphcxspmiddle, li.msolistparagraphcxspmiddle, div.msolistparagraphcxspmiddle
	{mso-style-name:msolistparagraphcxspmiddle;
	mso-style-unhide:no;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:.5in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.msolistparagraphcxsplast, li.msolistparagraphcxsplast, div.msolistparagraphcxsplast
	{mso-style-name:msolistparagraphcxsplast;
	mso-style-unhide:no;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:10.0pt;
	margin-left:.5in;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;
	mso-bidi-font-family:"Times New Roman";}
p.encadr, li.encadr, div.encadr
	{mso-style-name:encadré;
	mso-style-unhide:no;
	margin:0in;
	margin-bottom:.0001pt;
	line-height:115%;
	mso-pagination:widow-orphan;
	font-size:9.0pt;
	font-family:"Courier New";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;}
p.msochpdefault, li.msochpdefault, div.msochpdefault
	{mso-style-name:msochpdefault;
	mso-style-unhide:no;
	mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman","serif";
	mso-fareast-font-family:"Times New Roman";
	mso-fareast-theme-font:minor-fareast;}
.MsoChpDefault
	{mso-style-type:export-only;
	mso-default-props:yes;
	font-size:10.0pt;
	mso-ansi-font-size:10.0pt;
	mso-bidi-font-size:10.0pt;}
@page Section1
	{size:595.3pt 841.9pt;
	margin:70.85pt 70.85pt 70.85pt 70.85pt;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-priority:99;
	mso-style-qformat:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman","serif";}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="4098"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>

<div class=Section1>

<p class=MsoNormal><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 align=left
 style='border-collapse:collapse;mso-yfti-tbllook:1184;mso-table-lspace:9.35pt;
 margin-left:7.1pt;mso-table-rspace:9.35pt;margin-right:7.1pt;mso-table-anchor-vertical:
 paragraph;mso-table-anchor-horizontal:column;mso-table-left:left;mso-padding-alt:
 0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;height:.7in'>
  <td width=96 valign=top style='width:1.0in;border:none;border-right:solid white 1.0pt;
  background:#17365D;padding:0in 5.4pt 0in 5.4pt;height:.7in'>
  <p class=MsoNormal style='mso-element:frame;mso-element-frame-hspace:9.35pt;
  mso-element-wrap:around;mso-element-anchor-vertical:paragraph;mso-element-anchor-horizontal:
  column;mso-height-rule:exactly'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>
  </td>
  <td width=168 valign=bottom style='width:1.75in;background:#17365D;
  padding:0in 5.4pt 0in 5.4pt;height:.7in'>
  <p class=MsoNoSpacing style='mso-element:frame;mso-element-frame-hspace:9.35pt;
  mso-element-wrap:around;mso-element-anchor-vertical:paragraph;mso-element-anchor-horizontal:
  column;mso-height-rule:exactly'><b><span style='font-size:36.0pt;font-family:
  "Cambria","serif";mso-no-proof:yes'>2011</span></b><span style='mso-no-proof:
  yes'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;mso-yfti-lastrow:yes;height:2.0in'>
  <td width=96 valign=top style='width:1.0in;border:none;border-right:solid black 1.0pt;
  padding:0in 5.4pt 0in 5.4pt;height:2.0in'>
  <p class=MsoNormal style='mso-element:frame;mso-element-frame-hspace:9.35pt;
  mso-element-wrap:around;mso-element-anchor-vertical:paragraph;mso-element-anchor-horizontal:
  column;mso-height-rule:exactly'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>
  </td>
  <td width=168 style='width:1.75in;padding:0in 5.4pt 0in 5.4pt;height:2.0in'>
  <p class=MsoNoSpacing style='mso-element:frame;mso-element-frame-hspace:9.35pt;
  mso-element-wrap:around;mso-element-anchor-vertical:paragraph;mso-element-anchor-horizontal:
  column;mso-height-rule:exactly'><span style='font-family:"Times New Roman","serif";
  mso-no-proof:yes'>SUPELEC - Department of Signal Processing and Electronic
  Systems </span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  <p class=MsoNoSpacing style='mso-element:frame;mso-element-frame-hspace:9.35pt;
  mso-element-wrap:around;mso-element-anchor-vertical:paragraph;mso-element-anchor-horizontal:
  column;mso-height-rule:exactly'><span style='color:#76923C;mso-no-proof:yes'>&nbsp;</span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  <p class=MsoNoSpacing style='mso-element:frame;mso-element-frame-hspace:9.35pt;
  mso-element-wrap:around;mso-element-anchor-vertical:paragraph;mso-element-anchor-horizontal:
  column;mso-height-rule:exactly'><span style='font-family:"Times New Roman","serif";
  mso-no-proof:yes'>Philippe BENABES and Catalin-Adrian TUGUI</span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 align=left
 width="100%" style='width:100.0%;border-collapse:collapse;mso-yfti-tbllook:
 1184;mso-table-lspace:9.35pt;margin-left:7.1pt;mso-table-rspace:9.35pt;
 margin-right:7.1pt;mso-table-anchor-vertical:paragraph;mso-table-anchor-horizontal:
 column;mso-table-left:left;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes'>
  <td valign=top style='padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNoSpacing style='mso-element:frame;mso-element-frame-hspace:9.35pt;
  mso-element-wrap:around;mso-element-anchor-vertical:paragraph;mso-element-anchor-horizontal:
  column;mso-height-rule:exactly'><b><span style='font-size:36.0pt;color:#76923C;
  text-transform:uppercase;mso-no-proof:yes'>[</span></b><b><span
  style='font-size:36.0pt;text-transform:uppercase;mso-no-proof:yes'>SIMECT<span
  style='color:#76923C'>]</span></span></b><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;mso-yfti-lastrow:yes'>
  <td valign=top style='padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNoSpacing style='mso-element:frame;mso-element-frame-hspace:9.35pt;
  mso-element-wrap:around;mso-element-anchor-vertical:paragraph;mso-element-anchor-horizontal:
  column;mso-height-rule:exactly'><span style='mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  A tool for SImulation and Macromodel Extraction of analog CT functions<o:p></o:p></span></p>
  </td>
 </tr>
</table>

<span style='font-size:11.0pt;font-family:"Calibri","sans-serif";mso-fareast-font-family:
"Times New Roman";mso-bidi-font-family:"Times New Roman";mso-ansi-language:
EN-US;mso-fareast-language:EN-US;mso-bidi-language:AR-SA;mso-no-proof:yes'><br
clear=all style='page-break-before:always'>
</span>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoTocHeading align=center style='text-align:center'><span
style='mso-no-proof:yes'>Table of Contents<o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoToc1><span style='mso-no-proof:yes'><a href="#_Toc292917999">1.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>SIMECT Overview<span style='color:windowtext;display:none;mso-hide:all;
text-decoration:none;text-underline:none'>.. 3</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918000">1.1.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Tool presentation<span style='color:windowtext;display:none;mso-hide:
all;text-decoration:none;text-underline:none'>. 3</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918001">1.2.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Supported topologies<span style='color:windowtext;display:none;
mso-hide:all;text-decoration:none;text-underline:none'>. 3</span></a><o:p></o:p></span></p>

<p class=MsoToc1><span style='mso-no-proof:yes'><a href="#_Toc292918002">2.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>SIMECT configuration<span style='color:windowtext;display:none;
mso-hide:all;text-decoration:none;text-underline:none'>. 4</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918003">2.1.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Prerequisites<span style='color:windowtext;display:none;mso-hide:all;
text-decoration:none;text-underline:none'>. 4</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918004">2.2.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Package contents<span style='color:windowtext;display:none;mso-hide:
all;text-decoration:none;text-underline:none'>. 4</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918005">2.3.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Environment configuration<span style='color:windowtext;display:none;
mso-hide:all;text-decoration:none;text-underline:none'>. 5</span></a><o:p></o:p></span></p>

<p class=MsoToc1><span style='mso-no-proof:yes'><a href="#_Toc292918006">3.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Design Steps<span style='color:windowtext;display:none;mso-hide:all;
text-decoration:none;text-underline:none'>. 5</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918007">3.1.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Circuit schematic entry and parameterization<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 5</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918008">3.2.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Creation of the testbench schematic<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 6</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918009">3.3.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Simulation and macro-model extraction using SIMECT_GUI<span
style='color:windowtext;display:none;mso-hide:all;text-decoration:none;
text-underline:none'> 9</span></a><o:p></o:p></span></p>

<p class=MsoToc3><span style='mso-no-proof:yes'><a href="#_Toc292918010">3.3.1.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Interface overview<span style='color:windowtext;display:none;mso-hide:
all;text-decoration:none;text-underline:none'>.. 9</span></a><o:p></o:p></span></p>

<p class=MsoToc3><span style='mso-no-proof:yes'><a href="#_Toc292918011">3.3.2.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Setting up the SIMECT_GUI simulations<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 13</span></a><o:p></o:p></span></p>

<p class=MsoToc3><span style='mso-no-proof:yes'><a href="#_Toc292918012">3.3.3.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Setting up the multi-machine simulations<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 13</span></a><o:p></o:p></span></p>

<p class=MsoToc3><span style='mso-no-proof:yes'><a href="#_Toc292918013">3.3.4.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Saving and loading SIMECT settings<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 14</span></a><o:p></o:p></span></p>

<p class=MsoToc3><span style='mso-no-proof:yes'><a href="#_Toc292918014">3.3.5.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Automatic generation of the simulation sources<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 15</span></a><o:p></o:p></span></p>

<p class=MsoToc3><span style='mso-no-proof:yes'><a href="#_Toc292918015">3.3.6.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Simulation of subcircuits and selection of the Netlist/View type<span
style='color:windowtext;display:none;mso-hide:all;text-decoration:none;
text-underline:none'>. 16</span></a><o:p></o:p></span></p>

<p class=MsoToc3><span style='mso-no-proof:yes'><a href="#_Toc292918016">3.3.7.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Running analog simulations<span style='color:windowtext;display:none;
mso-hide:all;text-decoration:none;text-underline:none'>. 17</span></a><o:p></o:p></span></p>

<p class=MsoToc3><span style='mso-no-proof:yes'><a href="#_Toc292918017">3.3.8.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Macro-models extraction<span style='color:windowtext;display:none;
mso-hide:all;text-decoration:none;text-underline:none'>. 18</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918018">3.4.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Batch-mode simulations using SIMECT<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 19</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918019">3.5.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Performing optimizations using SIMECT_GUI or SIMECT_PAR<span
style='color:windowtext;display:none;mso-hide:all;text-decoration:none;
text-underline:none'>. 21</span></a><o:p></o:p></span></p>

<p class=MsoToc1><span style='mso-no-proof:yes'><a href="#_Toc292918020">4.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Design examples<span style='color:windowtext;display:none;mso-hide:all;
text-decoration:none;text-underline:none'>. 22</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918021">4.1.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Unipolar voltage to unipolar voltage source<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 23</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918022">4.2.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Differential voltage to unipolar current source<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 28</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918023">4.3.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Unipolarcurrent to differential voltage source<span style='color:windowtext;
display:none;mso-hide:all;text-decoration:none;text-underline:none'>. 34</span></a><o:p></o:p></span></p>

<p class=MsoToc2><span style='mso-no-proof:yes'><a href="#_Toc292918024">4.4.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Differential current to differential current source<span
style='color:windowtext;display:none;mso-hide:all;text-decoration:none;
text-underline:none'>. 41</span></a><o:p></o:p></span></p>

<p class=MsoToc1><span style='mso-no-proof:yes'><a href="#_Toc292918025">5.<span
style='color:windowtext;text-decoration:none;text-underline:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>Optimization example<span style='color:windowtext;display:none;
mso-hide:all;text-decoration:none;text-underline:none'>. 50</span></a><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<h1 style='margin-left:.25in;text-align:justify;text-indent:-.25in'><a
name="_Toc292917999"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>1.</span></a><span style='mso-bookmark:_Toc292917999'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='mso-bookmark:_Toc292917999'><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'>SIMECT Overview</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h1>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.3pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918000"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>1.1.</span></a><span
style='mso-bookmark:_Toc292918000'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918000'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Tool
presentation</span></span><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>SIMECT
is a tool intended for the design, simulation and optimization of complex CT
functions by using an analog macro-modeling technique.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>SIMECT
involves a suite of algorithms and programming paradigms including CADENCE
Virtuoso Analog Design Environment, MATLAB, SIMULINK, VHDL-AMS, Verilog-A in
order to create a very flexible analog design framework.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
tool consists of three major applications, assisting the designer through the
entire conception process:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>a user-friendly graphical component (<b>SIMECT_GUI.m</b>)
intended for initial circuit design, analysis, parametric simulations,
high-level exploration and macro-models extraction;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>a batch component (<b>SIMECT.m</b>) which
can be used for rapid analyses, scripting, further algorithmic development and
regressions;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>an optimization component (<b>SIMECT_PAR.m</b>)
implementing a semi-automatic optimization method for transistor-level
components.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shapetype id="_x0000_t75"
 coordsize="21600,21600" o:spt="75" o:preferrelative="t" path="m@4@5l@4@11@9@11@9@5xe"
 filled="f" stroked="f">
 <v:stroke joinstyle="miter"/>
 <v:formulas>
  <v:f eqn="if lineDrawn pixelLineWidth 0"/>
  <v:f eqn="sum @0 1 0"/>
  <v:f eqn="sum 0 0 @1"/>
  <v:f eqn="prod @2 1 2"/>
  <v:f eqn="prod @3 21600 pixelWidth"/>
  <v:f eqn="prod @3 21600 pixelHeight"/>
  <v:f eqn="sum @0 0 1"/>
  <v:f eqn="prod @6 1 2"/>
  <v:f eqn="prod @7 21600 pixelWidth"/>
  <v:f eqn="sum @8 21600 0"/>
  <v:f eqn="prod @7 21600 pixelHeight"/>
  <v:f eqn="sum @10 21600 0"/>
 </v:formulas>
 <v:path o:extrusionok="f" gradientshapeok="t" o:connecttype="rect"/>
 <o:lock v:ext="edit" aspectratio="t"/>
</v:shapetype><v:shape id="Picture_x0020_7" o:spid="_x0000_i1100" type="#_x0000_t75"
 alt="meth3.emf" style='width:483pt;height:337.5pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="SIMECT_files/image005.emz" o:title="meth3" cropbottom="4393f"/>
</v:shape><![endif]--><![if !vml]><img border=0 width=644 height=450
src="SIMECT_files/image006.gif" alt=meth3.emf v:shapes="Picture_x0020_7"><![endif]><o:p></o:p></span></p>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.3pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918001"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>1.2.</span></a><span
style='mso-bookmark:_Toc292918001'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918001'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Supported
topologies</span></span><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>SIMECT
supports any type of unipolar/differential design with the inputs/outputs
either as voltages or currents. The circuit topologies are defined starting
from the 4 general types of controlled sources:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Voltage-controlled voltage source (VCVS);<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Voltage-controlled current source (VCCS);<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Current-controlled voltage source (CCVS);<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Current-controlled current source (CCCS);<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Each
of the 4 types can be implemented with a unipolar/differential input and a
unipolar/differential output. The tool supports simple-input-multiple-output
designs (up to 3 full differential output ports in <b>SIMECT_GUI </b>and an
unlimited number in <b>SIMECT</b>). The multiple-input-multiple-output designs
can be simulated by a convenient decomposition.<o:p></o:p></span></p>

<h1 style='margin-left:.25in;text-align:justify;text-indent:-.25in'><a
name="_Toc292918002"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>2.</span></a><span style='mso-bookmark:_Toc292918002'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='mso-bookmark:_Toc292918002'><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'>SIMECT configuration</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h1>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.3pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918003"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>2.1.</span></a><span
style='mso-bookmark:_Toc292918003'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918003'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Prerequisites</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>It
is recommended to use SIMECT on a Linux Red Hat distribution or SUN Solaris.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
order to function correctly, the following tools are required:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>MATLAB R2010a or higher<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>SIMULINK 7.4 or higher<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>CADENCE ANALOG DESIGN TOOLS (IC5 or IC6)<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>Schematic
entry <o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>Analog
Design Environment<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>OCEAN
(Open Command Environment for Analysis) interface tool<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>Virtuoso
Multi-Mode Simulation (MMSIM) Spectre/RF toolbox<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>VHDL-AMS SIMULATOR (for the simulation of
VHDL-AMS models)<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>VerilogA SIMULATOR (for the simulation of
VerilogA models)<o:p></o:p></span></p>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.3pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918004"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>2.2.</span></a><span
style='mso-bookmark:_Toc292918004'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918004'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Package
contents</span></span><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>A.
The SIMECT tool:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.25in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>v</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><i><span style='mso-no-proof:yes'>/SIMECT </span></i><span
style='mso-no-proof:yes'>root folder:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Wingdings;mso-no-proof:yes'>Ø</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;
</span><span style='mso-no-proof:yes'>the three main scripts used to lunch the
components: <i>SIMECT.m</i>, <i>SIMECT_GUI.m</i> and <i>SIMECT_PAR.m</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Wingdings;mso-no-proof:yes'>Ø</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;
</span><span style='mso-no-proof:yes'>a <i>pathdef.m</i> example file;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.25in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>v</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><i><span style='mso-no-proof:yes'>/SIMECT
/GUI_SIMECT</span></i><span style='mso-no-proof:yes'> folder: the routines for
the graphical interface of SIMECT<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.25in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>v</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><i><span style='mso-no-proof:yes'>/SIMECT
/SIMECT_APP</span></i><span style='mso-no-proof:yes'> folder: the analysis and
extraction routines<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.25in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>v</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><i><span style='mso-no-proof:yes'>/SIMECT
/SIMULINK</span></i><span style='mso-no-proof:yes'> folder: the functions and
sources for SIMULINK models extraction<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.25in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>v</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><i><span style='mso-no-proof:yes'>/SIMECT /VHDL</span></i><span
style='mso-no-proof:yes'> folder: the functions and sources for VHDL-AMS and
VerilogA models extraction<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>B.
Cadence design examples:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.25in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>v</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><i><span style='mso-no-proof:yes'>/CADENCE_EXP </span></i><span
style='mso-no-proof:yes'>folder: contains four design examples each with the
following structure<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Wingdings;mso-no-proof:yes'>Ø</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;
</span><span style='mso-no-proof:yes'>circuit schematic<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.75in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>schematic
cellview<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.75in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>symbol cellview<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Wingdings;mso-no-proof:yes'>Ø</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;
</span><span style='mso-no-proof:yes'>testbench schematic<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Wingdings;mso-no-proof:yes'>Ø</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;
</span><i><span style='mso-no-proof:yes'>/Sim</span></i><span style='mso-no-proof:
yes'> repository - includes the Spectre netlist of the testbench and the /<i>variables</i>
repository including a variant file which can be used in conjunction with the
provided schematic<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>C.
SIMECT Documentation: <i>/DOCUMENTATION </i>folder<o:p></o:p></span></p>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.3pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918005"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>2.3.</span></a><span
style='mso-bookmark:_Toc292918005'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918005'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Environment
configuration</span></span><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
following file <a href="PDF_Sources/profile.txt">.profile</a> gives as an
example the variables to be set in order to use correctly all the required
tools, especially the following path to the .dll libraries used by the Matlab
importation routines&nbsp; (replace /home/mmsim by the MMSIM Spectre/RF tool
location):<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='font-size:10.0pt;
line-height:115%;mso-no-proof:yes'>export
LD_LIBRARY_PATH=$LD_LIBRARY_PATH:/home/mmsim/tools/lib/64bit</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>for
64-bit systems,<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='font-size:10.0pt;
line-height:115%;mso-no-proof:yes'>export
LD_LIBRARY_PATH=$LD_LIBRARY_PATH:/home/mmsim/tools/lib</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>for
32-bit systems<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
OCEAN (Open Command Environment for Analysis) interface tool resides into the
dfII Cadence repository, which can be included as:<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='font-size:10.0pt;
line-height:115%;mso-no-proof:yes'>export
PATH=$PATH:$CDS_ROOT/tools/bin:$CDS_ROOT/tools/dfII/bin:$CDS_ROOT/tools/plot/bin</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
Matlab path should include the following directories (the <i>pathdef.m</i>
example can be edited):<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>/home/mmsim/tools/lib/64bit:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>/home/mmsim/tools/spectre/matlab/64bit:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='mso-no-proof:yes'>for
64</span><span style='font-size:10.0pt;font-family:"Courier New";color:black;
mso-no-proof:yes'>-bit systems or</span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:black;mso-no-proof:yes'>&nbsp;</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>/home/mmsim/tools/lib:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>/home/mmsim/tools/spectre/matlab:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:12.0pt;
font-family:"Courier New";mso-no-proof:yes'>&nbsp;</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='mso-no-proof:yes'>for
32</span><span style='font-size:10.0pt;font-family:"Courier New";color:black;
mso-no-proof:yes'>-bit ones.</span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal'><span style='mso-no-proof:yes'>The Matlab path
should include also the SIMECT components:<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>.../SIMECT:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>.../SIMECT/GUI_SIMECT:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>.../SIMECT/SIMECT_APP:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>.../SIMECT/SIMULINK:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
justify;line-height:normal;text-autospace:none'><span style='font-size:10.0pt;
font-family:"Courier New";color:#A020F0;mso-no-proof:yes'>.../SIMECT/VHDL:</span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<h1 style='margin-left:.25in;text-align:justify;text-indent:-.25in'><a
name="_Toc292918006"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.</span></a><span style='mso-bookmark:_Toc292918006'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='mso-bookmark:_Toc292918006'><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'>Design Steps</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h1>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.3pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918007"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>3.1.</span></a><span
style='mso-bookmark:_Toc292918007'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918007'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Circuit
schematic entry and parameterization</span></span><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
order to use the SIMECT framework, the first step is the creation of the
circuit schematic using the CADENCE Analog Design Schematic editor. The
schematic is created directly into the required technology and includes only
the circuit components, the inputs and outputs as IN/OUT ports. No excitation
sources are required during this step. A schematic example for a simple voltage
follower is presented:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=521 height=349 id="_x0000_i1099"
src="SIMECT_files/image002.png" alt="simect_v_uni_v_uni1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Here,
the input is a voltage (<i>Vin</i>) and the output a voltage (<i>Vout</i>),
while <i>Vsupp</i> is used to connect the supply source and <i>gnd</i> the
circuit ground.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
schematic design variables will be parameterized with comprehensive names which
will be used by SIMECT afterwards. In our example, the transistor width is
edited as <i>w1</i>, its length <i>l1</i> and the polarization source <i>I0</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
the schematic is designed and parameterized, a symbol cellview can be generated
by using <i>Design-&gt;Create Cellview-&gt;From Cellview</i>:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="Picture_x0020_20"
 o:spid="_x0000_i1098" type="#_x0000_t75" alt="test_v_uni_v_uni1.eps" style='width:126pt;
 height:171.75pt;rotation:90;visibility:visible;mso-wrap-style:square'
 o:bordertopcolor="#4f81bd" o:borderleftcolor="#4f81bd" o:borderbottomcolor="#4f81bd"
 o:borderrightcolor="#4f81bd">
 <v:imagedata src="SIMECT_files/image007.emz" o:title="test_v_uni_v_uni1"
  croptop="25350f" cropbottom="25919f" cropleft="17821f" cropright="34169f"/>
 <w:bordertop type="single" width="6"/>
 <w:borderleft type="single" width="6"/>
 <w:borderbottom type="single" width="6"/>
 <w:borderright type="single" width="6"/>
</v:shape><![endif]--><![if !vml]><img border=0 width=231 height=170
src="SIMECT_files/image008.gif" alt="test_v_uni_v_uni1.eps" v:shapes="Picture_x0020_20"><![endif]><o:p></o:p></span></p>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.3pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918008"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>3.2.</span></a><span
style='mso-bookmark:_Toc292918008'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918008'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Creation of
the testbench schematic</span></span><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>During
this step, a test schematic is created starting from the circuit schematic. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
symbol cellview of the circuit will be used. The signal sources needed to
simulate the circuit are added on each input and output of the circuit. The
simulation sources can be manually added or automatically generated. This
section presents the manual process while the automatic generation option is
presented in 3.3.5.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Depending
on the circuit topology, the input and output simulation sources should be
chosen from 4 different types of composite sources:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.25in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>v</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>on input:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>if the input is a unipolar voltage, a
composite unipolar voltage source is used (A1)<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>if the input is a differential voltage, a
composite differential voltage source is used (B1)<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>if the input is a unipolar current, a
composite unipolar current source is used (C1)<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>if the input is a differential current, a
composite differential current source is used (D1)<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="Picture_x0020_91"
 o:spid="_x0000_i1097" type="#_x0000_t75" style='width:543.75pt;height:543pt;
 visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="SIMECT_files/image001.png" o:title="" croptop="9419f"
  cropbottom="18437f" cropleft="2279f" cropright="2845f"/>
</v:shape><![endif]--><![if !vml]><img border=0 width=725 height=724
src="SIMECT_files/image009.jpg" v:shapes="Picture_x0020_91"><![endif]><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:.25in;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>v</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>on output:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>if the output is a unipolar voltage, a
composite unipolar current source is used (A2)<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>if the output is a differential voltage,
a composite differential current source is used (B2)<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>if the output is a unipolar current, a
composite unipolar voltage source is used (C2)<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>if the output is a differential current,
a composite differential voltage source is used (D2)<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>This
configuration of sources is imposed by the specific analyses to be performed
for macro-models extraction and will be further discussed in the next sections.
The main idea is to use one or two controlled sources on each side, function of
the unipolar / differential topology which can be commanded by the gains <i>gi</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
sources schematics should be also parameterized with variables names which will
be used by SIMECT.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="Picture_x0020_94"
 o:spid="_x0000_i1096" type="#_x0000_t75" style='width:536.25pt;height:579pt;
 visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="SIMECT_files/image003.png" o:title="" croptop="16600f"
  cropbottom="8637f" cropleft="2469f" cropright="3131f"/>
</v:shape><![endif]--><![if !vml]><img border=0 width=715 height=772
src="SIMECT_files/image010.jpg" v:shapes="Picture_x0020_94"><![endif]><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Reconsidering
the voltage follower example, we can identify on the schematic the unipolar
voltage input requiring the usage of A1 source and the unipolar voltage output
requiring the A2 source.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>As
supply source, a VDC source is used and parameterized with the DC value <i>Vsupp</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
testbench schematic is created by incorporating the symbol cellview and the
three types of sources:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=890 height=432 id="_x0000_i1095"
src="SIMECT_files/image020.png" alt="test_v_uni_v_uni1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
the testbench schematic is obtained, its <a href="PDF_Sources/netlist.txt">netlist</a>
should be generated from the Virtuoso Analog Design Environment using Netlist
-&gt; Create:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=630 height=432 id="_x0000_i1094"
src="SIMECT_files/image021.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
the netlist created, the Cadence Environment is no more needed and can be
closed.<o:p></o:p></span></p>

<h2 style='margin-left:22.5pt;text-align:justify;text-indent:-.3in'><a
name="_Toc292918009"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.3.</span></a><span style='mso-bookmark:_Toc292918009'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'> </span></span><span
style='mso-bookmark:_Toc292918009'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Simulation and macro-model extraction using SIMECT_GUI</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<h3 style='margin-left:27.0pt;text-align:justify;text-indent:-.35in'><a
name="_Toc292918010"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.3.1.</span></a><span style='mso-bookmark:_Toc292918010'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp; </span></span><span
style='mso-bookmark:_Toc292918010'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Interface overview</span></span><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h3>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
graphical interface of SIMECT is launched in MATLAB by running the SIMECT_GUI.m
script.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
main window is presented bellow and its three sections should be used in
descendent order:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>Simulation Setup</span></i><span
style='mso-no-proof:yes'> permits the following operations:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>selection
of the Cadence simulation repository: <i>[Locate]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>selection
of the cell to be simulated: <i>[Cell]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>display of
the technology components repository: <i>[Technology]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>definition
of the machines for parallel simulations: <i>[Parallel machines]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>saving and
loading of the SIMECT settings for a specific circuit: <i>[Save]</i>, <i>[Load]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>definition
of different variants for the save/load operation: <i>[Variant]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>selecting
the netlist type and view type for the circuit to be simulated: <i>[Netlist
type], [View type]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>selecting
to extract subcircuits, the subcircuit level and name of subcircuit: <i>[EXTR
Subcircuits], [Level], [Subckt]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>Analyses </span></i><span
style='mso-no-proof:yes'>contains 8 subsections allowing the following
operations:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>General</span></i><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the input and output type: <i>[V, I]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the voltage nets representing the input(s) and output(s): <i>[V(+), V(-)]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the sources for currents measurement representing the input(s) and output(s): <i>[I(+),
I(-)]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the unipolar/differential behavior on the input and output: <i>[DIFF IN]</i>,<i>
[DIFF OUT]</i> selected when the design is differential on input/output and <i>[DIFF
sel (+), (-)]</i> for the selection of the differential variables of the simulation
sources; The popup menu associated to the differential select on output will
select up to 3 unipolar/differential outputs;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>editing the
design variables previously defined in Cadence: <i>[Edit Vars]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>selection to
automatically generate the simulation sources: <i>[GEN Sources]</i>; when the
sources generation is active: <o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:121.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>the input and output DC values should be specified: <i>[DC
In]</i>, <i>[DC Out]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:121.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>selection of the transient source signal: <i>[Constant]</i>,
<i>[Square], [Sinus]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:121.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>the supply source can also automatically be generated
by <i>[GEN Supply]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:121.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>the supply source voltage will be defined as <i>[VDD
Val]</i>; <o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:121.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>the ground net of the circuit will be defined as <i>[GND]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:121.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>selection of the supply source voltage net and current
measurement: <i>[VDD]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>Extraction
parameters</span></i><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>editing the
design variables previously defined in Cadence: <i>[Edit Vars]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>selecting the
model behavior template (linear/nonlinear)  not yet available;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>selecting the
behavioral model type: VHDL-AMS for Cadence AMS (CDN VHDL-AMS), VerilogA for
Cadence AMS (CDN VerilogA), VHDL-AMS for Dolphin Integration SMASH (SMASH
VHDL-AMS);<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>enabling/disabling
the reverse transfer functions for the models: <i>[Reverse Tr Function]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>remove or keep
the out of band singularities (singularly or in pairs);<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>Transient</span></i><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>enabling/disabling
the transient analysis: <i>[Transient enabled]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of the
design variables representing the minimum/maximum and the period of the
transient signal: <i>[Trans IN max], [Trans IN min], [Trans period]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the start, stop and step time for transient simulation: <i>[Start]</i>, <i>[Stop]</i>,
<i>[Step]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>automatic generation
of the <i>Transient</i> values starting from DC, AC or design variables <i>[Auto]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>DC_IN</span></i><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>enabling/disabling
the DC input analysis: <i>[DC_in enabled]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the design variable for which to perform the DC analysis: <i>[DC var name]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>specification of
a component to be disabled when performing the DC input analysis: <i>[Cancel/DC]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the start value and stop value for DC analysis: <i>[Start]</i>, <i>[Stop]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the maximum value for DC when in differential mode: <i>[DIFF Max]</i> (the analysis
will be performed between <i>DIFF Max</i> and <i>DIFF Max</i>);<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of DC
desired gain: <i>[Desired gain]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>DC_OUT</span></i><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>enabling/disabling
the DC analysis on output: <i>[DC_OUT enabled]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the design variable for which to perform the DC output analysis: <i>[DC OUT
var]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of
the start value, stop value and number of points for DC output analysis: <i>[Start]</i>,
<i>[Stop], [Points]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>AC</span></i><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of an
f0 frequency of interest: <i>[f0 freq]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>definition of the
start frequency, the stop frequency and the number of points per decade when
running an AC analysis: <i>[Start freq]</i>, <i>[Stop freq], [Points/dec]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>specification if
the s-models characteristics are normalized to the f0 frequency: <i>[Norm to f0
freq]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>AC
input</span></i><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>enabling/disabling
the AC analysis for the input side (for direct transfer function and input
impedance extraction): <i>[AC in enabled]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>enabling/disabling
the s-models extraction for the direct transfer function and the input
impedance): <i>[Extract s-model]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>when the
s-models extraction is enabled, specification of a maximum model order for the
direct transfer function <i>[Trf] </i>and the input impedance <i>[Zin]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>specification of
a component to be disabled when performing the AC input analysis (e.g. a
capacitor, when applicable): <i>[Cancel/AC]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>AC
output</span></i><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>enabling/disabling
the AC analysis for the output side (for inverse transfer function and output
impedance extraction): <i>[AC out enabled]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>enabling/disabling
the s-models extraction for the inverse transfer function and the output
impedance: <i>[Extract s-model]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>when the
s-models extraction is enabled, specification of a maximum model order for the
inverse transfer function <i>[Invf] </i>and the output impedance <i>[Zout]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:85.5pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Wingdings;mso-no-proof:yes'>§</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp; </span><span style='mso-no-proof:yes'>specification of
a component to be disabled when performing the AC output analysis(e.g. a
capacitor, when applicable): <i>[Cancel/AC]</i>;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>Simulation Run</span></i><span
style='mso-no-proof:yes'> permits the following operations:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>[Run
OCEAN &amp; Extract]</span></i><span style='mso-no-proof:yes'> will run the
analog simulator and extract the analyses results;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>[Extract
Only] </span></i><span style='mso-no-proof:yes'>will extract the analyses
results saved from a previous simulation (the results should be present in the
simulation repository);<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>[Run
Parametric]</span></i><span style='mso-no-proof:yes'> is used to run
macro-parametric analyses used for semi-automatic optimizations;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>[Display
DC &amp; Param] </span></i><span style='mso-no-proof:yes'>will display the
extracted and computed DC and Parametric DC results;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>[Display
AC &amp; Tran] </span></i><span style='mso-no-proof:yes'>will display the
extracted and computed AC input/output and transient results;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>[Display
ALL DC] </span></i><span style='mso-no-proof:yes'>will display all the
intermediary DC voltages and currents in the circuit;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>[Extract
Sim Model] </span></i><span style='mso-no-proof:yes'>will extract the SIMULINK
macro-model of the cell;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><i><span style='mso-no-proof:yes'>[Extract
HDL Model] </span></i><span style='mso-no-proof:yes'>will extract the VHDL-AMS
or VerilogA macro-model of the cell;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:1.0in;text-align:justify;
text-indent:-.25in'><span style='font-family:"Courier New";mso-no-proof:yes'>o</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp; </span><span style='mso-no-proof:yes'>selection
if the results are displayed for each separate output or in common/differential
mode: <i>[Results disp] </i>and selection of the output <i>[Output]</i>;<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=776 height=899 id="_x0000_i1093"
src="SIMECT_files/image022.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
main window contains also three indications, displaying useful information
during different stages of simulation:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>the setup indication will change from <i>Simulation
SETUP </i>to <i>Successful SETUP </i>when all the steps in the first section of
SIMECT are completed;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>the operations indication will display
each in-progress operation performed by SIMECT: <i>Running OCEAN, Extracting
data, Extracting VHDL-AMS Model, </i>etc.;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify'><b><span style='mso-no-proof:
yes'>Important note</span></b><span style='mso-no-proof:yes'>: When the
operations indication is active and a specific operation is in-progress, it is
not permitted to modify the controls of the main window and/or design
variables. Doing so could result in program malfunctions and erroneous results.<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>the subsystem structure (bottom-right
region of the Analyses section) is displayed after a set of analyses is
successfully performed.<o:p></o:p></span></p>

<h3 style='margin-left:27.0pt;text-align:justify;text-indent:-.35in'><a
name="_Toc292918011"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.3.2.</span></a><span style='mso-bookmark:_Toc292918011'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp; </span></span><span
style='mso-bookmark:_Toc292918011'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Setting up the SIMECT_GUI simulations</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h3>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
first step for the SIMECT_GUI simulation setup is the localization of the
simulation (/Sim) repository containing the Cadence cells netlists.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Pressing
the <i>Locate </i>button on the interface will result in a pop-up window where
one can browse for the respective repository:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=578 height=384 id="_x0000_i1092"
src="SIMECT_files/image023.png" alt="locate_window.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Please
note that once a valid simulation repository is selected, it will be displayed
in the textbox preceding the button and the available cells will populate the <i>Cell</i>
menu.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Next,
the valid cells are automatically extracted from the Cadence simulation
repository and the user has only to select the one to be simulated. By
selecting a cell, its technology is displayed in the respective textbox and the
<i>Successful SETUP</i> indication is presented.<o:p></o:p></span></p>

<h3 style='margin-left:27.0pt;text-indent:-.35in'><a name="_Toc277600820"></a><a
name="_Toc292918012"></a><span style='mso-bookmark:_Toc277600820'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>3.3.3.</span></span><span
style='mso-bookmark:_Toc277600820'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>&nbsp;&nbsp; </span></span><span style='mso-bookmark:_Toc277600820'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Setting up
the multi-machine simulations</span></span><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h3>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>SIMECT
can use a single machine or multiple machines in parallel in order to
accelerate simulations. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>By
default, all the simulations are performed on the local host. In this case, the
<i>Parallel machines</i> field will remain empty.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>When
running in multi-machine mode, SIMECT uses the SSH protocol for the connections
on the parallel hosts. In order to be able to run multi-machine simulations,
the following operations should be manually performed before using SIMECT:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:53.4pt;text-align:justify;
text-indent:-.25in'><span style='mso-no-proof:yes'>1)</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span style='mso-no-proof:
yes'>generation of authentication keys for ssh authentication. DSA keys can be
used, generated with:<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt;
margin-left:.5in'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ssh-keygen
-t dsa<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:53.4pt;text-align:justify;
text-indent:-.25in'><span style='mso-no-proof:yes'>2)</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span style='mso-no-proof:
yes'>copying of the generated public keys under the authorized keys list for
ssh:<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 0in 4.0pt;
margin-left:.5in'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>cp
.ssh/id_dsa.pub .ssh/authorized_keys<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:53.4pt;text-align:justify;
text-indent:-.25in'><span style='mso-no-proof:yes'>3)</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span style='mso-no-proof:
yes'>establishing a simple ssh connection on each machine to be used and
confirm the host should be added to the list of known hosts:<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt;
margin-left:.5in'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ssh
&lt;hostname&gt; ls<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Steps
1) and 2) have to be performed once on the local host where SIMECT is installed.
Step 3) has to be performed on the local host for all the other hosts to be
used for parallel simulations.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Up
to 3 additional machines for parallel simulations can be used on a SIMECT
simulation session. The hosts can be changed from one session to another. The
names of the hosts should be added in the <i>Parallel machines</i> field,
separated by ; and no other symbol should be used before or after the list of
hosts.<o:p></o:p></span></p>

<h3 style='margin-left:27.0pt;text-align:justify;text-indent:-.35in'><a
name="_Toc292918013"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.3.4.</span></a><span style='mso-bookmark:_Toc292918013'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp; </span></span><span
style='mso-bookmark:_Toc292918013'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Saving and loading SIMECT settings</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h3>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
order to facilitate the recursive simulations during the initial circuit design
stages, one can save the SIMECT settings as variants (.m files) and reuse them
on successive SIMECT sessions. The field variant in the interface permits to
associate multiple files with a single circuit. This can be useful when
different design configurations are used in conjunction with the same
schematic.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
order to make a Save operation, filling in the variant field and pressing <i>Save</i>
will activate:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=585 height=389 id="_x0000_i1091"
src="SIMECT_files/image024.png" alt="save_window.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
default name of the variant file will be <i>var_&lt;cell_name&gt;_&lt;variant&gt;.</i>m
(e.g. <a href="PDF_Sources/var_test_v_uni_v_uni_v1.m">var_test_v_uni_v_uni_v1</a>
for the considered voltage follower).<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
save operation can be initiated once a specific cell is selected and all the
required fields in the activated analyses are filled.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
order to make a Load operation, the <i>Load </i>button will activate:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=594 height=392 id="_x0000_i1090"
src="SIMECT_files/image025.png" alt="load_window.png"></span><span
style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>As
SIMECT variants are cell-specific, a load operation can be initiated once the
Simulation setup is performed and the <i>Successful SETUP</i> indication is
displayed.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>A
successful Load operation will result in populating the Graphical Interface
with the prior saved settings, while an unsuccessful Load will display an error
message and only the available found settings are applied to the interface.<o:p></o:p></span></p>

<h3 style='margin-left:27.0pt;text-align:justify;text-indent:-.35in'><a
name="_Toc292918014"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.3.5.</span></a><span style='mso-bookmark:_Toc292918014'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp; </span></span><span
style='mso-bookmark:_Toc292918014'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Automatic generation of the simulation sources</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h3>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
design process can be simplified by using the automatic generation option for
the simulation sources. In this case, the <i>Ai </i>and <i>Bi </i>sources types
will be automatically selected and added by SIMECT to the design schematic and
the user will only select the positions (nets) to connect them.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
this option, no testbench schematic is required and SIMECT will use directly
the circuit schematic, which should be edited as specified in 3.1.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Next,
the nets representing the inputs and outputs of the circuit are parameterized
with comprehensive names and remain unconnected. The netlist of the schematic
will be generated in CADENCE as discussed.<o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0
 style='border-collapse:collapse;mso-yfti-tbllook:1184;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
  <td width=310 valign=top style='width:232.2pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=421 height=346 id="_x0000_i1089"
  src="SIMECT_files/image026.png" alt=vv.eps></span><span style='mso-no-proof:
  yes'><o:p></o:p></span></p>
  </td>
  <td width=310 valign=top style='width:232.2pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=456 height=349 id="_x0000_i1088"
  src="SIMECT_files/image027.png" alt="auto_src2.eps"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>One
can use the symbol cellview or directly the schematic cellview of the circuit.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Next,
in SIMECT_GUI the simulation repository is located and the cell is selected.
Once the <i>Successful SETUP</i> indication is presented, the user will select <i>GEN
sources</i> in the General tab. This will unlock all the controls needed for
sources generation.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
DC values on the input (<i>DC In</i>) and output (<i>DC Out</i>) should be
specified. These values can be voltages or currents, depending on the circuit
topology and should be filled as actual value without units. When multiple
outputs are selected, multiple values for the <i>DC Out</i> can be specified as
a vector of values.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=166 height=308 id="_x0000_i1087"
src="SIMECT_files/image028.png" alt="gen_sources.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Next,
the user will select the transient source type. Three types of transient
signals can be accessed via the pop-up menu:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>Constant</span></i><span
style='mso-no-proof:yes'> - the transient signal on the input will be the
constant DC input value;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>Square </span></i><span
style='mso-no-proof:yes'>- the transient source will be a square generator
defined by the parameters in the Transient Tab;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>Sine </span></i><span
style='mso-no-proof:yes'>- the transient source will be a sine generator
defined by the parameters in the Transient Tab;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
supply source can also be generated by using the <i>GEN supply </i>option.
Selecting the checkbox will activate the VDD Val field where the voltage value
of the supply source should be filled.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>A
ground net can be specified with <i>GND. </i>Leaving it default (<i>&lt;None&gt;</i>)
will not add a ground to the circuit.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
aim of the voltage nets and sources for current measurement in the General Tab
will change from manual source adding to automatic generation. In the first
case, the voltage nets representing the input(s) and output(s)<i>[V(+), V(-)]</i>will
indicate the actual input(s) and output(s) where the sources are connected by
the user, while for automatic generation, the voltage nets will indicate the
places where the sources should be added by SIMECT. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Please
note that in the case of generated sources it is not necessary to define the
sources for current measurement so the <i>[I(+), I(-)]</i> fields are inactive.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Furthermore,
the <i>DIFF sel </i>indications and the variables for DC, PARAM and Transient
are not necessary so the respective fields are inactive.<o:p></o:p></span></p>

<h3 style='margin-left:27.0pt;text-align:justify;text-indent:-.35in'><a
name="_Toc292918015"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.3.6.</span></a><span style='mso-bookmark:_Toc292918015'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp; </span></span><span
style='mso-bookmark:_Toc292918015'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Simulation of subcircuits and selection of the Netlist/View
type</span></span><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> <o:p></o:p></span></h3>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>When
simulating large designs (multi-stage amplifiers, Sigma-Delta filters, etc), an
important feature offered by SIMECT is the possibility of simulation for
subcircuits. <o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>Supposing a multi-stage
filter like:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=415 height=241 id="_x0000_i1086"
src="SIMECT_files/image029.jpg" alt="Modulator_ord6_real"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>It
is possible to select the option <i>EXTR Subcircuits</i> on the SIMECT GUI and
then to select separately one subcell of the design (e.g. tr1_reel, LWR2, mi1_reel)
on wich we can do all the operations as for a normal circuit (analyses, model
extraction, multi-parametric simulation).<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=361 height=136 id="_x0000_i1085"
src="SIMECT_files/image030.png" alt="netlist_extr_subcirc_parametric.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
options associated with the subcircuits simulation are:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>First level only </span></i><span
style='mso-no-proof:yes'> allows to extract the first descendent level in the
design hierarchy;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>All </span></i><span style='mso-no-proof:
yes'> allows to extract all the subcells which are instantiated in the
hierarchy;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><i><span style='mso-no-proof:yes'>Subcircuits popupmenu </span></i><span
style='mso-no-proof:yes'> will select which subcell to simulate;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><b><span style='mso-no-proof:
yes'>Important note</span></b><span style='mso-no-proof:yes'>: When simulating
subcircuits, the sources should be auto-generated as presented in 3.3.5.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>SIMECT
allows the simulation of different netlist configurations: spectre,
spectreVerilog, etc. and also different views of these netlists: schematic,
config, etc. The popupmenus on the GUI permit to select between them.
Furthermore, these options can be associated with the circuits or subcircuits
simulations.<o:p></o:p></span></p>

<h3 style='margin-left:27.0pt;text-align:justify;text-indent:-.35in'><a
name="_Toc292918016"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.3.7.</span></a><span style='mso-bookmark:_Toc292918016'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp; </span></span><span
style='mso-bookmark:_Toc292918016'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Running analog simulations</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h3>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
circuit input, output and supply characteristics should be specified in the <i>General</i>
subsection of the interface. The sources will be manually added or
automatically generated. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Afterwards,
by pressing the <i>Edit Vars</i> button, the design variables can be modified
(using only the first column):<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=600 height=660 id="_x0000_i1084"
src="SIMECT_files/image031.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
this step is accomplished, the user will press <i>Save</i> and return to the
SIMECT main window.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Then
he can select the analog simulations to be performed. All the specific fields
for an analysis description (e.g. <i>Start</i>, <i>Stop</i>, <i>Points</i>,
etc.) should be filled.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Please
note that the fields under a specific analysis are only available when the
respective analysis is enabled.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
SIMECT simulation will be run either by <i>Run OCEAN &amp; Extract</i> or <i>Extract
Only</i>, depending if the analog simulator is invoked or previous analog
results are used.<o:p></o:p></span></p>

<h3 style='margin-left:27.0pt;text-align:justify;text-indent:-.35in'><a
name="_Toc292918017"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>3.3.8.</span></a><span style='mso-bookmark:_Toc292918017'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp; </span></span><span
style='mso-bookmark:_Toc292918017'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Macro-models extraction</span></span><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h3>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>SIMECT
allows the extraction of two types of macro-models for the analog designs: as
SIMULINK blocks or behavioral modules (type VHDL-AMS or VerilogA).<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
models can be extracted only if the AC input, AC output, DC and Parametric DC
analyses are active.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Pressing
the <i>Extract Sim Model</i> button results in a SIMULINK window containing the
masked model:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=650 height=350 id="_x0000_i1083"
src="SIMECT_files/image032.png" alt="SIMECT_all_windows.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=464 height=742 id="_x0000_i1082"
src="SIMECT_files/image033.png" alt="SIMECT_all_windows.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>Pressing the <i>Extract HDL
Model</i> button results in an exporting window which allows saving the .vhd and
.pat files for the VHDL-AMS model and the .va file for VerilogA:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=562 height=385 id="_x0000_i1081"
src="SIMECT_files/image034.png" alt="SIMECT_all_windows.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>A textbox associated with the
<i>Extract HDL button</i> shows the path of the VHDL-AMS/VerilogA file
extracted. It allows keeping the same file for successive extractions of
models, so the extraction procedure will only overwrite the previous model.<o:p></o:p></span></p>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.3pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918018"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>3.4.</span></a><span
style='mso-bookmark:_Toc292918018'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918018'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Batch-mode
simulations using SIMECT</span></span><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Batch
mode simulations for a circuit can be launched in MATLAB by running the <a
href="PDF_Sources/SIMECT.m">SIMECT.m</a> script.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><i><span style='mso-no-proof:
yes'>SIMECT.m </span></i><span style='mso-no-proof:yes'>extends the functionality
of <i>SIMECT_GUI.m</i> with two important features:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>It can simulate an unlimited number of
subcircuits; simulations are performed sequentially for each subcircuit;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>For each design, the number of
unipolar/differential outputs is unlimited;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
this case the main program <i>SIMECT.m</i> must be manually parameterized to
configure and indicate what kind of simulations and extractions must be
performed.<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>First of all the schematic name,
subcircuits, the variant and the simulation directories<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>%Model
parameters<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.cell='test_gm1';&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;%
name of schematic<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.variant='_v1';&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% name of variant&nbsp;&nbsp; <o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.simrep='/home/cadence/ams35/Sim/';&nbsp;&nbsp;
% simulation directory<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.netltype='spectre'
;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp; % type of netlist &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.viewtype='schematic'
; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;% type of view<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.cellrep=[];&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;%
cell rep for IC6<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.sim_subckt=0;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% simulate subcircuits<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.subcell=[]
;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% list of subcircuits<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>.cell:
the name of the cell used in Cadence;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>.variant:
the name of the variant to be simulated associated with the .m variant file;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>.simrep:
is the path to the simulation repository used by Cadence. This directory was
created by the analog simulation environment.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><b><span style='mso-no-proof:
yes'>Important note</span></b><span style='mso-no-proof:yes'>: The SIMECT batch
simulator will use a variant file of type <i>var_&lt;cell&gt;_&lt;variant&gt;</i>.m
from the <i>/variables</i> repository under the working simulation repository. The
user should create the specific file as presented in 3.3.3. by using SIMECT_GUI
or manually edit the file.<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Then indicate the verbosity to give which
indications will be printed or plotted<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>verb.warning=0;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% display warnings or not<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>verb.ocn_msg=1;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% display ocean messages<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>verb.txt=0;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% display debug information in a text file<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>verb.plot=0;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% plot DC results<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>verb.mesh=0;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% plot parametric results<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Some information about the run<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 0in'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.rnocn=1;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% execute ocean<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.disp_res=1;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% display results<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.disp_res_diffcomm=0;
% display DC/AC in differential mode<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.enable_cdn_model=1;&nbsp;
% will extract a CADENCE compatible vhdl-ams model<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.extr_vhdl=0;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% extract vhdl model<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>model_par.rempoles=0;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% remove/keep out-of-band poles<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>.rnocn
: indicates if OCEAN must be run or not. Usually this field should be 1. It can
be set to 0 to display the results of a previously run simulation<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>DC simulation<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>%DC
Analysis Parameters<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>dc_an.enabled=1;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% indicates if a DC analysis is to be performed<o:p></o:p></span></p>

</div>

<p class=MsoListParagraph style='text-align:justify'><span style='mso-no-proof:
yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Parametric DC simulation<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>%Parametric
Analysis<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>par_an.enabled=1;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% indicates in a Parametric DC analysis is to be performed<o:p></o:p></span></p>

</div>

<p class=MsoListParagraph style='text-align:justify'><span style='mso-no-proof:
yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>AC simulation<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>%AC
Analysis Parameters<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ac_in_an.enabled=1;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% indicates if an AC analysis at input is to be performed<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ac_in_an.extract_ac_in_pz
= 1; % input s-model should be extracted<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ac_out_an.enabled=1;&nbsp;&nbsp;&nbsp;&nbsp;
% indicates if an AC analysis at output is to be performed<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ac_out_an.extract_ac_out_pz
= 1; % output s-model should be extracted<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ac_an.enable_ac_norm=0;
% output s-model should be extracted<o:p></o:p></span></p>

</div>

<p class=MsoListParagraph style='text-align:justify'><b><span style='mso-no-proof:
yes'>&nbsp;</span></b><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Transient simulation<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>%Trasient
Analysis<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>trans_an.enabled=1;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
% indicates if a transient analysis is to be performed<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
the SIMECT.m and the variant file are completed, the batch simulation is
launched and it will display the selected analyses results at the end of the
run.<o:p></o:p></span></p>

<h2 style='margin-top:10.0pt;margin-right:0in;margin-bottom:10.0pt;margin-left:
22.5pt;text-align:justify;text-indent:-.3in'><a name="_Toc292918019"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>3.5.</span></a><span
style='mso-bookmark:_Toc292918019'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'> </span></span><span style='mso-bookmark:_Toc292918019'><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>Performing
optimizations using SIMECT_GUI or SIMECT_PAR</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>When
the circuit and transistor-level architectures are designed, the next step is
to perform semi-automatic optimizations of the structure.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
this mode the previous parameters extraction can be automatically run by changing
some of the schematic design variables. Then the main characteristics (gains,
impedances, offsets, transfer functions, etc.) will be plotted as a function of
these variables.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
macro-parametric simulations can be performed by using the graphical interface
(SIMECT_GUI) or the batch mode parametric component (SIMECT_PAR).<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
SIMECT_GUI, the user should define which design variables to parameterize, the
start value, the stop value and the number of points of variation. This can be
done by pressing the <i>[Edit Vars] </i>button and filling the fields <i>Min
Value</i>, <i>Max Value</i> and <i>Steps</i>:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=504 height=360 id="_x0000_i1080"
src="SIMECT_files/image035.png" alt="netlist_extr_subcirc_parametric.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
the other design variables, which are not to be varied, the fields <i>Min Value</i>,
<i>Max Value</i> and <i>Steps </i>should be kept <i>0</i>, <i>0</i> and <i>nopar</i>;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
button <i>Save</i> will retain the values and return the command into the
SIMECT main window, <i>Cancel</i> will discard the changed values. <i>Write
File</i> button will save a parameters file of type <i>param_&lt;cell&gt;_&lt;variant&gt;</i>.m
which can be loaded in other sessions using the <i>Load File </i>button.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
this step done, by pressing the <i>[Run Parametric]</i> button, the
macro-parametric analyses run. For each step SIMECT will update AC and DC
results and it will present for each varied parameter a synthetic window with
the results.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Otherwise,
the user can perform macro-parametric simulations<span style='color:red'> </span>by
using the batch mode parametric component of SIMECT which can be launched by
using the <a href="PDF_Sources/SIMECT_PAR.m">SIMECT_PAR.m</a> MATLAB script.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>This
file contains the same fields as <i>SIMECT.m</i> (schematic name, simulation
repository, analyses, etc.) and will be edited by the user accordingly.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Each
parametric analysis requires a variant file (like the one used by SIMECT.m) and
a parameter file. This parameter file of type <i>param_&lt;cell&gt;_&lt;variant&gt;</i>.m&nbsp;
can be generated in SIMECT_GUI as explained before and must be put in the
simulation repository under <i>/variables</i> as the variant file.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
name of this file is param_ followed by the name of the schematic, followed
by a facultative variant extension e.g. <a
href="PDF_Sources/param_test_v_uni_v_uni_v1.m">param_test_v_uni_v_uni_v1.m</a><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Each
parameter should be added in the file as: <o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ind=ind+1
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).nam='w1';<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span lang=PT-BR style='mso-ansi-language:
PT-BR;mso-no-proof:yes'>param(ind).min=1e-05;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span lang=PT-BR style='mso-ansi-language:
PT-BR;mso-no-proof:yes'>param(ind).max=5e-05;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).npt=5;<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>A schematic
can be associated to several extensions in order to make several simulation
variants.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Further
details will be presented in the following sections.<o:p></o:p></span></p>

<h1 style='margin-left:.25in;text-align:justify;text-indent:-.25in'><a
name="_Toc292918020"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>4.</span></a><span style='mso-bookmark:_Toc292918020'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='mso-bookmark:_Toc292918020'><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'>Design examples</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h1>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
order to illustrate the possibilities of the tool, we will consider 4 design
examples, specifically selected to cover all the combinations of
unipolar/differential voltages or currents topologies.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
selected design examples are:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.05pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>a unipolar voltage to unipolar voltage source;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.05pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>a differential voltage to unipolar current source;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.05pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>a unipolar current to differential voltage source;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.05pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>a differential current to differential current source;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>All
others combinations can easily be designed and simulated starting from these
basic examples.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>We
will present all the results obtained using the graphical interface
(SIMECT_GUI), but the batch mode can also be employed as presented in 3.4.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>All
the possible analyses will be run for these design examples in order to
illustrate the possibilities and to extract the macro-models, but separate
analyses can also be performed.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<i>/CADENCE_EXP </i>folder in the provided archive contains the schematics,
testbenches, netlists and SIMECT variants corresponding to the presented
designs. The user can directly use them and perform the respective analyses.<o:p></o:p></span></p>

<h2 style='margin-left:22.5pt;text-align:justify;text-indent:-.3in'><a
name="_Toc292918021"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>4.1.</span></a><span style='mso-bookmark:_Toc292918021'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'> </span></span><span
style='mso-bookmark:_Toc292918021'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Unipolar voltage to unipolar voltage source</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
this first example, we will reconsider the voltage follower composed with a
single MOS transistor polarized by a current source, as presented in 3.1.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Following
the presented methodology, its schematic was edited in Cadence (e.g. <i>simect_v_uni_v_uni_sch
</i>in the <i>/CADENCE_EXP </i>folder) and a symbol cellview was generated.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=514 height=344 id="_x0000_i1079"
src="SIMECT_files/image036.png" alt="simect_v_uni_v_uni1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>As
discussed, the design variables are w1, l1 and I0. Next, the sources are added
and the tesbench is obtained.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=841 height=409 id="_x0000_i1078"
src="SIMECT_files/image037.png" alt="test_v_uni_v_uni1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>It
is of main importance to parameterize also the input, output and supply sources
with design variables to be used in SIMECT.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>input source</u> is an A1 type source, a unipolar composite source
consisting of the voltage sum of a voltage controlled voltage source and a
simple VDC source. The static DC component is parameterized as <i>Vindc</i>.
The AC, dynamic DC and transient components are enabled / disabled by the
source E0, its gain being parameterized as <i>g1</i>. The source V1 is a
composite source supporting AC, DC and transient signal generation. The AC
magnitude on the source V1 will be 1, the DC voltage representing the dynamic
DC will be <i>Vin</i> and the transient voltage values <i>Vmin</i> and <i>Vmax</i>.
The period of the pulse will be <i>per_tr</i>. The sinusoidal source V3
delivers a sinusoidal voltage of amplitude <i>Vsin</i> and frequency
parameterized as <i>1/per_tr</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input net is denominated <i>Vin</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>output source</u> is an A2 type source, also a unipolar composite source consisting
of the current sum of a voltage controlled current source and a simple IDC
source. The static DC component on the output is parameterized as <i>Ioutdc</i>.
The AC and dynamic DC on the output are enabled / disabled by the source G1,
its gain being parameterized as <i>g3</i>. The source V19 is a composite source
supporting AC and DC signal generation. The AC magnitude on the source V19 will
be 1, while the DC voltage representing the dynamic DC will be <i>Iout. </i>An
additional VDC source (V2) is used on the output in order to measure the output
current.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
output net is denominated <i>Vout</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>supply source</u> will be a VDC source with the value of the voltage
parameterized as <i>Vsupp</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
this step is accomplished, the netlist of the testbench schematic will be
generated and Cadence can be closed. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
simulation sources can be also automatically generated by SIMECT, as presented
in section 3.3.5.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>SIMECT_GUI
is launched in MATLAB. The simulation repository is selected and the cell
representing the testbench (e.g. <i>test_v_uni_v_uni </i>in the <i>/CADENCE_EXP
</i>folder). The selected variables and the values on the interface will be as
example:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=739 height=856 id="_x0000_i1077"
src="SIMECT_files/image038.png"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input net is <i>Vin</i>, as parameterized in the schematic and the source to
measure the input current is E0. The DIFF selection variable on input will be <i>g1</i>.
Consequently the output and supply are selected.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Next,
the design variables are initialized as:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=596 height=429 id="_x0000_i1076"
src="SIMECT_files/image039.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>We
will perform a DC analysis with <i>Vin</i> (source V1 in the schematic) varying
in [-0.5V; 0.5V], afterwards a parametric analysis over the previous defined
DC, with <i>Iout</i>(source V19 in the schematic) varying in [-100uA;100uA], AC
analyses in the frequency domain [10kHz;1THz]and will extract s-models of order
2 for all the frequency functions. A transient analysis over two periods of f0
frequency was also enabled. Running the simulation, the results are plotted in
two figures, one for the DC and Parametric analyses and one for the AC and
transient analyses:<o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0
 style='border-collapse:collapse;mso-yfti-tbllook:1184;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
  <td width=302 valign=top style='width:226.2pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=500 height=872 id="_x0000_i1075"
  src="SIMECT_files/image040.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=318 valign=top style='width:238.2pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=528 height=874 id="_x0000_i1074"
  src="SIMECT_files/image041.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal><span style='mso-no-proof:yes'>The first figure gives:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The amplifier gain extracted from simple DC and
parametric DC: 0.8<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The output impedance extracted from parametric DC: 486</span><span
style='font-family:Symbol;mso-no-proof:yes'>W</span><span style='mso-no-proof:
yes'><o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The output offset for Vin=0 extracted from simple DC
and parametric DC: 0.543V<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The input impedance extracted from simple DC and
parametric DC: infinite<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The inverse gain extracted from parametric DC: 0<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The input bias current at DC : 0<o:p></o:p></span></p>

<p class=MsoListParagraph><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>All the non-linearity coefficients : NLX(ord2),
NLX(ord3), NLY(ord2), NLY(ord3), IMOD<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>NLTOT is the maximum non-linearity error for the whole
input or output range<o:p></o:p></span></p>

<p class=MsoListParagraph><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>A 3D plot of the output DC voltage function of the
input voltage and output current<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>A 3D plot of the input DC current function of the
input voltage and output current<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>A 2D plot of the output voltage function of the input
voltage for output current=0<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>A 2D plot of the input current function of the input
voltage for output current=0<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>A 2D plot of the supply current function of the input
voltage<o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>The second figure gives:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>Resistive part of the input and output impedance at
frequency f0 (defined as a parameter)<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The delay at this frequency<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The transfer-function cutoff frequency<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>Input and output equivalent model parameters<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>AC plots of input impedance, output impedance and
transfer function<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>AC plots of the extracted s-models and RLC models for
the three characteristics<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-indent:-.25in'><span style='mso-no-proof:
yes'>-</span><span style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
style='mso-no-proof:yes'>The transient response.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Choosing
the Normal type for results display, we can visualize the model topology as
s-functions:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1151 height=244 id="_x0000_i1073"
src="SIMECT_files/image042.png" alt="AC_normal.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Next,
we can extract the SIMULINK and HDL models of the follower. The SIMULINK model
will have the structure already presented on the interface and on the AC Normal
results:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=766 height=439 id="_x0000_i1072"
src="SIMECT_files/image043.png" alt="mod_sim.emf"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
the SMASH VHDL-AMS model, two files are extracted: <a
href="PDF_Sources/test_v_uni_v_uni.vhd">test_v_uni_v_uni.vhd</a> containing the
module description and <a href="PDF_Sources/test_v_uni_v_uni.pat">test_v_uni_v_uni.pat</a>
containing a simple simulation template. For the CADENCE VHDL-AMS model, the
extracted file will be: <a href="PDF_Sources/test_v_uni_v_uni_cdn.vhms">test_v_uni_v_uni_cdn.vhms</a>,
while the Verilog model will be: <a href="PDF_Sources/test_v_uni_v_uni_cdn.va">test_v_uni_v_uni_cdn.va</a>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
models were validated by performing comparative simulations under Cadence
Analog Environment and SIMULINK. The results for the transient analysis are
presented:<o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0
 style='border-collapse:collapse;mso-yfti-tbllook:1184;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
  <td width=310 valign=top style='width:232.2pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=529 height=436 id="_x0000_i1071"
  src="SIMECT_files/image044.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=310 valign=top style='width:232.2pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
  justify'><span style='font-size:4.0pt;line-height:115%;mso-no-proof:yes'>&nbsp;</span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=518 height=410 id="_x0000_i1070"
  src="SIMECT_files/image045.png"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<h2 style='margin-left:22.5pt;text-align:justify;text-indent:-.3in'><a
name="_Toc292918022"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>4.2.</span></a><span style='mso-bookmark:_Toc292918022'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'> </span></span><span
style='mso-bookmark:_Toc292918022'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Differential voltage to unipolar current source</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>We
consider in this example a differential pair: the input is a differential
voltage, and the output is a current.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
Cadence schematic was edited (e.g. <i>simect_v_diff_i_uni_sch </i>in the <i>/CADENCE_EXP</i>
folder), containing the differential input ports, the output port, a supply
port and the ground connection.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
design variables are <i>w1</i>, <i>l1</i>  the sizes of the transistors in the
input MOS pair, <i>w2</i>, <i>l2</i>  the sizes of the MOS transistors in the
current mirror and <i>I0</i> the polarization current.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=606 height=449 id="_x0000_i1069"
src="SIMECT_files/image046.png" alt="simect_v_diff_i_uni1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Following
the methodology, a symbol cellview is generated. The simulation sources can be
manually added or automatically generated by SIMECT, as presented in section
3.3.5. We will consider the manual process in order to show the sources types
and parameters.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
testbench schematic (e.g. <i>test_v_diff_i_uni </i>in the <i>/CADENCE_EXP </i>folder)
is obtained by adding the required simulation sources (B1 type on input and C2
type on output) and a DC supply source:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=932 height=554 id="_x0000_i1068"
src="SIMECT_files/image047.png" alt="test_v_diff_i_uni1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input, output and supply sources are parameterized with design variables to be
used in SIMECT.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>input source</u> is a differential composite source consisting on each
branch of a voltage sum of a voltage controlled voltage source and a simple VDC
source. The common-mode DC component is parameterized as <i>Vindc </i>on source
V5. The AC, dynamic DC and transient components are copied on each input through
the sources E0 (gain <i>g1</i>) and E1 (gain <i>g2</i>), used to emulate the
differential behavior. The source V1 is a composite source supporting AC, DC
and transient signal generation. The AC magnitude on the source V1 will be 1,
the DC voltage representing the differential dynamic DC will be <i>Vin</i> and
the transient voltage values <i>Vmin</i> and <i>Vmax</i>. The period of the
pulse will be <i>per_tr</i>. The sinusoidal source V3 delivers a sinusoidal
voltage of amplitude <i>Vsin</i> and frequency parameterized as <i>1/per_tr</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input nets are parameterized as<i>Vin1 </i>for V+ and <i>Vin2 </i>for V-.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>output source</u> is a unipolar composite source consisting of the voltage
sum of a voltage controlled voltage source and a simple VDC source. The static
DC component on the output is parameterized as <i>Voutdc</i>. The AC and
dynamic DC components are enabled / disabled by the source E2, its gain being
parameterized as <i>g3</i>. The source V10 is a composite source supporting AC
and DC signal generation. The AC magnitude on the source V10 will be 1, the DC
voltage representing the dynamic DC on the output will be <i>Vout</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
output net is named <i>Vout</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>As
for the first example, the <u>supply source</u> will be a VDC source with the
value of the voltage parameterized as <i>Vsupp</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
this step is accomplished, the netlist of the testbench schematic is generated,
Cadence is closed and SIMECT_GUI is launched. The simulation repository is
selected and the cell representing the testbench is chosen from the pop-up menu
(e.g. <i>test_v_diff_i_uni </i>in the <i>/CADENCE_EXP</i> folder). The selected
variables and the values on the interface will be as example:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=742 height=856 id="_x0000_i1067"
src="SIMECT_files/image048.png"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>By
using the <i>Edit Vars</i> button, the design variables are initialized as:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=600 height=499 id="_x0000_i1066"
src="SIMECT_files/image049.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input nets are selected: <i>Vin1 </i>and <i>Vin2</i>, as parameterized in the
schematic and the sources to measure the input currents are E0 and E1 respectively.
The DIFF selection variable on the (+) input will be <i>g1</i>, while on the
(-) input will be <i>g2</i>. The output and supply variables are also selected.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
analyses to be performed:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>DC analysis with <i>Vin</i> (source V1 in
the schematic) varying in [-0.1V; 0.1V] in common mode (fields <i>Start</i> and
<i>Stop</i>) and [-0.1V; 0.1V] in differential mode (field <i>DIFF Max</i>,
where de differential minimum value is obtained as -<i>DIFF Max</i>);<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Parametric DC analysis with <i>Vout </i>(source
V10 in the schematic) varying in [-0.5V; 0.5V], for a number of 10 points of
simulation;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>AC analyses in the frequency domain
[10kHz; 1THz] resulting in s-models of order 2 for all the frequency functions;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Transient analysis with a sine signal on
input over two periods of f0 frequency. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Running
the simulation and selecting the <i>Diff/Comm</i> option for results
presentation, they are also plotted in two figures, one for the DC and
Parametric analyses and one for the AC and transient analyses.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Additional
indications are presented in the two figures in order to characterize the
common-mode and differential behavior:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Output function of input in common-mode<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>3D plot of the output function of the
input voltage (in common-mode) and output voltage<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>The direct transfer function in
differential mode and common-mode<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>The input impedance in differential mode
and common-mode<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=582 height=810 id="_x0000_i1065"
src="SIMECT_files/image050.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 width=674
 style='width:505.5pt;border-collapse:collapse;mso-yfti-tbllook:1184;
 mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
  <td width=659 valign=top style='width:494.45pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal><span style='mso-no-proof:yes'><img border=0 width=1066
  height=688 id="_x0000_i1064" src="SIMECT_files/image051.jpg"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=15 valign=top style='width:11.05pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Choosing
the Normal type for results display, we can visualize the model topology as
s-functions:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=951 height=636 id="_x0000_i1063"
src="SIMECT_files/image052.png" alt="AC_normal.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
SIMULINK and HDL models of the differential pair can be extracted. The SIMULINK
model will have the following structure:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=965 height=804 id="_x0000_i1062"
src="SIMECT_files/image053.png" alt="mod_sim.emf"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
the SMASH VHDL-AMS model, the two files are: <a
href="PDF_Sources/test_v_diff_i_uni.vhd">test_v_diff_i_uni.vhd</a> and <a
href="PDF_Sources/test_v_diff_i_uni.pat">test_v_diff_i_uni.pat</a>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
the CADENCE VHDL-AMS model, the file is: <a
href="PDF_Sources/test_v_diff_i_uni_cdn.vhms">test_v_diff_i_uni_cdn.vhms</a>
while for VerilogA is <a href="PDF_Sources/test_v_diff_i_uni_cdn.va">test_v_diff_i_uni_cdn.va</a>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Again,
the comparative simulations under Cadence Analog Environment and SIMULINK are
performed, resulting in coherent results:<o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0
 style='border-collapse:collapse;mso-yfti-tbllook:1184;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
  <td width=309 valign=top style='width:232.0pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=525 height=440 id="_x0000_i1061"
  src="SIMECT_files/image054.jpg" alt="V_diff_I_uni_cadence.bmp"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=310 valign=top style='width:232.4pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
  justify'><span style='font-size:4.0pt;line-height:115%;mso-no-proof:yes'>&nbsp;</span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=531 height=421 id="_x0000_i1060"
  src="SIMECT_files/image055.png" alt="Simulink_Cadence.png"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<h2 style='margin-left:22.5pt;text-align:justify;text-indent:-.3in'><a
name="_Toc292918023"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>4.3.</span></a><span style='mso-bookmark:_Toc292918023'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'> </span></span><span
style='mso-bookmark:_Toc292918023'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Unipolar current to differential voltage source</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
following example employs a multi-stage amplifier of type current-controlled voltage-source.
It is composed with one unipolar current to differential current amplifier,
followed by two unipolar current to unipolar voltage amplifiers. Its Cadence
schematic (e.g. <i>simect_i_uni_v_diff_sch </i>in the <i>/CADENCE_EXP </i>folder)
is:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1276 height=662 id="_x0000_i1059"
src="SIMECT_files/image056.png" alt="i_uni_to_v_diff.wmf"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
design variables for the first amplifier are:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>ar - </span></i><span style='mso-no-proof:yes'>the
size of each bipolar transistor;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>w1, l1 -</span></i><span style='mso-no-proof:yes'> the
sizes used for the PMOS current mirrors;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>w2, l2 -</span></i><span style='mso-no-proof:yes'> the
sizes used for the NMOS current mirrors;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>i1, i2 -</span></i><span style='mso-no-proof:yes'> the
values of the polarization sources;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>v_bpol -</span></i><span style='mso-no-proof:yes'> the
imposed base voltage for each bipolar transistor;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>ga, gb -</span></i><span style='mso-no-proof:yes'> two
gain variables, controlling the differential gain and the common-mode gain on
the output;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>r -</span></i><span style='mso-no-proof:yes'> the
value of the two amortization resistances;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
design variables for the second stage amplifiers are:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>area1</span></i><span style='mso-no-proof:yes'> and <i>area2</i>
- the sizes of the two bipolar transistorsin both designs<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>i3 </span></i><span style='mso-no-proof:yes'>and<i> i4
</i>- the values of the two polarization sources<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>&nbsp;c - </span></i><span style='mso-no-proof:yes'>the
value of the capacitor on the RC output pair in both designs<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>r1 or r2 -</span></i><span style='mso-no-proof:yes'>
the value of the resistance on the RC pair, customized for each design<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>A
symbol cellview is generated. Next, the simulation sources should be added. As
for the previous designs we will consider the manual process for exemplifying
purposes.&nbsp; <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
testbench schematic (e.g. <i>test_i_uni_v_diff </i>in the <i>/CADENCE_EXP </i>folder)
is obtained by adding the required simulation sources (C1 type on input and B2
type on output) and a DC supply source:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=980 height=564 id="_x0000_i1058"
src="SIMECT_files/image057.png" alt="test_i_uni_v_diff1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input, output and supply sources are parameterized with design variables to be
used in SIMECT.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>input source</u> is a unipolar composite source consisting of the current
sum of a voltage controlled current source and a simple IDC source. The static DC
component on the input is parameterized as <i>Iindc </i>on the source I0. The
AC, dynamic DC and transient components on the input are enabled / disabled by
the source G0, its gain being parameterized as <i>g1</i>. The source V23 is a
composite source supporting AC, DC and transient signal generation. The AC
magnitude on the source V23 will be 1, the DC voltage representing the dynamic
DC will be <i>Iin </i>and the two voltage limits for the square transient
signal are <i>Imin</i> and <i>Imax.</i> The period is <i>per_tr.</i> The source
V4 is a sinusoidal transient source with <i>Isin</i> as amplitude and frequency
= <i>1/per_tr</i>. An additional VDC source (V1) is used on the input in order
to measure the input current.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input net is parameterized as <i>Vin</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>output source</u> is a differential composite source consisting on each
branch of a current sum of a voltage controlled current source and a simple IDC
source. The static DC component on the output is parameterized as <i>Ioutdc </i>on
the source I1. Its value is copied by the source F5 on the second branch. The AC
and dynamic DC components on the output are enabled / disabled on each branch
by the sources G1 (gain <i>g3</i>) and G2 (gain <i>g4</i>), assuring the
common-mode and differential output behavior. The source V19 is a composite
source supporting AC and DC signal generation. The AC magnitude on the source
V19 will be 1, the DC voltage representing the dynamic DC will be <i>Iout. </i>Two
additional VDC source (V2 and V3) are used on each output branch in order to
measure the output currents.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
output nets are named <i>Vout1 </i>and <i>Vout2</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>supply source</u> will be parameterized as <i>Vsupp</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Once
this step is accomplished, the netlist of the testbench schematic is generated,
Cadence is closed and SIMECT_GUI is launched. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
simulation repository is selected and the cell representing the testbench is
chosen from the pop-up menu (e.g. <i>test_i_uni_v_diff </i>in the <i>/CADENCE_EXP
</i>folder). The selected variables and the values on the interface will be:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=781 height=900 id="_x0000_i1057"
src="SIMECT_files/image058.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>By
using the <i>Edit Vars</i> button, the design variables are initialized as:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=608 height=828 id="_x0000_i1056"
src="SIMECT_files/image059.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input net is <i>Vin</i> as parameterized in the schematic and the source to
measure the input current is V1. The DIFF selection variable on the input will
be <i>g1</i>. The output nets are <i>Vout1 </i>and <i>Vout2</i>, the sources to
measure the output currents are <i>V2 </i>and <i>V3 </i>respectively. The
supply source is selected: <i>V0</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
analyses to be performed: <o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>DC analysis with <i>Iin</i> (source V23
in the schematic) varying in [-1mA; 1mA];<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Parametric DC analysis with <i>Iout </i>(source
V19 in the schematic) varying in [-1mA; 1mA], for a number of 10 points of
simulation;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>AC analyses in the frequency domain
[10kHz; 1THz] resulting in s-models of order 2 for all the frequency functions;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Transient analysis with square input
signal performed over two periods of f0. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Running
the simulation and selecting the <i>Normal</i> option for results presentation,
the DC results are presented in two windows, one for each circuit output. The <i>Diff/Comm</i>
option for results presentation will compute and display the common mode DC on
output and the differential DC on output, also in two separate windows:<o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 width=640
 style='width:480.3pt;border-collapse:collapse;mso-yfti-tbllook:1184;
 mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes'>
  <td width=312 valign=top style='width:233.85pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal align=center style='text-align:center'><span
  style='mso-no-proof:yes'><img border=0 width=528 height=814 id="_x0000_i1055"
  src="SIMECT_files/image060.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=329 valign=top style='width:246.45pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal><span style='mso-no-proof:yes'><img border=0 width=544
  height=814 id="_x0000_i1054" src="SIMECT_files/image061.jpg"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;mso-yfti-lastrow:yes'>
  <td width=312 valign=top style='width:233.85pt;border:solid white 1.0pt;
  border-top:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal align=center style='text-align:center'><span
  style='mso-no-proof:yes'><img border=0 width=539 height=858 id="_x0000_i1053"
  src="SIMECT_files/image062.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=329 valign=top style='width:246.45pt;border-top:none;border-left:
  none;border-bottom:solid white 1.0pt;border-right:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal align=center style='text-align:center'><span
  style='mso-no-proof:yes'><img border=0 width=552 height=856 id="_x0000_i1052"
  src="SIMECT_files/image063.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
AC results when selecting the <i>Diff/Comm</i> option will be:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=634 height=742 id="_x0000_i1051"
src="SIMECT_files/image064.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Selecting
the Normal type for results display, the model topology as s-functions will
be displayed:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1000 height=750 id="_x0000_i1050"
src="SIMECT_files/image065.png" alt="AC_normal.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
SIMULINK model of the circuit will have the following structure:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=921 height=684 id="_x0000_i1049"
src="SIMECT_files/image066.png" alt="mod_sim.emf"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
the SMASH VHDL-AMS model, the two files extracted will be: <a
href="PDF_Sources/test_i_uni_v_diff.vhd">test_i_uni_v_diff.vhd</a> and <a
href="PDF_Sources/test_i_uni_v_diff.pat">test_i_uni_v_diff.pat</a>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
the CADENCE VHDL-AMS we will have: <a
href="PDF_Sources/test_i_uni_v_diff_cdn.vhms">test_i_uni_v_diff_cdn.vhms</a>
and for VerilogA <a href="PDF_Sources/test_i_uni_v_diff_cdn.va">test_i_uni_v_diff_cdn.va</a>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
comparative simulations under Cadence Analog Environment (transistor-level) and
SIMULINK (macro-model) are performed:<o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0
 style='border-collapse:collapse;mso-yfti-tbllook:1184;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
  <td width=310 valign=top style='width:232.2pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=596 height=475 id="_x0000_i1048"
  src="SIMECT_files/image067.jpg" alt="I_uni_V_diff_cadence.bmp"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=310 valign=top style='width:232.2pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
  justify'><span style='font-size:4.0pt;line-height:115%;mso-no-proof:yes'>&nbsp;</span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=569 height=448 id="_x0000_i1047"
  src="SIMECT_files/image068.png" alt="Simulink_Cadence.png"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal><span style='mso-no-proof:yes'>The levels of voltage and
current on the input and output are verified for the two types of simulation.<o:p></o:p></span></p>

<h2 style='margin-left:22.5pt;text-align:justify;text-indent:-.3in'><a
name="_Toc292918024"><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>4.4.</span></a><span style='mso-bookmark:_Toc292918024'><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'> </span></span><span
style='mso-bookmark:_Toc292918024'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Differential current to differential current source</span></span><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h2>

<p class=MsoNormal style='text-align:justify'><span style='font-size:2.0pt;
line-height:115%;mso-no-proof:yes'>&nbsp;</span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
fourth example presents a fully differential amplifier of type
current-controlled current-source. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Its
Cadence schematic (e.g. <i>simect_i_diff_i_diff_sch </i>in the <i>/CADENCE_EXP </i>folder)
is:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=972 height=498 id="_x0000_i1046"
src="SIMECT_files/image069.png" alt="simect_i_diff_i_diff1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
design variables for this amplifier are:<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>ar - </span></i><span style='mso-no-proof:yes'>the size
of each bipolar transistor;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>w1, l1 -</span></i><span style='mso-no-proof:yes'> the
sizes used for the PMOS current mirrors;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>w2, l2 -</span></i><span style='mso-no-proof:yes'> the
sizes used for the NMOS current mirrors;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>i1, i2 -</span></i><span style='mso-no-proof:yes'> the
values of the polarization sources;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>v_bpol -</span></i><span style='mso-no-proof:yes'> the
imposed base voltage for each bipolar transistor;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>ga, gb -</span></i><span style='mso-no-proof:yes'> two
gain variables, controlling the differential gain and the common-mode gain on
the output;<o:p></o:p></span></p>

<p class=MsoListParagraph style='margin-left:38.2pt;text-align:justify;
text-indent:-.25in'><span style='font-family:Symbol;mso-no-proof:yes'>·</span><span
style='font-size:7.0pt;line-height:115%;font-family:"Times New Roman","serif";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><i><span
style='mso-no-proof:yes'>r -</span></i><span style='mso-no-proof:yes'> the
value of the two amortization resistances;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>A
symbol cellview is generated and the testbench schematic (e.g. <i>test_i_diff_i_diff
</i>in the <i>/CADENCE_EXP</i> folder) is obtained with the simulation sources,
D1 type on input and D2 on output:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1061 height=475 id="_x0000_i1045"
src="SIMECT_files/image070.png" alt="test_i_diff_i_diff1.eps"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input, output and supply sources are parameterized with design variables to be
used in SIMECT.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>input source</u> is a differential composite source consisting on each
branch of a current sum of a voltage controlled current source and a simple IDC
source. The static DC component on the input is parameterized as <i>Iindc </i>on
the source I0. Its value is copied by the source F5 on the second branch. The
AC, dynamic DC and transient components on the input are enabled / disabled on
each branch by the controlled sources of gain <i>g1</i> and <i>g2</i>, assuring
the common-mode and differential input behavior. The source V3 is a composite
source supporting AC and DC and transient signal generation. The AC magnitude
on the source V3 is imposed 1, the DC voltage representing the dynamic DC will
be <i>Iin. </i>The two voltage limits for the square transient signal are <i>Imin</i>
and <i>Imax </i>with the period <i>per_tr.</i> The source V4 is a sinusoidal
transient source with <i>Isin</i> as amplitude and frequency = <i>1/per_tr</i>.
Two additional VDC source (V1 and V2) are used on each output branch in order
to measure the input currents.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input nets are parameterized as <i>Vin1 </i>and <i>Vin2</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>output source</u> is a differential composite source consisting on each
branch of a voltage sum of a voltage controlled voltage source and a simple VDC
source. The common-mode DC component on the output is parameterized as <i>Voutdc
</i>on source V9. The AC and dynamic DC components are copied on each output
branch through the sources E1 (gain <i>g3</i>) and E2 (gain <i>g4</i>), used to
emulate the differential behavior. The source V10 is a composite source
supporting AC and DC signal generation. The AC magnitude on the source V10 will
be 1, the DC voltage representing the differential dynamic DC will be <i>Vout</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
output nets are named <i>Vout1 </i>and <i>Vout2</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
<u>supply source</u> will be a VDC source parameterized as <i>Vsupp</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Again,
the netlist of the testbench schematic is generated.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
simulation sources can be also automatically generated by SIMECT, as presented
in section 3.3.5, without needing a testbench schematic.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Cadence
is closed and SIMECT_GUI is launched. <o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
simulation repository is selected and the cell representing the testbench is
chosen from the pop-up menu (e.g. <i>test_i_diff_i_diff </i>in the <i>/CADENCE_EXP
</i>folder). The selected variables and the values on the interface will be:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=768 height=894 id="_x0000_i1044"
src="SIMECT_files/image071.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
design variables will be initialized as:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=631 height=694 id="_x0000_i1043"
src="SIMECT_files/image072.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
input nets are selected: <i>Vin1 </i>and <i>Vin2 </i>and the sources to measure
the input currents: <i>V1 </i>and <i>V2</i>. The DIFF selection variables on
the input will be <i>g1 </i>and <i>g2</i>. The output nets are <i>Vout1 </i>and
<i>Vout2</i>, the sources to measure the output currents are <i>E1 </i>and <i>E2
</i>respectively. The supply source is selected: <i>V0</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
analyses to be performed: <o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>DC analysis with <i>Iin</i> (source V3 in
the schematic) varying in [-1mA; 1mA];<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Parametric DC analysis with <i>Vout </i>(source
V10 in the schematic) varying in [-1V; 1V], for a number of 10 points of
simulation;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>AC analyses in the frequency domain
[10kHz; 1THz] resulting in s-models of order 2 for all the frequency functions;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Transient analysis with automatically
generated parameters, using <i>Auto</i>;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Running
the simulation and selecting the <i>Normal</i> option for results presentation,
the DC results are presented in two windows, one for each circuit output. The <i>Diff/Comm</i>
option for results presentation will compute and display the common mode DC on
output and the differential DC on output, also in two separate windows:<o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0
 style='border-collapse:collapse;mso-yfti-tbllook:1184;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes'>
  <td width=311 valign=top style='width:233.4pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal align=center style='text-align:center'><span
  style='mso-no-proof:yes'><img border=0 width=542 height=739 id="_x0000_i1042"
  src="SIMECT_files/image073.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=308 valign=top style='width:231.0pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal align=center style='text-align:center'><span
  style='mso-no-proof:yes'><img border=0 width=509 height=738 id="_x0000_i1041"
  src="SIMECT_files/image074.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;mso-yfti-lastrow:yes'>
  <td width=311 valign=top style='width:233.4pt;border:solid white 1.0pt;
  border-top:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=544 height=758 id="_x0000_i1040"
  src="SIMECT_files/image075.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=308 valign=top style='width:231.0pt;border-top:none;border-left:
  none;border-bottom:solid white 1.0pt;border-right:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=511 height=758 id="_x0000_i1039"
  src="SIMECT_files/image076.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
AC results when selecting the <i>Diff/Comm</i> option will be:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1002 height=759 id="_x0000_i1038"
src="SIMECT_files/image077.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Selecting
the Normal type for results display, the model topology as s-functions will
be displayed:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=945 height=708 id="_x0000_i1037"
src="SIMECT_files/image078.png" alt=Screenshot.png></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
this circuit, we extracted as an example all the DC intermediary currents and
voltages, by using the <i>Display ALL DC </i>button.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>So
we have the voltages in all the circuit nets when the input is in differential
mode:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=689 height=669 id="_x0000_i1036"
src="SIMECT_files/image079.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
voltages in all the circuit nets when the input is in common mode:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=688 height=672 id="_x0000_i1035"
src="SIMECT_files/image080.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>All the intermediary currents
when the input is in differential mode:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=756 height=570 id="_x0000_i1034"
src="SIMECT_files/image081.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal><span style='mso-no-proof:yes'>All the intermediary currents
when the input is in common mode:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=764 height=579 id="_x0000_i1033"
src="SIMECT_files/image082.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
SIMULINK model of the circuit will have the following structure:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1139 height=989 id="_x0000_i1032"
src="SIMECT_files/image083.png" alt="mod_sim.emf"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>For
the VHDL-AMS model, the two files extracted will be: <a
href="PDF_Sources/test_i_diff_i_diff.vhd">test_i_diff_i_diff.vhd</a> and <a
href="PDF_Sources/test_i_diff_i_diff.pat">test_i_diff_i_diff.pat</a>. For the
CADENCE VHDL-AMS we will have: <a href="PDF_Sources/test_i_diff_i_diff_cdn.vhms">test_i_diff_i_diff_cdn.vhms</a>
and for VerilogA <a href="PDF_Sources/test_i_diff_i_diff_cdn.va">test_i_diff_i_diff_cdn.va</a>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
comparative simulations under Cadence Analog Environment (transistor-level) and
SIMULINK (macro-model) are:<o:p></o:p></span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0
 style='border-collapse:collapse;mso-yfti-tbllook:1184;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
  <td width=310 valign=top style='width:232.2pt;border:solid white 1.0pt;
  padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=558 height=490 id="_x0000_i1031"
  src="SIMECT_files/image084.jpg" alt="I_diff_I_diff_cadence.bmp"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
  <td width=310 valign=top style='width:232.2pt;border:solid white 1.0pt;
  border-left:none;padding:0in 5.4pt 0in 5.4pt'>
  <p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;text-align:
  justify'><span style='font-size:4.0pt;line-height:115%;mso-no-proof:yes'>&nbsp;</span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  <p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'><img
  border=0 width=539 height=461 id="_x0000_i1030"
  src="SIMECT_files/image085.png" alt="Simulink_Cadence.png"></span><span
  style='mso-no-proof:yes'><o:p></o:p></span></p>
  </td>
 </tr>
</table>

</div>

<h1 style='margin-left:.25in;text-indent:-.25in'><a name="_Toc292918025"><span
style='mso-fareast-font-family:"Times New Roman";mso-no-proof:yes'>5.</span></a><span
style='mso-bookmark:_Toc292918025'><span style='font-size:7.0pt;line-height:
115%;font-family:"Times New Roman","serif";mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp; </span></span><span
style='mso-bookmark:_Toc292918025'><span style='mso-fareast-font-family:"Times New Roman";
mso-no-proof:yes'>Optimization example</span></span><span style='mso-fareast-font-family:
"Times New Roman";mso-no-proof:yes'><o:p></o:p></span></h1>

<p class=MsoNormal><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>We
will perform the optimization of the voltage follower presented in 4.1. The
name of the circuit schematic is <i>simect_v_uni_v_uni_sch</i> and the name of
the testbench schematic is <i>test_v_uni_v_uni</i>.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
macro-parametric analysis needed for optimization can be started either in
SIMECT_GUI or SIMECT_PAR, as explained in Section 3.5.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Launching
SIMECT_GUI for running macro-parametric analyses will result in completing the
design variables window like:<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=618 height=441 id="_x0000_i1029"
src="SIMECT_files/image086.png" alt="netlist_extr_subcirc_parametric.png"></span><span
style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>We
can use also the SIMECT_PAR.m script for batch mode parametric simulations.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>SIMECT_PAR
will use the two types of files: <o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>a variant file (e.g. <a
href="PDF_Sources/var_test_v_uni_v_uni_v1.m">var_test_v_uni_v_uni.m</a>) which
defines the circuit characteristics, the design variables and the analyses to
be performed. This file is compatible with SIMECT_GUI and SIMECT batch and can
be automatically generated by using the <i>Save</i> option on the graphical
interface;<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='font-family:Symbol;mso-no-proof:yes'>·</span><span style='font-size:
7.0pt;line-height:115%;font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>a parameters file (e.g. <a
href="PDF_Sources/param_test_v_uni_v_uni_v1.m">param_test_v_uni_v_uni.m</a>)
which defines the design variables to be varied and the variation domain.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
file contains an index <i>ind </i>which is used to add variables to the
variation <i>param </i>vector.<o:p></o:p></span></p>

<div style='border:solid windowtext 1.0pt;padding:1.0pt 4.0pt 1.0pt 4.0pt'>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ind=0
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param=[];<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ind=ind+1
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).nam='I0';<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span lang=PT-BR style='mso-ansi-language:
PT-BR;mso-no-proof:yes'>param(ind).min=100e-6 ;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span lang=PT-BR style='mso-ansi-language:
PT-BR;mso-no-proof:yes'>param(ind).max=500e-6 ;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).npt=5
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ind=ind+1
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).nam='w1';<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).min=10e-6
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).max=50e-6
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).npt=9
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>ind=ind+1
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).nam='l1';<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).min=0.35e-6
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).max=0.55e-6
;<o:p></o:p></span></p>

<p class=encadr style='text-align:justify'><span style='mso-no-proof:yes'>param(ind).npt=5
;<o:p></o:p></span></p>

</div>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>&nbsp;<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>In
this example we make 3 parametric simulation sets; in the first case the bias
current <i>I0</i> varies from 100µA to 500 µA, in the second the transistor
width varies from 10 µm to 50 µm, and in the third its length varies from 0.35
to 0.55 µm.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>Each
parametric simulation set result is gathered in one figure. With this figure,
it is possible to deduce which characteristic depends on the parameter and
optimize it (manually).<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
plotted characteristics are:<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Input and output offset<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Direct and reverse gain<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Transfer function<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Input and output impedance<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Delay at a designated frequency<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Input and output non linearity<o:p></o:p></span></p>

<p class=MsoListParagraph style='text-align:justify;text-indent:-.25in'><span
style='mso-no-proof:yes'>-</span><span style='font-size:7.0pt;line-height:115%;
font-family:"Times New Roman","serif";mso-no-proof:yes'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><span style='mso-no-proof:yes'>Transient response<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1149 height=1001 id="_x0000_i1028"
src="SIMECT_files/image087.png"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>It
can be seen clearly from the first figure that I0=100 µA induces a non
linearity due to the fact that the transistor gets out of its linear
functionality.<o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>So
the current source must be changed from 150 µA to 500 µA to avoid these
non-linearities. It results in the second figure.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1180 height=1030 id="_x0000_i1027"
src="SIMECT_files/image088.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal style='text-align:justify'><span style='mso-no-proof:yes'>The
two following figures show the effect of the transistor sizes. In order to
reduce the output impedance, the transistor length should be as small as possible
and its width as high as possible. It can also be seen that the gain can hardly
reach 1 showing that this schematic in not a good voltage follower.<o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1194 height=1038 id="_x0000_i1026"
src="SIMECT_files/image089.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='mso-no-proof:yes'><img border=0 width=1188 height=1056 id="_x0000_i1025"
src="SIMECT_files/image090.jpg"></span><span style='mso-no-proof:yes'><o:p></o:p></span></p>

</div>

</body>

</html>
