lw $t4, 8($zero)
jalr $t2, $t4
addiu $t2, $zero, 10
nop
jr $zero
nop
addiu $v0, $t2, 0
jr $zero

comment: change rd in branch delay slot
