
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 367.852 ; gain = 98.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/vivado/08_CPU_memory_reference/CPU.v:3]
	Parameter DP0 bound to: 4'b0001 
	Parameter DP1 bound to: 4'b0010 
	Parameter DP2 bound to: 4'b0011 
	Parameter B1 bound to: 4'b0100 
	Parameter BL bound to: 4'b0101 
	Parameter BX bound to: 4'b0110 
	Parameter SWP bound to: 4'b0111 
	Parameter LDR0 bound to: 4'b1000 
	Parameter LDR1 bound to: 4'b1001 
	Parameter STR0 bound to: 4'b1010 
	Parameter STR1 bound to: 4'b1011 
	Parameter Und bound to: 4'b0000 
	Parameter Idle bound to: 5'b00000 
	Parameter S0 bound to: 5'b00001 
	Parameter S1 bound to: 5'b00010 
	Parameter S2 bound to: 5'b00011 
	Parameter S3 bound to: 5'b00100 
	Parameter S7 bound to: 5'b01000 
	Parameter S8 bound to: 5'b01001 
	Parameter S9 bound to: 5'b01010 
	Parameter S10 bound to: 5'b01011 
	Parameter S11 bound to: 5'b01100 
	Parameter S12 bound to: 5'b01101 
	Parameter S13 bound to: 5'b01110 
	Parameter S14 bound to: 5'b01111 
	Parameter S15 bound to: 5'b10000 
	Parameter S16 bound to: 5'b10001 
	Parameter S17 bound to: 5'b10010 
	Parameter S18 bound to: 5'b10011 
INFO: [Synth 8-6157] synthesizing module 'Inst' [D:/vivado/08_CPU_memory_reference/Inst.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/08_CPU_memory_reference/Inst.v:38]
INFO: [Synth 8-6157] synthesizing module 'Inst_ROM' [D:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.runs/synth_1/.Xil/Vivado-15264-BLUEFLAMELEE/realtime/Inst_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Inst_ROM' (1#1) [D:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.runs/synth_1/.Xil/Vivado-15264-BLUEFLAMELEE/realtime/Inst_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Inst' (2#1) [D:/vivado/08_CPU_memory_reference/Inst.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/vivado/08_CPU_memory_reference/RegFile.v:3]
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (3#1) [D:/vivado/08_CPU_memory_reference/RegFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Shift' [D:/vivado/08_CPU_memory_reference/ALU_Shift.v:3]
INFO: [Synth 8-6157] synthesizing module 'Shift' [D:/vivado/08_CPU_memory_reference/Shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Shift' (4#1) [D:/vivado/08_CPU_memory_reference/Shift.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/vivado/08_CPU_memory_reference/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/08_CPU_memory_reference/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/vivado/08_CPU_memory_reference/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Shift' (6#1) [D:/vivado/08_CPU_memory_reference/ALU_Shift.v:3]
INFO: [Synth 8-6157] synthesizing module 'Data_RAM' [D:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.runs/synth_1/.Xil/Vivado-15264-BLUEFLAMELEE/realtime/Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_RAM' (7#1) [D:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.runs/synth_1/.Xil/Vivado-15264-BLUEFLAMELEE/realtime/Data_RAM_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/08_CPU_memory_reference/CPU.v:301]
WARNING: [Synth 8-5788] Register W_Rdata_s_reg in module CPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/08_CPU_memory_reference/CPU.v:169]
WARNING: [Synth 8-5788] Register ALU_OP_reg in module CPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/08_CPU_memory_reference/CPU.v:184]
WARNING: [Synth 8-5788] Register SHIFT_OP_reg in module CPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/08_CPU_memory_reference/CPU.v:184]
WARNING: [Synth 8-5788] Register Reg_C_s_reg in module CPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/08_CPU_memory_reference/CPU.v:170]
WARNING: [Synth 8-5788] Register Mem_Write_reg in module CPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/08_CPU_memory_reference/CPU.v:201]
WARNING: [Synth 8-5788] Register Mem_W_s_reg in module CPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/08_CPU_memory_reference/CPU.v:206]
WARNING: [Synth 8-3848] Net clk_tmp in module/entity CPU does not have driver. [D:/vivado/08_CPU_memory_reference/CPU.v:189]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (8#1) [D:/vivado/08_CPU_memory_reference/CPU.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.102 ; gain = 154.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.102 ; gain = 154.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.102 ; gain = 154.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/08_CPU_memory_reference/Inst_ROM/Inst_ROM/Inst_ROM_in_context.xdc] for cell 'Inst_Instance/Inst_ROM_Instance'
Finished Parsing XDC File [d:/vivado/08_CPU_memory_reference/Inst_ROM/Inst_ROM/Inst_ROM_in_context.xdc] for cell 'Inst_Instance/Inst_ROM_Instance'
Parsing XDC File [d:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.srcs/sources_1/ip/Data_RAM/Data_RAM/Data_RAM_in_context.xdc] for cell 'Dataram'
Finished Parsing XDC File [d:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.srcs/sources_1/ip/Data_RAM/Data_RAM/Data_RAM_in_context.xdc] for cell 'Dataram'
Parsing XDC File [D:/vivado/08_CPU_memory_reference/Board.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw'. [D:/vivado/08_CPU_memory_reference/Board.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sw'. [D:/vivado/08_CPU_memory_reference/Board.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[16]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[17]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[18]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[19]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[20]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[21]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[22]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[23]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[24]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[25]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[26]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[27]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[28]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[29]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[30]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[31]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[32]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'swb'. [D:/vivado/08_CPU_memory_reference/Board.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'swb[1]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'swb[2]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'swb[3]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'swb[4]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'swb[5]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'swb[6]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led'. [D:/vivado/08_CPU_memory_reference/Board.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led'. [D:/vivado/08_CPU_memory_reference/Board.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[16]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[17]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'led[18]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[19]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[20]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'led[21]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[22]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[23]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'led[24]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[25]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[26]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'led[27]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[28]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[29]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'led[30]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[31]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[32]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'seg'. [D:/vivado/08_CPU_memory_reference/Board.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'which'. [D:/vivado/08_CPU_memory_reference/Board.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'which[0]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'which[1]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'which[2]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'enable'. [D:/vivado/08_CPU_memory_reference/Board.xdc:99]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/vivado/08_CPU_memory_reference/Board.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [D:/vivado/08_CPU_memory_reference/Board.xdc:112]
Finished Parsing XDC File [D:/vivado/08_CPU_memory_reference/Board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/vivado/08_CPU_memory_reference/Board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/08_CPU_memory_reference/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.121 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.121 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 776.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.121 ; gain = 507.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.121 ; gain = 507.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Inst_Instance/Inst_ROM_Instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Dataram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.121 ; gain = 507.012
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "REG_Files_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_Files_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'LB_reg' into 'LA_reg' [D:/vivado/08_CPU_memory_reference/CPU.v:172]
INFO: [Synth 8-4471] merging register 'LC_reg' into 'LA_reg' [D:/vivado/08_CPU_memory_reference/CPU.v:172]
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'CPU'
INFO: [Synth 8-5544] ROM "Next_ST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ST0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Shift_Out_reg' [D:/vivado/08_CPU_memory_reference/Shift.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [D:/vivado/08_CPU_memory_reference/ALU.v:25]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                00000000000000001 |                            00000
                      S0 |                00000000000000010 |                            00001
                      S8 |                00000000000000100 |                            01001
                     S10 |                00000000000001000 |                            01011
                     S11 |                00000000000010000 |                            01100
                 iSTATE0 |                00000000000100000 |                            01010
                      S1 |                00000000001000000 |                            00010
                 iSTATE1 |                00000000010000000 |                            01000
                     S12 |                00000000100000000 |                            01101
                     S15 |                00000001000000000 |                            10000
                     S13 |                00000010000000000 |                            01110
                 iSTATE3 |                00000100000000000 |                            01111
                     S16 |                00001000000000000 |                            10001
                     S17 |                00010000000000000 |                            10010
                  iSTATE |                00100000000000000 |                            10011
                      S2 |                01000000000000000 |                            00011
                 iSTATE2 |                10000000000000000 |                            00100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'one-hot' in module 'CPU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 776.121 ; gain = 507.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 21    
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 17    
	  13 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 5     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	  15 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  13 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 5     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 17    
Module Inst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module Shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 6     
+---Muxes : 
	  15 Input      1 Bit        Muxes := 1     
Module ALU_Shift 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "Next_ST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Reg_C_s_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Mem_Write_reg)
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[32]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[31]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[30]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[29]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[28]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[27]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[26]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[25]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[24]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[23]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[22]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[21]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[20]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[19]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[18]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[17]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[16]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[15]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[14]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[13]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[12]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[11]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[10]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[9]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[8]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[7]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[6]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[5]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[4]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[3]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[2]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (Shift_Instance/Shift_Out_reg[1]) is unused and will be removed from module ALU_Shift.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ST_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ST_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ST_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ST_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ST_reg[5]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 776.121 ; gain = 507.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|CPU         | Write_PC   | 32x1          | LUT            | 
|CPU         | Write_Reg  | 32x1          | LUT            | 
|CPU         | LA         | 32x1          | LUT            | 
|CPU         | LA         | 32x1          | LUT            | 
|CPU         | LF         | 32x1          | LUT            | 
|CPU         | ALU_OP     | 32x1          | LUT            | 
|CPU         | ALU_B_s    | 32x1          | LUT            | 
|CPU         | W_Rdata_s  | 32x1          | LUT            | 
|CPU         | Write_PC   | 32x1          | LUT            | 
|CPU         | Write_Reg  | 32x1          | LUT            | 
|CPU         | LA         | 32x1          | LUT            | 
|CPU         | LA         | 32x1          | LUT            | 
|CPU         | LF         | 32x1          | LUT            | 
|CPU         | ALU_OP     | 32x1          | LUT            | 
|CPU         | ALU_B_s    | 32x1          | LUT            | 
|CPU         | W_Rdata_s  | 32x1          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 776.121 ; gain = 507.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 776.121 ; gain = 507.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 820.707 ; gain = 551.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 820.707 ; gain = 551.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 820.707 ; gain = 551.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 820.707 ; gain = 551.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 820.707 ; gain = 551.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 820.707 ; gain = 551.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 820.707 ; gain = 551.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Data_RAM      |         1|
|2     |Inst_ROM      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |Data_RAM |     1|
|2     |Inst_ROM |     1|
|3     |BUFG     |     2|
|4     |CARRY4   |    70|
|5     |LUT1     |    58|
|6     |LUT2     |    50|
|7     |LUT3     |   276|
|8     |LUT4     |   266|
|9     |LUT5     |   232|
|10    |LUT6     |  1113|
|11    |MUXF7    |   199|
|12    |MUXF8    |    96|
|13    |FDCE     |   706|
|14    |FDPE     |     1|
|15    |FDRE     |    37|
|16    |LD       |    32|
|17    |IBUF     |     2|
|18    |OBUF     |   327|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+----------+------+
|      |Instance             |Module    |Cells |
+------+---------------------+----------+------+
|1     |top                  |          |  3531|
|2     |  ALU_Shift_Instance |ALU_Shift |   291|
|3     |    ALU_Instance     |ALU       |   186|
|4     |  Inst_Instance      |Inst      |   964|
|5     |  RegFile_Instance   |RegFile   |  1867|
+------+---------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 820.707 ; gain = 551.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.707 ; gain = 199.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 820.707 ; gain = 551.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 820.707 ; gain = 551.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/08_CPU_memory_reference/08_CPU_memory_reference.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  6 23:40:54 2021...
