    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; cts
cts__0__MASK EQU 0x10
cts__0__PC EQU CYREG_PRT6_PC4
cts__0__PORT EQU 6
cts__0__SHIFT EQU 4
cts__AG EQU CYREG_PRT6_AG
cts__AMUX EQU CYREG_PRT6_AMUX
cts__BIE EQU CYREG_PRT6_BIE
cts__BIT_MASK EQU CYREG_PRT6_BIT_MASK
cts__BYP EQU CYREG_PRT6_BYP
cts__CTL EQU CYREG_PRT6_CTL
cts__DM0 EQU CYREG_PRT6_DM0
cts__DM1 EQU CYREG_PRT6_DM1
cts__DM2 EQU CYREG_PRT6_DM2
cts__DR EQU CYREG_PRT6_DR
cts__INP_DIS EQU CYREG_PRT6_INP_DIS
cts__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
cts__LCD_EN EQU CYREG_PRT6_LCD_EN
cts__MASK EQU 0x10
cts__PORT EQU 6
cts__PRT EQU CYREG_PRT6_PRT
cts__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
cts__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
cts__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
cts__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
cts__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
cts__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
cts__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
cts__PS EQU CYREG_PRT6_PS
cts__SHIFT EQU 4
cts__SLW EQU CYREG_PRT6_SLW

; rts
rts__0__MASK EQU 0x80
rts__0__PC EQU CYREG_PRT6_PC7
rts__0__PORT EQU 6
rts__0__SHIFT EQU 7
rts__AG EQU CYREG_PRT6_AG
rts__AMUX EQU CYREG_PRT6_AMUX
rts__BIE EQU CYREG_PRT6_BIE
rts__BIT_MASK EQU CYREG_PRT6_BIT_MASK
rts__BYP EQU CYREG_PRT6_BYP
rts__CTL EQU CYREG_PRT6_CTL
rts__DM0 EQU CYREG_PRT6_DM0
rts__DM1 EQU CYREG_PRT6_DM1
rts__DM2 EQU CYREG_PRT6_DM2
rts__DR EQU CYREG_PRT6_DR
rts__INP_DIS EQU CYREG_PRT6_INP_DIS
rts__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
rts__LCD_EN EQU CYREG_PRT6_LCD_EN
rts__MASK EQU 0x80
rts__PORT EQU 6
rts__PRT EQU CYREG_PRT6_PRT
rts__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
rts__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
rts__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
rts__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
rts__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
rts__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
rts__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
rts__PS EQU CYREG_PRT6_PS
rts__SHIFT EQU 7
rts__SLW EQU CYREG_PRT6_SLW

; sto
sto__0__MASK EQU 0x40
sto__0__PC EQU CYREG_PRT12_PC6
sto__0__PORT EQU 12
sto__0__SHIFT EQU 6
sto__AG EQU CYREG_PRT12_AG
sto__BIE EQU CYREG_PRT12_BIE
sto__BIT_MASK EQU CYREG_PRT12_BIT_MASK
sto__BYP EQU CYREG_PRT12_BYP
sto__DM0 EQU CYREG_PRT12_DM0
sto__DM1 EQU CYREG_PRT12_DM1
sto__DM2 EQU CYREG_PRT12_DM2
sto__DR EQU CYREG_PRT12_DR
sto__INP_DIS EQU CYREG_PRT12_INP_DIS
sto__MASK EQU 0x40
sto__PORT EQU 12
sto__PRT EQU CYREG_PRT12_PRT
sto__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
sto__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
sto__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
sto__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
sto__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
sto__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
sto__PS EQU CYREG_PRT12_PS
sto__SHIFT EQU 6
sto__SIO_CFG EQU CYREG_PRT12_SIO_CFG
sto__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
sto__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
sto__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
sto__SLW EQU CYREG_PRT12_SLW

; Rx_1
Rx_1__0__MASK EQU 0x20
Rx_1__0__PC EQU CYREG_PRT6_PC5
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 5
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x20
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 5
Rx_1__SLW EQU CYREG_PRT6_SLW

; Rx_2
Rx_2__0__MASK EQU 0x01
Rx_2__0__PC EQU CYREG_PRT2_PC0
Rx_2__0__PORT EQU 2
Rx_2__0__SHIFT EQU 0
Rx_2__AG EQU CYREG_PRT2_AG
Rx_2__AMUX EQU CYREG_PRT2_AMUX
Rx_2__BIE EQU CYREG_PRT2_BIE
Rx_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_2__BYP EQU CYREG_PRT2_BYP
Rx_2__CTL EQU CYREG_PRT2_CTL
Rx_2__DM0 EQU CYREG_PRT2_DM0
Rx_2__DM1 EQU CYREG_PRT2_DM1
Rx_2__DM2 EQU CYREG_PRT2_DM2
Rx_2__DR EQU CYREG_PRT2_DR
Rx_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_2__MASK EQU 0x01
Rx_2__PORT EQU 2
Rx_2__PRT EQU CYREG_PRT2_PRT
Rx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_2__PS EQU CYREG_PRT2_PS
Rx_2__SHIFT EQU 0
Rx_2__SLW EQU CYREG_PRT2_SLW

; Tx_1
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT6_PC6
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT6_SLW

; Tx_2
Tx_2__0__MASK EQU 0x02
Tx_2__0__PC EQU CYREG_PRT2_PC1
Tx_2__0__PORT EQU 2
Tx_2__0__SHIFT EQU 1
Tx_2__AG EQU CYREG_PRT2_AG
Tx_2__AMUX EQU CYREG_PRT2_AMUX
Tx_2__BIE EQU CYREG_PRT2_BIE
Tx_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_2__BYP EQU CYREG_PRT2_BYP
Tx_2__CTL EQU CYREG_PRT2_CTL
Tx_2__DM0 EQU CYREG_PRT2_DM0
Tx_2__DM1 EQU CYREG_PRT2_DM1
Tx_2__DM2 EQU CYREG_PRT2_DM2
Tx_2__DR EQU CYREG_PRT2_DR
Tx_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_2__MASK EQU 0x02
Tx_2__PORT EQU 2
Tx_2__PRT EQU CYREG_PRT2_PRT
Tx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_2__PS EQU CYREG_PRT2_PS
Tx_2__SHIFT EQU 1
Tx_2__SLW EQU CYREG_PRT2_SLW

; B_LED
B_LED__0__MASK EQU 0x80
B_LED__0__PC EQU CYREG_PRT12_PC7
B_LED__0__PORT EQU 12
B_LED__0__SHIFT EQU 7
B_LED__AG EQU CYREG_PRT12_AG
B_LED__BIE EQU CYREG_PRT12_BIE
B_LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
B_LED__BYP EQU CYREG_PRT12_BYP
B_LED__DM0 EQU CYREG_PRT12_DM0
B_LED__DM1 EQU CYREG_PRT12_DM1
B_LED__DM2 EQU CYREG_PRT12_DM2
B_LED__DR EQU CYREG_PRT12_DR
B_LED__INP_DIS EQU CYREG_PRT12_INP_DIS
B_LED__MASK EQU 0x80
B_LED__PORT EQU 12
B_LED__PRT EQU CYREG_PRT12_PRT
B_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
B_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
B_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
B_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
B_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
B_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
B_LED__PS EQU CYREG_PRT12_PS
B_LED__SHIFT EQU 7
B_LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
B_LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
B_LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
B_LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
B_LED__SLW EQU CYREG_PRT12_SLW

; CLCK1
CLCK1__0__MASK EQU 0x02
CLCK1__0__PC EQU CYREG_PRT6_PC1
CLCK1__0__PORT EQU 6
CLCK1__0__SHIFT EQU 1
CLCK1__AG EQU CYREG_PRT6_AG
CLCK1__AMUX EQU CYREG_PRT6_AMUX
CLCK1__BIE EQU CYREG_PRT6_BIE
CLCK1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CLCK1__BYP EQU CYREG_PRT6_BYP
CLCK1__CTL EQU CYREG_PRT6_CTL
CLCK1__DM0 EQU CYREG_PRT6_DM0
CLCK1__DM1 EQU CYREG_PRT6_DM1
CLCK1__DM2 EQU CYREG_PRT6_DM2
CLCK1__DR EQU CYREG_PRT6_DR
CLCK1__INP_DIS EQU CYREG_PRT6_INP_DIS
CLCK1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CLCK1__LCD_EN EQU CYREG_PRT6_LCD_EN
CLCK1__MASK EQU 0x02
CLCK1__PORT EQU 6
CLCK1__PRT EQU CYREG_PRT6_PRT
CLCK1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CLCK1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CLCK1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CLCK1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CLCK1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CLCK1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CLCK1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CLCK1__PS EQU CYREG_PRT6_PS
CLCK1__SHIFT EQU 1
CLCK1__SLW EQU CYREG_PRT6_SLW

; CLCK2
CLCK2__0__MASK EQU 0x20
CLCK2__0__PC EQU CYREG_PRT5_PC5
CLCK2__0__PORT EQU 5
CLCK2__0__SHIFT EQU 5
CLCK2__AG EQU CYREG_PRT5_AG
CLCK2__AMUX EQU CYREG_PRT5_AMUX
CLCK2__BIE EQU CYREG_PRT5_BIE
CLCK2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CLCK2__BYP EQU CYREG_PRT5_BYP
CLCK2__CTL EQU CYREG_PRT5_CTL
CLCK2__DM0 EQU CYREG_PRT5_DM0
CLCK2__DM1 EQU CYREG_PRT5_DM1
CLCK2__DM2 EQU CYREG_PRT5_DM2
CLCK2__DR EQU CYREG_PRT5_DR
CLCK2__INP_DIS EQU CYREG_PRT5_INP_DIS
CLCK2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CLCK2__LCD_EN EQU CYREG_PRT5_LCD_EN
CLCK2__MASK EQU 0x20
CLCK2__PORT EQU 5
CLCK2__PRT EQU CYREG_PRT5_PRT
CLCK2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CLCK2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CLCK2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CLCK2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CLCK2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CLCK2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CLCK2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CLCK2__PS EQU CYREG_PRT5_PS
CLCK2__SHIFT EQU 5
CLCK2__SLW EQU CYREG_PRT5_SLW

; DATA1
DATA1__0__MASK EQU 0x01
DATA1__0__PC EQU CYREG_PRT6_PC0
DATA1__0__PORT EQU 6
DATA1__0__SHIFT EQU 0
DATA1__AG EQU CYREG_PRT6_AG
DATA1__AMUX EQU CYREG_PRT6_AMUX
DATA1__BIE EQU CYREG_PRT6_BIE
DATA1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DATA1__BYP EQU CYREG_PRT6_BYP
DATA1__CTL EQU CYREG_PRT6_CTL
DATA1__DM0 EQU CYREG_PRT6_DM0
DATA1__DM1 EQU CYREG_PRT6_DM1
DATA1__DM2 EQU CYREG_PRT6_DM2
DATA1__DR EQU CYREG_PRT6_DR
DATA1__INP_DIS EQU CYREG_PRT6_INP_DIS
DATA1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DATA1__LCD_EN EQU CYREG_PRT6_LCD_EN
DATA1__MASK EQU 0x01
DATA1__PORT EQU 6
DATA1__PRT EQU CYREG_PRT6_PRT
DATA1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DATA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DATA1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DATA1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DATA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DATA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DATA1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DATA1__PS EQU CYREG_PRT6_PS
DATA1__SHIFT EQU 0
DATA1__SLW EQU CYREG_PRT6_SLW

; DATA2
DATA2__0__MASK EQU 0x10
DATA2__0__PC EQU CYREG_PRT5_PC4
DATA2__0__PORT EQU 5
DATA2__0__SHIFT EQU 4
DATA2__AG EQU CYREG_PRT5_AG
DATA2__AMUX EQU CYREG_PRT5_AMUX
DATA2__BIE EQU CYREG_PRT5_BIE
DATA2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DATA2__BYP EQU CYREG_PRT5_BYP
DATA2__CTL EQU CYREG_PRT5_CTL
DATA2__DM0 EQU CYREG_PRT5_DM0
DATA2__DM1 EQU CYREG_PRT5_DM1
DATA2__DM2 EQU CYREG_PRT5_DM2
DATA2__DR EQU CYREG_PRT5_DR
DATA2__INP_DIS EQU CYREG_PRT5_INP_DIS
DATA2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DATA2__LCD_EN EQU CYREG_PRT5_LCD_EN
DATA2__MASK EQU 0x10
DATA2__PORT EQU 5
DATA2__PRT EQU CYREG_PRT5_PRT
DATA2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DATA2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DATA2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DATA2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DATA2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DATA2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DATA2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DATA2__PS EQU CYREG_PRT5_PS
DATA2__SHIFT EQU 4
DATA2__SLW EQU CYREG_PRT5_SLW

; I2C_1_bI2C_UDB
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB07_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB07_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB07_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB07_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB07_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB07_F1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; I2C_1_I2C_IRQ
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x01
I2C_1_I2C_IRQ__INTC_NUMBER EQU 0
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 5
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_1_IntClock
I2C_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
I2C_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
I2C_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
I2C_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_1_IntClock__INDEX EQU 0x01
I2C_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_1_IntClock__PM_ACT_MSK EQU 0x02
I2C_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_1_IntClock__PM_STBY_MSK EQU 0x02

; I2C_2_bI2C_UDB
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB08_A0
I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB08_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB08_D0
I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB08_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB08_F0
I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB08_F1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
I2C_2_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
I2C_2_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
I2C_2_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
I2C_2_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
I2C_2_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
I2C_2_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
I2C_2_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2C_2_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2C_2_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_2_bI2C_UDB_StsReg__0__POS EQU 0
I2C_2_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_2_bI2C_UDB_StsReg__1__POS EQU 1
I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
I2C_2_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_2_bI2C_UDB_StsReg__2__POS EQU 2
I2C_2_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_2_bI2C_UDB_StsReg__3__POS EQU 3
I2C_2_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_2_bI2C_UDB_StsReg__4__POS EQU 4
I2C_2_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_2_bI2C_UDB_StsReg__5__POS EQU 5
I2C_2_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_2_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2C_2_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; I2C_2_I2C_IRQ
I2C_2_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_2_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_2_I2C_IRQ__INTC_MASK EQU 0x02
I2C_2_I2C_IRQ__INTC_NUMBER EQU 1
I2C_2_I2C_IRQ__INTC_PRIOR_NUM EQU 4
I2C_2_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_2_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_2_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_2_IntClock
I2C_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I2C_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I2C_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I2C_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_2_IntClock__INDEX EQU 0x00
I2C_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_2_IntClock__PM_ACT_MSK EQU 0x01
I2C_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_2_IntClock__PM_STBY_MSK EQU 0x01

; PWM_1_PWMHW
PWM_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Pin_1
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT3_PC0
Pin_1__0__PORT EQU 3
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT3_AG
Pin_1__AMUX EQU CYREG_PRT3_AMUX
Pin_1__BIE EQU CYREG_PRT3_BIE
Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__BYP EQU CYREG_PRT3_BYP
Pin_1__CTL EQU CYREG_PRT3_CTL
Pin_1__DM0 EQU CYREG_PRT3_DM0
Pin_1__DM1 EQU CYREG_PRT3_DM1
Pin_1__DM2 EQU CYREG_PRT3_DM2
Pin_1__DR EQU CYREG_PRT3_DR
Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 3
Pin_1__PRT EQU CYREG_PRT3_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__PS EQU CYREG_PRT3_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT3_SLW

; Pin_2
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT3_PC1
Pin_2__0__PORT EQU 3
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT3_AG
Pin_2__AMUX EQU CYREG_PRT3_AMUX
Pin_2__BIE EQU CYREG_PRT3_BIE
Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_2__BYP EQU CYREG_PRT3_BYP
Pin_2__CTL EQU CYREG_PRT3_CTL
Pin_2__DM0 EQU CYREG_PRT3_DM0
Pin_2__DM1 EQU CYREG_PRT3_DM1
Pin_2__DM2 EQU CYREG_PRT3_DM2
Pin_2__DR EQU CYREG_PRT3_DR
Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 3
Pin_2__PRT EQU CYREG_PRT3_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_2__PS EQU CYREG_PRT3_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT3_SLW

; Pin_3
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT3_PC2
Pin_3__0__PORT EQU 3
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT3_AG
Pin_3__AMUX EQU CYREG_PRT3_AMUX
Pin_3__BIE EQU CYREG_PRT3_BIE
Pin_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3__BYP EQU CYREG_PRT3_BYP
Pin_3__CTL EQU CYREG_PRT3_CTL
Pin_3__DM0 EQU CYREG_PRT3_DM0
Pin_3__DM1 EQU CYREG_PRT3_DM1
Pin_3__DM2 EQU CYREG_PRT3_DM2
Pin_3__DR EQU CYREG_PRT3_DR
Pin_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 3
Pin_3__PRT EQU CYREG_PRT3_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3__PS EQU CYREG_PRT3_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT3_SLW

; Pin_4
Pin_4__0__MASK EQU 0x08
Pin_4__0__PC EQU CYREG_PRT3_PC3
Pin_4__0__PORT EQU 3
Pin_4__0__SHIFT EQU 3
Pin_4__AG EQU CYREG_PRT3_AG
Pin_4__AMUX EQU CYREG_PRT3_AMUX
Pin_4__BIE EQU CYREG_PRT3_BIE
Pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_4__BYP EQU CYREG_PRT3_BYP
Pin_4__CTL EQU CYREG_PRT3_CTL
Pin_4__DM0 EQU CYREG_PRT3_DM0
Pin_4__DM1 EQU CYREG_PRT3_DM1
Pin_4__DM2 EQU CYREG_PRT3_DM2
Pin_4__DR EQU CYREG_PRT3_DR
Pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_4__MASK EQU 0x08
Pin_4__PORT EQU 3
Pin_4__PRT EQU CYREG_PRT3_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_4__PS EQU CYREG_PRT3_PS
Pin_4__SHIFT EQU 3
Pin_4__SLW EQU CYREG_PRT3_SLW

; R_LED
R_LED__0__MASK EQU 0x80
R_LED__0__PC EQU CYREG_PRT5_PC7
R_LED__0__PORT EQU 5
R_LED__0__SHIFT EQU 7
R_LED__AG EQU CYREG_PRT5_AG
R_LED__AMUX EQU CYREG_PRT5_AMUX
R_LED__BIE EQU CYREG_PRT5_BIE
R_LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
R_LED__BYP EQU CYREG_PRT5_BYP
R_LED__CTL EQU CYREG_PRT5_CTL
R_LED__DM0 EQU CYREG_PRT5_DM0
R_LED__DM1 EQU CYREG_PRT5_DM1
R_LED__DM2 EQU CYREG_PRT5_DM2
R_LED__DR EQU CYREG_PRT5_DR
R_LED__INP_DIS EQU CYREG_PRT5_INP_DIS
R_LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
R_LED__LCD_EN EQU CYREG_PRT5_LCD_EN
R_LED__MASK EQU 0x80
R_LED__PORT EQU 5
R_LED__PRT EQU CYREG_PRT5_PRT
R_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
R_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
R_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
R_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
R_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
R_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
R_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
R_LED__PS EQU CYREG_PRT5_PS
R_LED__SHIFT EQU 7
R_LED__SLW EQU CYREG_PRT5_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x10
isr_1__INTC_NUMBER EQU 4
isr_1__INTC_PRIOR_NUM EQU 0
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x20
isr_2__INTC_NUMBER EQU 5
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; UART_1_RXInternalInterrupt
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 1
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1_TXInternalInterrupt
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x08
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 3
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_2_BUART
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST

; UART_2_IntClock
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x04
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x10
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x10

; timer1
timer1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
timer1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
timer1__INTC_MASK EQU 0x40
timer1__INTC_NUMBER EQU 6
timer1__INTC_PRIOR_NUM EQU 6
timer1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
timer1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
timer1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x05
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x20
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x20

; Enable1
Enable1__0__MASK EQU 0x04
Enable1__0__PC EQU CYREG_PRT6_PC2
Enable1__0__PORT EQU 6
Enable1__0__SHIFT EQU 2
Enable1__AG EQU CYREG_PRT6_AG
Enable1__AMUX EQU CYREG_PRT6_AMUX
Enable1__BIE EQU CYREG_PRT6_BIE
Enable1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Enable1__BYP EQU CYREG_PRT6_BYP
Enable1__CTL EQU CYREG_PRT6_CTL
Enable1__DM0 EQU CYREG_PRT6_DM0
Enable1__DM1 EQU CYREG_PRT6_DM1
Enable1__DM2 EQU CYREG_PRT6_DM2
Enable1__DR EQU CYREG_PRT6_DR
Enable1__INP_DIS EQU CYREG_PRT6_INP_DIS
Enable1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Enable1__LCD_EN EQU CYREG_PRT6_LCD_EN
Enable1__MASK EQU 0x04
Enable1__PORT EQU 6
Enable1__PRT EQU CYREG_PRT6_PRT
Enable1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Enable1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Enable1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Enable1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Enable1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Enable1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Enable1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Enable1__PS EQU CYREG_PRT6_PS
Enable1__SHIFT EQU 2
Enable1__SLW EQU CYREG_PRT6_SLW

; Enable2
Enable2__0__MASK EQU 0x40
Enable2__0__PC EQU CYREG_PRT5_PC6
Enable2__0__PORT EQU 5
Enable2__0__SHIFT EQU 6
Enable2__AG EQU CYREG_PRT5_AG
Enable2__AMUX EQU CYREG_PRT5_AMUX
Enable2__BIE EQU CYREG_PRT5_BIE
Enable2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Enable2__BYP EQU CYREG_PRT5_BYP
Enable2__CTL EQU CYREG_PRT5_CTL
Enable2__DM0 EQU CYREG_PRT5_DM0
Enable2__DM1 EQU CYREG_PRT5_DM1
Enable2__DM2 EQU CYREG_PRT5_DM2
Enable2__DR EQU CYREG_PRT5_DR
Enable2__INP_DIS EQU CYREG_PRT5_INP_DIS
Enable2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Enable2__LCD_EN EQU CYREG_PRT5_LCD_EN
Enable2__MASK EQU 0x40
Enable2__PORT EQU 5
Enable2__PRT EQU CYREG_PRT5_PRT
Enable2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Enable2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Enable2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Enable2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Enable2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Enable2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Enable2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Enable2__PS EQU CYREG_PRT5_PS
Enable2__SHIFT EQU 6
Enable2__SLW EQU CYREG_PRT5_SLW

; SPEED_1
SPEED_1__0__MASK EQU 0x01
SPEED_1__0__PC EQU CYREG_PRT0_PC0
SPEED_1__0__PORT EQU 0
SPEED_1__0__SHIFT EQU 0
SPEED_1__AG EQU CYREG_PRT0_AG
SPEED_1__AMUX EQU CYREG_PRT0_AMUX
SPEED_1__BIE EQU CYREG_PRT0_BIE
SPEED_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SPEED_1__BYP EQU CYREG_PRT0_BYP
SPEED_1__CTL EQU CYREG_PRT0_CTL
SPEED_1__DM0 EQU CYREG_PRT0_DM0
SPEED_1__DM1 EQU CYREG_PRT0_DM1
SPEED_1__DM2 EQU CYREG_PRT0_DM2
SPEED_1__DR EQU CYREG_PRT0_DR
SPEED_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SPEED_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SPEED_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SPEED_1__MASK EQU 0x01
SPEED_1__PORT EQU 0
SPEED_1__PRT EQU CYREG_PRT0_PRT
SPEED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SPEED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SPEED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SPEED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SPEED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SPEED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SPEED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SPEED_1__PS EQU CYREG_PRT0_PS
SPEED_1__SHIFT EQU 0
SPEED_1__SLW EQU CYREG_PRT0_SLW

; SPEED_2
SPEED_2__0__MASK EQU 0x02
SPEED_2__0__PC EQU CYREG_PRT0_PC1
SPEED_2__0__PORT EQU 0
SPEED_2__0__SHIFT EQU 1
SPEED_2__AG EQU CYREG_PRT0_AG
SPEED_2__AMUX EQU CYREG_PRT0_AMUX
SPEED_2__BIE EQU CYREG_PRT0_BIE
SPEED_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SPEED_2__BYP EQU CYREG_PRT0_BYP
SPEED_2__CTL EQU CYREG_PRT0_CTL
SPEED_2__DM0 EQU CYREG_PRT0_DM0
SPEED_2__DM1 EQU CYREG_PRT0_DM1
SPEED_2__DM2 EQU CYREG_PRT0_DM2
SPEED_2__DR EQU CYREG_PRT0_DR
SPEED_2__INP_DIS EQU CYREG_PRT0_INP_DIS
SPEED_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SPEED_2__LCD_EN EQU CYREG_PRT0_LCD_EN
SPEED_2__MASK EQU 0x02
SPEED_2__PORT EQU 0
SPEED_2__PRT EQU CYREG_PRT0_PRT
SPEED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SPEED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SPEED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SPEED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SPEED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SPEED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SPEED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SPEED_2__PS EQU CYREG_PRT0_PS
SPEED_2__SHIFT EQU 1
SPEED_2__SLW EQU CYREG_PRT0_SLW

; SPEED_3
SPEED_3__0__MASK EQU 0x04
SPEED_3__0__PC EQU CYREG_PRT0_PC2
SPEED_3__0__PORT EQU 0
SPEED_3__0__SHIFT EQU 2
SPEED_3__AG EQU CYREG_PRT0_AG
SPEED_3__AMUX EQU CYREG_PRT0_AMUX
SPEED_3__BIE EQU CYREG_PRT0_BIE
SPEED_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SPEED_3__BYP EQU CYREG_PRT0_BYP
SPEED_3__CTL EQU CYREG_PRT0_CTL
SPEED_3__DM0 EQU CYREG_PRT0_DM0
SPEED_3__DM1 EQU CYREG_PRT0_DM1
SPEED_3__DM2 EQU CYREG_PRT0_DM2
SPEED_3__DR EQU CYREG_PRT0_DR
SPEED_3__INP_DIS EQU CYREG_PRT0_INP_DIS
SPEED_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SPEED_3__LCD_EN EQU CYREG_PRT0_LCD_EN
SPEED_3__MASK EQU 0x04
SPEED_3__PORT EQU 0
SPEED_3__PRT EQU CYREG_PRT0_PRT
SPEED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SPEED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SPEED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SPEED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SPEED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SPEED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SPEED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SPEED_3__PS EQU CYREG_PRT0_PS
SPEED_3__SHIFT EQU 2
SPEED_3__SLW EQU CYREG_PRT0_SLW

; SPEED_4
SPEED_4__0__MASK EQU 0x08
SPEED_4__0__PC EQU CYREG_PRT0_PC3
SPEED_4__0__PORT EQU 0
SPEED_4__0__SHIFT EQU 3
SPEED_4__AG EQU CYREG_PRT0_AG
SPEED_4__AMUX EQU CYREG_PRT0_AMUX
SPEED_4__BIE EQU CYREG_PRT0_BIE
SPEED_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SPEED_4__BYP EQU CYREG_PRT0_BYP
SPEED_4__CTL EQU CYREG_PRT0_CTL
SPEED_4__DM0 EQU CYREG_PRT0_DM0
SPEED_4__DM1 EQU CYREG_PRT0_DM1
SPEED_4__DM2 EQU CYREG_PRT0_DM2
SPEED_4__DR EQU CYREG_PRT0_DR
SPEED_4__INP_DIS EQU CYREG_PRT0_INP_DIS
SPEED_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SPEED_4__LCD_EN EQU CYREG_PRT0_LCD_EN
SPEED_4__MASK EQU 0x08
SPEED_4__PORT EQU 0
SPEED_4__PRT EQU CYREG_PRT0_PRT
SPEED_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SPEED_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SPEED_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SPEED_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SPEED_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SPEED_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SPEED_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SPEED_4__PS EQU CYREG_PRT0_PS
SPEED_4__SHIFT EQU 3
SPEED_4__SLW EQU CYREG_PRT0_SLW

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; VDAC8_2_viDAC8
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC2_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC2_TST

; VDAC8_3_viDAC8
VDAC8_3_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_3_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_3_viDAC8__D EQU CYREG_DAC0_D
VDAC8_3_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_3_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_3_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_3_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_3_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_3_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_3_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_3_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_3_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_3_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_3_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_3_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_3_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_3_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_3_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_3_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_3_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_3_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_3_viDAC8__TST EQU CYREG_DAC0_TST

; VDAC8_4_viDAC8
VDAC8_4_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_4_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_4_viDAC8__D EQU CYREG_DAC1_D
VDAC8_4_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_4_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_4_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_4_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_4_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_4_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_4_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_4_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_4_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_4_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_4_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_4_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_4_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_4_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_4_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_4_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_4_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_4_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_4_viDAC8__TST EQU CYREG_DAC1_TST

; CW_CCW_1
CW_CCW_1__0__MASK EQU 0x10
CW_CCW_1__0__PC EQU CYREG_PRT3_PC4
CW_CCW_1__0__PORT EQU 3
CW_CCW_1__0__SHIFT EQU 4
CW_CCW_1__AG EQU CYREG_PRT3_AG
CW_CCW_1__AMUX EQU CYREG_PRT3_AMUX
CW_CCW_1__BIE EQU CYREG_PRT3_BIE
CW_CCW_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CW_CCW_1__BYP EQU CYREG_PRT3_BYP
CW_CCW_1__CTL EQU CYREG_PRT3_CTL
CW_CCW_1__DM0 EQU CYREG_PRT3_DM0
CW_CCW_1__DM1 EQU CYREG_PRT3_DM1
CW_CCW_1__DM2 EQU CYREG_PRT3_DM2
CW_CCW_1__DR EQU CYREG_PRT3_DR
CW_CCW_1__INP_DIS EQU CYREG_PRT3_INP_DIS
CW_CCW_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CW_CCW_1__LCD_EN EQU CYREG_PRT3_LCD_EN
CW_CCW_1__MASK EQU 0x10
CW_CCW_1__PORT EQU 3
CW_CCW_1__PRT EQU CYREG_PRT3_PRT
CW_CCW_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CW_CCW_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CW_CCW_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CW_CCW_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CW_CCW_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CW_CCW_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CW_CCW_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CW_CCW_1__PS EQU CYREG_PRT3_PS
CW_CCW_1__SHIFT EQU 4
CW_CCW_1__SLW EQU CYREG_PRT3_SLW

; CW_CCW_2
CW_CCW_2__0__MASK EQU 0x20
CW_CCW_2__0__PC EQU CYREG_PRT3_PC5
CW_CCW_2__0__PORT EQU 3
CW_CCW_2__0__SHIFT EQU 5
CW_CCW_2__AG EQU CYREG_PRT3_AG
CW_CCW_2__AMUX EQU CYREG_PRT3_AMUX
CW_CCW_2__BIE EQU CYREG_PRT3_BIE
CW_CCW_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CW_CCW_2__BYP EQU CYREG_PRT3_BYP
CW_CCW_2__CTL EQU CYREG_PRT3_CTL
CW_CCW_2__DM0 EQU CYREG_PRT3_DM0
CW_CCW_2__DM1 EQU CYREG_PRT3_DM1
CW_CCW_2__DM2 EQU CYREG_PRT3_DM2
CW_CCW_2__DR EQU CYREG_PRT3_DR
CW_CCW_2__INP_DIS EQU CYREG_PRT3_INP_DIS
CW_CCW_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CW_CCW_2__LCD_EN EQU CYREG_PRT3_LCD_EN
CW_CCW_2__MASK EQU 0x20
CW_CCW_2__PORT EQU 3
CW_CCW_2__PRT EQU CYREG_PRT3_PRT
CW_CCW_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CW_CCW_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CW_CCW_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CW_CCW_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CW_CCW_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CW_CCW_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CW_CCW_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CW_CCW_2__PS EQU CYREG_PRT3_PS
CW_CCW_2__SHIFT EQU 5
CW_CCW_2__SLW EQU CYREG_PRT3_SLW

; CW_CCW_3
CW_CCW_3__0__MASK EQU 0x40
CW_CCW_3__0__PC EQU CYREG_PRT3_PC6
CW_CCW_3__0__PORT EQU 3
CW_CCW_3__0__SHIFT EQU 6
CW_CCW_3__AG EQU CYREG_PRT3_AG
CW_CCW_3__AMUX EQU CYREG_PRT3_AMUX
CW_CCW_3__BIE EQU CYREG_PRT3_BIE
CW_CCW_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CW_CCW_3__BYP EQU CYREG_PRT3_BYP
CW_CCW_3__CTL EQU CYREG_PRT3_CTL
CW_CCW_3__DM0 EQU CYREG_PRT3_DM0
CW_CCW_3__DM1 EQU CYREG_PRT3_DM1
CW_CCW_3__DM2 EQU CYREG_PRT3_DM2
CW_CCW_3__DR EQU CYREG_PRT3_DR
CW_CCW_3__INP_DIS EQU CYREG_PRT3_INP_DIS
CW_CCW_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CW_CCW_3__LCD_EN EQU CYREG_PRT3_LCD_EN
CW_CCW_3__MASK EQU 0x40
CW_CCW_3__PORT EQU 3
CW_CCW_3__PRT EQU CYREG_PRT3_PRT
CW_CCW_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CW_CCW_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CW_CCW_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CW_CCW_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CW_CCW_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CW_CCW_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CW_CCW_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CW_CCW_3__PS EQU CYREG_PRT3_PS
CW_CCW_3__SHIFT EQU 6
CW_CCW_3__SLW EQU CYREG_PRT3_SLW

; CW_CCW_4
CW_CCW_4__0__MASK EQU 0x80
CW_CCW_4__0__PC EQU CYREG_PRT3_PC7
CW_CCW_4__0__PORT EQU 3
CW_CCW_4__0__SHIFT EQU 7
CW_CCW_4__AG EQU CYREG_PRT3_AG
CW_CCW_4__AMUX EQU CYREG_PRT3_AMUX
CW_CCW_4__BIE EQU CYREG_PRT3_BIE
CW_CCW_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CW_CCW_4__BYP EQU CYREG_PRT3_BYP
CW_CCW_4__CTL EQU CYREG_PRT3_CTL
CW_CCW_4__DM0 EQU CYREG_PRT3_DM0
CW_CCW_4__DM1 EQU CYREG_PRT3_DM1
CW_CCW_4__DM2 EQU CYREG_PRT3_DM2
CW_CCW_4__DR EQU CYREG_PRT3_DR
CW_CCW_4__INP_DIS EQU CYREG_PRT3_INP_DIS
CW_CCW_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CW_CCW_4__LCD_EN EQU CYREG_PRT3_LCD_EN
CW_CCW_4__MASK EQU 0x80
CW_CCW_4__PORT EQU 3
CW_CCW_4__PRT EQU CYREG_PRT3_PRT
CW_CCW_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CW_CCW_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CW_CCW_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CW_CCW_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CW_CCW_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CW_CCW_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CW_CCW_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CW_CCW_4__PS EQU CYREG_PRT3_PS
CW_CCW_4__SHIFT EQU 7
CW_CCW_4__SLW EQU CYREG_PRT3_SLW

; BuzzerPin
BuzzerPin__0__MASK EQU 0x01
BuzzerPin__0__PC EQU CYREG_PRT4_PC0
BuzzerPin__0__PORT EQU 4
BuzzerPin__0__SHIFT EQU 0
BuzzerPin__AG EQU CYREG_PRT4_AG
BuzzerPin__AMUX EQU CYREG_PRT4_AMUX
BuzzerPin__BIE EQU CYREG_PRT4_BIE
BuzzerPin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BuzzerPin__BYP EQU CYREG_PRT4_BYP
BuzzerPin__CTL EQU CYREG_PRT4_CTL
BuzzerPin__DM0 EQU CYREG_PRT4_DM0
BuzzerPin__DM1 EQU CYREG_PRT4_DM1
BuzzerPin__DM2 EQU CYREG_PRT4_DM2
BuzzerPin__DR EQU CYREG_PRT4_DR
BuzzerPin__INP_DIS EQU CYREG_PRT4_INP_DIS
BuzzerPin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BuzzerPin__LCD_EN EQU CYREG_PRT4_LCD_EN
BuzzerPin__MASK EQU 0x01
BuzzerPin__PORT EQU 4
BuzzerPin__PRT EQU CYREG_PRT4_PRT
BuzzerPin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BuzzerPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BuzzerPin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BuzzerPin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BuzzerPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BuzzerPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BuzzerPin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BuzzerPin__PS EQU CYREG_PRT4_PS
BuzzerPin__SHIFT EQU 0
BuzzerPin__SLW EQU CYREG_PRT4_SLW

; RUN_BRAKE_1
RUN_BRAKE_1__0__MASK EQU 0x10
RUN_BRAKE_1__0__PC EQU CYREG_PRT0_PC4
RUN_BRAKE_1__0__PORT EQU 0
RUN_BRAKE_1__0__SHIFT EQU 4
RUN_BRAKE_1__AG EQU CYREG_PRT0_AG
RUN_BRAKE_1__AMUX EQU CYREG_PRT0_AMUX
RUN_BRAKE_1__BIE EQU CYREG_PRT0_BIE
RUN_BRAKE_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RUN_BRAKE_1__BYP EQU CYREG_PRT0_BYP
RUN_BRAKE_1__CTL EQU CYREG_PRT0_CTL
RUN_BRAKE_1__DM0 EQU CYREG_PRT0_DM0
RUN_BRAKE_1__DM1 EQU CYREG_PRT0_DM1
RUN_BRAKE_1__DM2 EQU CYREG_PRT0_DM2
RUN_BRAKE_1__DR EQU CYREG_PRT0_DR
RUN_BRAKE_1__INP_DIS EQU CYREG_PRT0_INP_DIS
RUN_BRAKE_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RUN_BRAKE_1__LCD_EN EQU CYREG_PRT0_LCD_EN
RUN_BRAKE_1__MASK EQU 0x10
RUN_BRAKE_1__PORT EQU 0
RUN_BRAKE_1__PRT EQU CYREG_PRT0_PRT
RUN_BRAKE_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RUN_BRAKE_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RUN_BRAKE_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RUN_BRAKE_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RUN_BRAKE_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RUN_BRAKE_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RUN_BRAKE_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RUN_BRAKE_1__PS EQU CYREG_PRT0_PS
RUN_BRAKE_1__SHIFT EQU 4
RUN_BRAKE_1__SLW EQU CYREG_PRT0_SLW

; RUN_BRAKE_2
RUN_BRAKE_2__0__MASK EQU 0x20
RUN_BRAKE_2__0__PC EQU CYREG_PRT0_PC5
RUN_BRAKE_2__0__PORT EQU 0
RUN_BRAKE_2__0__SHIFT EQU 5
RUN_BRAKE_2__AG EQU CYREG_PRT0_AG
RUN_BRAKE_2__AMUX EQU CYREG_PRT0_AMUX
RUN_BRAKE_2__BIE EQU CYREG_PRT0_BIE
RUN_BRAKE_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RUN_BRAKE_2__BYP EQU CYREG_PRT0_BYP
RUN_BRAKE_2__CTL EQU CYREG_PRT0_CTL
RUN_BRAKE_2__DM0 EQU CYREG_PRT0_DM0
RUN_BRAKE_2__DM1 EQU CYREG_PRT0_DM1
RUN_BRAKE_2__DM2 EQU CYREG_PRT0_DM2
RUN_BRAKE_2__DR EQU CYREG_PRT0_DR
RUN_BRAKE_2__INP_DIS EQU CYREG_PRT0_INP_DIS
RUN_BRAKE_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RUN_BRAKE_2__LCD_EN EQU CYREG_PRT0_LCD_EN
RUN_BRAKE_2__MASK EQU 0x20
RUN_BRAKE_2__PORT EQU 0
RUN_BRAKE_2__PRT EQU CYREG_PRT0_PRT
RUN_BRAKE_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RUN_BRAKE_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RUN_BRAKE_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RUN_BRAKE_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RUN_BRAKE_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RUN_BRAKE_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RUN_BRAKE_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RUN_BRAKE_2__PS EQU CYREG_PRT0_PS
RUN_BRAKE_2__SHIFT EQU 5
RUN_BRAKE_2__SLW EQU CYREG_PRT0_SLW

; RUN_BRAKE_3
RUN_BRAKE_3__0__MASK EQU 0x40
RUN_BRAKE_3__0__PC EQU CYREG_PRT0_PC6
RUN_BRAKE_3__0__PORT EQU 0
RUN_BRAKE_3__0__SHIFT EQU 6
RUN_BRAKE_3__AG EQU CYREG_PRT0_AG
RUN_BRAKE_3__AMUX EQU CYREG_PRT0_AMUX
RUN_BRAKE_3__BIE EQU CYREG_PRT0_BIE
RUN_BRAKE_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RUN_BRAKE_3__BYP EQU CYREG_PRT0_BYP
RUN_BRAKE_3__CTL EQU CYREG_PRT0_CTL
RUN_BRAKE_3__DM0 EQU CYREG_PRT0_DM0
RUN_BRAKE_3__DM1 EQU CYREG_PRT0_DM1
RUN_BRAKE_3__DM2 EQU CYREG_PRT0_DM2
RUN_BRAKE_3__DR EQU CYREG_PRT0_DR
RUN_BRAKE_3__INP_DIS EQU CYREG_PRT0_INP_DIS
RUN_BRAKE_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RUN_BRAKE_3__LCD_EN EQU CYREG_PRT0_LCD_EN
RUN_BRAKE_3__MASK EQU 0x40
RUN_BRAKE_3__PORT EQU 0
RUN_BRAKE_3__PRT EQU CYREG_PRT0_PRT
RUN_BRAKE_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RUN_BRAKE_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RUN_BRAKE_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RUN_BRAKE_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RUN_BRAKE_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RUN_BRAKE_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RUN_BRAKE_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RUN_BRAKE_3__PS EQU CYREG_PRT0_PS
RUN_BRAKE_3__SHIFT EQU 6
RUN_BRAKE_3__SLW EQU CYREG_PRT0_SLW

; RUN_BRAKE_4
RUN_BRAKE_4__0__MASK EQU 0x80
RUN_BRAKE_4__0__PC EQU CYREG_PRT0_PC7
RUN_BRAKE_4__0__PORT EQU 0
RUN_BRAKE_4__0__SHIFT EQU 7
RUN_BRAKE_4__AG EQU CYREG_PRT0_AG
RUN_BRAKE_4__AMUX EQU CYREG_PRT0_AMUX
RUN_BRAKE_4__BIE EQU CYREG_PRT0_BIE
RUN_BRAKE_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RUN_BRAKE_4__BYP EQU CYREG_PRT0_BYP
RUN_BRAKE_4__CTL EQU CYREG_PRT0_CTL
RUN_BRAKE_4__DM0 EQU CYREG_PRT0_DM0
RUN_BRAKE_4__DM1 EQU CYREG_PRT0_DM1
RUN_BRAKE_4__DM2 EQU CYREG_PRT0_DM2
RUN_BRAKE_4__DR EQU CYREG_PRT0_DR
RUN_BRAKE_4__INP_DIS EQU CYREG_PRT0_INP_DIS
RUN_BRAKE_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RUN_BRAKE_4__LCD_EN EQU CYREG_PRT0_LCD_EN
RUN_BRAKE_4__MASK EQU 0x80
RUN_BRAKE_4__PORT EQU 0
RUN_BRAKE_4__PRT EQU CYREG_PRT0_PRT
RUN_BRAKE_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RUN_BRAKE_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RUN_BRAKE_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RUN_BRAKE_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RUN_BRAKE_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RUN_BRAKE_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RUN_BRAKE_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RUN_BRAKE_4__PS EQU CYREG_PRT0_PS
RUN_BRAKE_4__SHIFT EQU 7
RUN_BRAKE_4__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000007F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
