Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  9 11:02:57 2020
| Host         : DESKTOP-MUN6QPU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_TOP_control_sets_placed.rpt
| Design       : HDMI_TOP
| Device       : xc7s15
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            2 |
|     10 |            1 |
|     12 |            5 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           38 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              88 |           32 |
| Yes          | No                    | No                     |              56 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal          |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  clk_10/inst/clk_out1 |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  clk_10/inst/clk_out1 |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  clk_10/inst/clk_out1 | hard0/HARD_Y                     |                                                                               |                3 |              8 |
|  hard0/E[0]           |                                  |                                                                               |                2 |              8 |
|  clk_10/inst/clk_out1 |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |
|  clk_10/inst/clk_out1 | fb0/FB_Y[0]_i_1_n_0              |                                                                               |                4 |             12 |
|  clk_10/inst/clk_out1 | hard0/moveflag                   | hard0/HARD_X                                                                  |                3 |             12 |
|  clk_10/inst/clk_out1 | Driver_HDMI0/Set_X0_carry__0_n_2 |                                                                               |                4 |             12 |
|  clk_10/inst/clk_out1 | Driver_HDMI0/VSync_Cnt0          |                                                                               |                3 |             12 |
|  clk_10/inst/clk_out1 | Driver_HDMI0/Set_Y0_carry__0_n_2 |                                                                               |                4 |             12 |
|  clk_10/inst/clk_out1 |                                  | button0/count2[0]_i_1_n_0                                                     |                6 |             23 |
|  clk_10/inst/clk_out1 |                                  | button0/count1[0]_i_1_n_0                                                     |                6 |             23 |
|  clk_10/inst/clk_out1 |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               16 |             32 |
|  clk_10/inst/clk_out1 | fail0/FAIL_reg_0                 | hard0/count[31]_i_1_n_0                                                       |                9 |             32 |
|  clk_10/inst/clk_out1 |                                  |                                                                               |               36 |            114 |
+-----------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


