
---------- Begin Simulation Statistics ----------
final_tick                                 7196779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182088                       # Simulator instruction rate (inst/s)
host_mem_usage                                8595212                       # Number of bytes of host memory used
host_op_rate                                   290380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.41                       # Real time elapsed on the host
host_tick_rate                              101757696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      17542007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006147                       # Number of seconds simulated
sim_ticks                                  6147236000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         77350                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8750520                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8414839                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15783158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.229447                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.229447                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            966038                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           529546                       # number of floating regfile writes
system.switch_cpus.idleCycles                   87171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        49116                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1233217                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.374782                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4483024                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1547992                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          582435                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3051795                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          695                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1269                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1567133                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17659722                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2935032                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        86772                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16902216                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2546788                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          45041                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2553279                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          218                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        25958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        23158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22255327                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16810198                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.554739                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12345901                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.367297                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16853938                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28634244                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13388971                       # number of integer regfile writes
system.switch_cpus.ipc                       0.813374                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.813374                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       207473      1.22%      1.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      11777539     69.32%     70.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.00%     70.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         23015      0.14%     70.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       145580      0.86%     71.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1204      0.01%     71.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4437      0.03%     71.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        19631      0.12%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         9946      0.06%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       284001      1.67%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3756      0.02%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         6422      0.04%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         3468      0.02%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2924992     17.22%     90.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1193028      7.02%     97.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        25756      0.15%     97.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       358734      2.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16988989                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          938143                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1838393                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       879601                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       982094                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              218488                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012861                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64905     29.71%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            119      0.05%     29.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            456      0.21%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         33966     15.55%     45.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     45.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     45.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          127      0.06%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         109370     50.06%     95.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6135      2.81%     98.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          433      0.20%     98.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2976      1.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       16061861                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     44569119                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15930597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     18554331                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17658969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16988989                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          753                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1876487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3746                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3191171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12207301                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.391707                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.954773                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6628791     54.30%     54.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1407791     11.53%     65.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1169447      9.58%     75.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1031395      8.45%     83.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       749588      6.14%     90.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       519086      4.25%     94.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       451540      3.70%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       152207      1.25%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        97456      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12207301                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.381840                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       268413                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95949                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3051795                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1567133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6955925                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            657                       # number of misc regfile writes
system.switch_cpus.numCycles                 12294472                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        44606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        89539                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1338                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.dcache.demand_hits::.switch_cpus.data      3451804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3451804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3451804                       # number of overall hits
system.cpu.dcache.overall_hits::total         3451804                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        66809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        66809                       # number of overall misses
system.cpu.dcache.overall_misses::total         66809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4573457998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4573457998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4573457998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4573457998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3518613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3518613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3518613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3518613                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68455.717014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68455.717014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68455.717014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68455.717014                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5081                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.244048                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35122                       # number of writebacks
system.cpu.dcache.writebacks::total             35122                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        23053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        23053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23053                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3209542498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3209542498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3209542498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3209542498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012436                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012436                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012436                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012436                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73350.911829                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73350.911829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73350.911829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73350.911829                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43756                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1993317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1993317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        31977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1756691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1756691500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2025294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2025294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.015789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54936.094693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54936.094693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        23051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         8926                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8926                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    427684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    427684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47914.407349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47914.407349                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1458487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1458487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2816766498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2816766498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80867.205386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80867.205386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2781858498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2781858498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79869.609475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79869.609475                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3702831                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44780                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.689393                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    18.279577                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1005.720423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.017851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.982149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          876                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7080982                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7080982                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1374827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1374827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1374827                       # number of overall hits
system.cpu.icache.overall_hits::total         1374827                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1458                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1458                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1458                       # number of overall misses
system.cpu.icache.overall_misses::total          1458                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    114777500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114777500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    114777500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114777500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1376285                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1376285                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1376285                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1376285                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001059                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78722.565158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78722.565158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78722.565158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78722.565158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          499                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          850                       # number of writebacks
system.cpu.icache.writebacks::total               850                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          281                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1177                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1177                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1177                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1177                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     93740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     93740000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93740000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000855                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000855                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000855                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000855                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79643.160578                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79643.160578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79643.160578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79643.160578                       # average overall mshr miss latency
system.cpu.icache.replacements                    850                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1374827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1374827                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1458                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1458                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    114777500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114777500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1376285                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1376285                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78722.565158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78722.565158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     93740000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93740000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79643.160578                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79643.160578                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           951.341195                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2711293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1833                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1479.156028                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   263.491276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   687.849918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.257316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.671728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          983                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2753747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2753747                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6147236000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4791                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4848                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           57                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4791                       # number of overall hits
system.l2.overall_hits::total                    4848                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1116                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        38965                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40081                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1116                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        38965                       # number of overall misses
system.l2.overall_misses::total                 40081                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     91324500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3093015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3184339500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     91324500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3093015000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3184339500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1173                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43756                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44929                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1173                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43756                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44929                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.951407                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.890506                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892096                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.951407                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.890506                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892096                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81831.989247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79379.314770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79447.606098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81831.989247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79379.314770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79447.606098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28147                       # number of writebacks
system.l2.writebacks::total                     28147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        38965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40081                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        38965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40081                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     80164500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2703365000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2783529500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     80164500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2703365000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2783529500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.951407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.890506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.951407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.890506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892096                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71831.989247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69379.314770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69447.606098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71831.989247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69379.314770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69447.606098                       # average overall mshr miss latency
system.l2.replacements                          38604                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35122                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35122                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35122                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35122                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          845                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              845                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          845                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          845                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   353                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34477                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2725785000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2725785000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.989865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79060.968182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79060.968182                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2381015000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2381015000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.989865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69060.968182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69060.968182                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     91324500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     91324500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.951407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81831.989247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81831.989247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     80164500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80164500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.951407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71831.989247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71831.989247                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    367230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    367230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         8926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.502801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.502801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81824.866310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81824.866310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    322350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    322350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.502801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.502801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71824.866310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71824.866310                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8100.239191                       # Cycle average of tags in use
system.l2.tags.total_refs                      103258                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.206556                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.467965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.438156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       682.974050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   127.716839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7176.642181                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.083371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.876055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988799                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8076                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    756782                       # Number of tag accesses
system.l2.tags.data_accesses                   756782                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     38961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001009103250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1748                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1748                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              107969                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28147                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40081                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28147                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28147                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.918192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.924754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.753262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1644     94.05%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            28      1.60%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            22      1.26%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           21      1.20%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.34%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.34%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.23%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1748                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.084668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.079542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.423595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1678     96.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.11%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59      3.38%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.46%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1748                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2565184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1801408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    417.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6129924000                       # Total gap between requests
system.mem_ctrls.avgGap                      89844.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        71424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2493504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1799424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 11618880.420403575525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 405630107.580057084560                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 292720826.075328767300                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        38965                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28147                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     34208750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1112650000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 140452342750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30653.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28555.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4989957.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        71424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2493760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2565184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        71424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        71424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1801408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1801408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1116                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        38965                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40081                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28147                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28147                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     11618880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    405671752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        417290633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     11618880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     11618880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    293043573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       293043573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    293043573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     11618880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    405671752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       710334205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40077                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28116                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1867                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               395415000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200385000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1146858750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9866.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28616.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35205                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25628                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7360                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   592.982609                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   374.310772                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.782532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1550     21.06%     21.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          924     12.55%     33.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          519      7.05%     40.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          273      3.71%     44.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          283      3.85%     48.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          267      3.63%     51.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          277      3.76%     55.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          342      4.65%     60.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2925     39.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7360                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2564928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1799424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              417.248988                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              292.720826                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26439420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14052885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143863860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      73988280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 484950960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1484049150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1110750240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3338094795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   543.023693                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2858960250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    205140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3083135750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26110980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13878315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142285920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      72777240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 484950960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1288400640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1275564000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3303968055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   537.472135                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3290543000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    205140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2651553000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5604                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28147                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9122                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34477                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5604                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       117431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4366592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4366592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4366592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40081                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40081    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40081                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           191891000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211483750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1542549                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1118178                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        44683                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       812977                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          811860                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.862604                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          175879                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        13417                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         7848                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         5569                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1087                       # Number of mispredicted indirect branches.
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect       505757                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.altMatchProviderCorrect         6928                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          798                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalProviderCorrect       219956                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.longestMatchProviderWrong        34829                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWrong         4268                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong          604                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalProviderWrong         1902                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit        13695                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit         2835                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::1        95038                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::2       219934                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::3        74553                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::4        47685                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::5        68784                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::6        31515                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::7        14273                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.altMatchProvider::0       221337                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::1       135985                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::2        96486                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::3        38889                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::4        29375                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::5        22090                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::6         7620                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.commit.commitSquashedInsts      1873153                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        44200                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     11949144                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.320861                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.105896                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6714578     56.19%     56.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1609492     13.47%     69.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1299511     10.88%     80.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       928085      7.77%     88.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       173622      1.45%     89.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       464072      3.88%     93.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       107056      0.90%     94.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        88619      0.74%     95.28% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       564109      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     11949144                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15783158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236924                       # Number of memory references committed
system.switch_cpus.commit.loads               2743595                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1157594                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             852328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15241234                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        171316                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       192670      1.22%      1.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     10873441     68.89%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            7      0.00%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        21182      0.13%     70.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       143695      0.91%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1168      0.01%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         3868      0.02%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        11824      0.07%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         7980      0.05%     71.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       282738      1.79%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1460      0.01%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt         4134      0.03%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult         2067      0.01%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2726868     17.28%     90.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1153087      7.31%     97.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        16727      0.11%     97.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       340242      2.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15783158                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       564109                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1416737                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8184515                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1787704                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        773300                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          45041                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       786744                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          1010                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       18123385                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          5007                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2934507                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1547998                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1489                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 16406                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1432207                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11503352                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1542549                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       995587                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              10724937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           92044                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          574                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         3502                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1376286                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         14809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     12207301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.515271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.876079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          9180479     75.20%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           136107      1.11%     76.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           193491      1.59%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           226561      1.86%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           218730      1.79%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           309352      2.53%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           256756      2.10%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           154224      1.26%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1531601     12.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     12207301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.125467                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.935652                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1376831                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   682                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              908650                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          308173                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          218                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          73803                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            156                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7196779500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          45041                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1696104                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3261019                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        10203                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2269205                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       4925725                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       17952602                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4764                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         758831                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         827674                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3356950                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          263                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     23783762                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            49065675                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         30518291                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1014923                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21187688                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2595880                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             672                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          667                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3707186                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 29032519                       # The number of ROB reads
system.switch_cpus.rob.writes                35571334                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15783158                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             10103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63269                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          850                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1177                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8926                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       131268                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                134468                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       129472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5048192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5177664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38608                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1801664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83537                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016161                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82187     98.38%     98.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1350      1.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83537                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7196779500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           80741500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1769492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65634000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
